Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun May 26 13:15:00 2024
| Host         : GoodKook-Skull running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_wrapper_timing_summary_routed.rpt -pb cpu_wrapper_timing_summary_routed.pb -rpx cpu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  2           
TIMING-7   Critical Warning  No common node between related clocks           2           
TIMING-18  Warning           Missing input or output delay                   28          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    485.633        0.000                      0                  743        0.070        0.000                      0                  743        4.500        0.000                       0                   223  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
dut_clk_pin  {0.000 5.000}        500.000         2.000           
emu_clk_pin  {0.000 5.000}        500.000         2.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dut_clk_pin       485.633        0.000                      0                  529        0.251        0.000                      0                  529        4.500        0.000                       0                   165  
emu_clk_pin       492.549        0.000                      0                   37        0.140        0.000                      0                   37        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
emu_clk_pin   dut_clk_pin       488.463        0.000                      0                  519        0.070        0.000                      0                  519  
dut_clk_pin   emu_clk_pin       489.299        0.000                      0                   25        0.205        0.000                      0                   25  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  emu_clk_pin        dut_clk_pin            493.924        0.000                      0                  135        0.293        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        dut_clk_pin                 
(none)        emu_clk_pin                 
(none)                      emu_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      485.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.251ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             485.633ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        14.316ns  (logic 3.672ns (25.649%)  route 10.644ns (74.351%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.410    17.953    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    18.631 r  _1153_/O[3]
                         net (fo=2, routed)           0.659    19.291    _0280_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.307    19.598 r  _1134_/O
                         net (fo=1, routed)           0.000    19.598    _0248_
    SLICE_X75Y123        FDCE                                         r  _1252_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1252_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X75Y123        FDCE (Setup_fdce_C_D)        0.029   505.231    _1252_
  -------------------------------------------------------------------
                         required time                        505.231    
                         arrival time                         -19.598    
  -------------------------------------------------------------------
                         slack                                485.633    

Slack (MET) :             486.670ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.350ns  (logic 3.365ns (25.206%)  route 9.985ns (74.794%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.410    17.953    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    18.631 r  _1153_/O[3]
                         net (fo=2, routed)           0.000    18.631    _0280_[3]
    SLICE_X74Y123        FDCE                                         r  _1260_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1260_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.301    _1260_
  -------------------------------------------------------------------
                         required time                        505.301    
                         arrival time                         -18.631    
  -------------------------------------------------------------------
                         slack                                486.670    

Slack (MET) :             486.704ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.316ns  (logic 3.331ns (25.015%)  route 9.985ns (74.985%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.410    17.953    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.644    18.597 r  _1153_/O[1]
                         net (fo=2, routed)           0.000    18.597    _0280_[1]
    SLICE_X74Y123        FDCE                                         r  _1258_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1258_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.301    _1258_
  -------------------------------------------------------------------
                         required time                        505.301    
                         arrival time                         -18.597    
  -------------------------------------------------------------------
                         slack                                486.704    

Slack (MET) :             486.734ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.286ns  (logic 3.301ns (24.846%)  route 9.985ns (75.154%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.410    17.953    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    18.567 r  _1153_/O[2]
                         net (fo=2, routed)           0.000    18.567    _0280_[2]
    SLICE_X74Y123        FDCE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1259_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.301    _1259_
  -------------------------------------------------------------------
                         required time                        505.301    
                         arrival time                         -18.567    
  -------------------------------------------------------------------
                         slack                                486.734    

Slack (MET) :             486.848ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1257_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        13.182ns  (logic 3.197ns (24.253%)  route 9.985ns (75.747%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.410    17.953    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    18.463 r  _1153_/O[0]
                         net (fo=1, routed)           0.000    18.463    _0280_[0]
    SLICE_X74Y123        FDCE                                         r  _1257_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1257_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.109   505.311    _1257_
  -------------------------------------------------------------------
                         required time                        505.311    
                         arrival time                         -18.463    
  -------------------------------------------------------------------
                         slack                                486.848    

Slack (MET) :             487.272ns  (required time - arrival time)
  Source:                 _1233_/C
                            (rising edge-triggered cell FDPE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        12.602ns  (logic 2.687ns (21.322%)  route 9.915ns (78.678%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.281ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.689     5.281    u_cpu.ALU.clk
    SLICE_X74Y130        FDPE                                         r  _1233_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y130        FDPE (Prop_fdpe_C_Q)         0.518     5.799 r  _1233_/Q
                         net (fo=92, routed)          4.284    10.083    _0083_[6]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.124    10.207 r  _0674_/O
                         net (fo=8, routed)           1.074    11.281    _0338_[0]
    SLICE_X72Y125        LUT4 (Prop_lut4_I1_O)        0.124    11.405 r  _0776_/O
                         net (fo=24, routed)          1.497    12.902    _0071_[3]
    SLICE_X76Y120        LUT3 (Prop_lut3_I0_O)        0.150    13.052 f  _1089_/O
                         net (fo=2, routed)           0.834    13.886    _0174_[3]
    SLICE_X76Y119        LUT6 (Prop_lut6_I3_O)        0.348    14.234 r  _1087_/O
                         net (fo=1, routed)           0.000    14.234    _0176_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    14.448 r  _1088_/O
                         net (fo=1, routed)           0.793    15.240    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    16.143 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    17.237    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    17.543 r  _1133_/O
                         net (fo=2, routed)           0.340    17.883    u_cpu.ALU.temp_HC
    SLICE_X75Y123        FDCE                                         r  _1261_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1261_/C
                         clock pessimism              0.259   505.237    
                         clock uncertainty           -0.035   505.202    
    SLICE_X75Y123        FDCE (Setup_fdce_C_D)       -0.047   505.155    _1261_
  -------------------------------------------------------------------
                         required time                        505.155    
                         arrival time                         -17.883    
  -------------------------------------------------------------------
                         slack                                487.272    

Slack (MET) :             488.514ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.812ns  (logic 1.672ns (15.465%)  route 9.140ns (84.535%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 504.948 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 r  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 r  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 r  _0507_/O
                         net (fo=12, routed)          1.103    10.327    _0032_[7]
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.316    10.643 r  _0511_/O
                         net (fo=5, routed)           0.853    11.496    _0304_[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.124    11.620 f  _0510_/O
                         net (fo=3, routed)           1.273    12.893    _0305_[1]
    SLICE_X68Y119        LUT3 (Prop_lut3_I1_O)        0.124    13.017 f  _0509_/O
                         net (fo=1, routed)           0.296    13.313    _0306_[2]
    SLICE_X69Y119        LUT3 (Prop_lut3_I2_O)        0.124    13.437 r  _0508_/O
                         net (fo=18, routed)          2.655    16.092    AB[1]
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.536   504.949    u_cpu.ALU.clk
    RAMB36_X1Y21         RAMB36E1                                     r  Memory.0.5.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.259   505.208    
                         clock uncertainty           -0.035   505.172    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   504.606    Memory.0.5.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.606    
                         arrival time                         -16.092    
  -------------------------------------------------------------------
                         slack                                488.514    

Slack (MET) :             488.738ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.623ns  (logic 4.084ns (38.445%)  route 6.539ns (61.555%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 504.943 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.647     5.240    u_cpu.ALU.clk
    RAMB36_X1Y23         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.112 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.177    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.602 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.285     9.887    DI_M[4]
    SLICE_X65Y124        LUT5 (Prop_lut5_I0_O)        0.124    10.011 r  _0481_/O
                         net (fo=12, routed)          1.620    11.630    _0016_[1]
    SLICE_X66Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.754 f  _0493_/O
                         net (fo=1, routed)           0.000    11.754    _0017_
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241    11.995 f  _0494_/O
                         net (fo=1, routed)           0.809    12.804    _0354_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.298    13.102 r  _0486_/O
                         net (fo=19, routed)          2.761    15.863    _0355_[2]
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.530   504.943    u_cpu.ALU.clk
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.202    
                         clock uncertainty           -0.035   505.166    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   504.600    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.600    
                         arrival time                         -15.863    
  -------------------------------------------------------------------
                         slack                                488.738    

Slack (MET) :             488.793ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.617ns  (logic 1.902ns (17.915%)  route 8.715ns (82.085%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 505.033 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 r  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 r  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 r  _0507_/O
                         net (fo=12, routed)          1.103    10.327    _0032_[7]
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.316    10.643 r  _0511_/O
                         net (fo=5, routed)           0.450    11.093    _0304_[3]
    SLICE_X66Y121        LUT4 (Prop_lut4_I3_O)        0.124    11.217 f  _0519_/O
                         net (fo=3, routed)           1.256    12.473    _0361_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.150    12.623 f  _0518_/O
                         net (fo=1, routed)           0.806    13.428    _0362_[2]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.328    13.756 r  _0517_/O
                         net (fo=18, routed)          2.141    15.897    AB[0]
    RAMB36_X2Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.620   505.033    u_cpu.ALU.clk
    RAMB36_X2Y21         RAMB36E1                                     r  Memory.0.6.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.259   505.292    
                         clock uncertainty           -0.035   505.256    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566   504.690    Memory.0.6.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.690    
                         arrival time                         -15.897    
  -------------------------------------------------------------------
                         slack                                488.793    

Slack (MET) :             488.846ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.474ns  (logic 1.672ns (15.964%)  route 8.802ns (84.036%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 504.943 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 r  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 r  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 r  _0507_/O
                         net (fo=12, routed)          1.103    10.327    _0032_[7]
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.316    10.643 r  _0511_/O
                         net (fo=5, routed)           0.853    11.496    _0304_[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.124    11.620 f  _0510_/O
                         net (fo=3, routed)           1.273    12.893    _0305_[1]
    SLICE_X68Y119        LUT3 (Prop_lut3_I1_O)        0.124    13.017 f  _0509_/O
                         net (fo=1, routed)           0.296    13.313    _0306_[2]
    SLICE_X69Y119        LUT3 (Prop_lut3_I2_O)        0.124    13.437 r  _0508_/O
                         net (fo=18, routed)          2.317    15.754    AB[1]
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.530   504.943    u_cpu.ALU.clk
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.259   505.202    
                         clock uncertainty           -0.035   505.166    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   504.600    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.600    
                         arrival time                         -15.754    
  -------------------------------------------------------------------
                         slack                                488.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 _1326_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1326_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.369%)  route 0.156ns (45.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.555     1.465    u_cpu.ALU.clk
    SLICE_X65Y118        FDCE                                         r  _1326_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y118        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  _1326_/Q
                         net (fo=1, routed)           0.156     1.762    u_cpu.DIHOLD[5]
    SLICE_X65Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.807 r  _0527_/O
                         net (fo=13, routed)          0.000     1.807    _0058_[4]
    SLICE_X65Y118        FDCE                                         r  _1326_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X65Y118        FDCE                                         r  _1326_/C
                         clock pessimism             -0.515     1.465    
    SLICE_X65Y118        FDCE (Hold_fdce_C_D)         0.091     1.556    _1326_
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1309_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1340_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.261%)  route 0.225ns (54.739%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.549     1.459    u_cpu.ALU.clk
    SLICE_X69Y125        FDCE                                         r  _1309_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y125        FDCE (Prop_fdce_C_Q)         0.141     1.600 r  _1309_/Q
                         net (fo=3, routed)           0.225     1.824    _0387_[2]
    SLICE_X66Y125        LUT3 (Prop_lut3_I2_O)        0.045     1.869 r  _1084_/O
                         net (fo=1, routed)           0.000     1.869    _0234_
    SLICE_X66Y125        FDCE                                         r  _1340_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.818     1.973    u_cpu.ALU.clk
    SLICE_X66Y125        FDCE                                         r  _1340_/C
                         clock pessimism             -0.479     1.494    
    SLICE_X66Y125        FDCE (Hold_fdce_C_D)         0.120     1.614    _1340_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 _1178_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1178_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1178_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1178_/Q
                         net (fo=1, routed)           0.109     1.762    _0251_[2]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.873 r  _1142_/O[2]
                         net (fo=1, routed)           0.000     1.873    _0252_[2]
    SLICE_X89Y101        FDRE                                         r  _1178_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1178_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1178_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 _1179_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1179_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1179_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1179_/Q
                         net (fo=2, routed)           0.120     1.773    _0251_[3]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.881 r  _1142_/O[3]
                         net (fo=1, routed)           0.000     1.881    _0252_[3]
    SLICE_X89Y101        FDRE                                         r  _1179_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1179_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1179_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 _1354_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1309_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.817%)  route 0.202ns (49.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.550     1.460    u_cpu.ALU.clk
    SLICE_X66Y126        FDCE                                         r  _1354_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y126        FDCE (Prop_fdce_C_Q)         0.164     1.624 f  _1354_/Q
                         net (fo=2, routed)           0.202     1.826    u_cpu.cld
    SLICE_X69Y125        LUT5 (Prop_lut5_I0_O)        0.045     1.871 r  _1081_/O
                         net (fo=1, routed)           0.000     1.871    _0215_
    SLICE_X69Y125        FDCE                                         r  _1309_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.818     1.973    u_cpu.ALU.clk
    SLICE_X69Y125        FDCE                                         r  _1309_/C
                         clock pessimism             -0.479     1.494    
    SLICE_X69Y125        FDCE (Hold_fdce_C_D)         0.091     1.585    _1309_
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 _1176_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1176_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1176_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 f  _1176_/Q
                         net (fo=1, routed)           0.156     1.809    counter[0]
    SLICE_X89Y101        LUT1 (Prop_lut1_I0_O)        0.045     1.854 r  _1141_/O
                         net (fo=1, routed)           0.000     1.854    _0251_[0]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  _1142_/O[0]
                         net (fo=1, routed)           0.000     1.924    _0252_[0]
    SLICE_X89Y101        FDRE                                         r  _1176_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1176_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1176_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 _1177_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1177_/D
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1177_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1177_/Q
                         net (fo=1, routed)           0.164     1.817    _0251_[1]
    SLICE_X89Y101        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.927 r  _1142_/O[1]
                         net (fo=1, routed)           0.000     1.927    _0252_[1]
    SLICE_X89Y101        FDRE                                         r  _1177_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.873     2.029    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1177_/C
                         clock pessimism             -0.517     1.512    
    SLICE_X89Y101        FDRE (Hold_fdre_C_D)         0.105     1.617    _1177_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 _1327_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1327_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.914%)  route 0.219ns (54.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.555     1.465    u_cpu.ALU.clk
    SLICE_X69Y118        FDCE                                         r  _1327_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y118        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  _1327_/Q
                         net (fo=1, routed)           0.219     1.825    u_cpu.DIHOLD[6]
    SLICE_X69Y118        LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  _0474_/O
                         net (fo=15, routed)          0.000     1.870    _0006_[4]
    SLICE_X69Y118        FDCE                                         r  _1327_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X69Y118        FDCE                                         r  _1327_/C
                         clock pessimism             -0.515     1.465    
    SLICE_X69Y118        FDCE (Hold_fdce_C_D)         0.092     1.557    _1327_
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 _1251_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1251_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.384%)  route 0.170ns (40.616%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.553     1.463    u_cpu.ALU.clk
    SLICE_X71Y120        FDCE                                         r  _1251_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y120        FDCE (Prop_fdce_C_Q)         0.141     1.604 r  _1251_/Q
                         net (fo=4, routed)           0.170     1.774    _0000_[0]
    SLICE_X71Y120        LUT5 (Prop_lut5_I2_O)        0.045     1.819 r  _0872_/O
                         net (fo=1, routed)           0.000     1.819    _0265_[15]
    SLICE_X71Y120        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.882 r  _1150_/O[3]
                         net (fo=1, routed)           0.000     1.882    _0266_[15]
    SLICE_X71Y120        FDCE                                         r  _1251_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.823     1.978    u_cpu.ALU.clk
    SLICE_X71Y120        FDCE                                         r  _1251_/C
                         clock pessimism             -0.515     1.463    
    SLICE_X71Y120        FDCE (Hold_fdce_C_D)         0.105     1.568    _1251_
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 _1236_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1236_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.256ns (60.028%)  route 0.170ns (39.972%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.556     1.466    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1236_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117        FDCE (Prop_fdce_C_Q)         0.141     1.607 r  _1236_/Q
                         net (fo=6, routed)           0.170     1.777    _0350_[1]
    SLICE_X71Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.822 r  _1102_/O
                         net (fo=1, routed)           0.000     1.822    _0265_[0]
    SLICE_X71Y117        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.892 r  _1147_/O[0]
                         net (fo=1, routed)           0.000     1.892    _0266_[0]
    SLICE_X71Y117        FDCE                                         r  _1236_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.826     1.981    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1236_/C
                         clock pessimism             -0.515     1.466    
    SLICE_X71Y117        FDCE (Hold_fdce_C_D)         0.105     1.571    _1236_
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dut_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_dut }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X3Y22   Memory.0.0.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X3Y23   Memory.0.0.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X3Y24   Memory.0.1.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X3Y25   Memory.0.1.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X2Y23   Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X2Y24   Memory.0.2.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X2Y25   Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X2Y26   Memory.0.3.genblk1.genblk1.upper/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X1Y23   Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         500.000     497.108    RAMB36_X1Y24   Memory.0.4.genblk1.genblk1.upper/CLKARDCLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X72Y120  _1159_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X72Y120  _1159_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X72Y120  _1160_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X72Y120  _1160_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X70Y121  _1161_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X70Y121  _1161_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X68Y121  _1162_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X68Y121  _1162_/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X70Y122  _1163_/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         495.000     494.500    SLICE_X70Y122  _1163_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y120  _1159_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y120  _1159_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y120  _1160_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X72Y120  _1160_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y121  _1161_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y121  _1161_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y121  _1162_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X68Y121  _1162_/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y122  _1163_/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X70Y122  _1163_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      492.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             492.549ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1217_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.285ns  (logic 1.243ns (17.063%)  route 6.042ns (82.937%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.169     7.841    _0144_[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  _0481_/O
                         net (fo=12, routed)          1.620     9.585    _0016_[1]
    SLICE_X66Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.709 f  _0493_/O
                         net (fo=1, routed)           0.000     9.709    _0017_
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     9.950 f  _0494_/O
                         net (fo=1, routed)           0.809    10.758    _0354_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.298    11.056 r  _0486_/O
                         net (fo=19, routed)          1.444    12.501    _0355_[2]
    SLICE_X63Y114        FDRE                                         r  _1217_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1217_/C
                         clock pessimism              0.259   505.177    
                         clock uncertainty           -0.035   505.142    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.092   505.050    _1217_
  -------------------------------------------------------------------
                         required time                        505.050    
                         arrival time                         -12.501    
  -------------------------------------------------------------------
                         slack                                492.549    

Slack (MET) :             492.693ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        7.149ns  (logic 1.148ns (16.057%)  route 6.001ns (83.943%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 504.916 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 r  _0522_/O
                         net (fo=10, routed)          1.480     8.992    _0312_[3]
    SLICE_X67Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.116 f  _0521_/O
                         net (fo=1, routed)           0.464     9.580    _0361_[2]
    SLICE_X66Y120        LUT3 (Prop_lut3_I2_O)        0.116     9.696 f  _0518_/O
                         net (fo=1, routed)           0.806    10.502    _0362_[2]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.328    10.830 r  _0517_/O
                         net (fo=18, routed)          1.536    12.365    AB[0]
    SLICE_X64Y117        FDRE                                         r  _1213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.488   504.916    _0295_
    SLICE_X64Y117        FDRE                                         r  _1213_/C
                         clock pessimism              0.259   505.175    
                         clock uncertainty           -0.035   505.140    
    SLICE_X64Y117        FDRE (Setup_fdre_C_D)       -0.081   505.059    _1213_
  -------------------------------------------------------------------
                         required time                        505.059    
                         arrival time                         -12.365    
  -------------------------------------------------------------------
                         slack                                492.693    

Slack (MET) :             492.706ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1212_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.952ns  (logic 0.949ns (13.650%)  route 6.003ns (86.350%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.007     7.679    _0144_[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.803 r  _0466_/O
                         net (fo=18, routed)          1.591     9.395    _0000_[4]
    SLICE_X73Y122        LUT6 (Prop_lut6_I4_O)        0.124     9.519 r  _0461_/O
                         net (fo=1, routed)           0.000     9.519    _0001_
    SLICE_X73Y122        MUXF7 (Prop_muxf7_I1_O)      0.245     9.764 r  _0462_/O
                         net (fo=19, routed)          2.405    12.168    AB[15]
    SLICE_X63Y114        FDRE                                         r  _1212_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1212_/C
                         clock pessimism              0.259   505.177    
                         clock uncertainty           -0.035   505.142    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.267   504.875    _1212_
  -------------------------------------------------------------------
                         required time                        504.875    
                         arrival time                         -12.168    
  -------------------------------------------------------------------
                         slack                                492.706    

Slack (MET) :             493.080ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1210_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.580ns  (logic 0.918ns (13.952%)  route 5.662ns (86.048%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.366     8.038    _0144_[7]
    SLICE_X65Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  _0527_/O
                         net (fo=13, routed)          2.155    10.317    _0058_[4]
    SLICE_X74Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.441 r  _0651_/O
                         net (fo=1, routed)           0.000    10.441    _0059_
    SLICE_X74Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    10.655 r  _0652_/O
                         net (fo=19, routed)          1.141    11.796    AB[13]
    SLICE_X63Y114        FDRE                                         r  _1210_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1210_/C
                         clock pessimism              0.259   505.177    
                         clock uncertainty           -0.035   505.142    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.266   504.876    _1210_
  -------------------------------------------------------------------
                         required time                        504.876    
                         arrival time                         -11.796    
  -------------------------------------------------------------------
                         slack                                493.080    

Slack (MET) :             493.243ns  (required time - arrival time)
  Source:                 _1170_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1216_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.428ns  (logic 1.211ns (18.840%)  route 5.217ns (81.160%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.597     5.205    _0295_
    SLICE_X64Y125        FDRE                                         r  _1170_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y125        FDRE (Prop_fdre_C_Q)         0.456     5.661 r  _1170_/Q
                         net (fo=2, routed)           1.594     7.255    DI_P[3]
    SLICE_X66Y125        LUT5 (Prop_lut5_I1_O)        0.124     7.379 r  _0612_/O
                         net (fo=9, routed)           1.583     8.961    _0039_[1]
    SLICE_X68Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.085 f  _0610_/O
                         net (fo=1, routed)           0.000     9.085    _0040_
    SLICE_X68Y119        MUXF7 (Prop_muxf7_I0_O)      0.212     9.297 f  _0611_/O
                         net (fo=1, routed)           0.551     9.848    _0300_[1]
    SLICE_X67Y119        LUT3 (Prop_lut3_I1_O)        0.295    10.143 r  _0602_/O
                         net (fo=19, routed)          1.489    11.633    _0355_[1]
    SLICE_X63Y118        FDRE                                         r  _1216_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1216_/C
                         clock pessimism              0.259   505.172    
                         clock uncertainty           -0.035   505.137    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.261   504.876    _1216_
  -------------------------------------------------------------------
                         required time                        504.876    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                493.243    

Slack (MET) :             493.253ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1215_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.621ns  (logic 1.215ns (18.350%)  route 5.406ns (81.650%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 504.912 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.214     7.886    _0144_[7]
    SLICE_X69Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.010 r  _0599_/O
                         net (fo=9, routed)           2.263    10.272    _0029_[1]
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    10.396 f  _0597_/O
                         net (fo=1, routed)           0.000    10.396    _0030_
    SLICE_X67Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    10.608 f  _0598_/O
                         net (fo=1, routed)           0.433    11.042    _0298_[1]
    SLICE_X67Y119        LUT3 (Prop_lut3_I1_O)        0.299    11.341 r  _0595_/O
                         net (fo=19, routed)          0.497    11.837    _0355_[0]
    SLICE_X62Y119        FDRE                                         r  _1215_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.484   504.912    _0295_
    SLICE_X62Y119        FDRE                                         r  _1215_/C
                         clock pessimism              0.259   505.171    
                         clock uncertainty           -0.035   505.136    
    SLICE_X62Y119        FDRE (Setup_fdre_C_D)       -0.045   505.091    _1215_
  -------------------------------------------------------------------
                         required time                        505.091    
                         arrival time                         -11.837    
  -------------------------------------------------------------------
                         slack                                493.253    

Slack (MET) :             493.487ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1220_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.828ns (12.984%)  route 5.549ns (87.016%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.007     7.679    _0144_[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.803 r  _0466_/O
                         net (fo=18, routed)          1.992     9.796    _0000_[4]
    SLICE_X68Y120        LUT6 (Prop_lut6_I1_O)        0.124     9.920 f  _0623_/O
                         net (fo=1, routed)           0.622    10.542    _0302_[4]
    SLICE_X69Y120        LUT5 (Prop_lut5_I4_O)        0.124    10.666 r  _0621_/O
                         net (fo=19, routed)          0.927    11.593    _0357_[2]
    SLICE_X63Y114        FDRE                                         r  _1220_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1220_/C
                         clock pessimism              0.259   505.177    
                         clock uncertainty           -0.035   505.142    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.062   505.080    _1220_
  -------------------------------------------------------------------
                         required time                        505.080    
                         arrival time                         -11.593    
  -------------------------------------------------------------------
                         slack                                493.487    

Slack (MET) :             493.853ns  (required time - arrival time)
  Source:                 _1168_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1214_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.014ns (16.941%)  route 4.971ns (83.059%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.205ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.597     5.205    _0295_
    SLICE_X70Y124        FDRE                                         r  _1168_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y124        FDRE (Prop_fdre_C_Q)         0.518     5.723 r  _1168_/Q
                         net (fo=2, routed)           1.439     7.162    DI_P[1]
    SLICE_X71Y124        LUT5 (Prop_lut5_I1_O)        0.124     7.286 r  _0516_/O
                         net (fo=10, routed)          1.506     8.793    _0048_[4]
    SLICE_X68Y119        LUT6 (Prop_lut6_I1_O)        0.124     8.917 f  _0515_/O
                         net (fo=1, routed)           0.433     9.350    _0305_[2]
    SLICE_X68Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.474 f  _0509_/O
                         net (fo=1, routed)           0.296     9.770    _0306_[2]
    SLICE_X69Y119        LUT3 (Prop_lut3_I2_O)        0.124     9.894 r  _0508_/O
                         net (fo=18, routed)          1.296    11.191    AB[1]
    SLICE_X63Y118        FDRE                                         r  _1214_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1214_/C
                         clock pessimism              0.259   505.172    
                         clock uncertainty           -0.035   505.137    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.093   505.044    _1214_
  -------------------------------------------------------------------
                         required time                        505.044    
                         arrival time                         -11.191    
  -------------------------------------------------------------------
                         slack                                493.853    

Slack (MET) :             493.889ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1218_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.989ns  (logic 0.828ns (13.824%)  route 5.161ns (86.176%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.366     8.038    _0144_[7]
    SLICE_X65Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  _0527_/O
                         net (fo=13, routed)          1.149     9.310    _0058_[4]
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.434 f  _0617_/O
                         net (fo=1, routed)           0.403     9.837    _0356_[4]
    SLICE_X67Y120        LUT5 (Prop_lut5_I4_O)        0.124     9.961 r  _0615_/O
                         net (fo=19, routed)          1.244    11.206    _0357_[0]
    SLICE_X63Y114        FDRE                                         r  _1218_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1218_/C
                         clock pessimism              0.259   505.177    
                         clock uncertainty           -0.035   505.142    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.047   505.095    _1218_
  -------------------------------------------------------------------
                         required time                        505.095    
                         arrival time                         -11.206    
  -------------------------------------------------------------------
                         slack                                493.889    

Slack (MET) :             493.911ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1207_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.978ns  (logic 0.704ns (11.777%)  route 5.274ns (88.223%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 504.912 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.214     7.886    _0144_[7]
    SLICE_X69Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.010 r  _0599_/O
                         net (fo=9, routed)           1.753     9.762    _0029_[1]
    SLICE_X70Y121        LUT6 (Prop_lut6_I3_O)        0.124     9.886 r  _0641_/O
                         net (fo=19, routed)          1.308    11.194    AB[10]
    SLICE_X62Y119        FDRE                                         r  _1207_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.484   504.912    _0295_
    SLICE_X62Y119        FDRE                                         r  _1207_/C
                         clock pessimism              0.259   505.171    
                         clock uncertainty           -0.035   505.136    
    SLICE_X62Y119        FDRE (Setup_fdre_C_D)       -0.031   505.105    _1207_
  -------------------------------------------------------------------
                         required time                        505.105    
                         arrival time                         -11.194    
  -------------------------------------------------------------------
                         slack                                493.911    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 _1209_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1189_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X63Y114        FDRE                                         r  _1209_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  _1209_/Q
                         net (fo=1, routed)           0.087     1.711    vectOut_0[4]
    SLICE_X62Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.756 r  _0879_/O
                         net (fo=1, routed)           0.000     1.756    _0288_[4]
    SLICE_X62Y114        FDRE                                         r  _1189_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.999    _0295_
    SLICE_X62Y114        FDRE                                         r  _1189_/C
                         clock pessimism             -0.502     1.496    
    SLICE_X62Y114        FDRE (Hold_fdre_C_D)         0.120     1.616    _1189_
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 _1199_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1173_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.590%)  route 0.104ns (42.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X64Y116        FDRE                                         r  _1199_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1199_/Q
                         net (fo=1, routed)           0.104     1.727    stimIn_1[6]
    SLICE_X67Y116        FDRE                                         r  _1173_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X67Y116        FDRE                                         r  _1173_/C
                         clock pessimism             -0.501     1.496    
    SLICE_X67Y116        FDRE (Hold_fdre_C_D)         0.066     1.562    _1173_
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 _1205_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1185_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X64Y117        FDRE                                         r  _1205_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1205_/Q
                         net (fo=1, routed)           0.086     1.708    vectOut_0[0]
    SLICE_X65Y117        LUT6 (Prop_lut6_I0_O)        0.045     1.753 r  _0875_/O
                         net (fo=1, routed)           0.000     1.753    _0288_[0]
    SLICE_X65Y117        FDRE                                         r  _1185_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.826     1.997    _0295_
    SLICE_X65Y117        FDRE                                         r  _1185_/C
                         clock pessimism             -0.502     1.494    
    SLICE_X65Y117        FDRE (Hold_fdre_C_D)         0.091     1.585    _1185_
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _1219_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1191_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.686%)  route 0.116ns (38.314%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X64Y115        FDRE                                         r  _1219_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  _1219_/Q
                         net (fo=1, routed)           0.116     1.740    vectOut_1[6]
    SLICE_X63Y115        LUT5 (Prop_lut5_I1_O)        0.045     1.785 r  _0881_/O
                         net (fo=1, routed)           0.000     1.785    _0288_[6]
    SLICE_X63Y115        FDRE                                         r  _1191_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.826     1.998    _0295_
    SLICE_X63Y115        FDRE                                         r  _1191_/C
                         clock pessimism             -0.479     1.518    
    SLICE_X63Y115        FDRE (Hold_fdre_C_D)         0.091     1.609    _1191_
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 _1197_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1171_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X64Y116        FDRE                                         r  _1197_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1197_/Q
                         net (fo=1, routed)           0.118     1.741    stimIn_1[4]
    SLICE_X65Y116        FDRE                                         r  _1171_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X65Y116        FDRE                                         r  _1171_/C
                         clock pessimism             -0.502     1.495    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.070     1.565    _1171_
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 _1201_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1181_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X68Y116        FDRE                                         r  _1201_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1201_/Q
                         net (fo=1, routed)           0.121     1.745    stimIn_0[0]
    SLICE_X68Y117        FDRE                                         r  _1181_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.826     1.997    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
                         clock pessimism             -0.501     1.495    
    SLICE_X68Y117        FDRE (Hold_fdre_C_D)         0.070     1.565    _1181_
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 _1198_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1172_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.227%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X64Y116        FDRE                                         r  _1198_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1198_/Q
                         net (fo=1, routed)           0.119     1.742    stimIn_1[5]
    SLICE_X65Y116        FDRE                                         r  _1172_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X65Y116        FDRE                                         r  _1172_/C
                         clock pessimism             -0.502     1.495    
    SLICE_X65Y116        FDRE (Hold_fdre_C_D)         0.066     1.561    _1172_
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 _1207_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1187_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.074%)  route 0.112ns (34.926%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.554     1.479    _0295_
    SLICE_X62Y119        FDRE                                         r  _1207_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y119        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  _1207_/Q
                         net (fo=1, routed)           0.112     1.755    vectOut_0[2]
    SLICE_X62Y118        LUT5 (Prop_lut5_I0_O)        0.045     1.800 r  _0877_/O
                         net (fo=1, routed)           0.000     1.800    _0288_[2]
    SLICE_X62Y118        FDRE                                         r  _1187_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.823     1.995    _0295_
    SLICE_X62Y118        FDRE                                         r  _1187_/C
                         clock pessimism             -0.500     1.494    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.120     1.614    _1187_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 _1214_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1186_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.555     1.480    _0295_
    SLICE_X63Y118        FDRE                                         r  _1214_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  _1214_/Q
                         net (fo=1, routed)           0.138     1.759    vectOut_1[1]
    SLICE_X62Y118        LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  _0876_/O
                         net (fo=1, routed)           0.000     1.804    _0288_[1]
    SLICE_X62Y118        FDRE                                         r  _1186_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.823     1.995    _0295_
    SLICE_X62Y118        FDRE                                         r  _1186_/C
                         clock pessimism             -0.501     1.493    
    SLICE_X62Y118        FDRE (Hold_fdre_C_D)         0.121     1.614    _1186_
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 _1212_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1192_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.389%)  route 0.138ns (42.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X63Y114        FDRE                                         r  _1212_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y114        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  _1212_/Q
                         net (fo=1, routed)           0.138     1.762    vectOut_0[7]
    SLICE_X62Y114        LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  _0882_/O
                         net (fo=1, routed)           0.000     1.807    _0288_[7]
    SLICE_X62Y114        FDRE                                         r  _1192_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.999    _0295_
    SLICE_X62Y114        FDRE                                         r  _1192_/C
                         clock pessimism             -0.502     1.496    
    SLICE_X62Y114        FDRE (Hold_fdre_C_D)         0.121     1.617    _1192_
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         emu_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         500.000
Sources:            { clk_emu }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         500.000     497.845    BUFGCTRL_X0Y17  _1157_/I
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X74Y116   _1167_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X70Y124   _1168_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X67Y116   _1169_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X64Y125   _1170_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X65Y116   _1171_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X65Y116   _1172_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X67Y116   _1173_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X64Y124   _1174_/C
Min Period        n/a     FDRE/C   n/a            1.000         500.000     499.000    SLICE_X68Y117   _1181_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X74Y116   _1167_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X74Y116   _1167_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X70Y124   _1168_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X70Y124   _1168_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X67Y116   _1169_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X67Y116   _1169_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X64Y125   _1170_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X64Y125   _1170_/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X65Y116   _1171_/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         495.000     494.500    SLICE_X65Y116   _1171_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y116   _1167_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X74Y116   _1167_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124   _1168_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X70Y124   _1168_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y116   _1169_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X67Y116   _1169_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y125   _1170_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y125   _1170_/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y116   _1171_/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y116   _1171_/C



---------------------------------------------------------------------------------------------------
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      488.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             488.463ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        11.293ns  (logic 3.355ns (29.709%)  route 7.938ns (70.291%))
  Logic Levels:           9  (CARRY4=2 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.410    14.864    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    15.542 r  _1153_/O[3]
                         net (fo=2, routed)           0.659    16.202    _0280_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.307    16.509 r  _1134_/O
                         net (fo=1, routed)           0.000    16.509    _0248_
    SLICE_X75Y123        FDCE                                         r  _1252_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1252_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X75Y123        FDCE (Setup_fdce_C_D)        0.029   504.972    _1252_
  -------------------------------------------------------------------
                         required time                        504.972    
                         arrival time                         -16.509    
  -------------------------------------------------------------------
                         slack                                488.463    

Slack (MET) :             489.499ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.326ns  (logic 3.048ns (29.517%)  route 7.278ns (70.483%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.410    14.864    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.678    15.542 r  _1153_/O[3]
                         net (fo=2, routed)           0.000    15.542    _0280_[3]
    SLICE_X74Y123        FDCE                                         r  _1260_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1260_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.042    _1260_
  -------------------------------------------------------------------
                         required time                        505.042    
                         arrival time                         -15.542    
  -------------------------------------------------------------------
                         slack                                489.499    

Slack (MET) :             489.533ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.292ns  (logic 3.014ns (29.284%)  route 7.278ns (70.716%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.410    14.864    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.644    15.508 r  _1153_/O[1]
                         net (fo=2, routed)           0.000    15.508    _0280_[1]
    SLICE_X74Y123        FDCE                                         r  _1258_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1258_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.042    _1258_
  -------------------------------------------------------------------
                         required time                        505.042    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                489.533    

Slack (MET) :             489.563ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 2.984ns (29.077%)  route 7.278ns (70.923%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.410    14.864    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.614    15.478 r  _1153_/O[2]
                         net (fo=2, routed)           0.000    15.478    _0280_[2]
    SLICE_X74Y123        FDCE                                         r  _1259_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1259_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.099   505.042    _1259_
  -------------------------------------------------------------------
                         required time                        505.042    
                         arrival time                         -15.478    
  -------------------------------------------------------------------
                         slack                                489.563    

Slack (MET) :             489.677ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1257_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        10.158ns  (logic 2.880ns (28.351%)  route 7.278ns (71.649%))
  Logic Levels:           8  (CARRY4=2 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.410    14.864    u_cpu.ALU.temp_HC
    SLICE_X74Y123        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.510    15.374 r  _1153_/O[0]
                         net (fo=1, routed)           0.000    15.374    _0280_[0]
    SLICE_X74Y123        FDCE                                         r  _1257_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1257_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Setup_fdce_C_D)        0.109   505.052    _1257_
  -------------------------------------------------------------------
                         required time                        505.052    
                         arrival time                         -15.374    
  -------------------------------------------------------------------
                         slack                                489.677    

Slack (MET) :             490.101ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 2.370ns (24.744%)  route 7.208ns (75.256%))
  Logic Levels:           7  (CARRY4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          1.716     7.388    _0144_[7]
    SLICE_X72Y117        LUT5 (Prop_lut5_I4_O)        0.124     7.512 f  _0522_/O
                         net (fo=10, routed)          0.829     8.341    _0312_[3]
    SLICE_X72Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.465 r  _0737_/O
                         net (fo=1, routed)           1.194     9.659    _0371_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.124     9.783 r  _0736_/O
                         net (fo=4, routed)           1.243    11.026    _0174_[4]
    SLICE_X76Y119        LUT6 (Prop_lut6_I4_O)        0.124    11.150 r  _1086_/O
                         net (fo=1, routed)           0.000    11.150    _0175_
    SLICE_X76Y119        MUXF7 (Prop_muxf7_I0_O)      0.209    11.359 r  _1088_/O
                         net (fo=1, routed)           0.793    12.152    _0282_[0]
    SLICE_X75Y119        CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.903    13.055 r  _1155_/O[3]
                         net (fo=2, routed)           1.094    14.148    _0284_[3]
    SLICE_X75Y123        LUT6 (Prop_lut6_I4_O)        0.306    14.454 r  _1133_/O
                         net (fo=2, routed)           0.340    14.794    u_cpu.ALU.temp_HC
    SLICE_X75Y123        FDCE                                         r  _1261_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1261_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X75Y123        FDCE (Setup_fdce_C_D)       -0.047   504.896    _1261_
  -------------------------------------------------------------------
                         required time                        504.896    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                490.101    

Slack (MET) :             490.524ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.601ns  (logic 1.243ns (14.452%)  route 7.358ns (85.548%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 504.943 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.169     7.841    _0144_[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  _0481_/O
                         net (fo=12, routed)          1.620     9.585    _0016_[1]
    SLICE_X66Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.709 f  _0493_/O
                         net (fo=1, routed)           0.000     9.709    _0017_
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     9.950 f  _0494_/O
                         net (fo=1, routed)           0.809    10.758    _0354_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.298    11.056 r  _0486_/O
                         net (fo=19, routed)          2.761    13.817    _0355_[2]
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.530   504.943    u_cpu.ALU.clk
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.943    
                         clock uncertainty           -0.035   504.907    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   504.341    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.341    
                         arrival time                         -13.817    
  -------------------------------------------------------------------
                         slack                                490.524    

Slack (MET) :             490.787ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.165ns  (logic 0.918ns (11.243%)  route 7.247ns (88.757%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 504.943 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.366     8.038    _0144_[7]
    SLICE_X65Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.162 r  _0527_/O
                         net (fo=13, routed)          2.155    10.317    _0058_[4]
    SLICE_X74Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.441 r  _0651_/O
                         net (fo=1, routed)           0.000    10.441    _0059_
    SLICE_X74Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    10.655 r  _0652_/O
                         net (fo=19, routed)          2.726    13.381    AB[13]
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.530   504.943    u_cpu.ALU.clk
    RAMB36_X1Y26         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.upper/CLKARDCLK
                         clock pessimism              0.000   504.943    
                         clock uncertainty           -0.035   504.907    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.739   504.168    Memory.0.7.genblk1.genblk1.upper
  -------------------------------------------------------------------
                         required time                        504.168    
                         arrival time                         -13.381    
  -------------------------------------------------------------------
                         slack                                490.787    

Slack (MET) :             490.856ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1347_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.868ns  (logic 1.539ns (17.355%)  route 7.329ns (82.645%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 504.896 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          3.122     8.794    _0144_[7]
    SLICE_X71Y124        LUT6 (Prop_lut6_I5_O)        0.124     8.918 f  _0534_/O
                         net (fo=9, routed)           0.916     9.833    _0025_[0]
    SLICE_X70Y127        LUT4 (Prop_lut4_I2_O)        0.117     9.950 r  _0543_/O
                         net (fo=7, routed)           1.155    11.105    _0316_[1]
    SLICE_X66Y127        LUT2 (Prop_lut2_I1_O)        0.363    11.468 r  _0559_/O
                         net (fo=4, routed)           1.043    12.511    _0322_[1]
    SLICE_X66Y129        LUT4 (Prop_lut4_I1_O)        0.355    12.866 r  _1071_/O
                         net (fo=1, routed)           1.094    13.960    _0323_[2]
    SLICE_X66Y128        LUT6 (Prop_lut6_I2_O)        0.124    14.084 r  _1070_/O
                         net (fo=1, routed)           0.000    14.084    _0290_[2]
    SLICE_X66Y128        FDCE                                         r  _1347_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.484   504.896    u_cpu.ALU.clk
    SLICE_X66Y128        FDCE                                         r  _1347_/C
                         clock pessimism              0.000   504.896    
                         clock uncertainty           -0.035   504.861    
    SLICE_X66Y128        FDCE (Setup_fdce_C_D)        0.079   504.940    _1347_
  -------------------------------------------------------------------
                         required time                        504.940    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                490.856    

Slack (MET) :             490.857ns  (required time - arrival time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        8.263ns  (logic 1.243ns (15.043%)  route 7.020ns (84.957%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 504.938 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.169     7.841    _0144_[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I4_O)        0.124     7.965 r  _0481_/O
                         net (fo=12, routed)          1.620     9.585    _0016_[1]
    SLICE_X66Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.709 f  _0493_/O
                         net (fo=1, routed)           0.000     9.709    _0017_
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241     9.950 f  _0494_/O
                         net (fo=1, routed)           0.809    10.758    _0354_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.298    11.056 r  _0486_/O
                         net (fo=19, routed)          2.423    13.479    _0355_[2]
    RAMB36_X1Y25         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.525   504.938    u_cpu.ALU.clk
    RAMB36_X1Y25         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                         clock pessimism              0.000   504.938    
                         clock uncertainty           -0.035   504.902    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566   504.336    Memory.0.7.genblk1.genblk1.lower
  -------------------------------------------------------------------
                         required time                        504.336    
                         arrival time                         -13.479    
  -------------------------------------------------------------------
                         slack                                490.857    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1288_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.175%)  route 0.375ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.068     2.042    _0204_
    SLICE_X67Y122        FDCE                                         r  _1288_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X67Y122        FDCE                                         r  _1288_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X67Y122        FDCE (Hold_fdce_C_CE)       -0.039     1.972    _1288_
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1289_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.175%)  route 0.375ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.068     2.042    _0204_
    SLICE_X67Y122        FDCE                                         r  _1289_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X67Y122        FDCE                                         r  _1289_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X67Y122        FDCE (Hold_fdce_C_CE)       -0.039     1.972    _1289_
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1290_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.175%)  route 0.375ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.068     2.042    _0204_
    SLICE_X67Y122        FDCE                                         r  _1290_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X67Y122        FDCE                                         r  _1290_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X67Y122        FDCE (Hold_fdce_C_CE)       -0.039     1.972    _1290_
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1291_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.175%)  route 0.375ns (66.825%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.068     2.042    _0204_
    SLICE_X67Y122        FDCE                                         r  _1291_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X67Y122        FDCE                                         r  _1291_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X67Y122        FDCE (Hold_fdce_C_CE)       -0.039     1.972    _1291_
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1292_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.604%)  route 0.488ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.181     2.155    _0204_
    SLICE_X66Y122        FDCE                                         r  _1292_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X66Y122        FDCE                                         r  _1292_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X66Y122        FDCE (Hold_fdce_C_CE)       -0.016     1.995    _1292_
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1293_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.604%)  route 0.488ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.181     2.155    _0204_
    SLICE_X66Y122        FDCE                                         r  _1293_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X66Y122        FDCE                                         r  _1293_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X66Y122        FDCE (Hold_fdce_C_CE)       -0.016     1.995    _1293_
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1294_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.604%)  route 0.488ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.181     2.155    _0204_
    SLICE_X66Y122        FDCE                                         r  _1294_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X66Y122        FDCE                                         r  _1294_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X66Y122        FDCE (Hold_fdce_C_CE)       -0.016     1.995    _1294_
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1295_/CE
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.604%)  route 0.488ns (72.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.495ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1182_/Q
                         net (fo=99, routed)          0.307     1.929    _0144_[7]
    SLICE_X66Y122        LUT3 (Prop_lut3_I2_O)        0.045     1.974 r  _0571_/O
                         net (fo=8, routed)           0.181     2.155    _0204_
    SLICE_X66Y122        FDCE                                         r  _1295_/CE
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.821     1.976    u_cpu.ALU.clk
    SLICE_X66Y122        FDCE                                         r  _1295_/C
                         clock pessimism              0.000     1.976    
                         clock uncertainty            0.035     2.011    
    SLICE_X66Y122        FDCE (Hold_fdce_C_CE)       -0.016     1.995    _1295_
  -------------------------------------------------------------------
                         required time                         -1.995    
                         arrival time                           2.155    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 _1173_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1327_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.890ns  (logic 0.186ns (20.896%)  route 0.704ns (79.104%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X67Y116        FDRE                                         r  _1173_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1173_/Q
                         net (fo=1, routed)           0.704     2.327    DI_P[6]
    SLICE_X69Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.372 r  _0474_/O
                         net (fo=15, routed)          0.000     2.372    _0006_[4]
    SLICE_X69Y118        FDCE                                         r  _1327_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X69Y118        FDCE                                         r  _1327_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X69Y118        FDCE (Hold_fdce_C_D)         0.092     2.107    _1327_
  -------------------------------------------------------------------
                         required time                         -2.107    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 _1172_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1326_/D
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             dut_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.186ns (20.826%)  route 0.707ns (79.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.498ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.557     1.482    _0295_
    SLICE_X65Y116        FDRE                                         r  _1172_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y116        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  _1172_/Q
                         net (fo=1, routed)           0.707     2.330    DI_P[5]
    SLICE_X65Y118        LUT5 (Prop_lut5_I1_O)        0.045     2.375 r  _0527_/O
                         net (fo=13, routed)          0.000     2.375    _0058_[4]
    SLICE_X65Y118        FDCE                                         r  _1326_/D
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X65Y118        FDCE                                         r  _1326_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X65Y118        FDCE (Hold_fdce_C_D)         0.091     2.106    _1326_
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           2.375    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
From Clock:  dut_clk_pin
  To Clock:  emu_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      489.299ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             489.299ns  (required time - arrival time)
  Source:                 _1235_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1224_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.256ns  (logic 2.130ns (20.769%)  route 8.126ns (79.231%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.687     5.279    u_cpu.ALU.clk
    SLICE_X75Y128        FDCE                                         r  _1235_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDCE (Prop_fdce_C_Q)         0.456     5.735 f  _1235_/Q
                         net (fo=93, routed)          2.614     8.349    _0083_[3]
    SLICE_X67Y125        LUT1 (Prop_lut1_I0_O)        0.150     8.499 r  _1136_/O
                         net (fo=2, routed)           0.507     9.006    _0255_[1]
    SLICE_X66Y123        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969     9.975 r  _1143_/O[3]
                         net (fo=1, routed)           0.659    10.634    _0256_[3]
    SLICE_X67Y123        LUT6 (Prop_lut6_I1_O)        0.307    10.941 f  _1033_/O
                         net (fo=11, routed)          0.993    11.935    _0443_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.124    12.059 r  _1030_/O
                         net (fo=6, routed)           1.214    13.273    _0446_[2]
    SLICE_X68Y121        LUT6 (Prop_lut6_I5_O)        0.124    13.397 r  _1043_/O
                         net (fo=3, routed)           2.138    15.535    DO[3]
    SLICE_X63Y118        FDRE                                         r  _1224_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1224_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.043   504.834    _1224_
  -------------------------------------------------------------------
                         required time                        504.834    
                         arrival time                         -15.535    
  -------------------------------------------------------------------
                         slack                                489.299    

Slack (MET) :             489.507ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1213_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        10.012ns  (logic 1.902ns (18.998%)  route 8.110ns (81.002%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 504.916 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 r  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 r  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 r  _0507_/O
                         net (fo=12, routed)          1.103    10.327    _0032_[7]
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.316    10.643 r  _0511_/O
                         net (fo=5, routed)           0.450    11.093    _0304_[3]
    SLICE_X66Y121        LUT4 (Prop_lut4_I3_O)        0.124    11.217 f  _0519_/O
                         net (fo=3, routed)           1.256    12.473    _0361_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.150    12.623 f  _0518_/O
                         net (fo=1, routed)           0.806    13.428    _0362_[2]
    SLICE_X69Y120        LUT3 (Prop_lut3_I2_O)        0.328    13.756 r  _0517_/O
                         net (fo=18, routed)          1.536    15.292    AB[0]
    SLICE_X64Y117        FDRE                                         r  _1213_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.488   504.916    _0295_
    SLICE_X64Y117        FDRE                                         r  _1213_/C
                         clock pessimism              0.000   504.916    
                         clock uncertainty           -0.035   504.880    
    SLICE_X64Y117        FDRE (Setup_fdre_C_D)       -0.081   504.799    _1213_
  -------------------------------------------------------------------
                         required time                        504.799    
                         arrival time                         -15.292    
  -------------------------------------------------------------------
                         slack                                489.507    

Slack (MET) :             489.927ns  (required time - arrival time)
  Source:                 _1235_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1222_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 2.450ns (25.457%)  route 7.174ns (74.543%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.687     5.279    u_cpu.ALU.clk
    SLICE_X75Y128        FDCE                                         r  _1235_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDCE (Prop_fdce_C_Q)         0.456     5.735 f  _1235_/Q
                         net (fo=93, routed)          2.614     8.349    _0083_[3]
    SLICE_X67Y125        LUT1 (Prop_lut1_I0_O)        0.150     8.499 r  _1136_/O
                         net (fo=2, routed)           0.507     9.006    _0255_[1]
    SLICE_X66Y123        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969     9.975 f  _1143_/O[3]
                         net (fo=1, routed)           0.659    10.634    _0256_[3]
    SLICE_X67Y123        LUT6 (Prop_lut6_I1_O)        0.307    10.941 r  _1033_/O
                         net (fo=11, routed)          0.870    11.811    _0443_[0]
    SLICE_X69Y122        LUT6 (Prop_lut6_I5_O)        0.124    11.935 f  _1039_/O
                         net (fo=1, routed)           0.564    12.500    _0447_[2]
    SLICE_X67Y120        LUT3 (Prop_lut3_I2_O)        0.118    12.618 f  _1038_/O
                         net (fo=1, routed)           0.672    13.290    _0448_[5]
    SLICE_X66Y120        LUT6 (Prop_lut6_I5_O)        0.326    13.616 r  _1037_/O
                         net (fo=3, routed)           1.287    14.903    DO[1]
    SLICE_X63Y118        FDRE                                         r  _1222_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1222_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.047   504.830    _1222_
  -------------------------------------------------------------------
                         required time                        504.830    
                         arrival time                         -14.903    
  -------------------------------------------------------------------
                         slack                                489.927    

Slack (MET) :             489.944ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1223_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.591ns  (logic 1.900ns (19.811%)  route 7.691ns (80.189%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 f  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 f  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 f  _0507_/O
                         net (fo=12, routed)          1.050    10.273    _0032_[7]
    SLICE_X64Y123        LUT6 (Prop_lut6_I3_O)        0.316    10.589 r  _0513_/O
                         net (fo=5, routed)           0.734    11.323    _0333_[0]
    SLICE_X67Y121        LUT2 (Prop_lut2_I0_O)        0.150    11.473 r  _0750_/O
                         net (fo=2, routed)           0.451    11.924    _0370_[3]
    SLICE_X67Y121        LUT3 (Prop_lut3_I2_O)        0.326    12.250 f  _1041_/O
                         net (fo=1, routed)           0.855    13.105    _0455_[3]
    SLICE_X67Y121        LUT6 (Prop_lut6_I3_O)        0.124    13.229 r  _1040_/O
                         net (fo=3, routed)           1.642    14.871    DO[2]
    SLICE_X63Y118        FDRE                                         r  _1223_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1223_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.062   504.815    _1223_
  -------------------------------------------------------------------
                         required time                        504.815    
                         arrival time                         -14.871    
  -------------------------------------------------------------------
                         slack                                489.944    

Slack (MET) :             490.016ns  (required time - arrival time)
  Source:                 _1235_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1221_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.515ns  (logic 2.254ns (23.690%)  route 7.261ns (76.310%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.687     5.279    u_cpu.ALU.clk
    SLICE_X75Y128        FDCE                                         r  _1235_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDCE (Prop_fdce_C_Q)         0.456     5.735 f  _1235_/Q
                         net (fo=93, routed)          2.614     8.349    _0083_[3]
    SLICE_X67Y125        LUT1 (Prop_lut1_I0_O)        0.150     8.499 r  _1136_/O
                         net (fo=2, routed)           0.507     9.006    _0255_[1]
    SLICE_X66Y123        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969     9.975 f  _1143_/O[3]
                         net (fo=1, routed)           0.659    10.634    _0256_[3]
    SLICE_X67Y123        LUT6 (Prop_lut6_I1_O)        0.307    10.941 r  _1033_/O
                         net (fo=11, routed)          0.992    11.933    _0443_[0]
    SLICE_X69Y121        LUT6 (Prop_lut6_I5_O)        0.124    12.057 f  _1035_/O
                         net (fo=1, routed)           0.645    12.702    _0445_[2]
    SLICE_X69Y121        LUT3 (Prop_lut3_I2_O)        0.124    12.826 f  _1034_/O
                         net (fo=1, routed)           0.730    13.556    _0446_[5]
    SLICE_X65Y120        LUT6 (Prop_lut6_I5_O)        0.124    13.680 r  _1029_/O
                         net (fo=3, routed)           1.114    14.794    DO[0]
    SLICE_X65Y119        FDRE                                         r  _1221_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X65Y119        FDRE                                         r  _1221_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X65Y119        FDRE (Setup_fdre_C_D)       -0.067   504.810    _1221_
  -------------------------------------------------------------------
                         required time                        504.810    
                         arrival time                         -14.794    
  -------------------------------------------------------------------
                         slack                                490.016    

Slack (MET) :             490.051ns  (required time - arrival time)
  Source:                 _1231_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1214_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.453ns  (logic 1.672ns (17.687%)  route 7.781ns (82.313%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.280ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.688     5.280    u_cpu.ALU.clk
    SLICE_X74Y129        FDCE                                         r  _1231_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDCE (Prop_fdce_C_Q)         0.518     5.798 r  _1231_/Q
                         net (fo=97, routed)          2.959     8.757    _0083_[1]
    SLICE_X65Y128        LUT6 (Prop_lut6_I3_O)        0.124     8.881 r  _0501_/O
                         net (fo=1, routed)           0.000     8.881    _0021_
    SLICE_X65Y128        MUXF7 (Prop_muxf7_I0_O)      0.238     9.119 r  _0503_/O
                         net (fo=1, routed)           0.000     9.119    _0019_
    SLICE_X65Y128        MUXF8 (Prop_muxf8_I0_O)      0.104     9.223 r  _0507_/O
                         net (fo=12, routed)          1.103    10.327    _0032_[7]
    SLICE_X64Y122        LUT4 (Prop_lut4_I3_O)        0.316    10.643 r  _0511_/O
                         net (fo=5, routed)           0.853    11.496    _0304_[3]
    SLICE_X66Y122        LUT4 (Prop_lut4_I3_O)        0.124    11.620 f  _0510_/O
                         net (fo=3, routed)           1.273    12.893    _0305_[1]
    SLICE_X68Y119        LUT3 (Prop_lut3_I1_O)        0.124    13.017 f  _0509_/O
                         net (fo=1, routed)           0.296    13.313    _0306_[2]
    SLICE_X69Y119        LUT3 (Prop_lut3_I2_O)        0.124    13.437 r  _0508_/O
                         net (fo=18, routed)          1.296    14.734    AB[1]
    SLICE_X63Y118        FDRE                                         r  _1214_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1214_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.093   504.784    _1214_
  -------------------------------------------------------------------
                         required time                        504.784    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                490.051    

Slack (MET) :             490.244ns  (required time - arrival time)
  Source:                 Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1217_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 4.084ns (43.881%)  route 5.223ns (56.119%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.322ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.240ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.647     5.240    u_cpu.ALU.clk
    RAMB36_X1Y23         RAMB36E1                                     r  Memory.0.4.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.112 r  Memory.0.4.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.177    Memory.0.4.genblk1.genblk1.CAS_A
    RAMB36_X1Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.602 r  Memory.0.4.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.285     9.887    DI_M[4]
    SLICE_X65Y124        LUT5 (Prop_lut5_I0_O)        0.124    10.011 r  _0481_/O
                         net (fo=12, routed)          1.620    11.630    _0016_[1]
    SLICE_X66Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.754 f  _0493_/O
                         net (fo=1, routed)           0.000    11.754    _0017_
    SLICE_X66Y119        MUXF7 (Prop_muxf7_I0_O)      0.241    11.995 f  _0494_/O
                         net (fo=1, routed)           0.809    12.804    _0354_[1]
    SLICE_X66Y120        LUT3 (Prop_lut3_I1_O)        0.298    13.102 r  _0486_/O
                         net (fo=19, routed)          1.444    14.547    _0355_[2]
    SLICE_X63Y114        FDRE                                         r  _1217_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1217_/C
                         clock pessimism              0.000   504.918    
                         clock uncertainty           -0.035   504.882    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.092   504.790    _1217_
  -------------------------------------------------------------------
                         required time                        504.790    
                         arrival time                         -14.547    
  -------------------------------------------------------------------
                         slack                                490.244    

Slack (MET) :             490.265ns  (required time - arrival time)
  Source:                 Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1212_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.790ns (41.584%)  route 5.324ns (58.416%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.644     5.237    u_cpu.ALU.clk
    RAMB36_X1Y25         RAMB36E1                                     r  Memory.0.7.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.109 r  Memory.0.7.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.174    Memory.0.7.genblk1.genblk1.CAS_A
    RAMB36_X1Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.599 r  Memory.0.7.genblk1.genblk1.upper/DOADO[0]
                         net (fo=1, routed)           1.263     9.862    DI_M[7]
    SLICE_X65Y124        LUT5 (Prop_lut5_I0_O)        0.124     9.986 r  _0466_/O
                         net (fo=18, routed)          1.591    11.577    _0000_[4]
    SLICE_X73Y122        LUT6 (Prop_lut6_I4_O)        0.124    11.701 r  _0461_/O
                         net (fo=1, routed)           0.000    11.701    _0001_
    SLICE_X73Y122        MUXF7 (Prop_muxf7_I1_O)      0.245    11.946 r  _0462_/O
                         net (fo=19, routed)          2.405    14.351    AB[15]
    SLICE_X63Y114        FDRE                                         r  _1212_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1212_/C
                         clock pessimism              0.000   504.918    
                         clock uncertainty           -0.035   504.882    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.267   504.615    _1212_
  -------------------------------------------------------------------
                         required time                        504.615    
                         arrival time                         -14.351    
  -------------------------------------------------------------------
                         slack                                490.265    

Slack (MET) :             490.369ns  (required time - arrival time)
  Source:                 Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1216_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        8.928ns  (logic 4.052ns (45.385%)  route 4.876ns (54.615%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 504.913 - 500.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.727     5.320    u_cpu.ALU.clk
    RAMB36_X2Y25         RAMB36E1                                     r  Memory.0.3.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.192 r  Memory.0.3.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.257    Memory.0.3.genblk1.genblk1.CAS_A
    RAMB36_X2Y26         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.682 r  Memory.0.3.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.188     9.870    DI_M[3]
    SLICE_X66Y125        LUT5 (Prop_lut5_I0_O)        0.124     9.994 r  _0612_/O
                         net (fo=9, routed)           1.583    11.576    _0039_[1]
    SLICE_X68Y119        LUT6 (Prop_lut6_I1_O)        0.124    11.700 f  _0610_/O
                         net (fo=1, routed)           0.000    11.700    _0040_
    SLICE_X68Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    11.912 f  _0611_/O
                         net (fo=1, routed)           0.551    12.463    _0300_[1]
    SLICE_X67Y119        LUT3 (Prop_lut3_I1_O)        0.295    12.758 r  _0602_/O
                         net (fo=19, routed)          1.489    14.248    _0355_[1]
    SLICE_X63Y118        FDRE                                         r  _1216_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.485   504.913    _0295_
    SLICE_X63Y118        FDRE                                         r  _1216_/C
                         clock pessimism              0.000   504.913    
                         clock uncertainty           -0.035   504.877    
    SLICE_X63Y118        FDRE (Setup_fdre_C_D)       -0.261   504.616    _1216_
  -------------------------------------------------------------------
                         required time                        504.616    
                         arrival time                         -14.248    
  -------------------------------------------------------------------
                         slack                                490.369    

Slack (MET) :             490.463ns  (required time - arrival time)
  Source:                 _1235_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1225_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            500.000ns  (emu_clk_pin rise@500.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 2.130ns (23.415%)  route 6.967ns (76.585%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 504.918 - 500.000 ) 
    Source Clock Delay      (SCD):    5.279ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.687     5.279    u_cpu.ALU.clk
    SLICE_X75Y128        FDCE                                         r  _1235_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y128        FDCE (Prop_fdce_C_Q)         0.456     5.735 f  _1235_/Q
                         net (fo=93, routed)          2.614     8.349    _0083_[3]
    SLICE_X67Y125        LUT1 (Prop_lut1_I0_O)        0.150     8.499 r  _1136_/O
                         net (fo=2, routed)           0.507     9.006    _0255_[1]
    SLICE_X66Y123        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969     9.975 r  _1143_/O[3]
                         net (fo=1, routed)           0.659    10.634    _0256_[3]
    SLICE_X67Y123        LUT6 (Prop_lut6_I1_O)        0.307    10.941 f  _1033_/O
                         net (fo=11, routed)          0.993    11.935    _0443_[0]
    SLICE_X67Y120        LUT3 (Prop_lut3_I0_O)        0.124    12.059 r  _1030_/O
                         net (fo=6, routed)           0.653    12.711    _0446_[2]
    SLICE_X65Y120        LUT3 (Prop_lut3_I1_O)        0.124    12.835 r  _1045_/O
                         net (fo=3, routed)           1.541    14.376    DO[4]
    SLICE_X63Y114        FDRE                                         r  _1225_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                    500.000   500.000 r  
    E2                                                0.000   500.000 r  clk_emu (IN)
                         net (fo=0)                   0.000   500.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417   501.417 r  _1391_/O
                         net (fo=1, routed)           1.920   503.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   503.428 r  _1157_/O
                         net (fo=57, routed)          1.490   504.918    _0295_
    SLICE_X63Y114        FDRE                                         r  _1225_/C
                         clock pessimism              0.000   504.918    
                         clock uncertainty           -0.035   504.882    
    SLICE_X63Y114        FDRE (Setup_fdre_C_D)       -0.043   504.839    _1225_
  -------------------------------------------------------------------
                         required time                        504.839    
                         arrival time                         -14.376    
  -------------------------------------------------------------------
                         slack                                490.463    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 _1243_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1220_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.845ns  (logic 0.186ns (22.015%)  route 0.659ns (77.985%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.555     1.465    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1243_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  _1243_/Q
                         net (fo=6, routed)           0.301     1.906    _0104_[2]
    SLICE_X69Y120        LUT5 (Prop_lut5_I1_O)        0.045     1.951 r  _0621_/O
                         net (fo=19, routed)          0.358     2.309    _0357_[2]
    SLICE_X63Y114        FDRE                                         r  _1220_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.999    _0295_
    SLICE_X63Y114        FDRE                                         r  _1220_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X63Y114        FDRE (Hold_fdre_C_D)         0.071     2.105    _1220_
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 _1265_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1215_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.356ns (42.368%)  route 0.484ns (57.632%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.554     1.464    u_cpu.ALU.clk
    SLICE_X68Y119        FDCE                                         r  _1265_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y119        FDCE (Prop_fdce_C_Q)         0.141     1.605 r  _1265_/Q
                         net (fo=2, routed)           0.159     1.764    _0029_[3]
    SLICE_X67Y119        LUT6 (Prop_lut6_I3_O)        0.045     1.809 f  _0597_/O
                         net (fo=1, routed)           0.000     1.809    _0030_
    SLICE_X67Y119        MUXF7 (Prop_muxf7_I0_O)      0.062     1.871 f  _0598_/O
                         net (fo=1, routed)           0.139     2.010    _0298_[1]
    SLICE_X67Y119        LUT3 (Prop_lut3_I1_O)        0.108     2.118 r  _0595_/O
                         net (fo=19, routed)          0.186     2.304    _0355_[0]
    SLICE_X62Y119        FDRE                                         r  _1215_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.822     1.994    _0295_
    SLICE_X62Y119        FDRE                                         r  _1215_/C
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.035     2.029    
    SLICE_X62Y119        FDRE (Hold_fdre_C_D)         0.052     2.081    _1215_
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 _1271_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1221_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.209ns (22.567%)  route 0.717ns (77.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.532ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.553     1.463    u_cpu.ALU.clk
    SLICE_X66Y120        FDCE                                         r  _1271_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y120        FDCE (Prop_fdce_C_Q)         0.164     1.627 r  _1271_/Q
                         net (fo=2, routed)           0.280     1.907    _0371_[0]
    SLICE_X65Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.952 r  _1029_/O
                         net (fo=3, routed)           0.437     2.389    DO[0]
    SLICE_X65Y119        FDRE                                         r  _1221_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.824     1.995    _0295_
    SLICE_X65Y119        FDRE                                         r  _1221_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X65Y119        FDRE (Hold_fdre_C_D)         0.070     2.100    _1221_
  -------------------------------------------------------------------
                         required time                         -2.100    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 _1160_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1206_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.221ns (25.731%)  route 0.638ns (74.269%))
  Logic Levels:           1  (MUXF8=1)
  Clock Path Skew:        0.505ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.580     1.490    u_cpu.ALU.clk
    SLICE_X72Y120        FDCE                                         r  _1160_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y120        FDCE (Prop_fdce_C_Q)         0.141     1.631 r  _1160_/Q
                         net (fo=4, routed)           0.148     1.779    _0048_[7]
    SLICE_X73Y121        MUXF8 (Prop_muxf8_S_O)       0.080     1.859 r  _0637_/O
                         net (fo=19, routed)          0.490     2.348    AB[9]
    SLICE_X63Y118        FDRE                                         r  _1206_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.823     1.995    _0295_
    SLICE_X63Y118        FDRE                                         r  _1206_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)        -0.021     2.009    _1206_
  -------------------------------------------------------------------
                         required time                         -2.009    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 _1310_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1227_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.186ns (18.817%)  route 0.802ns (81.183%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.540ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.549     1.459    u_cpu.ALU.clk
    SLICE_X69Y124        FDCE                                         r  _1310_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y124        FDCE (Prop_fdce_C_Q)         0.141     1.600 r  _1310_/Q
                         net (fo=2, routed)           0.350     1.950    _0454_[1]
    SLICE_X69Y122        LUT5 (Prop_lut5_I1_O)        0.045     1.995 r  _1051_/O
                         net (fo=3, routed)           0.452     2.447    DO[6]
    SLICE_X64Y115        FDRE                                         r  _1227_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.828     1.999    _0295_
    SLICE_X64Y115        FDRE                                         r  _1227_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.070     2.104    _1227_
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.447    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 _1301_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1226_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.235ns (25.327%)  route 0.693ns (74.673%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.552     1.462    u_cpu.ALU.clk
    SLICE_X65Y121        FDCE                                         r  _1301_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y121        FDCE (Prop_fdce_C_Q)         0.141     1.603 r  _1301_/Q
                         net (fo=1, routed)           0.192     1.795    u_cpu.AXYS[0][5]
    SLICE_X65Y122        LUT6 (Prop_lut6_I3_O)        0.045     1.840 f  _0616_/O
                         net (fo=3, routed)           0.224     2.064    _0356_[3]
    SLICE_X65Y120        LUT3 (Prop_lut3_I0_O)        0.049     2.113 r  _1048_/O
                         net (fo=3, routed)           0.276     2.389    DO[5]
    SLICE_X63Y114        FDRE                                         r  _1226_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.999    _0295_
    SLICE_X63Y114        FDRE                                         r  _1226_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X63Y114        FDRE (Hold_fdre_C_D)         0.011     2.045    _1226_
  -------------------------------------------------------------------
                         required time                         -2.045    
                         arrival time                           2.389    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.357ns  (arrival time - required time)
  Source:                 _1272_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1222_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.001ns  (logic 0.209ns (20.889%)  route 0.792ns (79.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.552     1.462    u_cpu.ALU.clk
    SLICE_X66Y121        FDCE                                         r  _1272_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDCE (Prop_fdce_C_Q)         0.164     1.626 r  _1272_/Q
                         net (fo=2, routed)           0.187     1.813    _0366_[0]
    SLICE_X66Y120        LUT6 (Prop_lut6_I0_O)        0.045     1.858 r  _1037_/O
                         net (fo=3, routed)           0.604     2.462    DO[1]
    SLICE_X63Y118        FDRE                                         r  _1222_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.823     1.995    _0295_
    SLICE_X63Y118        FDRE                                         r  _1222_/C
                         clock pessimism              0.000     1.995    
                         clock uncertainty            0.035     2.030    
    SLICE_X63Y118        FDRE (Hold_fdre_C_D)         0.075     2.105    _1222_
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.462    
  -------------------------------------------------------------------
                         slack                                  0.357    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 _1241_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1218_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.044ns  (logic 0.186ns (17.808%)  route 0.858ns (82.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.555     1.465    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1241_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDCE (Prop_fdce_C_Q)         0.141     1.606 r  _1241_/Q
                         net (fo=6, routed)           0.357     1.963    _0098_[2]
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.008 r  _0615_/O
                         net (fo=19, routed)          0.501     2.509    _0357_[0]
    SLICE_X63Y114        FDRE                                         r  _1218_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.999    _0295_
    SLICE_X63Y114        FDRE                                         r  _1218_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X63Y114        FDRE (Hold_fdre_C_D)         0.075     2.109    _1218_
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.509    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 _1244_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1205_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.109ns  (logic 0.186ns (16.777%)  route 0.923ns (83.223%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.533ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.554     1.464    u_cpu.ALU.clk
    SLICE_X71Y119        FDCE                                         r  _1244_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y119        FDCE (Prop_fdce_C_Q)         0.141     1.605 r  _1244_/Q
                         net (fo=4, routed)           0.375     1.980    _0312_[1]
    SLICE_X73Y119        LUT6 (Prop_lut6_I1_O)        0.045     2.025 r  _0624_/O
                         net (fo=19, routed)          0.548     2.572    AB[8]
    SLICE_X64Y117        FDRE                                         r  _1205_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.826     1.997    _0295_
    SLICE_X64Y117        FDRE                                         r  _1205_/C
                         clock pessimism              0.000     1.997    
                         clock uncertainty            0.035     2.032    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.070     2.102    _1205_
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.572    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 _1165_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1211_/D
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             emu_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (emu_clk_pin rise@0.000ns - dut_clk_pin rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.250ns (24.332%)  route 0.777ns (75.668%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.510ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.579     1.489    u_cpu.ALU.clk
    SLICE_X72Y122        FDCE                                         r  _1165_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y122        FDCE (Prop_fdce_C_Q)         0.141     1.630 r  _1165_/Q
                         net (fo=5, routed)           0.251     1.880    _0006_[3]
    SLICE_X74Y122        LUT6 (Prop_lut6_I3_O)        0.045     1.925 r  _0472_/O
                         net (fo=1, routed)           0.000     1.925    _0007_
    SLICE_X74Y122        MUXF7 (Prop_muxf7_I1_O)      0.064     1.989 r  _0473_/O
                         net (fo=19, routed)          0.527     2.516    AB[14]
    SLICE_X64Y115        FDRE                                         r  _1211_/D
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.828     1.999    _0295_
    SLICE_X64Y115        FDRE                                         r  _1211_/C
                         clock pessimism              0.000     1.999    
                         clock uncertainty            0.035     2.034    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.007     2.041    _1211_
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.516    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  emu_clk_pin
  To Clock:  dut_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack      493.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.293ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             493.924ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1252_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X75Y123        FDCE                                         f  _1252_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1252_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X75Y123        FDCE (Recov_fdce_C_CLR)     -0.405   504.538    _1252_
  -------------------------------------------------------------------
                         required time                        504.538    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                493.924    

Slack (MET) :             493.924ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1261_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X75Y123        FDCE                                         f  _1261_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X75Y123        FDCE                                         r  _1261_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X75Y123        FDCE (Recov_fdce_C_CLR)     -0.405   504.538    _1261_
  -------------------------------------------------------------------
                         required time                        504.538    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                493.924    

Slack (MET) :             494.010ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1257_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X74Y123        FDCE                                         f  _1257_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1257_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Recov_fdce_C_CLR)     -0.319   504.624    _1257_
  -------------------------------------------------------------------
                         required time                        504.624    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                494.010    

Slack (MET) :             494.010ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1258_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X74Y123        FDCE                                         f  _1258_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1258_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Recov_fdce_C_CLR)     -0.319   504.624    _1258_
  -------------------------------------------------------------------
                         required time                        504.624    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                494.010    

Slack (MET) :             494.010ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1259_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X74Y123        FDCE                                         f  _1259_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1259_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Recov_fdce_C_CLR)     -0.319   504.624    _1259_
  -------------------------------------------------------------------
                         required time                        504.624    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                494.010    

Slack (MET) :             494.010ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1260_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        5.397ns  (logic 0.456ns (8.449%)  route 4.941ns (91.551%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.978ns = ( 504.978 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.941    10.613    reset
    SLICE_X74Y123        FDCE                                         f  _1260_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.566   504.978    u_cpu.ALU.clk
    SLICE_X74Y123        FDCE                                         r  _1260_/C
                         clock pessimism              0.000   504.978    
                         clock uncertainty           -0.035   504.943    
    SLICE_X74Y123        FDCE (Recov_fdce_C_CLR)     -0.319   504.624    _1260_
  -------------------------------------------------------------------
                         required time                        504.624    
                         arrival time                         -10.613    
  -------------------------------------------------------------------
                         slack                                494.010    

Slack (MET) :             494.369ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1335_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.871ns  (logic 0.456ns (9.361%)  route 4.415ns (90.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 504.897 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.415    10.088    reset
    SLICE_X69Y129        FDCE                                         f  _1335_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.485   504.897    u_cpu.ALU.clk
    SLICE_X69Y129        FDCE                                         r  _1335_/C
                         clock pessimism              0.000   504.897    
                         clock uncertainty           -0.035   504.862    
    SLICE_X69Y129        FDCE (Recov_fdce_C_CLR)     -0.405   504.457    _1335_
  -------------------------------------------------------------------
                         required time                        504.457    
                         arrival time                         -10.088    
  -------------------------------------------------------------------
                         slack                                494.369    

Slack (MET) :             494.370ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1357_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.456ns (9.363%)  route 4.414ns (90.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 504.897 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.414    10.087    reset
    SLICE_X67Y129        FDCE                                         f  _1357_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.485   504.897    u_cpu.ALU.clk
    SLICE_X67Y129        FDCE                                         r  _1357_/C
                         clock pessimism              0.000   504.897    
                         clock uncertainty           -0.035   504.862    
    SLICE_X67Y129        FDCE (Recov_fdce_C_CLR)     -0.405   504.457    _1357_
  -------------------------------------------------------------------
                         required time                        504.457    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                494.370    

Slack (MET) :             494.370ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1358_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.870ns  (logic 0.456ns (9.363%)  route 4.414ns (90.637%))
  Logic Levels:           0  
  Clock Path Skew:        -0.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 504.897 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.414    10.087    reset
    SLICE_X67Y129        FDCE                                         f  _1358_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.485   504.897    u_cpu.ALU.clk
    SLICE_X67Y129        FDCE                                         r  _1358_/C
                         clock pessimism              0.000   504.897    
                         clock uncertainty           -0.035   504.862    
    SLICE_X67Y129        FDCE (Recov_fdce_C_CLR)     -0.405   504.457    _1358_
  -------------------------------------------------------------------
                         required time                        504.457    
                         arrival time                         -10.087    
  -------------------------------------------------------------------
                         slack                                494.370    

Slack (MET) :             494.399ns  (required time - arrival time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1359_/CLR
                            (recovery check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            500.000ns  (dut_clk_pin rise@500.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.456ns (9.267%)  route 4.465ns (90.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 504.976 - 500.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  _1181_/Q
                         net (fo=137, routed)         4.465    10.137    reset
    SLICE_X73Y126        FDCE                                         f  _1359_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                    500.000   500.000 r  
    F4                                                0.000   500.000 r  clk_dut (IN)
                         net (fo=0)                   0.000   500.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.401   501.401 r  _1390_/O
                         net (fo=1, routed)           1.920   503.321    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   503.412 r  _1158_/O
                         net (fo=164, routed)         1.564   504.976    u_cpu.ALU.clk
    SLICE_X73Y126        FDCE                                         r  _1359_/C
                         clock pessimism              0.000   504.976    
                         clock uncertainty           -0.035   504.941    
    SLICE_X73Y126        FDCE (Recov_fdce_C_CLR)     -0.405   504.536    _1359_
  -------------------------------------------------------------------
                         required time                        504.536    
                         arrival time                         -10.137    
  -------------------------------------------------------------------
                         slack                                494.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1236_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.595     2.217    reset
    SLICE_X71Y117        FDCE                                         f  _1236_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.826     1.981    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1236_/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.016    
    SLICE_X71Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.924    _1236_
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1237_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.595     2.217    reset
    SLICE_X71Y117        FDCE                                         f  _1237_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.826     1.981    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1237_/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.016    
    SLICE_X71Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.924    _1237_
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1238_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.595     2.217    reset
    SLICE_X71Y117        FDCE                                         f  _1238_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.826     1.981    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1238_/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.016    
    SLICE_X71Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.924    _1238_
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1239_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.141ns (19.168%)  route 0.595ns (80.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.500ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.595     2.217    reset
    SLICE_X71Y117        FDCE                                         f  _1239_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.826     1.981    u_cpu.ALU.clk
    SLICE_X71Y117        FDCE                                         r  _1239_/C
                         clock pessimism              0.000     1.981    
                         clock uncertainty            0.035     2.016    
    SLICE_X71Y117        FDCE (Remov_fdce_C_CLR)     -0.092     1.924    _1239_
  -------------------------------------------------------------------
                         required time                         -1.924    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1269_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.712%)  route 0.756ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.756     2.379    reset
    SLICE_X70Y120        FDCE                                         f  _1269_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.823     1.978    u_cpu.ALU.clk
    SLICE_X70Y120        FDCE                                         r  _1269_/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X70Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.946    _1269_
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1270_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.897ns  (logic 0.141ns (15.712%)  route 0.756ns (84.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.497ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.756     2.379    reset
    SLICE_X70Y120        FDCE                                         f  _1270_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.823     1.978    u_cpu.ALU.clk
    SLICE_X70Y120        FDCE                                         r  _1270_/C
                         clock pessimism              0.000     1.978    
                         clock uncertainty            0.035     2.013    
    SLICE_X70Y120        FDCE (Remov_fdce_C_CLR)     -0.067     1.946    _1270_
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1240_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.002%)  route 0.740ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.740     2.362    reset
    SLICE_X71Y118        FDCE                                         f  _1240_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1240_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X71Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.923    _1240_
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1241_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.002%)  route 0.740ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.740     2.362    reset
    SLICE_X71Y118        FDCE                                         f  _1241_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1241_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X71Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.923    _1241_
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1242_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.002%)  route 0.740ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.740     2.362    reset
    SLICE_X71Y118        FDCE                                         f  _1242_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1242_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X71Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.923    _1242_
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 _1181_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            _1243_/CLR
                            (removal check against rising-edge clock dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dut_clk_pin rise@0.000ns - emu_clk_pin rise@0.000ns)
  Data Path Delay:        0.881ns  (logic 0.141ns (16.002%)  route 0.740ns (83.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.499ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X68Y117        FDRE                                         r  _1181_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 f  _1181_/Q
                         net (fo=137, routed)         0.740     2.362    reset
    SLICE_X71Y118        FDCE                                         f  _1243_/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.427     0.427 r  _1390_/O
                         net (fo=1, routed)           0.699     1.126    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.155 r  _1158_/O
                         net (fo=164, routed)         0.825     1.980    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1243_/C
                         clock pessimism              0.000     1.980    
                         clock uncertainty            0.035     2.015    
    SLICE_X71Y118        FDCE (Remov_fdce_C_CLR)     -0.092     1.923    _1243_
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.362    
  -------------------------------------------------------------------
                         slack                                  0.439    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  dut_clk_pin
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.513ns  (logic 7.847ns (50.585%)  route 7.666ns (49.415%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1 OBUF=1 RAMB36E1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.730     5.323    u_cpu.ALU.clk
    RAMB36_X2Y23         RAMB36E1                                     r  Memory.0.2.genblk1.genblk1.lower/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.195 r  Memory.0.2.genblk1.genblk1.lower/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.260    Memory.0.2.genblk1.genblk1.CAS_A
    RAMB36_X2Y24         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.685 f  Memory.0.2.genblk1.genblk1.upper/DOADO[0]
                         net (fo=2, routed)           1.265     9.950    DI_M[2]
    SLICE_X69Y118        LUT5 (Prop_lut5_I0_O)        0.124    10.074 f  _0599_/O
                         net (fo=9, routed)           2.263    12.337    _0029_[1]
    SLICE_X67Y119        LUT6 (Prop_lut6_I1_O)        0.124    12.461 r  _0597_/O
                         net (fo=1, routed)           0.000    12.461    _0030_
    SLICE_X67Y119        MUXF7 (Prop_muxf7_I0_O)      0.212    12.673 r  _0598_/O
                         net (fo=1, routed)           0.433    13.107    _0298_[1]
    SLICE_X67Y119        LUT3 (Prop_lut3_I1_O)        0.299    13.406 f  _0595_/O
                         net (fo=19, routed)          1.036    14.442    _0355_[0]
    SLICE_X72Y118        LUT6 (Prop_lut6_I0_O)        0.124    14.566 r  _0711_/O
                         net (fo=1, routed)           0.279    14.845    _0357_[3]
    SLICE_X72Y118        LUT4 (Prop_lut4_I3_O)        0.124    14.969 r  _0710_/O
                         net (fo=2, routed)           2.324    17.293    _0249_
    D2                   OBUF (Prop_obuf_I_O)         3.543    20.836 r  _1388_/O
                         net (fo=0)                   0.000    20.836    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1179_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.657ns  (logic 3.986ns (70.458%)  route 1.671ns (29.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         1.472     1.472 r  _1390_/O
                         net (fo=1, routed)           2.025     3.496    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.592 r  _1158_/O
                         net (fo=164, routed)         1.717     5.309    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1179_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.456     5.765 r  _1179_/Q
                         net (fo=2, routed)           1.671     7.436    _0251_[3]
    H5                   OBUF (Prop_obuf_I_O)         3.530    10.966 r  _1389_/O
                         net (fo=0)                   0.000    10.966    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1179_/C
                            (rising edge-triggered cell FDRE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            clk_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.372ns (80.223%)  route 0.338ns (19.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.602     1.512    u_cpu.ALU.clk
    SLICE_X89Y101        FDRE                                         r  _1179_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y101        FDRE (Prop_fdre_C_Q)         0.141     1.653 r  _1179_/Q
                         net (fo=2, routed)           0.338     1.991    _0251_[3]
    H5                   OBUF (Prop_obuf_I_O)         1.231     3.221 r  _1389_/O
                         net (fo=0)                   0.000     3.221    clk_LED
    H5                                                                r  clk_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1241_/C
                            (rising edge-triggered cell FDCE clocked by dut_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.018ns  (logic 1.475ns (48.866%)  route 1.543ns (51.134%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dut_clk_pin rise edge)
                                                      0.000     0.000 r  
    F4                                                0.000     0.000 r  clk_dut (IN)
                         net (fo=0)                   0.000     0.000    clk_dut
    F4                   IBUF (Prop_ibuf_I_O)         0.240     0.240 r  _1390_/O
                         net (fo=1, routed)           0.644     0.884    _0286_
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.910 r  _1158_/O
                         net (fo=164, routed)         0.555     1.465    u_cpu.ALU.clk
    SLICE_X71Y118        FDCE                                         r  _1241_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118        FDCE (Prop_fdce_C_Q)         0.141     1.606 f  _1241_/Q
                         net (fo=6, routed)           0.357     1.963    _0098_[2]
    SLICE_X67Y120        LUT5 (Prop_lut5_I1_O)        0.045     2.008 f  _0615_/O
                         net (fo=19, routed)          0.524     2.532    _0357_[0]
    SLICE_X72Y118        LUT4 (Prop_lut4_I0_O)        0.045     2.577 r  _0710_/O
                         net (fo=2, routed)           0.662     3.239    _0249_
    D2                   OBUF (Prop_obuf_I_O)         1.244     4.483 r  _1388_/O
                         net (fo=0)                   0.000     4.483    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  emu_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1182_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.571ns  (logic 5.006ns (36.890%)  route 8.564ns (63.110%))
  Logic Levels:           7  (LUT4=2 LUT5=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X68Y117        FDRE                                         r  _1182_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1182_/Q
                         net (fo=99, routed)          2.366     8.038    _0144_[7]
    SLICE_X65Y118        LUT5 (Prop_lut5_I4_O)        0.124     8.162 f  _0527_/O
                         net (fo=13, routed)          2.155    10.317    _0058_[4]
    SLICE_X74Y121        LUT6 (Prop_lut6_I4_O)        0.124    10.441 f  _0651_/O
                         net (fo=1, routed)           0.000    10.441    _0059_
    SLICE_X74Y121        MUXF7 (Prop_muxf7_I1_O)      0.214    10.655 f  _0652_/O
                         net (fo=19, routed)          0.957    11.611    AB[13]
    SLICE_X72Y118        LUT4 (Prop_lut4_I3_O)        0.297    11.908 r  _0712_/O
                         net (fo=1, routed)           0.484    12.392    _0355_[3]
    SLICE_X72Y118        LUT6 (Prop_lut6_I3_O)        0.124    12.516 r  _0711_/O
                         net (fo=1, routed)           0.279    12.796    _0357_[3]
    SLICE_X72Y118        LUT4 (Prop_lut4_I3_O)        0.124    12.920 r  _0710_/O
                         net (fo=2, routed)           2.324    15.243    _0249_
    D2                   OBUF (Prop_obuf_I_O)         3.543    18.787 r  _1388_/O
                         net (fo=0)                   0.000    18.787    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.755ns  (logic 4.050ns (52.227%)  route 3.705ns (47.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.611     5.219    _0295_
    SLICE_X62Y114        FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  _1192_/Q
                         net (fo=1, routed)           3.705     9.442    _0294_[7]
    J15                  OBUF (Prop_obuf_I_O)         3.532    12.975 r  _1387_/O
                         net (fo=0)                   0.000    12.975    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1186_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.749ns  (logic 4.064ns (52.449%)  route 3.685ns (47.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.605     5.213    _0295_
    SLICE_X62Y118        FDRE                                         r  _1186_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  _1186_/Q
                         net (fo=1, routed)           3.685     9.416    _0294_[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    12.962 r  _1381_/O
                         net (fo=0)                   0.000    12.962    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1189_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.729ns  (logic 4.054ns (52.444%)  route 3.676ns (47.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.611     5.219    _0295_
    SLICE_X62Y114        FDRE                                         r  _1189_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  _1189_/Q
                         net (fo=1, routed)           3.676     9.413    _0294_[4]
    J17                  OBUF (Prop_obuf_I_O)         3.536    12.948 r  _1384_/O
                         net (fo=0)                   0.000    12.948    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1185_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 3.990ns (51.805%)  route 3.712ns (48.195%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.608     5.216    _0295_
    SLICE_X65Y117        FDRE                                         r  _1185_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.456     5.672 r  _1185_/Q
                         net (fo=1, routed)           3.712     9.385    _0294_[0]
    E15                  OBUF (Prop_obuf_I_O)         3.534    12.919 r  _1380_/O
                         net (fo=0)                   0.000    12.919    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1190_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.594ns  (logic 4.054ns (53.379%)  route 3.540ns (46.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.611     5.219    _0295_
    SLICE_X62Y114        FDRE                                         r  _1190_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.518     5.737 r  _1190_/Q
                         net (fo=1, routed)           3.540     9.277    _0294_[5]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.813 r  _1385_/O
                         net (fo=0)                   0.000    12.813    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1187_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.593ns  (logic 4.056ns (53.424%)  route 3.536ns (46.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.605     5.213    _0295_
    SLICE_X62Y118        FDRE                                         r  _1187_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  _1187_/Q
                         net (fo=1, routed)           3.536     9.267    _0294_[2]
    D15                  OBUF (Prop_obuf_I_O)         3.538    12.806 r  _1382_/O
                         net (fo=0)                   0.000    12.806    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1188_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.573ns  (logic 4.057ns (53.568%)  route 3.516ns (46.432%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.605     5.213    _0295_
    SLICE_X62Y118        FDRE                                         r  _1188_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.518     5.731 r  _1188_/Q
                         net (fo=1, routed)           3.516     9.248    _0294_[3]
    C15                  OBUF (Prop_obuf_I_O)         3.539    12.786 r  _1383_/O
                         net (fo=0)                   0.000    12.786    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.556ns  (logic 3.991ns (52.826%)  route 3.564ns (47.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.488     1.488 r  _1391_/O
                         net (fo=1, routed)           2.025     3.512    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.608 r  _1157_/O
                         net (fo=57, routed)          1.609     5.217    _0295_
    SLICE_X63Y115        FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.456     5.673 r  _1191_/Q
                         net (fo=1, routed)           3.564     9.237    _0294_[6]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.773 r  _1386_/O
                         net (fo=0)                   0.000    12.773    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 _1191_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.597ns  (logic 1.377ns (53.019%)  route 1.220ns (46.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X63Y115        FDRE                                         r  _1191_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y115        FDRE (Prop_fdre_C_Q)         0.141     1.624 r  _1191_/Q
                         net (fo=1, routed)           1.220     2.844    _0294_[6]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.081 r  _1386_/O
                         net (fo=0)                   0.000     4.081    Data_Out[6]
    K15                                                               r  Data_Out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1188_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.404ns (53.945%)  route 1.198ns (46.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.555     1.480    _0295_
    SLICE_X62Y118        FDRE                                         r  _1188_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1188_/Q
                         net (fo=1, routed)           1.198     2.843    _0294_[3]
    C15                  OBUF (Prop_obuf_I_O)         1.240     4.082 r  _1383_/O
                         net (fo=0)                   0.000     4.082    Data_Out[3]
    C15                                                               r  Data_Out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1190_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.400ns (53.723%)  route 1.206ns (46.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X62Y114        FDRE                                         r  _1190_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  _1190_/Q
                         net (fo=1, routed)           1.206     2.854    _0294_[5]
    J18                  OBUF (Prop_obuf_I_O)         1.236     4.090 r  _1385_/O
                         net (fo=0)                   0.000     4.090    Data_Out[5]
    J18                                                               r  Data_Out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1187_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.403ns (53.280%)  route 1.230ns (46.720%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.555     1.480    _0295_
    SLICE_X62Y118        FDRE                                         r  _1187_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1187_/Q
                         net (fo=1, routed)           1.230     2.874    _0294_[2]
    D15                  OBUF (Prop_obuf_I_O)         1.239     4.114 r  _1382_/O
                         net (fo=0)                   0.000     4.114    Data_Out[2]
    D15                                                               r  Data_Out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1185_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.376ns (51.746%)  route 1.283ns (48.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.556     1.481    _0295_
    SLICE_X65Y117        FDRE                                         r  _1185_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y117        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  _1185_/Q
                         net (fo=1, routed)           1.283     2.906    _0294_[0]
    E15                  OBUF (Prop_obuf_I_O)         1.235     4.141 r  _1380_/O
                         net (fo=0)                   0.000     4.141    Data_Out[0]
    E15                                                               r  Data_Out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1189_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.660ns  (logic 1.400ns (52.644%)  route 1.260ns (47.356%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X62Y114        FDRE                                         r  _1189_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  _1189_/Q
                         net (fo=1, routed)           1.260     2.907    _0294_[4]
    J17                  OBUF (Prop_obuf_I_O)         1.236     4.143 r  _1384_/O
                         net (fo=0)                   0.000     4.143    Data_Out[4]
    J17                                                               r  Data_Out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1192_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.670ns  (logic 1.397ns (52.326%)  route 1.273ns (47.674%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.558     1.483    _0295_
    SLICE_X62Y114        FDRE                                         r  _1192_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y114        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  _1192_/Q
                         net (fo=1, routed)           1.273     2.920    _0294_[7]
    J15                  OBUF (Prop_obuf_I_O)         1.233     4.153 r  _1387_/O
                         net (fo=0)                   0.000     4.153    Data_Out[7]
    J15                                                               r  Data_Out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1186_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            Data_Out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.411ns (52.438%)  route 1.280ns (47.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.555     1.480    _0295_
    SLICE_X62Y118        FDRE                                         r  _1186_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164     1.644 r  _1186_/Q
                         net (fo=1, routed)           1.280     2.924    _0294_[1]
    E16                  OBUF (Prop_obuf_I_O)         1.247     4.171 r  _1381_/O
                         net (fo=0)                   0.000     4.171    Data_Out[1]
    E16                                                               r  Data_Out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 _1167_/C
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Destination:            IO_Req
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.640ns  (logic 1.699ns (46.674%)  route 1.941ns (53.326%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.255     0.255 r  _1391_/O
                         net (fo=1, routed)           0.644     0.899    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.925 r  _1157_/O
                         net (fo=57, routed)          0.586     1.511    _0295_
    SLICE_X74Y116        FDRE                                         r  _1167_/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y116        FDRE (Prop_fdre_C_Q)         0.164     1.675 f  _1167_/Q
                         net (fo=2, routed)           0.351     2.027    DI_P[0]
    SLICE_X72Y117        LUT5 (Prop_lut5_I0_O)        0.045     2.072 f  _0522_/O
                         net (fo=10, routed)          0.354     2.426    _0312_[3]
    SLICE_X73Y119        LUT6 (Prop_lut6_I3_O)        0.045     2.471 f  _0624_/O
                         net (fo=19, routed)          0.325     2.795    AB[8]
    SLICE_X72Y118        LUT2 (Prop_lut2_I0_O)        0.044     2.839 r  _0714_/O
                         net (fo=1, routed)           0.152     2.991    _0355_[5]
    SLICE_X72Y118        LUT6 (Prop_lut6_I5_O)        0.112     3.103 r  _0711_/O
                         net (fo=1, routed)           0.097     3.200    _0357_[3]
    SLICE_X72Y118        LUT4 (Prop_lut4_I3_O)        0.045     3.245 r  _0710_/O
                         net (fo=2, routed)           0.662     3.907    _0249_
    D2                   OBUF (Prop_obuf_I_O)         1.244     5.151 r  _1388_/O
                         net (fo=0)                   0.000     5.151    IO_Req
    D2                                                                r  IO_Req (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  emu_clk_pin

Max Delay            77 Endpoints
Min Delay            77 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1196_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.311ns  (logic 2.129ns (18.820%)  route 9.182ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.802    11.311    _0201_
    SLICE_X64Y116        FDRE                                         r  _1196_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X64Y116        FDRE                                         r  _1196_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1197_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.311ns  (logic 2.129ns (18.820%)  route 9.182ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.802    11.311    _0201_
    SLICE_X64Y116        FDRE                                         r  _1197_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X64Y116        FDRE                                         r  _1197_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1198_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.311ns  (logic 2.129ns (18.820%)  route 9.182ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.802    11.311    _0201_
    SLICE_X64Y116        FDRE                                         r  _1198_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X64Y116        FDRE                                         r  _1198_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1199_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.311ns  (logic 2.129ns (18.820%)  route 9.182ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.802    11.311    _0201_
    SLICE_X64Y116        FDRE                                         r  _1199_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X64Y116        FDRE                                         r  _1199_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1200_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.311ns  (logic 2.129ns (18.820%)  route 9.182ns (81.180%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.802    11.311    _0201_
    SLICE_X64Y116        FDRE                                         r  _1200_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X64Y116        FDRE                                         r  _1200_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1193_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 2.129ns (19.076%)  route 9.030ns (80.924%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.650    11.159    _0201_
    SLICE_X69Y116        FDRE                                         r  _1193_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X69Y116        FDRE                                         r  _1193_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1194_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.159ns  (logic 2.129ns (19.076%)  route 9.030ns (80.924%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I1_O)        0.152    10.509 r  _0684_/O
                         net (fo=8, routed)           0.650    11.159    _0201_
    SLICE_X69Y116        FDRE                                         r  _1194_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X69Y116        FDRE                                         r  _1194_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1201_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.089ns  (logic 2.101ns (18.944%)  route 8.988ns (81.056%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I2_O)        0.124    10.481 r  _0680_/O
                         net (fo=4, routed)           0.608    11.089    _0200_
    SLICE_X68Y116        FDRE                                         r  _1201_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X68Y116        FDRE                                         r  _1201_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1202_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.089ns  (logic 2.101ns (18.944%)  route 8.988ns (81.056%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I2_O)        0.124    10.481 r  _0680_/O
                         net (fo=4, routed)           0.608    11.089    _0200_
    SLICE_X68Y116        FDRE                                         r  _1202_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X68Y116        FDRE                                         r  _1202_/C

Slack:                    inf
  Source:                 Addr[5]
                            (input port)
  Destination:            _1203_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.089ns  (logic 2.101ns (18.944%)  route 8.988ns (81.056%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  Addr[5] (IN)
                         net (fo=0)                   0.000     0.000    Addr[5]
    B18                  IBUF (Prop_ibuf_I_O)         1.499     1.499 f  _1369_/O
                         net (fo=1, routed)           3.187     4.686    _0341_[0]
    SLICE_X63Y121        LUT2 (Prop_lut2_I0_O)        0.152     4.838 r  _0683_/O
                         net (fo=1, routed)           2.426     7.263    _0388_[5]
    SLICE_X0Y121         LUT6 (Prop_lut6_I5_O)        0.326     7.589 r  _0681_/O
                         net (fo=10, routed)          2.768    10.357    _0389_[2]
    SLICE_X65Y116        LUT3 (Prop_lut3_I2_O)        0.124    10.481 r  _0680_/O
                         net (fo=4, routed)           0.608    11.089    _0200_
    SLICE_X68Y116        FDRE                                         r  _1203_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  _1391_/O
                         net (fo=1, routed)           1.920     3.337    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.428 r  _1157_/O
                         net (fo=57, routed)          1.489     4.917    _0295_
    SLICE_X68Y116        FDRE                                         r  _1203_/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1168_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.136ns  (logic 0.268ns (23.598%)  route 0.868ns (76.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          0.868     1.136    _0341_[1]
    SLICE_X70Y124        FDRE                                         r  _1168_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.818     1.989    _0295_
    SLICE_X70Y124        FDRE                                         r  _1168_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1167_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.268ns (23.435%)  route 0.876ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          0.876     1.144    _0341_[1]
    SLICE_X74Y116        FDRE                                         r  _1167_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.857     2.028    _0295_
    SLICE_X74Y116        FDRE                                         r  _1167_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1184_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.268ns (23.435%)  route 0.876ns (76.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          0.876     1.144    _0341_[1]
    SLICE_X74Y116        FDRE                                         r  _1184_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.857     2.028    _0295_
    SLICE_X74Y116        FDRE                                         r  _1184_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1174_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.233ns  (logic 0.268ns (21.750%)  route 0.965ns (78.250%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          0.965     1.233    _0341_[1]
    SLICE_X64Y124        FDRE                                         r  _1174_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.818     1.989    _0295_
    SLICE_X64Y124        FDRE                                         r  _1174_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1170_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.268ns (21.075%)  route 1.004ns (78.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          1.004     1.272    _0341_[1]
    SLICE_X64Y125        FDRE                                         r  _1170_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.818     1.989    _0295_
    SLICE_X64Y125        FDRE                                         r  _1170_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1171_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.268ns (19.811%)  route 1.085ns (80.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          1.085     1.353    _0341_[1]
    SLICE_X65Y116        FDRE                                         r  _1171_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X65Y116        FDRE                                         r  _1171_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1172_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.353ns  (logic 0.268ns (19.811%)  route 1.085ns (80.189%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          1.085     1.353    _0341_[1]
    SLICE_X65Y116        FDRE                                         r  _1172_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X65Y116        FDRE                                         r  _1172_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1169_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.268ns (19.692%)  route 1.093ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          1.093     1.362    _0341_[1]
    SLICE_X67Y116        FDRE                                         r  _1169_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X67Y116        FDRE                                         r  _1169_/C

Slack:                    inf
  Source:                 load_emu
                            (input port)
  Destination:            _1173_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.362ns  (logic 0.268ns (19.692%)  route 1.093ns (80.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.998ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  load_emu (IN)
                         net (fo=0)                   0.000     0.000    load_emu
    D4                   IBUF (Prop_ibuf_I_O)         0.268     0.268 r  _1393_/O
                         net (fo=14, routed)          1.093     1.362    _0341_[1]
    SLICE_X67Y116        FDRE                                         r  _1173_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.827     1.998    _0295_
    SLICE_X67Y116        FDRE                                         r  _1173_/C

Slack:                    inf
  Source:                 get_emu
                            (input port)
  Destination:            _1207_/CE
                            (rising edge-triggered cell FDRE clocked by emu_clk_pin  {rise@0.000ns fall@5.000ns period=500.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.376ns  (logic 0.294ns (21.346%)  route 1.082ns (78.654%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.994ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  get_emu (IN)
                         net (fo=0)                   0.000     0.000    get_emu
    D3                   IBUF (Prop_ibuf_I_O)         0.249     0.249 r  _1392_/O
                         net (fo=2, routed)           0.897     1.146    _0365_[1]
    SLICE_X63Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.191 r  _0587_/O
                         net (fo=25, routed)          0.185     1.376    _0199_
    SLICE_X62Y119        FDRE                                         r  _1207_/CE
  -------------------------------------------------------------------    -------------------

                         (clock emu_clk_pin rise edge)
                                                      0.000     0.000 r  
    E2                                                0.000     0.000 r  clk_emu (IN)
                         net (fo=0)                   0.000     0.000    clk_emu
    E2                   IBUF (Prop_ibuf_I_O)         0.443     0.443 r  _1391_/O
                         net (fo=1, routed)           0.699     1.142    _0285_
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.171 r  _1157_/O
                         net (fo=57, routed)          0.822     1.994    _0295_
    SLICE_X62Y119        FDRE                                         r  _1207_/C





