
lcd_demo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000073e8  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000041c  080074f8  080074f8  000174f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007914  08007914  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08007914  08007914  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007914  08007914  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007914  08007914  00017914  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007918  08007918  00017918  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  0800791c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000150  200001ec  08007b08  000201ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000033c  08007b08  0002033c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd64  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c1e  00000000  00000000  0002bf79  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000dd8  00000000  00000000  0002db98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000d18  00000000  00000000  0002e970  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018764  00000000  00000000  0002f688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e8e0  00000000  00000000  00047dec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c0cd  00000000  00000000  000566cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e2799  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004be4  00000000  00000000  000e27ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001ec 	.word	0x200001ec
 800012c:	00000000 	.word	0x00000000
 8000130:	080074e0 	.word	0x080074e0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001f0 	.word	0x200001f0
 800014c:	080074e0 	.word	0x080074e0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <HD44780_Init>:
        0b00110,
        0b00000
};

void HD44780_Init(uint8_t rows)
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	b082      	sub	sp, #8
 8000b2c:	af00      	add	r7, sp, #0
 8000b2e:	4603      	mov	r3, r0
 8000b30:	71fb      	strb	r3, [r7, #7]
  dpRows = rows;
 8000b32:	4a38      	ldr	r2, [pc, #224]	; (8000c14 <HD44780_Init+0xec>)
 8000b34:	79fb      	ldrb	r3, [r7, #7]
 8000b36:	7013      	strb	r3, [r2, #0]

  dpBacklight = LCD_BACKLIGHT;
 8000b38:	4b37      	ldr	r3, [pc, #220]	; (8000c18 <HD44780_Init+0xf0>)
 8000b3a:	2208      	movs	r2, #8
 8000b3c:	701a      	strb	r2, [r3, #0]

  dpFunction = LCD_4BITMODE | LCD_1LINE | LCD_5x8DOTS;
 8000b3e:	4b37      	ldr	r3, [pc, #220]	; (8000c1c <HD44780_Init+0xf4>)
 8000b40:	2200      	movs	r2, #0
 8000b42:	701a      	strb	r2, [r3, #0]

  if (dpRows > 1)
 8000b44:	4b33      	ldr	r3, [pc, #204]	; (8000c14 <HD44780_Init+0xec>)
 8000b46:	781b      	ldrb	r3, [r3, #0]
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d907      	bls.n	8000b5c <HD44780_Init+0x34>
  {
    dpFunction |= LCD_2LINE;
 8000b4c:	4b33      	ldr	r3, [pc, #204]	; (8000c1c <HD44780_Init+0xf4>)
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	f043 0308 	orr.w	r3, r3, #8
 8000b54:	b2da      	uxtb	r2, r3
 8000b56:	4b31      	ldr	r3, [pc, #196]	; (8000c1c <HD44780_Init+0xf4>)
 8000b58:	701a      	strb	r2, [r3, #0]
 8000b5a:	e006      	b.n	8000b6a <HD44780_Init+0x42>
  }
  else
  {
    dpFunction |= LCD_5x10DOTS;
 8000b5c:	4b2f      	ldr	r3, [pc, #188]	; (8000c1c <HD44780_Init+0xf4>)
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	f043 0304 	orr.w	r3, r3, #4
 8000b64:	b2da      	uxtb	r2, r3
 8000b66:	4b2d      	ldr	r3, [pc, #180]	; (8000c1c <HD44780_Init+0xf4>)
 8000b68:	701a      	strb	r2, [r3, #0]
  }

  /* Wait for initialization */
  DelayInit();
 8000b6a:	f000 f985 	bl	8000e78 <DelayInit>
  HAL_Delay(50);
 8000b6e:	2032      	movs	r0, #50	; 0x32
 8000b70:	f000 ffb6 	bl	8001ae0 <HAL_Delay>

  ExpanderWrite(dpBacklight);
 8000b74:	4b28      	ldr	r3, [pc, #160]	; (8000c18 <HD44780_Init+0xf0>)
 8000b76:	781b      	ldrb	r3, [r3, #0]
 8000b78:	4618      	mov	r0, r3
 8000b7a:	f000 f943 	bl	8000e04 <ExpanderWrite>
  HAL_Delay(1000);
 8000b7e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000b82:	f000 ffad 	bl	8001ae0 <HAL_Delay>

  /* 4bit Mode */
  Write4Bits(0x03 << 4);
 8000b86:	2030      	movs	r0, #48	; 0x30
 8000b88:	f000 f92b 	bl	8000de2 <Write4Bits>
  DelayUS(4500);
 8000b8c:	f241 1094 	movw	r0, #4500	; 0x1194
 8000b90:	f000 f99a 	bl	8000ec8 <DelayUS>

  Write4Bits(0x03 << 4);
 8000b94:	2030      	movs	r0, #48	; 0x30
 8000b96:	f000 f924 	bl	8000de2 <Write4Bits>
  DelayUS(4500);
 8000b9a:	f241 1094 	movw	r0, #4500	; 0x1194
 8000b9e:	f000 f993 	bl	8000ec8 <DelayUS>

  Write4Bits(0x03 << 4);
 8000ba2:	2030      	movs	r0, #48	; 0x30
 8000ba4:	f000 f91d 	bl	8000de2 <Write4Bits>
  DelayUS(4500);
 8000ba8:	f241 1094 	movw	r0, #4500	; 0x1194
 8000bac:	f000 f98c 	bl	8000ec8 <DelayUS>

  Write4Bits(0x02 << 4);
 8000bb0:	2020      	movs	r0, #32
 8000bb2:	f000 f916 	bl	8000de2 <Write4Bits>
  DelayUS(100);
 8000bb6:	2064      	movs	r0, #100	; 0x64
 8000bb8:	f000 f986 	bl	8000ec8 <DelayUS>

  /* Display Control */
  SendCommand(LCD_FUNCTIONSET | dpFunction);
 8000bbc:	4b17      	ldr	r3, [pc, #92]	; (8000c1c <HD44780_Init+0xf4>)
 8000bbe:	781b      	ldrb	r3, [r3, #0]
 8000bc0:	f043 0320 	orr.w	r3, r3, #32
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	f000 f8ce 	bl	8000d68 <SendCommand>

  dpControl = LCD_DISPLAYON | LCD_CURSOROFF | LCD_BLINKOFF;
 8000bcc:	4b14      	ldr	r3, [pc, #80]	; (8000c20 <HD44780_Init+0xf8>)
 8000bce:	2204      	movs	r2, #4
 8000bd0:	701a      	strb	r2, [r3, #0]
  HD44780_Display();
 8000bd2:	f000 f875 	bl	8000cc0 <HD44780_Display>
  HD44780_Clear();
 8000bd6:	f000 f82b 	bl	8000c30 <HD44780_Clear>

  /* Display Mode */
  dpMode = LCD_ENTRYLEFT | LCD_ENTRYSHIFTDECREMENT;
 8000bda:	4b12      	ldr	r3, [pc, #72]	; (8000c24 <HD44780_Init+0xfc>)
 8000bdc:	2202      	movs	r2, #2
 8000bde:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_ENTRYMODESET | dpMode);
 8000be0:	4b10      	ldr	r3, [pc, #64]	; (8000c24 <HD44780_Init+0xfc>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	f043 0304 	orr.w	r3, r3, #4
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4618      	mov	r0, r3
 8000bec:	f000 f8bc 	bl	8000d68 <SendCommand>
  DelayUS(4500);
 8000bf0:	f241 1094 	movw	r0, #4500	; 0x1194
 8000bf4:	f000 f968 	bl	8000ec8 <DelayUS>

  HD44780_CreateSpecialChar(0, special1);
 8000bf8:	490b      	ldr	r1, [pc, #44]	; (8000c28 <HD44780_Init+0x100>)
 8000bfa:	2000      	movs	r0, #0
 8000bfc:	f000 f876 	bl	8000cec <HD44780_CreateSpecialChar>
  HD44780_CreateSpecialChar(1, special2);
 8000c00:	490a      	ldr	r1, [pc, #40]	; (8000c2c <HD44780_Init+0x104>)
 8000c02:	2001      	movs	r0, #1
 8000c04:	f000 f872 	bl	8000cec <HD44780_CreateSpecialChar>

  HD44780_Home();
 8000c08:	f000 f81d 	bl	8000c46 <HD44780_Home>
}
 8000c0c:	bf00      	nop
 8000c0e:	3708      	adds	r7, #8
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bd80      	pop	{r7, pc}
 8000c14:	2000020b 	.word	0x2000020b
 8000c18:	2000020c 	.word	0x2000020c
 8000c1c:	20000208 	.word	0x20000208
 8000c20:	20000209 	.word	0x20000209
 8000c24:	2000020a 	.word	0x2000020a
 8000c28:	20000000 	.word	0x20000000
 8000c2c:	20000008 	.word	0x20000008

08000c30 <HD44780_Clear>:

void HD44780_Clear()
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	af00      	add	r7, sp, #0
  SendCommand(LCD_CLEARDISPLAY);
 8000c34:	2001      	movs	r0, #1
 8000c36:	f000 f897 	bl	8000d68 <SendCommand>
  DelayUS(2000);
 8000c3a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c3e:	f000 f943 	bl	8000ec8 <DelayUS>
}
 8000c42:	bf00      	nop
 8000c44:	bd80      	pop	{r7, pc}

08000c46 <HD44780_Home>:

void HD44780_Home()
{
 8000c46:	b580      	push	{r7, lr}
 8000c48:	af00      	add	r7, sp, #0
  SendCommand(LCD_RETURNHOME);
 8000c4a:	2002      	movs	r0, #2
 8000c4c:	f000 f88c 	bl	8000d68 <SendCommand>
  DelayUS(2000);
 8000c50:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c54:	f000 f938 	bl	8000ec8 <DelayUS>
}
 8000c58:	bf00      	nop
 8000c5a:	bd80      	pop	{r7, pc}

08000c5c <HD44780_SetCursor>:

void HD44780_SetCursor(uint8_t col, uint8_t row)
{
 8000c5c:	b590      	push	{r4, r7, lr}
 8000c5e:	b087      	sub	sp, #28
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	4603      	mov	r3, r0
 8000c64:	460a      	mov	r2, r1
 8000c66:	71fb      	strb	r3, [r7, #7]
 8000c68:	4613      	mov	r3, r2
 8000c6a:	71bb      	strb	r3, [r7, #6]
  int row_offsets[] = { 0x00, 0x40, 0x14, 0x54 };
 8000c6c:	4b12      	ldr	r3, [pc, #72]	; (8000cb8 <HD44780_SetCursor+0x5c>)
 8000c6e:	f107 0408 	add.w	r4, r7, #8
 8000c72:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000c74:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  if (row >= dpRows)
 8000c78:	4b10      	ldr	r3, [pc, #64]	; (8000cbc <HD44780_SetCursor+0x60>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	79ba      	ldrb	r2, [r7, #6]
 8000c7e:	429a      	cmp	r2, r3
 8000c80:	d303      	bcc.n	8000c8a <HD44780_SetCursor+0x2e>
  {
    row = dpRows-1;
 8000c82:	4b0e      	ldr	r3, [pc, #56]	; (8000cbc <HD44780_SetCursor+0x60>)
 8000c84:	781b      	ldrb	r3, [r3, #0]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	71bb      	strb	r3, [r7, #6]
  }
  SendCommand(LCD_SETDDRAMADDR | (col + row_offsets[row]));
 8000c8a:	79bb      	ldrb	r3, [r7, #6]
 8000c8c:	009b      	lsls	r3, r3, #2
 8000c8e:	3318      	adds	r3, #24
 8000c90:	443b      	add	r3, r7
 8000c92:	f853 3c10 	ldr.w	r3, [r3, #-16]
 8000c96:	b2da      	uxtb	r2, r3
 8000c98:	79fb      	ldrb	r3, [r7, #7]
 8000c9a:	4413      	add	r3, r2
 8000c9c:	b2db      	uxtb	r3, r3
 8000c9e:	b25b      	sxtb	r3, r3
 8000ca0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000ca4:	b25b      	sxtb	r3, r3
 8000ca6:	b2db      	uxtb	r3, r3
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f000 f85d 	bl	8000d68 <SendCommand>
}
 8000cae:	bf00      	nop
 8000cb0:	371c      	adds	r7, #28
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd90      	pop	{r4, r7, pc}
 8000cb6:	bf00      	nop
 8000cb8:	080074f8 	.word	0x080074f8
 8000cbc:	2000020b 	.word	0x2000020b

08000cc0 <HD44780_Display>:
  dpControl &= ~LCD_DISPLAYON;
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
}

void HD44780_Display()
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  dpControl |= LCD_DISPLAYON;
 8000cc4:	4b08      	ldr	r3, [pc, #32]	; (8000ce8 <HD44780_Display+0x28>)
 8000cc6:	781b      	ldrb	r3, [r3, #0]
 8000cc8:	f043 0304 	orr.w	r3, r3, #4
 8000ccc:	b2da      	uxtb	r2, r3
 8000cce:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <HD44780_Display+0x28>)
 8000cd0:	701a      	strb	r2, [r3, #0]
  SendCommand(LCD_DISPLAYCONTROL | dpControl);
 8000cd2:	4b05      	ldr	r3, [pc, #20]	; (8000ce8 <HD44780_Display+0x28>)
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	f043 0308 	orr.w	r3, r3, #8
 8000cda:	b2db      	uxtb	r3, r3
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f000 f843 	bl	8000d68 <SendCommand>
}
 8000ce2:	bf00      	nop
 8000ce4:	bd80      	pop	{r7, pc}
 8000ce6:	bf00      	nop
 8000ce8:	20000209 	.word	0x20000209

08000cec <HD44780_CreateSpecialChar>:
  dpMode &= ~LCD_ENTRYSHIFTINCREMENT;
  SendCommand(LCD_ENTRYMODESET | dpMode);
}

void HD44780_CreateSpecialChar(uint8_t location, uint8_t charmap[])
{
 8000cec:	b580      	push	{r7, lr}
 8000cee:	b084      	sub	sp, #16
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	6039      	str	r1, [r7, #0]
 8000cf6:	71fb      	strb	r3, [r7, #7]
  location &= 0x7;
 8000cf8:	79fb      	ldrb	r3, [r7, #7]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	71fb      	strb	r3, [r7, #7]
  SendCommand(LCD_SETCGRAMADDR | (location << 3));
 8000d00:	79fb      	ldrb	r3, [r7, #7]
 8000d02:	00db      	lsls	r3, r3, #3
 8000d04:	b25b      	sxtb	r3, r3
 8000d06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000d0a:	b25b      	sxtb	r3, r3
 8000d0c:	b2db      	uxtb	r3, r3
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f000 f82a 	bl	8000d68 <SendCommand>
  for (int i=0; i<8; i++)
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	e009      	b.n	8000d2e <HD44780_CreateSpecialChar+0x42>
  {
    SendChar(charmap[i]);
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	683a      	ldr	r2, [r7, #0]
 8000d1e:	4413      	add	r3, r2
 8000d20:	781b      	ldrb	r3, [r3, #0]
 8000d22:	4618      	mov	r0, r3
 8000d24:	f000 f82e 	bl	8000d84 <SendChar>
  for (int i=0; i<8; i++)
 8000d28:	68fb      	ldr	r3, [r7, #12]
 8000d2a:	3301      	adds	r3, #1
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	2b07      	cmp	r3, #7
 8000d32:	ddf2      	ble.n	8000d1a <HD44780_CreateSpecialChar+0x2e>
  }
}
 8000d34:	bf00      	nop
 8000d36:	bf00      	nop
 8000d38:	3710      	adds	r7, #16
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HD44780_PrintStr>:
{
  HD44780_CreateSpecialChar(char_num, rows);
}

void HD44780_PrintStr(const char c[])
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
  while(*c) SendChar(*c++);
 8000d46:	e006      	b.n	8000d56 <HD44780_PrintStr+0x18>
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	1c5a      	adds	r2, r3, #1
 8000d4c:	607a      	str	r2, [r7, #4]
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	4618      	mov	r0, r3
 8000d52:	f000 f817 	bl	8000d84 <SendChar>
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d1f4      	bne.n	8000d48 <HD44780_PrintStr+0xa>
}
 8000d5e:	bf00      	nop
 8000d60:	bf00      	nop
 8000d62:	3708      	adds	r7, #8
 8000d64:	46bd      	mov	sp, r7
 8000d66:	bd80      	pop	{r7, pc}

08000d68 <SendCommand>:
  dpBacklight=LCD_BACKLIGHT;
  ExpanderWrite(0);
}

static void SendCommand(uint8_t cmd)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	71fb      	strb	r3, [r7, #7]
  Send(cmd, 0);
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	2100      	movs	r1, #0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f812 	bl	8000da0 <Send>
}
 8000d7c:	bf00      	nop
 8000d7e:	3708      	adds	r7, #8
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}

08000d84 <SendChar>:

static void SendChar(uint8_t ch)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b082      	sub	sp, #8
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	71fb      	strb	r3, [r7, #7]
  Send(ch, RS);
 8000d8e:	79fb      	ldrb	r3, [r7, #7]
 8000d90:	2101      	movs	r1, #1
 8000d92:	4618      	mov	r0, r3
 8000d94:	f000 f804 	bl	8000da0 <Send>
}
 8000d98:	bf00      	nop
 8000d9a:	3708      	adds	r7, #8
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}

08000da0 <Send>:

static void Send(uint8_t value, uint8_t mode)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b084      	sub	sp, #16
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	4603      	mov	r3, r0
 8000da8:	460a      	mov	r2, r1
 8000daa:	71fb      	strb	r3, [r7, #7]
 8000dac:	4613      	mov	r3, r2
 8000dae:	71bb      	strb	r3, [r7, #6]
  uint8_t highnib = value & 0xF0;
 8000db0:	79fb      	ldrb	r3, [r7, #7]
 8000db2:	f023 030f 	bic.w	r3, r3, #15
 8000db6:	73fb      	strb	r3, [r7, #15]
  uint8_t lownib = (value<<4) & 0xF0;
 8000db8:	79fb      	ldrb	r3, [r7, #7]
 8000dba:	011b      	lsls	r3, r3, #4
 8000dbc:	73bb      	strb	r3, [r7, #14]
  Write4Bits((highnib)|mode);
 8000dbe:	7bfa      	ldrb	r2, [r7, #15]
 8000dc0:	79bb      	ldrb	r3, [r7, #6]
 8000dc2:	4313      	orrs	r3, r2
 8000dc4:	b2db      	uxtb	r3, r3
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f000 f80b 	bl	8000de2 <Write4Bits>
  Write4Bits((lownib)|mode);
 8000dcc:	7bba      	ldrb	r2, [r7, #14]
 8000dce:	79bb      	ldrb	r3, [r7, #6]
 8000dd0:	4313      	orrs	r3, r2
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	f000 f804 	bl	8000de2 <Write4Bits>
}
 8000dda:	bf00      	nop
 8000ddc:	3710      	adds	r7, #16
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <Write4Bits>:

static void Write4Bits(uint8_t value)
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	b082      	sub	sp, #8
 8000de6:	af00      	add	r7, sp, #0
 8000de8:	4603      	mov	r3, r0
 8000dea:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(value);
 8000dec:	79fb      	ldrb	r3, [r7, #7]
 8000dee:	4618      	mov	r0, r3
 8000df0:	f000 f808 	bl	8000e04 <ExpanderWrite>
  PulseEnable(value);
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	4618      	mov	r0, r3
 8000df8:	f000 f820 	bl	8000e3c <PulseEnable>
}
 8000dfc:	bf00      	nop
 8000dfe:	3708      	adds	r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <ExpanderWrite>:

static void ExpanderWrite(uint8_t _data)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af02      	add	r7, sp, #8
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = _data | dpBacklight;
 8000e0e:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <ExpanderWrite+0x30>)
 8000e10:	781a      	ldrb	r2, [r3, #0]
 8000e12:	79fb      	ldrb	r3, [r7, #7]
 8000e14:	4313      	orrs	r3, r2
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_Master_Transmit(&hi2c1, DEVICE_ADDR, (uint8_t*)&data, 1, 10);
 8000e1a:	f107 020f 	add.w	r2, r7, #15
 8000e1e:	230a      	movs	r3, #10
 8000e20:	9300      	str	r3, [sp, #0]
 8000e22:	2301      	movs	r3, #1
 8000e24:	214e      	movs	r1, #78	; 0x4e
 8000e26:	4804      	ldr	r0, [pc, #16]	; (8000e38 <ExpanderWrite+0x34>)
 8000e28:	f001 fa2a 	bl	8002280 <HAL_I2C_Master_Transmit>
}
 8000e2c:	bf00      	nop
 8000e2e:	3710      	adds	r7, #16
 8000e30:	46bd      	mov	sp, r7
 8000e32:	bd80      	pop	{r7, pc}
 8000e34:	2000020c 	.word	0x2000020c
 8000e38:	20000210 	.word	0x20000210

08000e3c <PulseEnable>:

static void PulseEnable(uint8_t _data)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	4603      	mov	r3, r0
 8000e44:	71fb      	strb	r3, [r7, #7]
  ExpanderWrite(_data | ENABLE);
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f043 0304 	orr.w	r3, r3, #4
 8000e4c:	b2db      	uxtb	r3, r3
 8000e4e:	4618      	mov	r0, r3
 8000e50:	f7ff ffd8 	bl	8000e04 <ExpanderWrite>
  DelayUS(20);
 8000e54:	2014      	movs	r0, #20
 8000e56:	f000 f837 	bl	8000ec8 <DelayUS>

  ExpanderWrite(_data & ~ENABLE);
 8000e5a:	79fb      	ldrb	r3, [r7, #7]
 8000e5c:	f023 0304 	bic.w	r3, r3, #4
 8000e60:	b2db      	uxtb	r3, r3
 8000e62:	4618      	mov	r0, r3
 8000e64:	f7ff ffce 	bl	8000e04 <ExpanderWrite>
  DelayUS(20);
 8000e68:	2014      	movs	r0, #20
 8000e6a:	f000 f82d 	bl	8000ec8 <DelayUS>
}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
	...

08000e78 <DelayInit>:

static void DelayInit(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk;
 8000e7c:	4b10      	ldr	r3, [pc, #64]	; (8000ec0 <DelayInit+0x48>)
 8000e7e:	68db      	ldr	r3, [r3, #12]
 8000e80:	4a0f      	ldr	r2, [pc, #60]	; (8000ec0 <DelayInit+0x48>)
 8000e82:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8000e86:	60d3      	str	r3, [r2, #12]
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk;
 8000e88:	4b0d      	ldr	r3, [pc, #52]	; (8000ec0 <DelayInit+0x48>)
 8000e8a:	68db      	ldr	r3, [r3, #12]
 8000e8c:	4a0c      	ldr	r2, [pc, #48]	; (8000ec0 <DelayInit+0x48>)
 8000e8e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000e92:	60d3      	str	r3, [r2, #12]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000e94:	4b0b      	ldr	r3, [pc, #44]	; (8000ec4 <DelayInit+0x4c>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	4a0a      	ldr	r2, [pc, #40]	; (8000ec4 <DelayInit+0x4c>)
 8000e9a:	f023 0301 	bic.w	r3, r3, #1
 8000e9e:	6013      	str	r3, [r2, #0]
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000ea0:	4b08      	ldr	r3, [pc, #32]	; (8000ec4 <DelayInit+0x4c>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a07      	ldr	r2, [pc, #28]	; (8000ec4 <DelayInit+0x4c>)
 8000ea6:	f043 0301 	orr.w	r3, r3, #1
 8000eaa:	6013      	str	r3, [r2, #0]

  DWT->CYCCNT = 0;
 8000eac:	4b05      	ldr	r3, [pc, #20]	; (8000ec4 <DelayInit+0x4c>)
 8000eae:	2200      	movs	r2, #0
 8000eb0:	605a      	str	r2, [r3, #4]

  /* 3 NO OPERATION instructions */
  __ASM volatile ("NOP");
 8000eb2:	bf00      	nop
  __ASM volatile ("NOP");
 8000eb4:	bf00      	nop
  __ASM volatile ("NOP");
 8000eb6:	bf00      	nop
}
 8000eb8:	bf00      	nop
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bc80      	pop	{r7}
 8000ebe:	4770      	bx	lr
 8000ec0:	e000edf0 	.word	0xe000edf0
 8000ec4:	e0001000 	.word	0xe0001000

08000ec8 <DelayUS>:

static void DelayUS(uint32_t us) {
 8000ec8:	b480      	push	{r7}
 8000eca:	b087      	sub	sp, #28
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
  uint32_t cycles = (SystemCoreClock/1000000L)*us;
 8000ed0:	4b0d      	ldr	r3, [pc, #52]	; (8000f08 <DelayUS+0x40>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a0d      	ldr	r2, [pc, #52]	; (8000f0c <DelayUS+0x44>)
 8000ed6:	fba2 2303 	umull	r2, r3, r2, r3
 8000eda:	0c9a      	lsrs	r2, r3, #18
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	fb02 f303 	mul.w	r3, r2, r3
 8000ee2:	617b      	str	r3, [r7, #20]
  uint32_t start = DWT->CYCCNT;
 8000ee4:	4b0a      	ldr	r3, [pc, #40]	; (8000f10 <DelayUS+0x48>)
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	613b      	str	r3, [r7, #16]
  volatile uint32_t cnt;

  do
  {
    cnt = DWT->CYCCNT - start;
 8000eea:	4b09      	ldr	r3, [pc, #36]	; (8000f10 <DelayUS+0x48>)
 8000eec:	685a      	ldr	r2, [r3, #4]
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	1ad3      	subs	r3, r2, r3
 8000ef2:	60fb      	str	r3, [r7, #12]
  } while(cnt < cycles);
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	697a      	ldr	r2, [r7, #20]
 8000ef8:	429a      	cmp	r2, r3
 8000efa:	d8f6      	bhi.n	8000eea <DelayUS+0x22>
}
 8000efc:	bf00      	nop
 8000efe:	bf00      	nop
 8000f00:	371c      	adds	r7, #28
 8000f02:	46bd      	mov	sp, r7
 8000f04:	bc80      	pop	{r7}
 8000f06:	4770      	bx	lr
 8000f08:	20000010 	.word	0x20000010
 8000f0c:	431bde83 	.word	0x431bde83
 8000f10:	e0001000 	.word	0xe0001000

08000f14 <MPU6050_Init>:

float Ax, Ay, Az, Gx, Gy, Gz;


void MPU6050_Init (void)
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b086      	sub	sp, #24
 8000f18:	af04      	add	r7, sp, #16
	uint8_t check;
	uint8_t Data;

	// check device ID WHO_AM_I

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR,WHO_AM_I_REG,1, &check, 1, 1000);
 8000f1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f1e:	9302      	str	r3, [sp, #8]
 8000f20:	2301      	movs	r3, #1
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	1dfb      	adds	r3, r7, #7
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	2301      	movs	r3, #1
 8000f2a:	2275      	movs	r2, #117	; 0x75
 8000f2c:	21d0      	movs	r1, #208	; 0xd0
 8000f2e:	4823      	ldr	r0, [pc, #140]	; (8000fbc <MPU6050_Init+0xa8>)
 8000f30:	f001 fb9e 	bl	8002670 <HAL_I2C_Mem_Read>

	if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 8000f34:	79fb      	ldrb	r3, [r7, #7]
 8000f36:	2b68      	cmp	r3, #104	; 0x68
 8000f38:	d13b      	bne.n	8000fb2 <MPU6050_Init+0x9e>
	{
		// power management register 0X6B we should write all 0's to wake the sensor up
		Data = 0;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, PWR_MGMT_1_REG, 1,&Data, 1, 1000);
 8000f3e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f42:	9302      	str	r3, [sp, #8]
 8000f44:	2301      	movs	r3, #1
 8000f46:	9301      	str	r3, [sp, #4]
 8000f48:	1dbb      	adds	r3, r7, #6
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2301      	movs	r3, #1
 8000f4e:	226b      	movs	r2, #107	; 0x6b
 8000f50:	21d0      	movs	r1, #208	; 0xd0
 8000f52:	481a      	ldr	r0, [pc, #104]	; (8000fbc <MPU6050_Init+0xa8>)
 8000f54:	f001 fa92 	bl	800247c <HAL_I2C_Mem_Write>

		// Set DATA RATE of 1KHz by writing SMPLRT_DIV register
		Data = 0x07;
 8000f58:	2307      	movs	r3, #7
 8000f5a:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, 1000);
 8000f5c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f60:	9302      	str	r3, [sp, #8]
 8000f62:	2301      	movs	r3, #1
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	1dbb      	adds	r3, r7, #6
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2219      	movs	r2, #25
 8000f6e:	21d0      	movs	r1, #208	; 0xd0
 8000f70:	4812      	ldr	r0, [pc, #72]	; (8000fbc <MPU6050_Init+0xa8>)
 8000f72:	f001 fa83 	bl	800247c <HAL_I2C_Mem_Write>

		// Set accelerometer configuration in ACCEL_CONFIG Register
		// XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> ± 2g
		Data = 0x00;
 8000f76:	2300      	movs	r3, #0
 8000f78:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, 1000);
 8000f7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f7e:	9302      	str	r3, [sp, #8]
 8000f80:	2301      	movs	r3, #1
 8000f82:	9301      	str	r3, [sp, #4]
 8000f84:	1dbb      	adds	r3, r7, #6
 8000f86:	9300      	str	r3, [sp, #0]
 8000f88:	2301      	movs	r3, #1
 8000f8a:	221c      	movs	r2, #28
 8000f8c:	21d0      	movs	r1, #208	; 0xd0
 8000f8e:	480b      	ldr	r0, [pc, #44]	; (8000fbc <MPU6050_Init+0xa8>)
 8000f90:	f001 fa74 	bl	800247c <HAL_I2C_Mem_Write>

		// Set Gyroscopic configuration in GYRO_CONFIG Register
		// XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> ± 250 °/s
		Data = 0x00;
 8000f94:	2300      	movs	r3, #0
 8000f96:	71bb      	strb	r3, [r7, #6]
		HAL_I2C_Mem_Write(&hi2c2, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, 1000);
 8000f98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f9c:	9302      	str	r3, [sp, #8]
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	9301      	str	r3, [sp, #4]
 8000fa2:	1dbb      	adds	r3, r7, #6
 8000fa4:	9300      	str	r3, [sp, #0]
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	221b      	movs	r2, #27
 8000faa:	21d0      	movs	r1, #208	; 0xd0
 8000fac:	4803      	ldr	r0, [pc, #12]	; (8000fbc <MPU6050_Init+0xa8>)
 8000fae:	f001 fa65 	bl	800247c <HAL_I2C_Mem_Write>
	}

}
 8000fb2:	bf00      	nop
 8000fb4:	3708      	adds	r7, #8
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	20000264 	.word	0x20000264

08000fc0 <MPU6050_Read_Accel>:


void MPU6050_Read_Accel (void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b086      	sub	sp, #24
 8000fc4:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from ACCEL_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 8000fc6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fca:	9302      	str	r3, [sp, #8]
 8000fcc:	2306      	movs	r3, #6
 8000fce:	9301      	str	r3, [sp, #4]
 8000fd0:	463b      	mov	r3, r7
 8000fd2:	9300      	str	r3, [sp, #0]
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	223b      	movs	r2, #59	; 0x3b
 8000fd8:	21d0      	movs	r1, #208	; 0xd0
 8000fda:	482f      	ldr	r0, [pc, #188]	; (8001098 <MPU6050_Read_Accel+0xd8>)
 8000fdc:	f001 fb48 	bl	8002670 <HAL_I2C_Mem_Read>

	Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 8000fe0:	783b      	ldrb	r3, [r7, #0]
 8000fe2:	021b      	lsls	r3, r3, #8
 8000fe4:	b21a      	sxth	r2, r3
 8000fe6:	787b      	ldrb	r3, [r7, #1]
 8000fe8:	b21b      	sxth	r3, r3
 8000fea:	4313      	orrs	r3, r2
 8000fec:	b21a      	sxth	r2, r3
 8000fee:	4b2b      	ldr	r3, [pc, #172]	; (800109c <MPU6050_Read_Accel+0xdc>)
 8000ff0:	801a      	strh	r2, [r3, #0]
	Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 8000ff2:	78bb      	ldrb	r3, [r7, #2]
 8000ff4:	021b      	lsls	r3, r3, #8
 8000ff6:	b21a      	sxth	r2, r3
 8000ff8:	78fb      	ldrb	r3, [r7, #3]
 8000ffa:	b21b      	sxth	r3, r3
 8000ffc:	4313      	orrs	r3, r2
 8000ffe:	b21a      	sxth	r2, r3
 8001000:	4b27      	ldr	r3, [pc, #156]	; (80010a0 <MPU6050_Read_Accel+0xe0>)
 8001002:	801a      	strh	r2, [r3, #0]
	Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 8001004:	793b      	ldrb	r3, [r7, #4]
 8001006:	021b      	lsls	r3, r3, #8
 8001008:	b21a      	sxth	r2, r3
 800100a:	797b      	ldrb	r3, [r7, #5]
 800100c:	b21b      	sxth	r3, r3
 800100e:	4313      	orrs	r3, r2
 8001010:	b21a      	sxth	r2, r3
 8001012:	4b24      	ldr	r3, [pc, #144]	; (80010a4 <MPU6050_Read_Accel+0xe4>)
 8001014:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into acceleration in 'g'
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 16384.0
	     for more details check ACCEL_CONFIG Register              ****/

	Ax = Accel_X_RAW/16384.0;
 8001016:	4b21      	ldr	r3, [pc, #132]	; (800109c <MPU6050_Read_Accel+0xdc>)
 8001018:	f9b3 3000 	ldrsh.w	r3, [r3]
 800101c:	4618      	mov	r0, r3
 800101e:	f7ff f9f1 	bl	8000404 <__aeabi_i2d>
 8001022:	f04f 0200 	mov.w	r2, #0
 8001026:	4b20      	ldr	r3, [pc, #128]	; (80010a8 <MPU6050_Read_Accel+0xe8>)
 8001028:	f7ff fb80 	bl	800072c <__aeabi_ddiv>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	4610      	mov	r0, r2
 8001032:	4619      	mov	r1, r3
 8001034:	f7ff fd28 	bl	8000a88 <__aeabi_d2f>
 8001038:	4603      	mov	r3, r0
 800103a:	4a1c      	ldr	r2, [pc, #112]	; (80010ac <MPU6050_Read_Accel+0xec>)
 800103c:	6013      	str	r3, [r2, #0]
	Ay = Accel_Y_RAW/16384.0;
 800103e:	4b18      	ldr	r3, [pc, #96]	; (80010a0 <MPU6050_Read_Accel+0xe0>)
 8001040:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001044:	4618      	mov	r0, r3
 8001046:	f7ff f9dd 	bl	8000404 <__aeabi_i2d>
 800104a:	f04f 0200 	mov.w	r2, #0
 800104e:	4b16      	ldr	r3, [pc, #88]	; (80010a8 <MPU6050_Read_Accel+0xe8>)
 8001050:	f7ff fb6c 	bl	800072c <__aeabi_ddiv>
 8001054:	4602      	mov	r2, r0
 8001056:	460b      	mov	r3, r1
 8001058:	4610      	mov	r0, r2
 800105a:	4619      	mov	r1, r3
 800105c:	f7ff fd14 	bl	8000a88 <__aeabi_d2f>
 8001060:	4603      	mov	r3, r0
 8001062:	4a13      	ldr	r2, [pc, #76]	; (80010b0 <MPU6050_Read_Accel+0xf0>)
 8001064:	6013      	str	r3, [r2, #0]
	Az = Accel_Z_RAW/16384.0;
 8001066:	4b0f      	ldr	r3, [pc, #60]	; (80010a4 <MPU6050_Read_Accel+0xe4>)
 8001068:	f9b3 3000 	ldrsh.w	r3, [r3]
 800106c:	4618      	mov	r0, r3
 800106e:	f7ff f9c9 	bl	8000404 <__aeabi_i2d>
 8001072:	f04f 0200 	mov.w	r2, #0
 8001076:	4b0c      	ldr	r3, [pc, #48]	; (80010a8 <MPU6050_Read_Accel+0xe8>)
 8001078:	f7ff fb58 	bl	800072c <__aeabi_ddiv>
 800107c:	4602      	mov	r2, r0
 800107e:	460b      	mov	r3, r1
 8001080:	4610      	mov	r0, r2
 8001082:	4619      	mov	r1, r3
 8001084:	f7ff fd00 	bl	8000a88 <__aeabi_d2f>
 8001088:	4603      	mov	r3, r0
 800108a:	4a0a      	ldr	r2, [pc, #40]	; (80010b4 <MPU6050_Read_Accel+0xf4>)
 800108c:	6013      	str	r3, [r2, #0]
}
 800108e:	bf00      	nop
 8001090:	3708      	adds	r7, #8
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}
 8001096:	bf00      	nop
 8001098:	20000264 	.word	0x20000264
 800109c:	20000300 	.word	0x20000300
 80010a0:	20000302 	.word	0x20000302
 80010a4:	20000304 	.word	0x20000304
 80010a8:	40d00000 	.word	0x40d00000
 80010ac:	2000030c 	.word	0x2000030c
 80010b0:	20000310 	.word	0x20000310
 80010b4:	20000314 	.word	0x20000314

080010b8 <MPU6050_Read_Gyro>:


void MPU6050_Read_Gyro (void)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b086      	sub	sp, #24
 80010bc:	af04      	add	r7, sp, #16
	uint8_t Rec_Data[6];

	// Read 6 BYTES of data starting from GYRO_XOUT_H register

	HAL_I2C_Mem_Read (&hi2c2, MPU6050_ADDR, GYRO_XOUT_H_REG, 1, Rec_Data, 6, 1000);
 80010be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010c2:	9302      	str	r3, [sp, #8]
 80010c4:	2306      	movs	r3, #6
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	463b      	mov	r3, r7
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2301      	movs	r3, #1
 80010ce:	2243      	movs	r2, #67	; 0x43
 80010d0:	21d0      	movs	r1, #208	; 0xd0
 80010d2:	4831      	ldr	r0, [pc, #196]	; (8001198 <MPU6050_Read_Gyro+0xe0>)
 80010d4:	f001 facc 	bl	8002670 <HAL_I2C_Mem_Read>

	Gyro_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data [1]);
 80010d8:	783b      	ldrb	r3, [r7, #0]
 80010da:	021b      	lsls	r3, r3, #8
 80010dc:	b21a      	sxth	r2, r3
 80010de:	787b      	ldrb	r3, [r7, #1]
 80010e0:	b21b      	sxth	r3, r3
 80010e2:	4313      	orrs	r3, r2
 80010e4:	b21a      	sxth	r2, r3
 80010e6:	4b2d      	ldr	r3, [pc, #180]	; (800119c <MPU6050_Read_Gyro+0xe4>)
 80010e8:	801a      	strh	r2, [r3, #0]
	Gyro_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data [3]);
 80010ea:	78bb      	ldrb	r3, [r7, #2]
 80010ec:	021b      	lsls	r3, r3, #8
 80010ee:	b21a      	sxth	r2, r3
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	b21b      	sxth	r3, r3
 80010f4:	4313      	orrs	r3, r2
 80010f6:	b21a      	sxth	r2, r3
 80010f8:	4b29      	ldr	r3, [pc, #164]	; (80011a0 <MPU6050_Read_Gyro+0xe8>)
 80010fa:	801a      	strh	r2, [r3, #0]
	Gyro_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data [5]);
 80010fc:	793b      	ldrb	r3, [r7, #4]
 80010fe:	021b      	lsls	r3, r3, #8
 8001100:	b21a      	sxth	r2, r3
 8001102:	797b      	ldrb	r3, [r7, #5]
 8001104:	b21b      	sxth	r3, r3
 8001106:	4313      	orrs	r3, r2
 8001108:	b21a      	sxth	r2, r3
 800110a:	4b26      	ldr	r3, [pc, #152]	; (80011a4 <MPU6050_Read_Gyro+0xec>)
 800110c:	801a      	strh	r2, [r3, #0]
	/*** convert the RAW values into dps (°/s)
	     we have to divide according to the Full scale value set in FS_SEL
	     I have configured FS_SEL = 0. So I am dividing by 131.0
	     for more details check GYRO_CONFIG Register              ****/

	Gx = Gyro_X_RAW/131.0;
 800110e:	4b23      	ldr	r3, [pc, #140]	; (800119c <MPU6050_Read_Gyro+0xe4>)
 8001110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001114:	4618      	mov	r0, r3
 8001116:	f7ff f975 	bl	8000404 <__aeabi_i2d>
 800111a:	a31d      	add	r3, pc, #116	; (adr r3, 8001190 <MPU6050_Read_Gyro+0xd8>)
 800111c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001120:	f7ff fb04 	bl	800072c <__aeabi_ddiv>
 8001124:	4602      	mov	r2, r0
 8001126:	460b      	mov	r3, r1
 8001128:	4610      	mov	r0, r2
 800112a:	4619      	mov	r1, r3
 800112c:	f7ff fcac 	bl	8000a88 <__aeabi_d2f>
 8001130:	4603      	mov	r3, r0
 8001132:	4a1d      	ldr	r2, [pc, #116]	; (80011a8 <MPU6050_Read_Gyro+0xf0>)
 8001134:	6013      	str	r3, [r2, #0]
	Gy = Gyro_Y_RAW/131.0;
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <MPU6050_Read_Gyro+0xe8>)
 8001138:	f9b3 3000 	ldrsh.w	r3, [r3]
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff f961 	bl	8000404 <__aeabi_i2d>
 8001142:	a313      	add	r3, pc, #76	; (adr r3, 8001190 <MPU6050_Read_Gyro+0xd8>)
 8001144:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001148:	f7ff faf0 	bl	800072c <__aeabi_ddiv>
 800114c:	4602      	mov	r2, r0
 800114e:	460b      	mov	r3, r1
 8001150:	4610      	mov	r0, r2
 8001152:	4619      	mov	r1, r3
 8001154:	f7ff fc98 	bl	8000a88 <__aeabi_d2f>
 8001158:	4603      	mov	r3, r0
 800115a:	4a14      	ldr	r2, [pc, #80]	; (80011ac <MPU6050_Read_Gyro+0xf4>)
 800115c:	6013      	str	r3, [r2, #0]
	Gz = Gyro_Z_RAW/131.0;
 800115e:	4b11      	ldr	r3, [pc, #68]	; (80011a4 <MPU6050_Read_Gyro+0xec>)
 8001160:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff f94d 	bl	8000404 <__aeabi_i2d>
 800116a:	a309      	add	r3, pc, #36	; (adr r3, 8001190 <MPU6050_Read_Gyro+0xd8>)
 800116c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001170:	f7ff fadc 	bl	800072c <__aeabi_ddiv>
 8001174:	4602      	mov	r2, r0
 8001176:	460b      	mov	r3, r1
 8001178:	4610      	mov	r0, r2
 800117a:	4619      	mov	r1, r3
 800117c:	f7ff fc84 	bl	8000a88 <__aeabi_d2f>
 8001180:	4603      	mov	r3, r0
 8001182:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <MPU6050_Read_Gyro+0xf8>)
 8001184:	6013      	str	r3, [r2, #0]
}
 8001186:	bf00      	nop
 8001188:	3708      	adds	r7, #8
 800118a:	46bd      	mov	sp, r7
 800118c:	bd80      	pop	{r7, pc}
 800118e:	bf00      	nop
 8001190:	00000000 	.word	0x00000000
 8001194:	40606000 	.word	0x40606000
 8001198:	20000264 	.word	0x20000264
 800119c:	20000306 	.word	0x20000306
 80011a0:	20000308 	.word	0x20000308
 80011a4:	2000030a 	.word	0x2000030a
 80011a8:	20000318 	.word	0x20000318
 80011ac:	2000031c 	.word	0x2000031c
 80011b0:	20000320 	.word	0x20000320

080011b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */

  int32_t CH1_DC = 0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	617b      	str	r3, [r7, #20]
  int32_t CH2_DC = 0;
 80011be:	2300      	movs	r3, #0
 80011c0:	613b      	str	r3, [r7, #16]
  int32_t CH3_DC = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	60fb      	str	r3, [r7, #12]
  int32_t CH4_DC = 0;
 80011c6:	2300      	movs	r3, #0
 80011c8:	60bb      	str	r3, [r7, #8]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ca:	f000 fc27 	bl	8001a1c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011ce:	f000 f8cb 	bl	8001368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011d2:	f000 fa01 	bl	80015d8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80011d6:	f000 f90d 	bl	80013f4 <MX_I2C1_Init>
  MX_I2C2_Init();
 80011da:	f000 f939 	bl	8001450 <MX_I2C2_Init>
  MX_TIM2_Init();
 80011de:	f000 f965 	bl	80014ac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80011e2:	2100      	movs	r1, #0
 80011e4:	4858      	ldr	r0, [pc, #352]	; (8001348 <main+0x194>)
 80011e6:	f002 fd35 	bl	8003c54 <HAL_TIM_PWM_Start>
  HD44780_Init(2);
 80011ea:	2002      	movs	r0, #2
 80011ec:	f7ff fc9c 	bl	8000b28 <HD44780_Init>
  MPU6050_Init();
 80011f0:	f7ff fe90 	bl	8000f14 <MPU6050_Init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // read the Accelerometer and Gyro values

	  MPU6050_Read_Accel();
 80011f4:	f7ff fee4 	bl	8000fc0 <MPU6050_Read_Accel>
	  MPU6050_Read_Gyro();
 80011f8:	f7ff ff5e 	bl	80010b8 <MPU6050_Read_Gyro>
	  HD44780_Clear();
 80011fc:	f7ff fd18 	bl	8000c30 <HD44780_Clear>



	  HD44780_SetCursor(0,0);
 8001200:	2100      	movs	r1, #0
 8001202:	2000      	movs	r0, #0
 8001204:	f7ff fd2a 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Ax);
 8001208:	4b50      	ldr	r3, [pc, #320]	; (800134c <main+0x198>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	4618      	mov	r0, r3
 800120e:	f7ff f90b 	bl	8000428 <__aeabi_f2d>
 8001212:	4602      	mov	r2, r0
 8001214:	460b      	mov	r3, r1
 8001216:	4638      	mov	r0, r7
 8001218:	e9cd 2300 	strd	r2, r3, [sp]
 800121c:	4a4c      	ldr	r2, [pc, #304]	; (8001350 <main+0x19c>)
 800121e:	2107      	movs	r1, #7
 8001220:	f003 fed0 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 8001224:	463b      	mov	r3, r7
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff fd89 	bl	8000d3e <HD44780_PrintStr>

	  HD44780_SetCursor(5,0);
 800122c:	2100      	movs	r1, #0
 800122e:	2005      	movs	r0, #5
 8001230:	f7ff fd14 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Ay);
 8001234:	4b47      	ldr	r3, [pc, #284]	; (8001354 <main+0x1a0>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4618      	mov	r0, r3
 800123a:	f7ff f8f5 	bl	8000428 <__aeabi_f2d>
 800123e:	4602      	mov	r2, r0
 8001240:	460b      	mov	r3, r1
 8001242:	4638      	mov	r0, r7
 8001244:	e9cd 2300 	strd	r2, r3, [sp]
 8001248:	4a41      	ldr	r2, [pc, #260]	; (8001350 <main+0x19c>)
 800124a:	2107      	movs	r1, #7
 800124c:	f003 feba 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 8001250:	463b      	mov	r3, r7
 8001252:	4618      	mov	r0, r3
 8001254:	f7ff fd73 	bl	8000d3e <HD44780_PrintStr>

	  HD44780_SetCursor(11,0);
 8001258:	2100      	movs	r1, #0
 800125a:	200b      	movs	r0, #11
 800125c:	f7ff fcfe 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Az);
 8001260:	4b3d      	ldr	r3, [pc, #244]	; (8001358 <main+0x1a4>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4618      	mov	r0, r3
 8001266:	f7ff f8df 	bl	8000428 <__aeabi_f2d>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4638      	mov	r0, r7
 8001270:	e9cd 2300 	strd	r2, r3, [sp]
 8001274:	4a36      	ldr	r2, [pc, #216]	; (8001350 <main+0x19c>)
 8001276:	2107      	movs	r1, #7
 8001278:	f003 fea4 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 800127c:	463b      	mov	r3, r7
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff fd5d 	bl	8000d3e <HD44780_PrintStr>


	  HD44780_SetCursor(0,1);
 8001284:	2101      	movs	r1, #1
 8001286:	2000      	movs	r0, #0
 8001288:	f7ff fce8 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Gx);
 800128c:	4b33      	ldr	r3, [pc, #204]	; (800135c <main+0x1a8>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4618      	mov	r0, r3
 8001292:	f7ff f8c9 	bl	8000428 <__aeabi_f2d>
 8001296:	4602      	mov	r2, r0
 8001298:	460b      	mov	r3, r1
 800129a:	4638      	mov	r0, r7
 800129c:	e9cd 2300 	strd	r2, r3, [sp]
 80012a0:	4a2b      	ldr	r2, [pc, #172]	; (8001350 <main+0x19c>)
 80012a2:	2107      	movs	r1, #7
 80012a4:	f003 fe8e 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 80012a8:	463b      	mov	r3, r7
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fd47 	bl	8000d3e <HD44780_PrintStr>

	  HD44780_SetCursor(5,1);
 80012b0:	2101      	movs	r1, #1
 80012b2:	2005      	movs	r0, #5
 80012b4:	f7ff fcd2 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Gy);
 80012b8:	4b29      	ldr	r3, [pc, #164]	; (8001360 <main+0x1ac>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4618      	mov	r0, r3
 80012be:	f7ff f8b3 	bl	8000428 <__aeabi_f2d>
 80012c2:	4602      	mov	r2, r0
 80012c4:	460b      	mov	r3, r1
 80012c6:	4638      	mov	r0, r7
 80012c8:	e9cd 2300 	strd	r2, r3, [sp]
 80012cc:	4a20      	ldr	r2, [pc, #128]	; (8001350 <main+0x19c>)
 80012ce:	2107      	movs	r1, #7
 80012d0:	f003 fe78 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 80012d4:	463b      	mov	r3, r7
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff fd31 	bl	8000d3e <HD44780_PrintStr>

	  HD44780_SetCursor(11,1);
 80012dc:	2101      	movs	r1, #1
 80012de:	200b      	movs	r0, #11
 80012e0:	f7ff fcbc 	bl	8000c5c <HD44780_SetCursor>
	  snprintf(snum, 7, "%.2f", Gz);
 80012e4:	4b1f      	ldr	r3, [pc, #124]	; (8001364 <main+0x1b0>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff f89d 	bl	8000428 <__aeabi_f2d>
 80012ee:	4602      	mov	r2, r0
 80012f0:	460b      	mov	r3, r1
 80012f2:	4638      	mov	r0, r7
 80012f4:	e9cd 2300 	strd	r2, r3, [sp]
 80012f8:	4a15      	ldr	r2, [pc, #84]	; (8001350 <main+0x19c>)
 80012fa:	2107      	movs	r1, #7
 80012fc:	f003 fe62 	bl	8004fc4 <sniprintf>
	  HD44780_PrintStr(snum);
 8001300:	463b      	mov	r3, r7
 8001302:	4618      	mov	r0, r3
 8001304:	f7ff fd1b 	bl	8000d3e <HD44780_PrintStr>

      while(CH1_DC < 65535)
 8001308:	e009      	b.n	800131e <main+0x16a>
      {
          TIM2->CCR1 = CH1_DC;
 800130a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800130e:	697b      	ldr	r3, [r7, #20]
 8001310:	6353      	str	r3, [r2, #52]	; 0x34
          CH1_DC += 70;
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	3346      	adds	r3, #70	; 0x46
 8001316:	617b      	str	r3, [r7, #20]
          HAL_Delay(1);
 8001318:	2001      	movs	r0, #1
 800131a:	f000 fbe1 	bl	8001ae0 <HAL_Delay>
      while(CH1_DC < 65535)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8001324:	4293      	cmp	r3, r2
 8001326:	ddf0      	ble.n	800130a <main+0x156>
      }
      while(CH1_DC > 0)
 8001328:	e009      	b.n	800133e <main+0x18a>
      {
          TIM2->CCR1 = CH1_DC;
 800132a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800132e:	697b      	ldr	r3, [r7, #20]
 8001330:	6353      	str	r3, [r2, #52]	; 0x34
          CH1_DC -= 70;
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	3b46      	subs	r3, #70	; 0x46
 8001336:	617b      	str	r3, [r7, #20]
          HAL_Delay(1);
 8001338:	2001      	movs	r0, #1
 800133a:	f000 fbd1 	bl	8001ae0 <HAL_Delay>
      while(CH1_DC > 0)
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	2b00      	cmp	r3, #0
 8001342:	dcf2      	bgt.n	800132a <main+0x176>
	  MPU6050_Read_Accel();
 8001344:	e756      	b.n	80011f4 <main+0x40>
 8001346:	bf00      	nop
 8001348:	200002b8 	.word	0x200002b8
 800134c:	2000030c 	.word	0x2000030c
 8001350:	08007508 	.word	0x08007508
 8001354:	20000310 	.word	0x20000310
 8001358:	20000314 	.word	0x20000314
 800135c:	20000318 	.word	0x20000318
 8001360:	2000031c 	.word	0x2000031c
 8001364:	20000320 	.word	0x20000320

08001368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b090      	sub	sp, #64	; 0x40
 800136c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136e:	f107 0318 	add.w	r3, r7, #24
 8001372:	2228      	movs	r2, #40	; 0x28
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f003 f9bc 	bl	80046f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137c:	1d3b      	adds	r3, r7, #4
 800137e:	2200      	movs	r2, #0
 8001380:	601a      	str	r2, [r3, #0]
 8001382:	605a      	str	r2, [r3, #4]
 8001384:	609a      	str	r2, [r3, #8]
 8001386:	60da      	str	r2, [r3, #12]
 8001388:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800138a:	2301      	movs	r3, #1
 800138c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800138e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001392:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001394:	2300      	movs	r3, #0
 8001396:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001398:	2301      	movs	r3, #1
 800139a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139c:	2302      	movs	r3, #2
 800139e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013a0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80013a6:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80013aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013ac:	f107 0318 	add.w	r3, r7, #24
 80013b0:	4618      	mov	r0, r3
 80013b2:	f001 ffa1 	bl	80032f8 <HAL_RCC_OscConfig>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80013bc:	f000 f93a 	bl	8001634 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013c0:	230f      	movs	r3, #15
 80013c2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c4:	2302      	movs	r3, #2
 80013c6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c8:	2300      	movs	r3, #0
 80013ca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80013cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013d0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80013d6:	1d3b      	adds	r3, r7, #4
 80013d8:	2102      	movs	r1, #2
 80013da:	4618      	mov	r0, r3
 80013dc:	f002 fa0e 	bl	80037fc <HAL_RCC_ClockConfig>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <SystemClock_Config+0x82>
  {
    Error_Handler();
 80013e6:	f000 f925 	bl	8001634 <Error_Handler>
  }
}
 80013ea:	bf00      	nop
 80013ec:	3740      	adds	r7, #64	; 0x40
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
	...

080013f4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013f8:	4b12      	ldr	r3, [pc, #72]	; (8001444 <MX_I2C1_Init+0x50>)
 80013fa:	4a13      	ldr	r2, [pc, #76]	; (8001448 <MX_I2C1_Init+0x54>)
 80013fc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013fe:	4b11      	ldr	r3, [pc, #68]	; (8001444 <MX_I2C1_Init+0x50>)
 8001400:	4a12      	ldr	r2, [pc, #72]	; (800144c <MX_I2C1_Init+0x58>)
 8001402:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001404:	4b0f      	ldr	r3, [pc, #60]	; (8001444 <MX_I2C1_Init+0x50>)
 8001406:	2200      	movs	r2, #0
 8001408:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800140a:	4b0e      	ldr	r3, [pc, #56]	; (8001444 <MX_I2C1_Init+0x50>)
 800140c:	2200      	movs	r2, #0
 800140e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001410:	4b0c      	ldr	r3, [pc, #48]	; (8001444 <MX_I2C1_Init+0x50>)
 8001412:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001416:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001418:	4b0a      	ldr	r3, [pc, #40]	; (8001444 <MX_I2C1_Init+0x50>)
 800141a:	2200      	movs	r2, #0
 800141c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800141e:	4b09      	ldr	r3, [pc, #36]	; (8001444 <MX_I2C1_Init+0x50>)
 8001420:	2200      	movs	r2, #0
 8001422:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001424:	4b07      	ldr	r3, [pc, #28]	; (8001444 <MX_I2C1_Init+0x50>)
 8001426:	2200      	movs	r2, #0
 8001428:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800142a:	4b06      	ldr	r3, [pc, #24]	; (8001444 <MX_I2C1_Init+0x50>)
 800142c:	2200      	movs	r2, #0
 800142e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001430:	4804      	ldr	r0, [pc, #16]	; (8001444 <MX_I2C1_Init+0x50>)
 8001432:	f000 fde1 	bl	8001ff8 <HAL_I2C_Init>
 8001436:	4603      	mov	r3, r0
 8001438:	2b00      	cmp	r3, #0
 800143a:	d001      	beq.n	8001440 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800143c:	f000 f8fa 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001440:	bf00      	nop
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000210 	.word	0x20000210
 8001448:	40005400 	.word	0x40005400
 800144c:	000186a0 	.word	0x000186a0

08001450 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001454:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001456:	4a13      	ldr	r2, [pc, #76]	; (80014a4 <MX_I2C2_Init+0x54>)
 8001458:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <MX_I2C2_Init+0x50>)
 800145c:	4a12      	ldr	r2, [pc, #72]	; (80014a8 <MX_I2C2_Init+0x58>)
 800145e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001460:	4b0f      	ldr	r3, [pc, #60]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001462:	2200      	movs	r2, #0
 8001464:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001468:	2200      	movs	r2, #0
 800146a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800146c:	4b0c      	ldr	r3, [pc, #48]	; (80014a0 <MX_I2C2_Init+0x50>)
 800146e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001472:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001474:	4b0a      	ldr	r3, [pc, #40]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001476:	2200      	movs	r2, #0
 8001478:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800147a:	4b09      	ldr	r3, [pc, #36]	; (80014a0 <MX_I2C2_Init+0x50>)
 800147c:	2200      	movs	r2, #0
 800147e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001480:	4b07      	ldr	r3, [pc, #28]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001482:	2200      	movs	r2, #0
 8001484:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001486:	4b06      	ldr	r3, [pc, #24]	; (80014a0 <MX_I2C2_Init+0x50>)
 8001488:	2200      	movs	r2, #0
 800148a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800148c:	4804      	ldr	r0, [pc, #16]	; (80014a0 <MX_I2C2_Init+0x50>)
 800148e:	f000 fdb3 	bl	8001ff8 <HAL_I2C_Init>
 8001492:	4603      	mov	r3, r0
 8001494:	2b00      	cmp	r3, #0
 8001496:	d001      	beq.n	800149c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001498:	f000 f8cc 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800149c:	bf00      	nop
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	20000264 	.word	0x20000264
 80014a4:	40005800 	.word	0x40005800
 80014a8:	000186a0 	.word	0x000186a0

080014ac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b08e      	sub	sp, #56	; 0x38
 80014b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c0:	f107 0320 	add.w	r3, r7, #32
 80014c4:	2200      	movs	r2, #0
 80014c6:	601a      	str	r2, [r3, #0]
 80014c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014ca:	1d3b      	adds	r3, r7, #4
 80014cc:	2200      	movs	r2, #0
 80014ce:	601a      	str	r2, [r3, #0]
 80014d0:	605a      	str	r2, [r3, #4]
 80014d2:	609a      	str	r2, [r3, #8]
 80014d4:	60da      	str	r2, [r3, #12]
 80014d6:	611a      	str	r2, [r3, #16]
 80014d8:	615a      	str	r2, [r3, #20]
 80014da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80014dc:	4b3d      	ldr	r3, [pc, #244]	; (80015d4 <MX_TIM2_Init+0x128>)
 80014de:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014e2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80014e4:	4b3b      	ldr	r3, [pc, #236]	; (80015d4 <MX_TIM2_Init+0x128>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014ea:	4b3a      	ldr	r3, [pc, #232]	; (80015d4 <MX_TIM2_Init+0x128>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80014f0:	4b38      	ldr	r3, [pc, #224]	; (80015d4 <MX_TIM2_Init+0x128>)
 80014f2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014f6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f8:	4b36      	ldr	r3, [pc, #216]	; (80015d4 <MX_TIM2_Init+0x128>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80014fe:	4b35      	ldr	r3, [pc, #212]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001500:	2280      	movs	r2, #128	; 0x80
 8001502:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001504:	4833      	ldr	r0, [pc, #204]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001506:	f002 fafd 	bl	8003b04 <HAL_TIM_Base_Init>
 800150a:	4603      	mov	r3, r0
 800150c:	2b00      	cmp	r3, #0
 800150e:	d001      	beq.n	8001514 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001510:	f000 f890 	bl	8001634 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001514:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800151a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800151e:	4619      	mov	r1, r3
 8001520:	482c      	ldr	r0, [pc, #176]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001522:	f002 fcf7 	bl	8003f14 <HAL_TIM_ConfigClockSource>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 800152c:	f000 f882 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001530:	4828      	ldr	r0, [pc, #160]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001532:	f002 fb36 	bl	8003ba2 <HAL_TIM_PWM_Init>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 800153c:	f000 f87a 	bl	8001634 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001540:	2300      	movs	r3, #0
 8001542:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001544:	2300      	movs	r3, #0
 8001546:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001548:	f107 0320 	add.w	r3, r7, #32
 800154c:	4619      	mov	r1, r3
 800154e:	4821      	ldr	r0, [pc, #132]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001550:	f003 f848 	bl	80045e4 <HAL_TIMEx_MasterConfigSynchronization>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800155a:	f000 f86b 	bl	8001634 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800155e:	2360      	movs	r3, #96	; 0x60
 8001560:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001566:	2300      	movs	r3, #0
 8001568:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800156e:	1d3b      	adds	r3, r7, #4
 8001570:	2200      	movs	r2, #0
 8001572:	4619      	mov	r1, r3
 8001574:	4817      	ldr	r0, [pc, #92]	; (80015d4 <MX_TIM2_Init+0x128>)
 8001576:	f002 fc0f 	bl	8003d98 <HAL_TIM_PWM_ConfigChannel>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d001      	beq.n	8001584 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001580:	f000 f858 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	2204      	movs	r2, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4812      	ldr	r0, [pc, #72]	; (80015d4 <MX_TIM2_Init+0x128>)
 800158c:	f002 fc04 	bl	8003d98 <HAL_TIM_PWM_ConfigChannel>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8001596:	f000 f84d 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800159a:	1d3b      	adds	r3, r7, #4
 800159c:	2208      	movs	r2, #8
 800159e:	4619      	mov	r1, r3
 80015a0:	480c      	ldr	r0, [pc, #48]	; (80015d4 <MX_TIM2_Init+0x128>)
 80015a2:	f002 fbf9 	bl	8003d98 <HAL_TIM_PWM_ConfigChannel>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d001      	beq.n	80015b0 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 80015ac:	f000 f842 	bl	8001634 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80015b0:	1d3b      	adds	r3, r7, #4
 80015b2:	220c      	movs	r2, #12
 80015b4:	4619      	mov	r1, r3
 80015b6:	4807      	ldr	r0, [pc, #28]	; (80015d4 <MX_TIM2_Init+0x128>)
 80015b8:	f002 fbee 	bl	8003d98 <HAL_TIM_PWM_ConfigChannel>
 80015bc:	4603      	mov	r3, r0
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d001      	beq.n	80015c6 <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 80015c2:	f000 f837 	bl	8001634 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80015c6:	4803      	ldr	r0, [pc, #12]	; (80015d4 <MX_TIM2_Init+0x128>)
 80015c8:	f000 f8e4 	bl	8001794 <HAL_TIM_MspPostInit>

}
 80015cc:	bf00      	nop
 80015ce:	3738      	adds	r7, #56	; 0x38
 80015d0:	46bd      	mov	sp, r7
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	200002b8 	.word	0x200002b8

080015d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80015de:	4b14      	ldr	r3, [pc, #80]	; (8001630 <MX_GPIO_Init+0x58>)
 80015e0:	699b      	ldr	r3, [r3, #24]
 80015e2:	4a13      	ldr	r2, [pc, #76]	; (8001630 <MX_GPIO_Init+0x58>)
 80015e4:	f043 0320 	orr.w	r3, r3, #32
 80015e8:	6193      	str	r3, [r2, #24]
 80015ea:	4b11      	ldr	r3, [pc, #68]	; (8001630 <MX_GPIO_Init+0x58>)
 80015ec:	699b      	ldr	r3, [r3, #24]
 80015ee:	f003 0320 	and.w	r3, r3, #32
 80015f2:	60fb      	str	r3, [r7, #12]
 80015f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015f6:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <MX_GPIO_Init+0x58>)
 80015f8:	699b      	ldr	r3, [r3, #24]
 80015fa:	4a0d      	ldr	r2, [pc, #52]	; (8001630 <MX_GPIO_Init+0x58>)
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	6193      	str	r3, [r2, #24]
 8001602:	4b0b      	ldr	r3, [pc, #44]	; (8001630 <MX_GPIO_Init+0x58>)
 8001604:	699b      	ldr	r3, [r3, #24]
 8001606:	f003 0304 	and.w	r3, r3, #4
 800160a:	60bb      	str	r3, [r7, #8]
 800160c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800160e:	4b08      	ldr	r3, [pc, #32]	; (8001630 <MX_GPIO_Init+0x58>)
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	4a07      	ldr	r2, [pc, #28]	; (8001630 <MX_GPIO_Init+0x58>)
 8001614:	f043 0308 	orr.w	r3, r3, #8
 8001618:	6193      	str	r3, [r2, #24]
 800161a:	4b05      	ldr	r3, [pc, #20]	; (8001630 <MX_GPIO_Init+0x58>)
 800161c:	699b      	ldr	r3, [r3, #24]
 800161e:	f003 0308 	and.w	r3, r3, #8
 8001622:	607b      	str	r3, [r7, #4]
 8001624:	687b      	ldr	r3, [r7, #4]

}
 8001626:	bf00      	nop
 8001628:	3714      	adds	r7, #20
 800162a:	46bd      	mov	sp, r7
 800162c:	bc80      	pop	{r7}
 800162e:	4770      	bx	lr
 8001630:	40021000 	.word	0x40021000

08001634 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001634:	b480      	push	{r7}
 8001636:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001638:	b672      	cpsid	i
}
 800163a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800163c:	e7fe      	b.n	800163c <Error_Handler+0x8>
	...

08001640 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001640:	b480      	push	{r7}
 8001642:	b083      	sub	sp, #12
 8001644:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001646:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <HAL_MspInit+0x40>)
 8001648:	699b      	ldr	r3, [r3, #24]
 800164a:	4a0d      	ldr	r2, [pc, #52]	; (8001680 <HAL_MspInit+0x40>)
 800164c:	f043 0301 	orr.w	r3, r3, #1
 8001650:	6193      	str	r3, [r2, #24]
 8001652:	4b0b      	ldr	r3, [pc, #44]	; (8001680 <HAL_MspInit+0x40>)
 8001654:	699b      	ldr	r3, [r3, #24]
 8001656:	f003 0301 	and.w	r3, r3, #1
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800165e:	4b08      	ldr	r3, [pc, #32]	; (8001680 <HAL_MspInit+0x40>)
 8001660:	69db      	ldr	r3, [r3, #28]
 8001662:	4a07      	ldr	r2, [pc, #28]	; (8001680 <HAL_MspInit+0x40>)
 8001664:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001668:	61d3      	str	r3, [r2, #28]
 800166a:	4b05      	ldr	r3, [pc, #20]	; (8001680 <HAL_MspInit+0x40>)
 800166c:	69db      	ldr	r3, [r3, #28]
 800166e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001672:	603b      	str	r3, [r7, #0]
 8001674:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001676:	bf00      	nop
 8001678:	370c      	adds	r7, #12
 800167a:	46bd      	mov	sp, r7
 800167c:	bc80      	pop	{r7}
 800167e:	4770      	bx	lr
 8001680:	40021000 	.word	0x40021000

08001684 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b08a      	sub	sp, #40	; 0x28
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800168c:	f107 0318 	add.w	r3, r7, #24
 8001690:	2200      	movs	r2, #0
 8001692:	601a      	str	r2, [r3, #0]
 8001694:	605a      	str	r2, [r3, #4]
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	4a2b      	ldr	r2, [pc, #172]	; (800174c <HAL_I2C_MspInit+0xc8>)
 80016a0:	4293      	cmp	r3, r2
 80016a2:	d124      	bne.n	80016ee <HAL_I2C_MspInit+0x6a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016a4:	4b2a      	ldr	r3, [pc, #168]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016a6:	699b      	ldr	r3, [r3, #24]
 80016a8:	4a29      	ldr	r2, [pc, #164]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016aa:	f043 0308 	orr.w	r3, r3, #8
 80016ae:	6193      	str	r3, [r2, #24]
 80016b0:	4b27      	ldr	r3, [pc, #156]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	617b      	str	r3, [r7, #20]
 80016ba:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80016bc:	23c0      	movs	r3, #192	; 0xc0
 80016be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016c0:	2312      	movs	r3, #18
 80016c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80016c4:	2303      	movs	r3, #3
 80016c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016c8:	f107 0318 	add.w	r3, r7, #24
 80016cc:	4619      	mov	r1, r3
 80016ce:	4821      	ldr	r0, [pc, #132]	; (8001754 <HAL_I2C_MspInit+0xd0>)
 80016d0:	f000 fb0e 	bl	8001cf0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016d4:	4b1e      	ldr	r3, [pc, #120]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016d6:	69db      	ldr	r3, [r3, #28]
 80016d8:	4a1d      	ldr	r2, [pc, #116]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80016de:	61d3      	str	r3, [r2, #28]
 80016e0:	4b1b      	ldr	r3, [pc, #108]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016e2:	69db      	ldr	r3, [r3, #28]
 80016e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80016e8:	613b      	str	r3, [r7, #16]
 80016ea:	693b      	ldr	r3, [r7, #16]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80016ec:	e029      	b.n	8001742 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4a19      	ldr	r2, [pc, #100]	; (8001758 <HAL_I2C_MspInit+0xd4>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d124      	bne.n	8001742 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016f8:	4b15      	ldr	r3, [pc, #84]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016fa:	699b      	ldr	r3, [r3, #24]
 80016fc:	4a14      	ldr	r2, [pc, #80]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 80016fe:	f043 0308 	orr.w	r3, r3, #8
 8001702:	6193      	str	r3, [r2, #24]
 8001704:	4b12      	ldr	r3, [pc, #72]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 8001706:	699b      	ldr	r3, [r3, #24]
 8001708:	f003 0308 	and.w	r3, r3, #8
 800170c:	60fb      	str	r3, [r7, #12]
 800170e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001710:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001716:	2312      	movs	r3, #18
 8001718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800171e:	f107 0318 	add.w	r3, r7, #24
 8001722:	4619      	mov	r1, r3
 8001724:	480b      	ldr	r0, [pc, #44]	; (8001754 <HAL_I2C_MspInit+0xd0>)
 8001726:	f000 fae3 	bl	8001cf0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800172a:	4b09      	ldr	r3, [pc, #36]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 800172c:	69db      	ldr	r3, [r3, #28]
 800172e:	4a08      	ldr	r2, [pc, #32]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 8001730:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001734:	61d3      	str	r3, [r2, #28]
 8001736:	4b06      	ldr	r3, [pc, #24]	; (8001750 <HAL_I2C_MspInit+0xcc>)
 8001738:	69db      	ldr	r3, [r3, #28]
 800173a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800173e:	60bb      	str	r3, [r7, #8]
 8001740:	68bb      	ldr	r3, [r7, #8]
}
 8001742:	bf00      	nop
 8001744:	3728      	adds	r7, #40	; 0x28
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	40005400 	.word	0x40005400
 8001750:	40021000 	.word	0x40021000
 8001754:	40010c00 	.word	0x40010c00
 8001758:	40005800 	.word	0x40005800

0800175c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800175c:	b480      	push	{r7}
 800175e:	b085      	sub	sp, #20
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800176c:	d10b      	bne.n	8001786 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800176e:	4b08      	ldr	r3, [pc, #32]	; (8001790 <HAL_TIM_Base_MspInit+0x34>)
 8001770:	69db      	ldr	r3, [r3, #28]
 8001772:	4a07      	ldr	r2, [pc, #28]	; (8001790 <HAL_TIM_Base_MspInit+0x34>)
 8001774:	f043 0301 	orr.w	r3, r3, #1
 8001778:	61d3      	str	r3, [r2, #28]
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <HAL_TIM_Base_MspInit+0x34>)
 800177c:	69db      	ldr	r3, [r3, #28]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	60fb      	str	r3, [r7, #12]
 8001784:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001786:	bf00      	nop
 8001788:	3714      	adds	r7, #20
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	40021000 	.word	0x40021000

08001794 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b088      	sub	sp, #32
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	f107 0310 	add.w	r3, r7, #16
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017b2:	d117      	bne.n	80017e4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017b4:	4b0d      	ldr	r3, [pc, #52]	; (80017ec <HAL_TIM_MspPostInit+0x58>)
 80017b6:	699b      	ldr	r3, [r3, #24]
 80017b8:	4a0c      	ldr	r2, [pc, #48]	; (80017ec <HAL_TIM_MspPostInit+0x58>)
 80017ba:	f043 0304 	orr.w	r3, r3, #4
 80017be:	6193      	str	r3, [r2, #24]
 80017c0:	4b0a      	ldr	r3, [pc, #40]	; (80017ec <HAL_TIM_MspPostInit+0x58>)
 80017c2:	699b      	ldr	r3, [r3, #24]
 80017c4:	f003 0304 	and.w	r3, r3, #4
 80017c8:	60fb      	str	r3, [r7, #12]
 80017ca:	68fb      	ldr	r3, [r7, #12]
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 80017cc:	230f      	movs	r3, #15
 80017ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017d0:	2302      	movs	r3, #2
 80017d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017d4:	2302      	movs	r3, #2
 80017d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d8:	f107 0310 	add.w	r3, r7, #16
 80017dc:	4619      	mov	r1, r3
 80017de:	4804      	ldr	r0, [pc, #16]	; (80017f0 <HAL_TIM_MspPostInit+0x5c>)
 80017e0:	f000 fa86 	bl	8001cf0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80017e4:	bf00      	nop
 80017e6:	3720      	adds	r7, #32
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40010800 	.word	0x40010800

080017f4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017f4:	b480      	push	{r7}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017f8:	e7fe      	b.n	80017f8 <NMI_Handler+0x4>

080017fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017fa:	b480      	push	{r7}
 80017fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017fe:	e7fe      	b.n	80017fe <HardFault_Handler+0x4>

08001800 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001804:	e7fe      	b.n	8001804 <MemManage_Handler+0x4>

08001806 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001806:	b480      	push	{r7}
 8001808:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800180a:	e7fe      	b.n	800180a <BusFault_Handler+0x4>

0800180c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800180c:	b480      	push	{r7}
 800180e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001810:	e7fe      	b.n	8001810 <UsageFault_Handler+0x4>

08001812 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001812:	b480      	push	{r7}
 8001814:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001816:	bf00      	nop
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr

0800181e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800181e:	b480      	push	{r7}
 8001820:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	46bd      	mov	sp, r7
 8001826:	bc80      	pop	{r7}
 8001828:	4770      	bx	lr

0800182a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800182a:	b480      	push	{r7}
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800182e:	bf00      	nop
 8001830:	46bd      	mov	sp, r7
 8001832:	bc80      	pop	{r7}
 8001834:	4770      	bx	lr

08001836 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001836:	b580      	push	{r7, lr}
 8001838:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800183a:	f000 f935 	bl	8001aa8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800183e:	bf00      	nop
 8001840:	bd80      	pop	{r7, pc}

08001842 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001842:	b480      	push	{r7}
 8001844:	af00      	add	r7, sp, #0
	return 1;
 8001846:	2301      	movs	r3, #1
}
 8001848:	4618      	mov	r0, r3
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <_kill>:

int _kill(int pid, int sig)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800185a:	f002 ff21 	bl	80046a0 <__errno>
 800185e:	4603      	mov	r3, r0
 8001860:	2216      	movs	r2, #22
 8001862:	601a      	str	r2, [r3, #0]
	return -1;
 8001864:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}

08001870 <_exit>:

void _exit (int status)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001878:	f04f 31ff 	mov.w	r1, #4294967295
 800187c:	6878      	ldr	r0, [r7, #4]
 800187e:	f7ff ffe7 	bl	8001850 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001882:	e7fe      	b.n	8001882 <_exit+0x12>

08001884 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001890:	2300      	movs	r3, #0
 8001892:	617b      	str	r3, [r7, #20]
 8001894:	e00a      	b.n	80018ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001896:	f3af 8000 	nop.w
 800189a:	4601      	mov	r1, r0
 800189c:	68bb      	ldr	r3, [r7, #8]
 800189e:	1c5a      	adds	r2, r3, #1
 80018a0:	60ba      	str	r2, [r7, #8]
 80018a2:	b2ca      	uxtb	r2, r1
 80018a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a6:	697b      	ldr	r3, [r7, #20]
 80018a8:	3301      	adds	r3, #1
 80018aa:	617b      	str	r3, [r7, #20]
 80018ac:	697a      	ldr	r2, [r7, #20]
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	429a      	cmp	r2, r3
 80018b2:	dbf0      	blt.n	8001896 <_read+0x12>
	}

return len;
 80018b4:	687b      	ldr	r3, [r7, #4]
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}

080018be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80018be:	b580      	push	{r7, lr}
 80018c0:	b086      	sub	sp, #24
 80018c2:	af00      	add	r7, sp, #0
 80018c4:	60f8      	str	r0, [r7, #12]
 80018c6:	60b9      	str	r1, [r7, #8]
 80018c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
 80018ce:	e009      	b.n	80018e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80018d0:	68bb      	ldr	r3, [r7, #8]
 80018d2:	1c5a      	adds	r2, r3, #1
 80018d4:	60ba      	str	r2, [r7, #8]
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	4618      	mov	r0, r3
 80018da:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018de:	697b      	ldr	r3, [r7, #20]
 80018e0:	3301      	adds	r3, #1
 80018e2:	617b      	str	r3, [r7, #20]
 80018e4:	697a      	ldr	r2, [r7, #20]
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	dbf1      	blt.n	80018d0 <_write+0x12>
	}
	return len;
 80018ec:	687b      	ldr	r3, [r7, #4]
}
 80018ee:	4618      	mov	r0, r3
 80018f0:	3718      	adds	r7, #24
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}

080018f6 <_close>:

int _close(int file)
{
 80018f6:	b480      	push	{r7}
 80018f8:	b083      	sub	sp, #12
 80018fa:	af00      	add	r7, sp, #0
 80018fc:	6078      	str	r0, [r7, #4]
	return -1;
 80018fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001902:	4618      	mov	r0, r3
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr

0800190c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800190c:	b480      	push	{r7}
 800190e:	b083      	sub	sp, #12
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
 8001914:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800191c:	605a      	str	r2, [r3, #4]
	return 0;
 800191e:	2300      	movs	r3, #0
}
 8001920:	4618      	mov	r0, r3
 8001922:	370c      	adds	r7, #12
 8001924:	46bd      	mov	sp, r7
 8001926:	bc80      	pop	{r7}
 8001928:	4770      	bx	lr

0800192a <_isatty>:

int _isatty(int file)
{
 800192a:	b480      	push	{r7}
 800192c:	b083      	sub	sp, #12
 800192e:	af00      	add	r7, sp, #0
 8001930:	6078      	str	r0, [r7, #4]
	return 1;
 8001932:	2301      	movs	r3, #1
}
 8001934:	4618      	mov	r0, r3
 8001936:	370c      	adds	r7, #12
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr

0800193e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800193e:	b480      	push	{r7}
 8001940:	b085      	sub	sp, #20
 8001942:	af00      	add	r7, sp, #0
 8001944:	60f8      	str	r0, [r7, #12]
 8001946:	60b9      	str	r1, [r7, #8]
 8001948:	607a      	str	r2, [r7, #4]
	return 0;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3714      	adds	r7, #20
 8001950:	46bd      	mov	sp, r7
 8001952:	bc80      	pop	{r7}
 8001954:	4770      	bx	lr
	...

08001958 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001960:	4a14      	ldr	r2, [pc, #80]	; (80019b4 <_sbrk+0x5c>)
 8001962:	4b15      	ldr	r3, [pc, #84]	; (80019b8 <_sbrk+0x60>)
 8001964:	1ad3      	subs	r3, r2, r3
 8001966:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800196c:	4b13      	ldr	r3, [pc, #76]	; (80019bc <_sbrk+0x64>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d102      	bne.n	800197a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001974:	4b11      	ldr	r3, [pc, #68]	; (80019bc <_sbrk+0x64>)
 8001976:	4a12      	ldr	r2, [pc, #72]	; (80019c0 <_sbrk+0x68>)
 8001978:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800197a:	4b10      	ldr	r3, [pc, #64]	; (80019bc <_sbrk+0x64>)
 800197c:	681a      	ldr	r2, [r3, #0]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	4413      	add	r3, r2
 8001982:	693a      	ldr	r2, [r7, #16]
 8001984:	429a      	cmp	r2, r3
 8001986:	d207      	bcs.n	8001998 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001988:	f002 fe8a 	bl	80046a0 <__errno>
 800198c:	4603      	mov	r3, r0
 800198e:	220c      	movs	r2, #12
 8001990:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001992:	f04f 33ff 	mov.w	r3, #4294967295
 8001996:	e009      	b.n	80019ac <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001998:	4b08      	ldr	r3, [pc, #32]	; (80019bc <_sbrk+0x64>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800199e:	4b07      	ldr	r3, [pc, #28]	; (80019bc <_sbrk+0x64>)
 80019a0:	681a      	ldr	r2, [r3, #0]
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	4413      	add	r3, r2
 80019a6:	4a05      	ldr	r2, [pc, #20]	; (80019bc <_sbrk+0x64>)
 80019a8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80019aa:	68fb      	ldr	r3, [r7, #12]
}
 80019ac:	4618      	mov	r0, r3
 80019ae:	3718      	adds	r7, #24
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}
 80019b4:	20005000 	.word	0x20005000
 80019b8:	00000400 	.word	0x00000400
 80019bc:	20000324 	.word	0x20000324
 80019c0:	20000340 	.word	0x20000340

080019c4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c8:	bf00      	nop
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bc80      	pop	{r7}
 80019ce:	4770      	bx	lr

080019d0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019d0:	480c      	ldr	r0, [pc, #48]	; (8001a04 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80019d2:	490d      	ldr	r1, [pc, #52]	; (8001a08 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80019d4:	4a0d      	ldr	r2, [pc, #52]	; (8001a0c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019d8:	e002      	b.n	80019e0 <LoopCopyDataInit>

080019da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019de:	3304      	adds	r3, #4

080019e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019e4:	d3f9      	bcc.n	80019da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019e6:	4a0a      	ldr	r2, [pc, #40]	; (8001a10 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80019e8:	4c0a      	ldr	r4, [pc, #40]	; (8001a14 <LoopFillZerobss+0x22>)
  movs r3, #0
 80019ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019ec:	e001      	b.n	80019f2 <LoopFillZerobss>

080019ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019f0:	3204      	adds	r2, #4

080019f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019f4:	d3fb      	bcc.n	80019ee <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80019f6:	f7ff ffe5 	bl	80019c4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80019fa:	f002 fe57 	bl	80046ac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80019fe:	f7ff fbd9 	bl	80011b4 <main>
  bx lr
 8001a02:	4770      	bx	lr
  ldr r0, =_sdata
 8001a04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a08:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8001a0c:	0800791c 	.word	0x0800791c
  ldr r2, =_sbss
 8001a10:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8001a14:	2000033c 	.word	0x2000033c

08001a18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a18:	e7fe      	b.n	8001a18 <ADC1_2_IRQHandler>
	...

08001a1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a1c:	b580      	push	{r7, lr}
 8001a1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a20:	4b08      	ldr	r3, [pc, #32]	; (8001a44 <HAL_Init+0x28>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a07      	ldr	r2, [pc, #28]	; (8001a44 <HAL_Init+0x28>)
 8001a26:	f043 0310 	orr.w	r3, r3, #16
 8001a2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a2c:	2003      	movs	r0, #3
 8001a2e:	f000 f92b 	bl	8001c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a32:	200f      	movs	r0, #15
 8001a34:	f000 f808 	bl	8001a48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a38:	f7ff fe02 	bl	8001640 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a3c:	2300      	movs	r3, #0
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	40022000 	.word	0x40022000

08001a48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b082      	sub	sp, #8
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a50:	4b12      	ldr	r3, [pc, #72]	; (8001a9c <HAL_InitTick+0x54>)
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	4b12      	ldr	r3, [pc, #72]	; (8001aa0 <HAL_InitTick+0x58>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	4619      	mov	r1, r3
 8001a5a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001a5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a66:	4618      	mov	r0, r3
 8001a68:	f000 f935 	bl	8001cd6 <HAL_SYSTICK_Config>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d001      	beq.n	8001a76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e00e      	b.n	8001a94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b0f      	cmp	r3, #15
 8001a7a:	d80a      	bhi.n	8001a92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	f04f 30ff 	mov.w	r0, #4294967295
 8001a84:	f000 f90b 	bl	8001c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a88:	4a06      	ldr	r2, [pc, #24]	; (8001aa4 <HAL_InitTick+0x5c>)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	e000      	b.n	8001a94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
}
 8001a94:	4618      	mov	r0, r3
 8001a96:	3708      	adds	r7, #8
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000010 	.word	0x20000010
 8001aa0:	20000018 	.word	0x20000018
 8001aa4:	20000014 	.word	0x20000014

08001aa8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aac:	4b05      	ldr	r3, [pc, #20]	; (8001ac4 <HAL_IncTick+0x1c>)
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	4b05      	ldr	r3, [pc, #20]	; (8001ac8 <HAL_IncTick+0x20>)
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4413      	add	r3, r2
 8001ab8:	4a03      	ldr	r2, [pc, #12]	; (8001ac8 <HAL_IncTick+0x20>)
 8001aba:	6013      	str	r3, [r2, #0]
}
 8001abc:	bf00      	nop
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bc80      	pop	{r7}
 8001ac2:	4770      	bx	lr
 8001ac4:	20000018 	.word	0x20000018
 8001ac8:	20000328 	.word	0x20000328

08001acc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad0:	4b02      	ldr	r3, [pc, #8]	; (8001adc <HAL_GetTick+0x10>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bc80      	pop	{r7}
 8001ada:	4770      	bx	lr
 8001adc:	20000328 	.word	0x20000328

08001ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae8:	f7ff fff0 	bl	8001acc <HAL_GetTick>
 8001aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af8:	d005      	beq.n	8001b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afa:	4b0a      	ldr	r3, [pc, #40]	; (8001b24 <HAL_Delay+0x44>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4413      	add	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b06:	bf00      	nop
 8001b08:	f7ff ffe0 	bl	8001acc <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d8f7      	bhi.n	8001b08 <HAL_Delay+0x28>
  {
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000018 	.word	0x20000018

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	; (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	; (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	bc80      	pop	{r7}
 8001b68:	4770      	bx	lr
 8001b6a:	bf00      	nop
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	; (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	bc80      	pop	{r7}
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	6039      	str	r1, [r7, #0]
 8001b96:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	db0a      	blt.n	8001bb6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	b2da      	uxtb	r2, r3
 8001ba4:	490c      	ldr	r1, [pc, #48]	; (8001bd8 <__NVIC_SetPriority+0x4c>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	0112      	lsls	r2, r2, #4
 8001bac:	b2d2      	uxtb	r2, r2
 8001bae:	440b      	add	r3, r1
 8001bb0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb4:	e00a      	b.n	8001bcc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bb6:	683b      	ldr	r3, [r7, #0]
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	4908      	ldr	r1, [pc, #32]	; (8001bdc <__NVIC_SetPriority+0x50>)
 8001bbc:	79fb      	ldrb	r3, [r7, #7]
 8001bbe:	f003 030f 	and.w	r3, r3, #15
 8001bc2:	3b04      	subs	r3, #4
 8001bc4:	0112      	lsls	r2, r2, #4
 8001bc6:	b2d2      	uxtb	r2, r2
 8001bc8:	440b      	add	r3, r1
 8001bca:	761a      	strb	r2, [r3, #24]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bc80      	pop	{r7}
 8001bd4:	4770      	bx	lr
 8001bd6:	bf00      	nop
 8001bd8:	e000e100 	.word	0xe000e100
 8001bdc:	e000ed00 	.word	0xe000ed00

08001be0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b089      	sub	sp, #36	; 0x24
 8001be4:	af00      	add	r7, sp, #0
 8001be6:	60f8      	str	r0, [r7, #12]
 8001be8:	60b9      	str	r1, [r7, #8]
 8001bea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	f003 0307 	and.w	r3, r3, #7
 8001bf2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	f1c3 0307 	rsb	r3, r3, #7
 8001bfa:	2b04      	cmp	r3, #4
 8001bfc:	bf28      	it	cs
 8001bfe:	2304      	movcs	r3, #4
 8001c00:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c02:	69fb      	ldr	r3, [r7, #28]
 8001c04:	3304      	adds	r3, #4
 8001c06:	2b06      	cmp	r3, #6
 8001c08:	d902      	bls.n	8001c10 <NVIC_EncodePriority+0x30>
 8001c0a:	69fb      	ldr	r3, [r7, #28]
 8001c0c:	3b03      	subs	r3, #3
 8001c0e:	e000      	b.n	8001c12 <NVIC_EncodePriority+0x32>
 8001c10:	2300      	movs	r3, #0
 8001c12:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c14:	f04f 32ff 	mov.w	r2, #4294967295
 8001c18:	69bb      	ldr	r3, [r7, #24]
 8001c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c1e:	43da      	mvns	r2, r3
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	401a      	ands	r2, r3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c28:	f04f 31ff 	mov.w	r1, #4294967295
 8001c2c:	697b      	ldr	r3, [r7, #20]
 8001c2e:	fa01 f303 	lsl.w	r3, r1, r3
 8001c32:	43d9      	mvns	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c38:	4313      	orrs	r3, r2
         );
}
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	3724      	adds	r7, #36	; 0x24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bc80      	pop	{r7}
 8001c42:	4770      	bx	lr

08001c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	3b01      	subs	r3, #1
 8001c50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c54:	d301      	bcc.n	8001c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c56:	2301      	movs	r3, #1
 8001c58:	e00f      	b.n	8001c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c5a:	4a0a      	ldr	r2, [pc, #40]	; (8001c84 <SysTick_Config+0x40>)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3b01      	subs	r3, #1
 8001c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c62:	210f      	movs	r1, #15
 8001c64:	f04f 30ff 	mov.w	r0, #4294967295
 8001c68:	f7ff ff90 	bl	8001b8c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c6c:	4b05      	ldr	r3, [pc, #20]	; (8001c84 <SysTick_Config+0x40>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c72:	4b04      	ldr	r3, [pc, #16]	; (8001c84 <SysTick_Config+0x40>)
 8001c74:	2207      	movs	r2, #7
 8001c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c78:	2300      	movs	r3, #0
}
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	e000e010 	.word	0xe000e010

08001c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c90:	6878      	ldr	r0, [r7, #4]
 8001c92:	f7ff ff49 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b086      	sub	sp, #24
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	60b9      	str	r1, [r7, #8]
 8001ca8:	607a      	str	r2, [r7, #4]
 8001caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001cac:	2300      	movs	r3, #0
 8001cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb0:	f7ff ff5e 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68b9      	ldr	r1, [r7, #8]
 8001cba:	6978      	ldr	r0, [r7, #20]
 8001cbc:	f7ff ff90 	bl	8001be0 <NVIC_EncodePriority>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc6:	4611      	mov	r1, r2
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7ff ff5f 	bl	8001b8c <__NVIC_SetPriority>
}
 8001cce:	bf00      	nop
 8001cd0:	3718      	adds	r7, #24
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bd80      	pop	{r7, pc}

08001cd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cd6:	b580      	push	{r7, lr}
 8001cd8:	b082      	sub	sp, #8
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cde:	6878      	ldr	r0, [r7, #4]
 8001ce0:	f7ff ffb0 	bl	8001c44 <SysTick_Config>
 8001ce4:	4603      	mov	r3, r0
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3708      	adds	r7, #8
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bd80      	pop	{r7, pc}
	...

08001cf0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b08b      	sub	sp, #44	; 0x2c
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d02:	e169      	b.n	8001fd8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001d04:	2201      	movs	r2, #1
 8001d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d08:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	69fa      	ldr	r2, [r7, #28]
 8001d14:	4013      	ands	r3, r2
 8001d16:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	429a      	cmp	r2, r3
 8001d1e:	f040 8158 	bne.w	8001fd2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4a9a      	ldr	r2, [pc, #616]	; (8001f90 <HAL_GPIO_Init+0x2a0>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d05e      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
 8001d2c:	4a98      	ldr	r2, [pc, #608]	; (8001f90 <HAL_GPIO_Init+0x2a0>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d875      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d32:	4a98      	ldr	r2, [pc, #608]	; (8001f94 <HAL_GPIO_Init+0x2a4>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d058      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
 8001d38:	4a96      	ldr	r2, [pc, #600]	; (8001f94 <HAL_GPIO_Init+0x2a4>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d86f      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d3e:	4a96      	ldr	r2, [pc, #600]	; (8001f98 <HAL_GPIO_Init+0x2a8>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d052      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
 8001d44:	4a94      	ldr	r2, [pc, #592]	; (8001f98 <HAL_GPIO_Init+0x2a8>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d869      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d4a:	4a94      	ldr	r2, [pc, #592]	; (8001f9c <HAL_GPIO_Init+0x2ac>)
 8001d4c:	4293      	cmp	r3, r2
 8001d4e:	d04c      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
 8001d50:	4a92      	ldr	r2, [pc, #584]	; (8001f9c <HAL_GPIO_Init+0x2ac>)
 8001d52:	4293      	cmp	r3, r2
 8001d54:	d863      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d56:	4a92      	ldr	r2, [pc, #584]	; (8001fa0 <HAL_GPIO_Init+0x2b0>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d046      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
 8001d5c:	4a90      	ldr	r2, [pc, #576]	; (8001fa0 <HAL_GPIO_Init+0x2b0>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d85d      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d62:	2b12      	cmp	r3, #18
 8001d64:	d82a      	bhi.n	8001dbc <HAL_GPIO_Init+0xcc>
 8001d66:	2b12      	cmp	r3, #18
 8001d68:	d859      	bhi.n	8001e1e <HAL_GPIO_Init+0x12e>
 8001d6a:	a201      	add	r2, pc, #4	; (adr r2, 8001d70 <HAL_GPIO_Init+0x80>)
 8001d6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d70:	08001deb 	.word	0x08001deb
 8001d74:	08001dc5 	.word	0x08001dc5
 8001d78:	08001dd7 	.word	0x08001dd7
 8001d7c:	08001e19 	.word	0x08001e19
 8001d80:	08001e1f 	.word	0x08001e1f
 8001d84:	08001e1f 	.word	0x08001e1f
 8001d88:	08001e1f 	.word	0x08001e1f
 8001d8c:	08001e1f 	.word	0x08001e1f
 8001d90:	08001e1f 	.word	0x08001e1f
 8001d94:	08001e1f 	.word	0x08001e1f
 8001d98:	08001e1f 	.word	0x08001e1f
 8001d9c:	08001e1f 	.word	0x08001e1f
 8001da0:	08001e1f 	.word	0x08001e1f
 8001da4:	08001e1f 	.word	0x08001e1f
 8001da8:	08001e1f 	.word	0x08001e1f
 8001dac:	08001e1f 	.word	0x08001e1f
 8001db0:	08001e1f 	.word	0x08001e1f
 8001db4:	08001dcd 	.word	0x08001dcd
 8001db8:	08001de1 	.word	0x08001de1
 8001dbc:	4a79      	ldr	r2, [pc, #484]	; (8001fa4 <HAL_GPIO_Init+0x2b4>)
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d013      	beq.n	8001dea <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001dc2:	e02c      	b.n	8001e1e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	68db      	ldr	r3, [r3, #12]
 8001dc8:	623b      	str	r3, [r7, #32]
          break;
 8001dca:	e029      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	68db      	ldr	r3, [r3, #12]
 8001dd0:	3304      	adds	r3, #4
 8001dd2:	623b      	str	r3, [r7, #32]
          break;
 8001dd4:	e024      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	3308      	adds	r3, #8
 8001ddc:	623b      	str	r3, [r7, #32]
          break;
 8001dde:	e01f      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	68db      	ldr	r3, [r3, #12]
 8001de4:	330c      	adds	r3, #12
 8001de6:	623b      	str	r3, [r7, #32]
          break;
 8001de8:	e01a      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d102      	bne.n	8001df8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001df2:	2304      	movs	r3, #4
 8001df4:	623b      	str	r3, [r7, #32]
          break;
 8001df6:	e013      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	2b01      	cmp	r3, #1
 8001dfe:	d105      	bne.n	8001e0c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e00:	2308      	movs	r3, #8
 8001e02:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	69fa      	ldr	r2, [r7, #28]
 8001e08:	611a      	str	r2, [r3, #16]
          break;
 8001e0a:	e009      	b.n	8001e20 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001e0c:	2308      	movs	r3, #8
 8001e0e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	69fa      	ldr	r2, [r7, #28]
 8001e14:	615a      	str	r2, [r3, #20]
          break;
 8001e16:	e003      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	623b      	str	r3, [r7, #32]
          break;
 8001e1c:	e000      	b.n	8001e20 <HAL_GPIO_Init+0x130>
          break;
 8001e1e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001e20:	69bb      	ldr	r3, [r7, #24]
 8001e22:	2bff      	cmp	r3, #255	; 0xff
 8001e24:	d801      	bhi.n	8001e2a <HAL_GPIO_Init+0x13a>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	e001      	b.n	8001e2e <HAL_GPIO_Init+0x13e>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	3304      	adds	r3, #4
 8001e2e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	2bff      	cmp	r3, #255	; 0xff
 8001e34:	d802      	bhi.n	8001e3c <HAL_GPIO_Init+0x14c>
 8001e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	e002      	b.n	8001e42 <HAL_GPIO_Init+0x152>
 8001e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e3e:	3b08      	subs	r3, #8
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	210f      	movs	r1, #15
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001e50:	43db      	mvns	r3, r3
 8001e52:	401a      	ands	r2, r3
 8001e54:	6a39      	ldr	r1, [r7, #32]
 8001e56:	693b      	ldr	r3, [r7, #16]
 8001e58:	fa01 f303 	lsl.w	r3, r1, r3
 8001e5c:	431a      	orrs	r2, r3
 8001e5e:	697b      	ldr	r3, [r7, #20]
 8001e60:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	f000 80b1 	beq.w	8001fd2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001e70:	4b4d      	ldr	r3, [pc, #308]	; (8001fa8 <HAL_GPIO_Init+0x2b8>)
 8001e72:	699b      	ldr	r3, [r3, #24]
 8001e74:	4a4c      	ldr	r2, [pc, #304]	; (8001fa8 <HAL_GPIO_Init+0x2b8>)
 8001e76:	f043 0301 	orr.w	r3, r3, #1
 8001e7a:	6193      	str	r3, [r2, #24]
 8001e7c:	4b4a      	ldr	r3, [pc, #296]	; (8001fa8 <HAL_GPIO_Init+0x2b8>)
 8001e7e:	699b      	ldr	r3, [r3, #24]
 8001e80:	f003 0301 	and.w	r3, r3, #1
 8001e84:	60bb      	str	r3, [r7, #8]
 8001e86:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001e88:	4a48      	ldr	r2, [pc, #288]	; (8001fac <HAL_GPIO_Init+0x2bc>)
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	089b      	lsrs	r3, r3, #2
 8001e8e:	3302      	adds	r3, #2
 8001e90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e94:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	f003 0303 	and.w	r3, r3, #3
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	220f      	movs	r2, #15
 8001ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea4:	43db      	mvns	r3, r3
 8001ea6:	68fa      	ldr	r2, [r7, #12]
 8001ea8:	4013      	ands	r3, r2
 8001eaa:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a40      	ldr	r2, [pc, #256]	; (8001fb0 <HAL_GPIO_Init+0x2c0>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d013      	beq.n	8001edc <HAL_GPIO_Init+0x1ec>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a3f      	ldr	r2, [pc, #252]	; (8001fb4 <HAL_GPIO_Init+0x2c4>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d00d      	beq.n	8001ed8 <HAL_GPIO_Init+0x1e8>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a3e      	ldr	r2, [pc, #248]	; (8001fb8 <HAL_GPIO_Init+0x2c8>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d007      	beq.n	8001ed4 <HAL_GPIO_Init+0x1e4>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a3d      	ldr	r2, [pc, #244]	; (8001fbc <HAL_GPIO_Init+0x2cc>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d101      	bne.n	8001ed0 <HAL_GPIO_Init+0x1e0>
 8001ecc:	2303      	movs	r3, #3
 8001ece:	e006      	b.n	8001ede <HAL_GPIO_Init+0x1ee>
 8001ed0:	2304      	movs	r3, #4
 8001ed2:	e004      	b.n	8001ede <HAL_GPIO_Init+0x1ee>
 8001ed4:	2302      	movs	r3, #2
 8001ed6:	e002      	b.n	8001ede <HAL_GPIO_Init+0x1ee>
 8001ed8:	2301      	movs	r3, #1
 8001eda:	e000      	b.n	8001ede <HAL_GPIO_Init+0x1ee>
 8001edc:	2300      	movs	r3, #0
 8001ede:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ee0:	f002 0203 	and.w	r2, r2, #3
 8001ee4:	0092      	lsls	r2, r2, #2
 8001ee6:	4093      	lsls	r3, r2
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001eee:	492f      	ldr	r1, [pc, #188]	; (8001fac <HAL_GPIO_Init+0x2bc>)
 8001ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef2:	089b      	lsrs	r3, r3, #2
 8001ef4:	3302      	adds	r3, #2
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d006      	beq.n	8001f16 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001f08:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	492c      	ldr	r1, [pc, #176]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f0e:	69bb      	ldr	r3, [r7, #24]
 8001f10:	4313      	orrs	r3, r2
 8001f12:	600b      	str	r3, [r1, #0]
 8001f14:	e006      	b.n	8001f24 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001f16:	4b2a      	ldr	r3, [pc, #168]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f18:	681a      	ldr	r2, [r3, #0]
 8001f1a:	69bb      	ldr	r3, [r7, #24]
 8001f1c:	43db      	mvns	r3, r3
 8001f1e:	4928      	ldr	r1, [pc, #160]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f20:	4013      	ands	r3, r2
 8001f22:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001f24:	683b      	ldr	r3, [r7, #0]
 8001f26:	685b      	ldr	r3, [r3, #4]
 8001f28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d006      	beq.n	8001f3e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001f30:	4b23      	ldr	r3, [pc, #140]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f32:	685a      	ldr	r2, [r3, #4]
 8001f34:	4922      	ldr	r1, [pc, #136]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f36:	69bb      	ldr	r3, [r7, #24]
 8001f38:	4313      	orrs	r3, r2
 8001f3a:	604b      	str	r3, [r1, #4]
 8001f3c:	e006      	b.n	8001f4c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001f3e:	4b20      	ldr	r3, [pc, #128]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f40:	685a      	ldr	r2, [r3, #4]
 8001f42:	69bb      	ldr	r3, [r7, #24]
 8001f44:	43db      	mvns	r3, r3
 8001f46:	491e      	ldr	r1, [pc, #120]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f48:	4013      	ands	r3, r2
 8001f4a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d006      	beq.n	8001f66 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001f58:	4b19      	ldr	r3, [pc, #100]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f5a:	689a      	ldr	r2, [r3, #8]
 8001f5c:	4918      	ldr	r1, [pc, #96]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	608b      	str	r3, [r1, #8]
 8001f64:	e006      	b.n	8001f74 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001f66:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f68:	689a      	ldr	r2, [r3, #8]
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	43db      	mvns	r3, r3
 8001f6e:	4914      	ldr	r1, [pc, #80]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f70:	4013      	ands	r3, r2
 8001f72:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	685b      	ldr	r3, [r3, #4]
 8001f78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d021      	beq.n	8001fc4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001f80:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f82:	68da      	ldr	r2, [r3, #12]
 8001f84:	490e      	ldr	r1, [pc, #56]	; (8001fc0 <HAL_GPIO_Init+0x2d0>)
 8001f86:	69bb      	ldr	r3, [r7, #24]
 8001f88:	4313      	orrs	r3, r2
 8001f8a:	60cb      	str	r3, [r1, #12]
 8001f8c:	e021      	b.n	8001fd2 <HAL_GPIO_Init+0x2e2>
 8001f8e:	bf00      	nop
 8001f90:	10320000 	.word	0x10320000
 8001f94:	10310000 	.word	0x10310000
 8001f98:	10220000 	.word	0x10220000
 8001f9c:	10210000 	.word	0x10210000
 8001fa0:	10120000 	.word	0x10120000
 8001fa4:	10110000 	.word	0x10110000
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40010000 	.word	0x40010000
 8001fb0:	40010800 	.word	0x40010800
 8001fb4:	40010c00 	.word	0x40010c00
 8001fb8:	40011000 	.word	0x40011000
 8001fbc:	40011400 	.word	0x40011400
 8001fc0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001fc4:	4b0b      	ldr	r3, [pc, #44]	; (8001ff4 <HAL_GPIO_Init+0x304>)
 8001fc6:	68da      	ldr	r2, [r3, #12]
 8001fc8:	69bb      	ldr	r3, [r7, #24]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	4909      	ldr	r1, [pc, #36]	; (8001ff4 <HAL_GPIO_Init+0x304>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001fd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fd4:	3301      	adds	r3, #1
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fde:	fa22 f303 	lsr.w	r3, r2, r3
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f47f ae8e 	bne.w	8001d04 <HAL_GPIO_Init+0x14>
  }
}
 8001fe8:	bf00      	nop
 8001fea:	bf00      	nop
 8001fec:	372c      	adds	r7, #44	; 0x2c
 8001fee:	46bd      	mov	sp, r7
 8001ff0:	bc80      	pop	{r7}
 8001ff2:	4770      	bx	lr
 8001ff4:	40010400 	.word	0x40010400

08001ff8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b084      	sub	sp, #16
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d101      	bne.n	800200a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e12b      	b.n	8002262 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002010:	b2db      	uxtb	r3, r3
 8002012:	2b00      	cmp	r3, #0
 8002014:	d106      	bne.n	8002024 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800201e:	6878      	ldr	r0, [r7, #4]
 8002020:	f7ff fb30 	bl	8001684 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2224      	movs	r2, #36	; 0x24
 8002028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f022 0201 	bic.w	r2, r2, #1
 800203a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800204a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	681a      	ldr	r2, [r3, #0]
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800205a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800205c:	f001 fd20 	bl	8003aa0 <HAL_RCC_GetPCLK1Freq>
 8002060:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a81      	ldr	r2, [pc, #516]	; (800226c <HAL_I2C_Init+0x274>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d807      	bhi.n	800207c <HAL_I2C_Init+0x84>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4a80      	ldr	r2, [pc, #512]	; (8002270 <HAL_I2C_Init+0x278>)
 8002070:	4293      	cmp	r3, r2
 8002072:	bf94      	ite	ls
 8002074:	2301      	movls	r3, #1
 8002076:	2300      	movhi	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	e006      	b.n	800208a <HAL_I2C_Init+0x92>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4a7d      	ldr	r2, [pc, #500]	; (8002274 <HAL_I2C_Init+0x27c>)
 8002080:	4293      	cmp	r3, r2
 8002082:	bf94      	ite	ls
 8002084:	2301      	movls	r3, #1
 8002086:	2300      	movhi	r3, #0
 8002088:	b2db      	uxtb	r3, r3
 800208a:	2b00      	cmp	r3, #0
 800208c:	d001      	beq.n	8002092 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800208e:	2301      	movs	r3, #1
 8002090:	e0e7      	b.n	8002262 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	4a78      	ldr	r2, [pc, #480]	; (8002278 <HAL_I2C_Init+0x280>)
 8002096:	fba2 2303 	umull	r2, r3, r2, r3
 800209a:	0c9b      	lsrs	r3, r3, #18
 800209c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	68ba      	ldr	r2, [r7, #8]
 80020ae:	430a      	orrs	r2, r1
 80020b0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	6a1b      	ldr	r3, [r3, #32]
 80020b8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	4a6a      	ldr	r2, [pc, #424]	; (800226c <HAL_I2C_Init+0x274>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d802      	bhi.n	80020cc <HAL_I2C_Init+0xd4>
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	3301      	adds	r3, #1
 80020ca:	e009      	b.n	80020e0 <HAL_I2C_Init+0xe8>
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020d2:	fb02 f303 	mul.w	r3, r2, r3
 80020d6:	4a69      	ldr	r2, [pc, #420]	; (800227c <HAL_I2C_Init+0x284>)
 80020d8:	fba2 2303 	umull	r2, r3, r2, r3
 80020dc:	099b      	lsrs	r3, r3, #6
 80020de:	3301      	adds	r3, #1
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	430b      	orrs	r3, r1
 80020e6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020f2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	495c      	ldr	r1, [pc, #368]	; (800226c <HAL_I2C_Init+0x274>)
 80020fc:	428b      	cmp	r3, r1
 80020fe:	d819      	bhi.n	8002134 <HAL_I2C_Init+0x13c>
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	1e59      	subs	r1, r3, #1
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	685b      	ldr	r3, [r3, #4]
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	fbb1 f3f3 	udiv	r3, r1, r3
 800210e:	1c59      	adds	r1, r3, #1
 8002110:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002114:	400b      	ands	r3, r1
 8002116:	2b00      	cmp	r3, #0
 8002118:	d00a      	beq.n	8002130 <HAL_I2C_Init+0x138>
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	1e59      	subs	r1, r3, #1
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	685b      	ldr	r3, [r3, #4]
 8002122:	005b      	lsls	r3, r3, #1
 8002124:	fbb1 f3f3 	udiv	r3, r1, r3
 8002128:	3301      	adds	r3, #1
 800212a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800212e:	e051      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 8002130:	2304      	movs	r3, #4
 8002132:	e04f      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	689b      	ldr	r3, [r3, #8]
 8002138:	2b00      	cmp	r3, #0
 800213a:	d111      	bne.n	8002160 <HAL_I2C_Init+0x168>
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	1e58      	subs	r0, r3, #1
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	6859      	ldr	r1, [r3, #4]
 8002144:	460b      	mov	r3, r1
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	440b      	add	r3, r1
 800214a:	fbb0 f3f3 	udiv	r3, r0, r3
 800214e:	3301      	adds	r3, #1
 8002150:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002154:	2b00      	cmp	r3, #0
 8002156:	bf0c      	ite	eq
 8002158:	2301      	moveq	r3, #1
 800215a:	2300      	movne	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	e012      	b.n	8002186 <HAL_I2C_Init+0x18e>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1e58      	subs	r0, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6859      	ldr	r1, [r3, #4]
 8002168:	460b      	mov	r3, r1
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	440b      	add	r3, r1
 800216e:	0099      	lsls	r1, r3, #2
 8002170:	440b      	add	r3, r1
 8002172:	fbb0 f3f3 	udiv	r3, r0, r3
 8002176:	3301      	adds	r3, #1
 8002178:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800217c:	2b00      	cmp	r3, #0
 800217e:	bf0c      	ite	eq
 8002180:	2301      	moveq	r3, #1
 8002182:	2300      	movne	r3, #0
 8002184:	b2db      	uxtb	r3, r3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d001      	beq.n	800218e <HAL_I2C_Init+0x196>
 800218a:	2301      	movs	r3, #1
 800218c:	e022      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	689b      	ldr	r3, [r3, #8]
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10e      	bne.n	80021b4 <HAL_I2C_Init+0x1bc>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	1e58      	subs	r0, r3, #1
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6859      	ldr	r1, [r3, #4]
 800219e:	460b      	mov	r3, r1
 80021a0:	005b      	lsls	r3, r3, #1
 80021a2:	440b      	add	r3, r1
 80021a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80021a8:	3301      	adds	r3, #1
 80021aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021b2:	e00f      	b.n	80021d4 <HAL_I2C_Init+0x1dc>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	1e58      	subs	r0, r3, #1
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6859      	ldr	r1, [r3, #4]
 80021bc:	460b      	mov	r3, r1
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	440b      	add	r3, r1
 80021c2:	0099      	lsls	r1, r3, #2
 80021c4:	440b      	add	r3, r1
 80021c6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ca:	3301      	adds	r3, #1
 80021cc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021d0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	6809      	ldr	r1, [r1, #0]
 80021d8:	4313      	orrs	r3, r2
 80021da:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	69da      	ldr	r2, [r3, #28]
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	431a      	orrs	r2, r3
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	430a      	orrs	r2, r1
 80021f6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	689b      	ldr	r3, [r3, #8]
 80021fe:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002202:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	6911      	ldr	r1, [r2, #16]
 800220a:	687a      	ldr	r2, [r7, #4]
 800220c:	68d2      	ldr	r2, [r2, #12]
 800220e:	4311      	orrs	r1, r2
 8002210:	687a      	ldr	r2, [r7, #4]
 8002212:	6812      	ldr	r2, [r2, #0]
 8002214:	430b      	orrs	r3, r1
 8002216:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	68db      	ldr	r3, [r3, #12]
 800221e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	695a      	ldr	r2, [r3, #20]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	699b      	ldr	r3, [r3, #24]
 800222a:	431a      	orrs	r2, r3
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	430a      	orrs	r2, r1
 8002232:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	681a      	ldr	r2, [r3, #0]
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f042 0201 	orr.w	r2, r2, #1
 8002242:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	2200      	movs	r2, #0
 8002248:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	2220      	movs	r2, #32
 800224e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	2200      	movs	r2, #0
 8002256:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002260:	2300      	movs	r3, #0
}
 8002262:	4618      	mov	r0, r3
 8002264:	3710      	adds	r7, #16
 8002266:	46bd      	mov	sp, r7
 8002268:	bd80      	pop	{r7, pc}
 800226a:	bf00      	nop
 800226c:	000186a0 	.word	0x000186a0
 8002270:	001e847f 	.word	0x001e847f
 8002274:	003d08ff 	.word	0x003d08ff
 8002278:	431bde83 	.word	0x431bde83
 800227c:	10624dd3 	.word	0x10624dd3

08002280 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002280:	b580      	push	{r7, lr}
 8002282:	b088      	sub	sp, #32
 8002284:	af02      	add	r7, sp, #8
 8002286:	60f8      	str	r0, [r7, #12]
 8002288:	607a      	str	r2, [r7, #4]
 800228a:	461a      	mov	r2, r3
 800228c:	460b      	mov	r3, r1
 800228e:	817b      	strh	r3, [r7, #10]
 8002290:	4613      	mov	r3, r2
 8002292:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002294:	f7ff fc1a 	bl	8001acc <HAL_GetTick>
 8002298:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b20      	cmp	r3, #32
 80022a4:	f040 80e0 	bne.w	8002468 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	9300      	str	r3, [sp, #0]
 80022ac:	2319      	movs	r3, #25
 80022ae:	2201      	movs	r2, #1
 80022b0:	4970      	ldr	r1, [pc, #448]	; (8002474 <HAL_I2C_Master_Transmit+0x1f4>)
 80022b2:	68f8      	ldr	r0, [r7, #12]
 80022b4:	f000 fe44 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80022be:	2302      	movs	r3, #2
 80022c0:	e0d3      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022c8:	2b01      	cmp	r3, #1
 80022ca:	d101      	bne.n	80022d0 <HAL_I2C_Master_Transmit+0x50>
 80022cc:	2302      	movs	r3, #2
 80022ce:	e0cc      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2201      	movs	r2, #1
 80022d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0301 	and.w	r3, r3, #1
 80022e2:	2b01      	cmp	r3, #1
 80022e4:	d007      	beq.n	80022f6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	f042 0201 	orr.w	r2, r2, #1
 80022f4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002304:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	2221      	movs	r2, #33	; 0x21
 800230a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2210      	movs	r2, #16
 8002312:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	893a      	ldrh	r2, [r7, #8]
 8002326:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800232c:	b29a      	uxth	r2, r3
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	4a50      	ldr	r2, [pc, #320]	; (8002478 <HAL_I2C_Master_Transmit+0x1f8>)
 8002336:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002338:	8979      	ldrh	r1, [r7, #10]
 800233a:	697b      	ldr	r3, [r7, #20]
 800233c:	6a3a      	ldr	r2, [r7, #32]
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f000 fbfe 	bl	8002b40 <I2C_MasterRequestWrite>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e08d      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234e:	2300      	movs	r3, #0
 8002350:	613b      	str	r3, [r7, #16]
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	695b      	ldr	r3, [r3, #20]
 8002358:	613b      	str	r3, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	699b      	ldr	r3, [r3, #24]
 8002360:	613b      	str	r3, [r7, #16]
 8002362:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002364:	e066      	b.n	8002434 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002366:	697a      	ldr	r2, [r7, #20]
 8002368:	6a39      	ldr	r1, [r7, #32]
 800236a:	68f8      	ldr	r0, [r7, #12]
 800236c:	f000 febe 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002370:	4603      	mov	r3, r0
 8002372:	2b00      	cmp	r3, #0
 8002374:	d00d      	beq.n	8002392 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	2b04      	cmp	r3, #4
 800237c:	d107      	bne.n	800238e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800238c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e06b      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002396:	781a      	ldrb	r2, [r3, #0]
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023a2:	1c5a      	adds	r2, r3, #1
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023ac:	b29b      	uxth	r3, r3
 80023ae:	3b01      	subs	r3, #1
 80023b0:	b29a      	uxth	r2, r3
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023ba:	3b01      	subs	r3, #1
 80023bc:	b29a      	uxth	r2, r3
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	695b      	ldr	r3, [r3, #20]
 80023c8:	f003 0304 	and.w	r3, r3, #4
 80023cc:	2b04      	cmp	r3, #4
 80023ce:	d11b      	bne.n	8002408 <HAL_I2C_Master_Transmit+0x188>
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d017      	beq.n	8002408 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023dc:	781a      	ldrb	r2, [r3, #0]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023e8:	1c5a      	adds	r2, r3, #1
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80023ee:	68fb      	ldr	r3, [r7, #12]
 80023f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f2:	b29b      	uxth	r3, r3
 80023f4:	3b01      	subs	r3, #1
 80023f6:	b29a      	uxth	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002400:	3b01      	subs	r3, #1
 8002402:	b29a      	uxth	r2, r3
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002408:	697a      	ldr	r2, [r7, #20]
 800240a:	6a39      	ldr	r1, [r7, #32]
 800240c:	68f8      	ldr	r0, [r7, #12]
 800240e:	f000 feae 	bl	800316e <I2C_WaitOnBTFFlagUntilTimeout>
 8002412:	4603      	mov	r3, r0
 8002414:	2b00      	cmp	r3, #0
 8002416:	d00d      	beq.n	8002434 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241c:	2b04      	cmp	r3, #4
 800241e:	d107      	bne.n	8002430 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	681a      	ldr	r2, [r3, #0]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800242e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	e01a      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002438:	2b00      	cmp	r3, #0
 800243a:	d194      	bne.n	8002366 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800244a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	2200      	movs	r2, #0
 8002460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002464:	2300      	movs	r3, #0
 8002466:	e000      	b.n	800246a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002468:	2302      	movs	r3, #2
  }
}
 800246a:	4618      	mov	r0, r3
 800246c:	3718      	adds	r7, #24
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	00100002 	.word	0x00100002
 8002478:	ffff0000 	.word	0xffff0000

0800247c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	b088      	sub	sp, #32
 8002480:	af02      	add	r7, sp, #8
 8002482:	60f8      	str	r0, [r7, #12]
 8002484:	4608      	mov	r0, r1
 8002486:	4611      	mov	r1, r2
 8002488:	461a      	mov	r2, r3
 800248a:	4603      	mov	r3, r0
 800248c:	817b      	strh	r3, [r7, #10]
 800248e:	460b      	mov	r3, r1
 8002490:	813b      	strh	r3, [r7, #8]
 8002492:	4613      	mov	r3, r2
 8002494:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002496:	f7ff fb19 	bl	8001acc <HAL_GetTick>
 800249a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b20      	cmp	r3, #32
 80024a6:	f040 80d9 	bne.w	800265c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	9300      	str	r3, [sp, #0]
 80024ae:	2319      	movs	r3, #25
 80024b0:	2201      	movs	r2, #1
 80024b2:	496d      	ldr	r1, [pc, #436]	; (8002668 <HAL_I2C_Mem_Write+0x1ec>)
 80024b4:	68f8      	ldr	r0, [r7, #12]
 80024b6:	f000 fd43 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d001      	beq.n	80024c4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80024c0:	2302      	movs	r3, #2
 80024c2:	e0cc      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024ca:	2b01      	cmp	r3, #1
 80024cc:	d101      	bne.n	80024d2 <HAL_I2C_Mem_Write+0x56>
 80024ce:	2302      	movs	r3, #2
 80024d0:	e0c5      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	2201      	movs	r2, #1
 80024d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f003 0301 	and.w	r3, r3, #1
 80024e4:	2b01      	cmp	r3, #1
 80024e6:	d007      	beq.n	80024f8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f042 0201 	orr.w	r2, r2, #1
 80024f6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002506:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	2221      	movs	r2, #33	; 0x21
 800250c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2240      	movs	r2, #64	; 0x40
 8002514:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	2200      	movs	r2, #0
 800251c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a3a      	ldr	r2, [r7, #32]
 8002522:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002528:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	4a4d      	ldr	r2, [pc, #308]	; (800266c <HAL_I2C_Mem_Write+0x1f0>)
 8002538:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800253a:	88f8      	ldrh	r0, [r7, #6]
 800253c:	893a      	ldrh	r2, [r7, #8]
 800253e:	8979      	ldrh	r1, [r7, #10]
 8002540:	697b      	ldr	r3, [r7, #20]
 8002542:	9301      	str	r3, [sp, #4]
 8002544:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002546:	9300      	str	r3, [sp, #0]
 8002548:	4603      	mov	r3, r0
 800254a:	68f8      	ldr	r0, [r7, #12]
 800254c:	f000 fb7a 	bl	8002c44 <I2C_RequestMemoryWrite>
 8002550:	4603      	mov	r3, r0
 8002552:	2b00      	cmp	r3, #0
 8002554:	d052      	beq.n	80025fc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002556:	2301      	movs	r3, #1
 8002558:	e081      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800255a:	697a      	ldr	r2, [r7, #20]
 800255c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800255e:	68f8      	ldr	r0, [r7, #12]
 8002560:	f000 fdc4 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002564:	4603      	mov	r3, r0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00d      	beq.n	8002586 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	2b04      	cmp	r3, #4
 8002570:	d107      	bne.n	8002582 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	681a      	ldr	r2, [r3, #0]
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002580:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002582:	2301      	movs	r3, #1
 8002584:	e06b      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258a:	781a      	ldrb	r2, [r3, #0]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002596:	1c5a      	adds	r2, r3, #1
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a0:	3b01      	subs	r3, #1
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	3b01      	subs	r3, #1
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	695b      	ldr	r3, [r3, #20]
 80025bc:	f003 0304 	and.w	r3, r3, #4
 80025c0:	2b04      	cmp	r3, #4
 80025c2:	d11b      	bne.n	80025fc <HAL_I2C_Mem_Write+0x180>
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025c8:	2b00      	cmp	r3, #0
 80025ca:	d017      	beq.n	80025fc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025d0:	781a      	ldrb	r2, [r3, #0]
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80025d8:	68fb      	ldr	r3, [r7, #12]
 80025da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025dc:	1c5a      	adds	r2, r3, #1
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025e6:	3b01      	subs	r3, #1
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	3b01      	subs	r3, #1
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1aa      	bne.n	800255a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002604:	697a      	ldr	r2, [r7, #20]
 8002606:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002608:	68f8      	ldr	r0, [r7, #12]
 800260a:	f000 fdb0 	bl	800316e <I2C_WaitOnBTFFlagUntilTimeout>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00d      	beq.n	8002630 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002618:	2b04      	cmp	r3, #4
 800261a:	d107      	bne.n	800262c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	681a      	ldr	r2, [r3, #0]
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800262a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e016      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800263e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2220      	movs	r2, #32
 8002644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002658:	2300      	movs	r3, #0
 800265a:	e000      	b.n	800265e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800265c:	2302      	movs	r3, #2
  }
}
 800265e:	4618      	mov	r0, r3
 8002660:	3718      	adds	r7, #24
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	00100002 	.word	0x00100002
 800266c:	ffff0000 	.word	0xffff0000

08002670 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b08c      	sub	sp, #48	; 0x30
 8002674:	af02      	add	r7, sp, #8
 8002676:	60f8      	str	r0, [r7, #12]
 8002678:	4608      	mov	r0, r1
 800267a:	4611      	mov	r1, r2
 800267c:	461a      	mov	r2, r3
 800267e:	4603      	mov	r3, r0
 8002680:	817b      	strh	r3, [r7, #10]
 8002682:	460b      	mov	r3, r1
 8002684:	813b      	strh	r3, [r7, #8]
 8002686:	4613      	mov	r3, r2
 8002688:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800268a:	2300      	movs	r3, #0
 800268c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800268e:	f7ff fa1d 	bl	8001acc <HAL_GetTick>
 8002692:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800269a:	b2db      	uxtb	r3, r3
 800269c:	2b20      	cmp	r3, #32
 800269e:	f040 8244 	bne.w	8002b2a <HAL_I2C_Mem_Read+0x4ba>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80026a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a4:	9300      	str	r3, [sp, #0]
 80026a6:	2319      	movs	r3, #25
 80026a8:	2201      	movs	r2, #1
 80026aa:	4982      	ldr	r1, [pc, #520]	; (80028b4 <HAL_I2C_Mem_Read+0x244>)
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f000 fc47 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d001      	beq.n	80026bc <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 80026b8:	2302      	movs	r3, #2
 80026ba:	e237      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d101      	bne.n	80026ca <HAL_I2C_Mem_Read+0x5a>
 80026c6:	2302      	movs	r3, #2
 80026c8:	e230      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	2201      	movs	r2, #1
 80026ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b01      	cmp	r3, #1
 80026de:	d007      	beq.n	80026f0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	681a      	ldr	r2, [r3, #0]
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f042 0201 	orr.w	r2, r2, #1
 80026ee:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	681a      	ldr	r2, [r3, #0]
 80026f6:	68fb      	ldr	r3, [r7, #12]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026fe:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	2222      	movs	r2, #34	; 0x22
 8002704:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2240      	movs	r2, #64	; 0x40
 800270c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2200      	movs	r2, #0
 8002714:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800271a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8002720:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002722:	68fb      	ldr	r3, [r7, #12]
 8002724:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002726:	b29a      	uxth	r2, r3
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	4a62      	ldr	r2, [pc, #392]	; (80028b8 <HAL_I2C_Mem_Read+0x248>)
 8002730:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002732:	88f8      	ldrh	r0, [r7, #6]
 8002734:	893a      	ldrh	r2, [r7, #8]
 8002736:	8979      	ldrh	r1, [r7, #10]
 8002738:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800273a:	9301      	str	r3, [sp, #4]
 800273c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800273e:	9300      	str	r3, [sp, #0]
 8002740:	4603      	mov	r3, r0
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 fb14 	bl	8002d70 <I2C_RequestMemoryRead>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e1ec      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
    }

    if (hi2c->XferSize == 0U)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002756:	2b00      	cmp	r3, #0
 8002758:	d113      	bne.n	8002782 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	61fb      	str	r3, [r7, #28]
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	699b      	ldr	r3, [r3, #24]
 800276c:	61fb      	str	r3, [r7, #28]
 800276e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	681a      	ldr	r2, [r3, #0]
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800277e:	601a      	str	r2, [r3, #0]
 8002780:	e1c0      	b.n	8002b04 <HAL_I2C_Mem_Read+0x494>
    }
    else if (hi2c->XferSize == 1U)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002786:	2b01      	cmp	r3, #1
 8002788:	d11e      	bne.n	80027c8 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002798:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800279a:	b672      	cpsid	i
}
 800279c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800279e:	2300      	movs	r3, #0
 80027a0:	61bb      	str	r3, [r7, #24]
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	695b      	ldr	r3, [r3, #20]
 80027a8:	61bb      	str	r3, [r7, #24]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	61bb      	str	r3, [r7, #24]
 80027b2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027c2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80027c4:	b662      	cpsie	i
}
 80027c6:	e035      	b.n	8002834 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80027cc:	2b02      	cmp	r3, #2
 80027ce:	d11e      	bne.n	800280e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	681a      	ldr	r2, [r3, #0]
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80027de:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80027e0:	b672      	cpsid	i
}
 80027e2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80027e4:	2300      	movs	r3, #0
 80027e6:	617b      	str	r3, [r7, #20]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	695b      	ldr	r3, [r3, #20]
 80027ee:	617b      	str	r3, [r7, #20]
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	617b      	str	r3, [r7, #20]
 80027f8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002808:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800280a:	b662      	cpsie	i
}
 800280c:	e012      	b.n	8002834 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800281c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	695b      	ldr	r3, [r3, #20]
 8002828:	613b      	str	r3, [r7, #16]
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	699b      	ldr	r3, [r3, #24]
 8002830:	613b      	str	r3, [r7, #16]
 8002832:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8002834:	e166      	b.n	8002b04 <HAL_I2C_Mem_Read+0x494>
    {
      if (hi2c->XferSize <= 3U)
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800283a:	2b03      	cmp	r3, #3
 800283c:	f200 811f 	bhi.w	8002a7e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002844:	2b01      	cmp	r3, #1
 8002846:	d123      	bne.n	8002890 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002848:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800284a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800284c:	68f8      	ldr	r0, [r7, #12]
 800284e:	f000 fccf 	bl	80031f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002852:	4603      	mov	r3, r0
 8002854:	2b00      	cmp	r3, #0
 8002856:	d001      	beq.n	800285c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8002858:	2301      	movs	r3, #1
 800285a:	e167      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691a      	ldr	r2, [r3, #16]
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002866:	b2d2      	uxtb	r2, r2
 8002868:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800286e:	1c5a      	adds	r2, r3, #1
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002878:	3b01      	subs	r3, #1
 800287a:	b29a      	uxth	r2, r3
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002884:	b29b      	uxth	r3, r3
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	855a      	strh	r2, [r3, #42]	; 0x2a
 800288e:	e139      	b.n	8002b04 <HAL_I2C_Mem_Read+0x494>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002894:	2b02      	cmp	r3, #2
 8002896:	d152      	bne.n	800293e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002898:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800289e:	2200      	movs	r2, #0
 80028a0:	4906      	ldr	r1, [pc, #24]	; (80028bc <HAL_I2C_Mem_Read+0x24c>)
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fb4c 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d008      	beq.n	80028c0 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e13c      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
 80028b2:	bf00      	nop
 80028b4:	00100002 	.word	0x00100002
 80028b8:	ffff0000 	.word	0xffff0000
 80028bc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80028c0:	b672      	cpsid	i
}
 80028c2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	681a      	ldr	r2, [r3, #0]
 80028ca:	68fb      	ldr	r3, [r7, #12]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80028d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	691a      	ldr	r2, [r3, #16]
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028de:	b2d2      	uxtb	r2, r2
 80028e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f0:	3b01      	subs	r3, #1
 80028f2:	b29a      	uxth	r2, r3
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	3b01      	subs	r3, #1
 8002900:	b29a      	uxth	r2, r3
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002906:	b662      	cpsie	i
}
 8002908:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002932:	b29b      	uxth	r3, r3
 8002934:	3b01      	subs	r3, #1
 8002936:	b29a      	uxth	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800293c:	e0e2      	b.n	8002b04 <HAL_I2C_Mem_Read+0x494>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	9300      	str	r3, [sp, #0]
 8002942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002944:	2200      	movs	r2, #0
 8002946:	497b      	ldr	r1, [pc, #492]	; (8002b34 <HAL_I2C_Mem_Read+0x4c4>)
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 faf9 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 800294e:	4603      	mov	r3, r0
 8002950:	2b00      	cmp	r3, #0
 8002952:	d001      	beq.n	8002958 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8002954:	2301      	movs	r3, #1
 8002956:	e0e9      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002966:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002968:	b672      	cpsid	i
}
 800296a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	691a      	ldr	r2, [r3, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002976:	b2d2      	uxtb	r2, r2
 8002978:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297e:	1c5a      	adds	r2, r3, #1
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002988:	3b01      	subs	r3, #1
 800298a:	b29a      	uxth	r2, r3
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002994:	b29b      	uxth	r3, r3
 8002996:	3b01      	subs	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800299e:	4b66      	ldr	r3, [pc, #408]	; (8002b38 <HAL_I2C_Mem_Read+0x4c8>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	08db      	lsrs	r3, r3, #3
 80029a4:	4a65      	ldr	r2, [pc, #404]	; (8002b3c <HAL_I2C_Mem_Read+0x4cc>)
 80029a6:	fba2 2303 	umull	r2, r3, r2, r3
 80029aa:	0a1a      	lsrs	r2, r3, #8
 80029ac:	4613      	mov	r3, r2
 80029ae:	009b      	lsls	r3, r3, #2
 80029b0:	4413      	add	r3, r2
 80029b2:	00da      	lsls	r2, r3, #3
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80029b8:	6a3b      	ldr	r3, [r7, #32]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80029be:	6a3b      	ldr	r3, [r7, #32]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d118      	bne.n	80029f6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	2200      	movs	r2, #0
 80029c8:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	2220      	movs	r2, #32
 80029ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029de:	f043 0220 	orr.w	r2, r3, #32
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80029e6:	b662      	cpsie	i
}
 80029e8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	2200      	movs	r2, #0
 80029ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e09a      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	695b      	ldr	r3, [r3, #20]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b04      	cmp	r3, #4
 8002a02:	d1d9      	bne.n	80029b8 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681a      	ldr	r2, [r3, #0]
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a12:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	691a      	ldr	r2, [r3, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a1e:	b2d2      	uxtb	r2, r2
 8002a20:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a26:	1c5a      	adds	r2, r3, #1
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a30:	3b01      	subs	r3, #1
 8002a32:	b29a      	uxth	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a3c:	b29b      	uxth	r3, r3
 8002a3e:	3b01      	subs	r3, #1
 8002a40:	b29a      	uxth	r2, r3
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8002a46:	b662      	cpsie	i
}
 8002a48:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a4a:	68fb      	ldr	r3, [r7, #12]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	691a      	ldr	r2, [r3, #16]
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a54:	b2d2      	uxtb	r2, r2
 8002a56:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a5c:	1c5a      	adds	r2, r3, #1
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a66:	3b01      	subs	r3, #1
 8002a68:	b29a      	uxth	r2, r3
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a72:	b29b      	uxth	r3, r3
 8002a74:	3b01      	subs	r3, #1
 8002a76:	b29a      	uxth	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002a7c:	e042      	b.n	8002b04 <HAL_I2C_Mem_Read+0x494>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a7e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a80:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a82:	68f8      	ldr	r0, [r7, #12]
 8002a84:	f000 fbb4 	bl	80031f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002a88:	4603      	mov	r3, r0
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d001      	beq.n	8002a92 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e04c      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	691a      	ldr	r2, [r3, #16]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a9c:	b2d2      	uxtb	r2, r2
 8002a9e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aa4:	1c5a      	adds	r2, r3, #1
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aae:	3b01      	subs	r3, #1
 8002ab0:	b29a      	uxth	r2, r3
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002aba:	b29b      	uxth	r3, r3
 8002abc:	3b01      	subs	r3, #1
 8002abe:	b29a      	uxth	r2, r3
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	695b      	ldr	r3, [r3, #20]
 8002aca:	f003 0304 	and.w	r3, r3, #4
 8002ace:	2b04      	cmp	r3, #4
 8002ad0:	d118      	bne.n	8002b04 <HAL_I2C_Mem_Read+0x494>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	691a      	ldr	r2, [r3, #16]
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002adc:	b2d2      	uxtb	r2, r2
 8002ade:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ae4:	1c5a      	adds	r2, r3, #1
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29a      	uxth	r2, r3
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	3b01      	subs	r3, #1
 8002afe:	b29a      	uxth	r2, r3
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	f47f ae94 	bne.w	8002836 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2220      	movs	r2, #32
 8002b12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	2200      	movs	r2, #0
 8002b22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e000      	b.n	8002b2c <HAL_I2C_Mem_Read+0x4bc>
  }
  else
  {
    return HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
  }
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3728      	adds	r7, #40	; 0x28
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bd80      	pop	{r7, pc}
 8002b34:	00010004 	.word	0x00010004
 8002b38:	20000010 	.word	0x20000010
 8002b3c:	14f8b589 	.word	0x14f8b589

08002b40 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b088      	sub	sp, #32
 8002b44:	af02      	add	r7, sp, #8
 8002b46:	60f8      	str	r0, [r7, #12]
 8002b48:	607a      	str	r2, [r7, #4]
 8002b4a:	603b      	str	r3, [r7, #0]
 8002b4c:	460b      	mov	r3, r1
 8002b4e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b54:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	2b08      	cmp	r3, #8
 8002b5a:	d006      	beq.n	8002b6a <I2C_MasterRequestWrite+0x2a>
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	2b01      	cmp	r3, #1
 8002b60:	d003      	beq.n	8002b6a <I2C_MasterRequestWrite+0x2a>
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002b68:	d108      	bne.n	8002b7c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b78:	601a      	str	r2, [r3, #0]
 8002b7a:	e00b      	b.n	8002b94 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002b7c:	68fb      	ldr	r3, [r7, #12]
 8002b7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b80:	2b12      	cmp	r3, #18
 8002b82:	d107      	bne.n	8002b94 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b92:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	9300      	str	r3, [sp, #0]
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ba0:	68f8      	ldr	r0, [r7, #12]
 8002ba2:	f000 f9cd 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d00d      	beq.n	8002bc8 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002bb6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002bba:	d103      	bne.n	8002bc4 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002bc2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002bc4:	2303      	movs	r3, #3
 8002bc6:	e035      	b.n	8002c34 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002bd0:	d108      	bne.n	8002be4 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002bd2:	897b      	ldrh	r3, [r7, #10]
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	461a      	mov	r2, r3
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002be0:	611a      	str	r2, [r3, #16]
 8002be2:	e01b      	b.n	8002c1c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002be4:	897b      	ldrh	r3, [r7, #10]
 8002be6:	11db      	asrs	r3, r3, #7
 8002be8:	b2db      	uxtb	r3, r3
 8002bea:	f003 0306 	and.w	r3, r3, #6
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f063 030f 	orn	r3, r3, #15
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	687a      	ldr	r2, [r7, #4]
 8002c00:	490e      	ldr	r1, [pc, #56]	; (8002c3c <I2C_MasterRequestWrite+0xfc>)
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f000 f9f3 	bl	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e010      	b.n	8002c34 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002c12:	897b      	ldrh	r3, [r7, #10]
 8002c14:	b2da      	uxtb	r2, r3
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	687a      	ldr	r2, [r7, #4]
 8002c20:	4907      	ldr	r1, [pc, #28]	; (8002c40 <I2C_MasterRequestWrite+0x100>)
 8002c22:	68f8      	ldr	r0, [r7, #12]
 8002c24:	f000 f9e3 	bl	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d001      	beq.n	8002c32 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	e000      	b.n	8002c34 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3718      	adds	r7, #24
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	00010008 	.word	0x00010008
 8002c40:	00010002 	.word	0x00010002

08002c44 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af02      	add	r7, sp, #8
 8002c4a:	60f8      	str	r0, [r7, #12]
 8002c4c:	4608      	mov	r0, r1
 8002c4e:	4611      	mov	r1, r2
 8002c50:	461a      	mov	r2, r3
 8002c52:	4603      	mov	r3, r0
 8002c54:	817b      	strh	r3, [r7, #10]
 8002c56:	460b      	mov	r3, r1
 8002c58:	813b      	strh	r3, [r7, #8]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002c6c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	6a3b      	ldr	r3, [r7, #32]
 8002c74:	2200      	movs	r2, #0
 8002c76:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002c7a:	68f8      	ldr	r0, [r7, #12]
 8002c7c:	f000 f960 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002c80:	4603      	mov	r3, r0
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00d      	beq.n	8002ca2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002c94:	d103      	bne.n	8002c9e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002c9c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e05f      	b.n	8002d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002ca2:	897b      	ldrh	r3, [r7, #10]
 8002ca4:	b2db      	uxtb	r3, r3
 8002ca6:	461a      	mov	r2, r3
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002cb0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cb4:	6a3a      	ldr	r2, [r7, #32]
 8002cb6:	492d      	ldr	r1, [pc, #180]	; (8002d6c <I2C_RequestMemoryWrite+0x128>)
 8002cb8:	68f8      	ldr	r0, [r7, #12]
 8002cba:	f000 f998 	bl	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002cc4:	2301      	movs	r3, #1
 8002cc6:	e04c      	b.n	8002d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002cc8:	2300      	movs	r3, #0
 8002cca:	617b      	str	r3, [r7, #20]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	695b      	ldr	r3, [r3, #20]
 8002cd2:	617b      	str	r3, [r7, #20]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	699b      	ldr	r3, [r3, #24]
 8002cda:	617b      	str	r3, [r7, #20]
 8002cdc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cde:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002ce0:	6a39      	ldr	r1, [r7, #32]
 8002ce2:	68f8      	ldr	r0, [r7, #12]
 8002ce4:	f000 fa02 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d00d      	beq.n	8002d0a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cf2:	2b04      	cmp	r3, #4
 8002cf4:	d107      	bne.n	8002d06 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d04:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002d06:	2301      	movs	r3, #1
 8002d08:	e02b      	b.n	8002d62 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002d0a:	88fb      	ldrh	r3, [r7, #6]
 8002d0c:	2b01      	cmp	r3, #1
 8002d0e:	d105      	bne.n	8002d1c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d10:	893b      	ldrh	r3, [r7, #8]
 8002d12:	b2da      	uxtb	r2, r3
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	611a      	str	r2, [r3, #16]
 8002d1a:	e021      	b.n	8002d60 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002d1c:	893b      	ldrh	r3, [r7, #8]
 8002d1e:	0a1b      	lsrs	r3, r3, #8
 8002d20:	b29b      	uxth	r3, r3
 8002d22:	b2da      	uxtb	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d2a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d2c:	6a39      	ldr	r1, [r7, #32]
 8002d2e:	68f8      	ldr	r0, [r7, #12]
 8002d30:	f000 f9dc 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d00d      	beq.n	8002d56 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3e:	2b04      	cmp	r3, #4
 8002d40:	d107      	bne.n	8002d52 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	681a      	ldr	r2, [r3, #0]
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d50:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e005      	b.n	8002d62 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002d56:	893b      	ldrh	r3, [r7, #8]
 8002d58:	b2da      	uxtb	r2, r3
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	00010002 	.word	0x00010002

08002d70 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b088      	sub	sp, #32
 8002d74:	af02      	add	r7, sp, #8
 8002d76:	60f8      	str	r0, [r7, #12]
 8002d78:	4608      	mov	r0, r1
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	461a      	mov	r2, r3
 8002d7e:	4603      	mov	r3, r0
 8002d80:	817b      	strh	r3, [r7, #10]
 8002d82:	460b      	mov	r3, r1
 8002d84:	813b      	strh	r3, [r7, #8]
 8002d86:	4613      	mov	r3, r2
 8002d88:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	681a      	ldr	r2, [r3, #0]
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d98:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	681a      	ldr	r2, [r3, #0]
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002da8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002dac:	9300      	str	r3, [sp, #0]
 8002dae:	6a3b      	ldr	r3, [r7, #32]
 8002db0:	2200      	movs	r2, #0
 8002db2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002db6:	68f8      	ldr	r0, [r7, #12]
 8002db8:	f000 f8c2 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002dbc:	4603      	mov	r3, r0
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d00d      	beq.n	8002dde <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002dcc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002dd0:	d103      	bne.n	8002dda <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002dda:	2303      	movs	r3, #3
 8002ddc:	e0aa      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002dde:	897b      	ldrh	r3, [r7, #10]
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	461a      	mov	r2, r3
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002dec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002df0:	6a3a      	ldr	r2, [r7, #32]
 8002df2:	4952      	ldr	r1, [pc, #328]	; (8002f3c <I2C_RequestMemoryRead+0x1cc>)
 8002df4:	68f8      	ldr	r0, [r7, #12]
 8002df6:	f000 f8fa 	bl	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e097      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e04:	2300      	movs	r3, #0
 8002e06:	617b      	str	r3, [r7, #20]
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	695b      	ldr	r3, [r3, #20]
 8002e0e:	617b      	str	r3, [r7, #20]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	699b      	ldr	r3, [r3, #24]
 8002e16:	617b      	str	r3, [r7, #20]
 8002e18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e1c:	6a39      	ldr	r1, [r7, #32]
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f000 f964 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002e24:	4603      	mov	r3, r0
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00d      	beq.n	8002e46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e2e:	2b04      	cmp	r3, #4
 8002e30:	d107      	bne.n	8002e42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e076      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002e46:	88fb      	ldrh	r3, [r7, #6]
 8002e48:	2b01      	cmp	r3, #1
 8002e4a:	d105      	bne.n	8002e58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e4c:	893b      	ldrh	r3, [r7, #8]
 8002e4e:	b2da      	uxtb	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	611a      	str	r2, [r3, #16]
 8002e56:	e021      	b.n	8002e9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002e58:	893b      	ldrh	r3, [r7, #8]
 8002e5a:	0a1b      	lsrs	r3, r3, #8
 8002e5c:	b29b      	uxth	r3, r3
 8002e5e:	b2da      	uxtb	r2, r3
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e68:	6a39      	ldr	r1, [r7, #32]
 8002e6a:	68f8      	ldr	r0, [r7, #12]
 8002e6c:	f000 f93e 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d00d      	beq.n	8002e92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	2b04      	cmp	r3, #4
 8002e7c:	d107      	bne.n	8002e8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	681a      	ldr	r2, [r3, #0]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002e8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e050      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002e92:	893b      	ldrh	r3, [r7, #8]
 8002e94:	b2da      	uxtb	r2, r3
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002e9e:	6a39      	ldr	r1, [r7, #32]
 8002ea0:	68f8      	ldr	r0, [r7, #12]
 8002ea2:	f000 f923 	bl	80030ec <I2C_WaitOnTXEFlagUntilTimeout>
 8002ea6:	4603      	mov	r3, r0
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d00d      	beq.n	8002ec8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	2b04      	cmp	r3, #4
 8002eb2:	d107      	bne.n	8002ec4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	681a      	ldr	r2, [r3, #0]
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ec2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e035      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ed6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eda:	9300      	str	r3, [sp, #0]
 8002edc:	6a3b      	ldr	r3, [r7, #32]
 8002ede:	2200      	movs	r2, #0
 8002ee0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002ee4:	68f8      	ldr	r0, [r7, #12]
 8002ee6:	f000 f82b 	bl	8002f40 <I2C_WaitOnFlagUntilTimeout>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d00d      	beq.n	8002f0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002efa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002efe:	d103      	bne.n	8002f08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e013      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002f0c:	897b      	ldrh	r3, [r7, #10]
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	f043 0301 	orr.w	r3, r3, #1
 8002f14:	b2da      	uxtb	r2, r3
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002f1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f1e:	6a3a      	ldr	r2, [r7, #32]
 8002f20:	4906      	ldr	r1, [pc, #24]	; (8002f3c <I2C_RequestMemoryRead+0x1cc>)
 8002f22:	68f8      	ldr	r0, [r7, #12]
 8002f24:	f000 f863 	bl	8002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002f28:	4603      	mov	r3, r0
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e000      	b.n	8002f34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002f32:	2300      	movs	r3, #0
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	3718      	adds	r7, #24
 8002f38:	46bd      	mov	sp, r7
 8002f3a:	bd80      	pop	{r7, pc}
 8002f3c:	00010002 	.word	0x00010002

08002f40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	603b      	str	r3, [r7, #0]
 8002f4c:	4613      	mov	r3, r2
 8002f4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f50:	e025      	b.n	8002f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f58:	d021      	beq.n	8002f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f5a:	f7fe fdb7 	bl	8001acc <HAL_GetTick>
 8002f5e:	4602      	mov	r2, r0
 8002f60:	69bb      	ldr	r3, [r7, #24]
 8002f62:	1ad3      	subs	r3, r2, r3
 8002f64:	683a      	ldr	r2, [r7, #0]
 8002f66:	429a      	cmp	r2, r3
 8002f68:	d302      	bcc.n	8002f70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d116      	bne.n	8002f9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2220      	movs	r2, #32
 8002f7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2200      	movs	r2, #0
 8002f82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8a:	f043 0220 	orr.w	r2, r3, #32
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002f9a:	2301      	movs	r3, #1
 8002f9c:	e023      	b.n	8002fe6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	0c1b      	lsrs	r3, r3, #16
 8002fa2:	b2db      	uxtb	r3, r3
 8002fa4:	2b01      	cmp	r3, #1
 8002fa6:	d10d      	bne.n	8002fc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	695b      	ldr	r3, [r3, #20]
 8002fae:	43da      	mvns	r2, r3
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	b29b      	uxth	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	bf0c      	ite	eq
 8002fba:	2301      	moveq	r3, #1
 8002fbc:	2300      	movne	r3, #0
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	461a      	mov	r2, r3
 8002fc2:	e00c      	b.n	8002fde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	699b      	ldr	r3, [r3, #24]
 8002fca:	43da      	mvns	r2, r3
 8002fcc:	68bb      	ldr	r3, [r7, #8]
 8002fce:	4013      	ands	r3, r2
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	bf0c      	ite	eq
 8002fd6:	2301      	moveq	r3, #1
 8002fd8:	2300      	movne	r3, #0
 8002fda:	b2db      	uxtb	r3, r3
 8002fdc:	461a      	mov	r2, r3
 8002fde:	79fb      	ldrb	r3, [r7, #7]
 8002fe0:	429a      	cmp	r2, r3
 8002fe2:	d0b6      	beq.n	8002f52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002fee:	b580      	push	{r7, lr}
 8002ff0:	b084      	sub	sp, #16
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	60f8      	str	r0, [r7, #12]
 8002ff6:	60b9      	str	r1, [r7, #8]
 8002ff8:	607a      	str	r2, [r7, #4]
 8002ffa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ffc:	e051      	b.n	80030a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	695b      	ldr	r3, [r3, #20]
 8003004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003008:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800300c:	d123      	bne.n	8003056 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800301c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003026:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2220      	movs	r2, #32
 8003032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	2200      	movs	r2, #0
 800303a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003042:	f043 0204 	orr.w	r2, r3, #4
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e046      	b.n	80030e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800305c:	d021      	beq.n	80030a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800305e:	f7fe fd35 	bl	8001acc <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	687a      	ldr	r2, [r7, #4]
 800306a:	429a      	cmp	r2, r3
 800306c:	d302      	bcc.n	8003074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d116      	bne.n	80030a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308e:	f043 0220 	orr.w	r2, r3, #32
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2200      	movs	r2, #0
 800309a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800309e:	2301      	movs	r3, #1
 80030a0:	e020      	b.n	80030e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80030a2:	68bb      	ldr	r3, [r7, #8]
 80030a4:	0c1b      	lsrs	r3, r3, #16
 80030a6:	b2db      	uxtb	r3, r3
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d10c      	bne.n	80030c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	43da      	mvns	r2, r3
 80030b4:	68bb      	ldr	r3, [r7, #8]
 80030b6:	4013      	ands	r3, r2
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	bf14      	ite	ne
 80030be:	2301      	movne	r3, #1
 80030c0:	2300      	moveq	r3, #0
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	e00b      	b.n	80030de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	43da      	mvns	r2, r3
 80030ce:	68bb      	ldr	r3, [r7, #8]
 80030d0:	4013      	ands	r3, r2
 80030d2:	b29b      	uxth	r3, r3
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	bf14      	ite	ne
 80030d8:	2301      	movne	r3, #1
 80030da:	2300      	moveq	r3, #0
 80030dc:	b2db      	uxtb	r3, r3
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d18d      	bne.n	8002ffe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3710      	adds	r7, #16
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}

080030ec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b084      	sub	sp, #16
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	60f8      	str	r0, [r7, #12]
 80030f4:	60b9      	str	r1, [r7, #8]
 80030f6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80030f8:	e02d      	b.n	8003156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 f8ce 	bl	800329c <I2C_IsAcknowledgeFailed>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d001      	beq.n	800310a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e02d      	b.n	8003166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003110:	d021      	beq.n	8003156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003112:	f7fe fcdb 	bl	8001acc <HAL_GetTick>
 8003116:	4602      	mov	r2, r0
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	1ad3      	subs	r3, r2, r3
 800311c:	68ba      	ldr	r2, [r7, #8]
 800311e:	429a      	cmp	r2, r3
 8003120:	d302      	bcc.n	8003128 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d116      	bne.n	8003156 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	2220      	movs	r2, #32
 8003132:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	2200      	movs	r2, #0
 800313a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003142:	f043 0220 	orr.w	r2, r3, #32
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003152:	2301      	movs	r3, #1
 8003154:	e007      	b.n	8003166 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	695b      	ldr	r3, [r3, #20]
 800315c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003160:	2b80      	cmp	r3, #128	; 0x80
 8003162:	d1ca      	bne.n	80030fa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003164:	2300      	movs	r3, #0
}
 8003166:	4618      	mov	r0, r3
 8003168:	3710      	adds	r7, #16
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}

0800316e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	60f8      	str	r0, [r7, #12]
 8003176:	60b9      	str	r1, [r7, #8]
 8003178:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800317a:	e02d      	b.n	80031d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800317c:	68f8      	ldr	r0, [r7, #12]
 800317e:	f000 f88d 	bl	800329c <I2C_IsAcknowledgeFailed>
 8003182:	4603      	mov	r3, r0
 8003184:	2b00      	cmp	r3, #0
 8003186:	d001      	beq.n	800318c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003188:	2301      	movs	r3, #1
 800318a:	e02d      	b.n	80031e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003192:	d021      	beq.n	80031d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003194:	f7fe fc9a 	bl	8001acc <HAL_GetTick>
 8003198:	4602      	mov	r2, r0
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	1ad3      	subs	r3, r2, r3
 800319e:	68ba      	ldr	r2, [r7, #8]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d302      	bcc.n	80031aa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d116      	bne.n	80031d8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2200      	movs	r2, #0
 80031ae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2220      	movs	r2, #32
 80031b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	2200      	movs	r2, #0
 80031bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c4:	f043 0220 	orr.w	r2, r3, #32
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e007      	b.n	80031e8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	695b      	ldr	r3, [r3, #20]
 80031de:	f003 0304 	and.w	r3, r3, #4
 80031e2:	2b04      	cmp	r3, #4
 80031e4:	d1ca      	bne.n	800317c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	4618      	mov	r0, r3
 80031ea:	3710      	adds	r7, #16
 80031ec:	46bd      	mov	sp, r7
 80031ee:	bd80      	pop	{r7, pc}

080031f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b084      	sub	sp, #16
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80031fc:	e042      	b.n	8003284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	695b      	ldr	r3, [r3, #20]
 8003204:	f003 0310 	and.w	r3, r3, #16
 8003208:	2b10      	cmp	r3, #16
 800320a:	d119      	bne.n	8003240 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	f06f 0210 	mvn.w	r2, #16
 8003214:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	2200      	movs	r2, #0
 800321a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	2220      	movs	r2, #32
 8003220:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	2200      	movs	r2, #0
 8003228:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	2200      	movs	r2, #0
 8003238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800323c:	2301      	movs	r3, #1
 800323e:	e029      	b.n	8003294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003240:	f7fe fc44 	bl	8001acc <HAL_GetTick>
 8003244:	4602      	mov	r2, r0
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	1ad3      	subs	r3, r2, r3
 800324a:	68ba      	ldr	r2, [r7, #8]
 800324c:	429a      	cmp	r2, r3
 800324e:	d302      	bcc.n	8003256 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003250:	68bb      	ldr	r3, [r7, #8]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d116      	bne.n	8003284 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2200      	movs	r2, #0
 800325a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	2220      	movs	r2, #32
 8003260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003264:	68fb      	ldr	r3, [r7, #12]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003270:	f043 0220 	orr.w	r2, r3, #32
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	2200      	movs	r2, #0
 800327c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e007      	b.n	8003294 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	695b      	ldr	r3, [r3, #20]
 800328a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800328e:	2b40      	cmp	r3, #64	; 0x40
 8003290:	d1b5      	bne.n	80031fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}

0800329c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800329c:	b480      	push	{r7}
 800329e:	b083      	sub	sp, #12
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	695b      	ldr	r3, [r3, #20]
 80032aa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80032ae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80032b2:	d11b      	bne.n	80032ec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80032bc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2200      	movs	r2, #0
 80032c2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d8:	f043 0204 	orr.w	r2, r3, #4
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2200      	movs	r2, #0
 80032e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80032e8:	2301      	movs	r3, #1
 80032ea:	e000      	b.n	80032ee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80032ec:	2300      	movs	r3, #0
}
 80032ee:	4618      	mov	r0, r3
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e272      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	f000 8087 	beq.w	8003426 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003318:	4b92      	ldr	r3, [pc, #584]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	f003 030c 	and.w	r3, r3, #12
 8003320:	2b04      	cmp	r3, #4
 8003322:	d00c      	beq.n	800333e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003324:	4b8f      	ldr	r3, [pc, #572]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003326:	685b      	ldr	r3, [r3, #4]
 8003328:	f003 030c 	and.w	r3, r3, #12
 800332c:	2b08      	cmp	r3, #8
 800332e:	d112      	bne.n	8003356 <HAL_RCC_OscConfig+0x5e>
 8003330:	4b8c      	ldr	r3, [pc, #560]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003338:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800333c:	d10b      	bne.n	8003356 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333e:	4b89      	ldr	r3, [pc, #548]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d06c      	beq.n	8003424 <HAL_RCC_OscConfig+0x12c>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	2b00      	cmp	r3, #0
 8003350:	d168      	bne.n	8003424 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003352:	2301      	movs	r3, #1
 8003354:	e24c      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	685b      	ldr	r3, [r3, #4]
 800335a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800335e:	d106      	bne.n	800336e <HAL_RCC_OscConfig+0x76>
 8003360:	4b80      	ldr	r3, [pc, #512]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	4a7f      	ldr	r2, [pc, #508]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800336a:	6013      	str	r3, [r2, #0]
 800336c:	e02e      	b.n	80033cc <HAL_RCC_OscConfig+0xd4>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	685b      	ldr	r3, [r3, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d10c      	bne.n	8003390 <HAL_RCC_OscConfig+0x98>
 8003376:	4b7b      	ldr	r3, [pc, #492]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a7a      	ldr	r2, [pc, #488]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 800337c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	4b78      	ldr	r3, [pc, #480]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a77      	ldr	r2, [pc, #476]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003388:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	e01d      	b.n	80033cc <HAL_RCC_OscConfig+0xd4>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003398:	d10c      	bne.n	80033b4 <HAL_RCC_OscConfig+0xbc>
 800339a:	4b72      	ldr	r3, [pc, #456]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a71      	ldr	r2, [pc, #452]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033a4:	6013      	str	r3, [r2, #0]
 80033a6:	4b6f      	ldr	r3, [pc, #444]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a6e      	ldr	r2, [pc, #440]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	e00b      	b.n	80033cc <HAL_RCC_OscConfig+0xd4>
 80033b4:	4b6b      	ldr	r3, [pc, #428]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	4a6a      	ldr	r2, [pc, #424]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033be:	6013      	str	r3, [r2, #0]
 80033c0:	4b68      	ldr	r3, [pc, #416]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a67      	ldr	r2, [pc, #412]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033ca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	685b      	ldr	r3, [r3, #4]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d013      	beq.n	80033fc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d4:	f7fe fb7a 	bl	8001acc <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033dc:	f7fe fb76 	bl	8001acc <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b64      	cmp	r3, #100	; 0x64
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e200      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ee:	4b5d      	ldr	r3, [pc, #372]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d0f0      	beq.n	80033dc <HAL_RCC_OscConfig+0xe4>
 80033fa:	e014      	b.n	8003426 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033fc:	f7fe fb66 	bl	8001acc <HAL_GetTick>
 8003400:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003402:	e008      	b.n	8003416 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003404:	f7fe fb62 	bl	8001acc <HAL_GetTick>
 8003408:	4602      	mov	r2, r0
 800340a:	693b      	ldr	r3, [r7, #16]
 800340c:	1ad3      	subs	r3, r2, r3
 800340e:	2b64      	cmp	r3, #100	; 0x64
 8003410:	d901      	bls.n	8003416 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003412:	2303      	movs	r3, #3
 8003414:	e1ec      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003416:	4b53      	ldr	r3, [pc, #332]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1f0      	bne.n	8003404 <HAL_RCC_OscConfig+0x10c>
 8003422:	e000      	b.n	8003426 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003424:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f003 0302 	and.w	r3, r3, #2
 800342e:	2b00      	cmp	r3, #0
 8003430:	d063      	beq.n	80034fa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003432:	4b4c      	ldr	r3, [pc, #304]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003434:	685b      	ldr	r3, [r3, #4]
 8003436:	f003 030c 	and.w	r3, r3, #12
 800343a:	2b00      	cmp	r3, #0
 800343c:	d00b      	beq.n	8003456 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800343e:	4b49      	ldr	r3, [pc, #292]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003440:	685b      	ldr	r3, [r3, #4]
 8003442:	f003 030c 	and.w	r3, r3, #12
 8003446:	2b08      	cmp	r3, #8
 8003448:	d11c      	bne.n	8003484 <HAL_RCC_OscConfig+0x18c>
 800344a:	4b46      	ldr	r3, [pc, #280]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 800344c:	685b      	ldr	r3, [r3, #4]
 800344e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003452:	2b00      	cmp	r3, #0
 8003454:	d116      	bne.n	8003484 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003456:	4b43      	ldr	r3, [pc, #268]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d005      	beq.n	800346e <HAL_RCC_OscConfig+0x176>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	2b01      	cmp	r3, #1
 8003468:	d001      	beq.n	800346e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800346a:	2301      	movs	r3, #1
 800346c:	e1c0      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800346e:	4b3d      	ldr	r3, [pc, #244]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	695b      	ldr	r3, [r3, #20]
 800347a:	00db      	lsls	r3, r3, #3
 800347c:	4939      	ldr	r1, [pc, #228]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 800347e:	4313      	orrs	r3, r2
 8003480:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003482:	e03a      	b.n	80034fa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	691b      	ldr	r3, [r3, #16]
 8003488:	2b00      	cmp	r3, #0
 800348a:	d020      	beq.n	80034ce <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800348c:	4b36      	ldr	r3, [pc, #216]	; (8003568 <HAL_RCC_OscConfig+0x270>)
 800348e:	2201      	movs	r2, #1
 8003490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003492:	f7fe fb1b 	bl	8001acc <HAL_GetTick>
 8003496:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003498:	e008      	b.n	80034ac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800349a:	f7fe fb17 	bl	8001acc <HAL_GetTick>
 800349e:	4602      	mov	r2, r0
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	1ad3      	subs	r3, r2, r3
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d901      	bls.n	80034ac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034a8:	2303      	movs	r3, #3
 80034aa:	e1a1      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ac:	4b2d      	ldr	r3, [pc, #180]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d0f0      	beq.n	800349a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b8:	4b2a      	ldr	r3, [pc, #168]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	4927      	ldr	r1, [pc, #156]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80034c8:	4313      	orrs	r3, r2
 80034ca:	600b      	str	r3, [r1, #0]
 80034cc:	e015      	b.n	80034fa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034ce:	4b26      	ldr	r3, [pc, #152]	; (8003568 <HAL_RCC_OscConfig+0x270>)
 80034d0:	2200      	movs	r2, #0
 80034d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d4:	f7fe fafa 	bl	8001acc <HAL_GetTick>
 80034d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034dc:	f7fe faf6 	bl	8001acc <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	693b      	ldr	r3, [r7, #16]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e180      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ee:	4b1d      	ldr	r3, [pc, #116]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d1f0      	bne.n	80034dc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f003 0308 	and.w	r3, r3, #8
 8003502:	2b00      	cmp	r3, #0
 8003504:	d03a      	beq.n	800357c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d019      	beq.n	8003542 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800350e:	4b17      	ldr	r3, [pc, #92]	; (800356c <HAL_RCC_OscConfig+0x274>)
 8003510:	2201      	movs	r2, #1
 8003512:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003514:	f7fe fada 	bl	8001acc <HAL_GetTick>
 8003518:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800351a:	e008      	b.n	800352e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800351c:	f7fe fad6 	bl	8001acc <HAL_GetTick>
 8003520:	4602      	mov	r2, r0
 8003522:	693b      	ldr	r3, [r7, #16]
 8003524:	1ad3      	subs	r3, r2, r3
 8003526:	2b02      	cmp	r3, #2
 8003528:	d901      	bls.n	800352e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800352a:	2303      	movs	r3, #3
 800352c:	e160      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800352e:	4b0d      	ldr	r3, [pc, #52]	; (8003564 <HAL_RCC_OscConfig+0x26c>)
 8003530:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003532:	f003 0302 	and.w	r3, r3, #2
 8003536:	2b00      	cmp	r3, #0
 8003538:	d0f0      	beq.n	800351c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800353a:	2001      	movs	r0, #1
 800353c:	f000 fac4 	bl	8003ac8 <RCC_Delay>
 8003540:	e01c      	b.n	800357c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003542:	4b0a      	ldr	r3, [pc, #40]	; (800356c <HAL_RCC_OscConfig+0x274>)
 8003544:	2200      	movs	r2, #0
 8003546:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003548:	f7fe fac0 	bl	8001acc <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800354e:	e00f      	b.n	8003570 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003550:	f7fe fabc 	bl	8001acc <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	693b      	ldr	r3, [r7, #16]
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b02      	cmp	r3, #2
 800355c:	d908      	bls.n	8003570 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e146      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
 8003562:	bf00      	nop
 8003564:	40021000 	.word	0x40021000
 8003568:	42420000 	.word	0x42420000
 800356c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003570:	4b92      	ldr	r3, [pc, #584]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003574:	f003 0302 	and.w	r3, r3, #2
 8003578:	2b00      	cmp	r3, #0
 800357a:	d1e9      	bne.n	8003550 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0304 	and.w	r3, r3, #4
 8003584:	2b00      	cmp	r3, #0
 8003586:	f000 80a6 	beq.w	80036d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800358a:	2300      	movs	r3, #0
 800358c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800358e:	4b8b      	ldr	r3, [pc, #556]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003590:	69db      	ldr	r3, [r3, #28]
 8003592:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d10d      	bne.n	80035b6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800359a:	4b88      	ldr	r3, [pc, #544]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	4a87      	ldr	r2, [pc, #540]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80035a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035a4:	61d3      	str	r3, [r2, #28]
 80035a6:	4b85      	ldr	r3, [pc, #532]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035ae:	60bb      	str	r3, [r7, #8]
 80035b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035b2:	2301      	movs	r3, #1
 80035b4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035b6:	4b82      	ldr	r3, [pc, #520]	; (80037c0 <HAL_RCC_OscConfig+0x4c8>)
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035be:	2b00      	cmp	r3, #0
 80035c0:	d118      	bne.n	80035f4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80035c2:	4b7f      	ldr	r3, [pc, #508]	; (80037c0 <HAL_RCC_OscConfig+0x4c8>)
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	4a7e      	ldr	r2, [pc, #504]	; (80037c0 <HAL_RCC_OscConfig+0x4c8>)
 80035c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035ce:	f7fe fa7d 	bl	8001acc <HAL_GetTick>
 80035d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035d4:	e008      	b.n	80035e8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035d6:	f7fe fa79 	bl	8001acc <HAL_GetTick>
 80035da:	4602      	mov	r2, r0
 80035dc:	693b      	ldr	r3, [r7, #16]
 80035de:	1ad3      	subs	r3, r2, r3
 80035e0:	2b64      	cmp	r3, #100	; 0x64
 80035e2:	d901      	bls.n	80035e8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	e103      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035e8:	4b75      	ldr	r3, [pc, #468]	; (80037c0 <HAL_RCC_OscConfig+0x4c8>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d0f0      	beq.n	80035d6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	2b01      	cmp	r3, #1
 80035fa:	d106      	bne.n	800360a <HAL_RCC_OscConfig+0x312>
 80035fc:	4b6f      	ldr	r3, [pc, #444]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80035fe:	6a1b      	ldr	r3, [r3, #32]
 8003600:	4a6e      	ldr	r2, [pc, #440]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003602:	f043 0301 	orr.w	r3, r3, #1
 8003606:	6213      	str	r3, [r2, #32]
 8003608:	e02d      	b.n	8003666 <HAL_RCC_OscConfig+0x36e>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68db      	ldr	r3, [r3, #12]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10c      	bne.n	800362c <HAL_RCC_OscConfig+0x334>
 8003612:	4b6a      	ldr	r3, [pc, #424]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003614:	6a1b      	ldr	r3, [r3, #32]
 8003616:	4a69      	ldr	r2, [pc, #420]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003618:	f023 0301 	bic.w	r3, r3, #1
 800361c:	6213      	str	r3, [r2, #32]
 800361e:	4b67      	ldr	r3, [pc, #412]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4a66      	ldr	r2, [pc, #408]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003624:	f023 0304 	bic.w	r3, r3, #4
 8003628:	6213      	str	r3, [r2, #32]
 800362a:	e01c      	b.n	8003666 <HAL_RCC_OscConfig+0x36e>
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	68db      	ldr	r3, [r3, #12]
 8003630:	2b05      	cmp	r3, #5
 8003632:	d10c      	bne.n	800364e <HAL_RCC_OscConfig+0x356>
 8003634:	4b61      	ldr	r3, [pc, #388]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	4a60      	ldr	r2, [pc, #384]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800363a:	f043 0304 	orr.w	r3, r3, #4
 800363e:	6213      	str	r3, [r2, #32]
 8003640:	4b5e      	ldr	r3, [pc, #376]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	4a5d      	ldr	r2, [pc, #372]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003646:	f043 0301 	orr.w	r3, r3, #1
 800364a:	6213      	str	r3, [r2, #32]
 800364c:	e00b      	b.n	8003666 <HAL_RCC_OscConfig+0x36e>
 800364e:	4b5b      	ldr	r3, [pc, #364]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	4a5a      	ldr	r2, [pc, #360]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003654:	f023 0301 	bic.w	r3, r3, #1
 8003658:	6213      	str	r3, [r2, #32]
 800365a:	4b58      	ldr	r3, [pc, #352]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800365c:	6a1b      	ldr	r3, [r3, #32]
 800365e:	4a57      	ldr	r2, [pc, #348]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003660:	f023 0304 	bic.w	r3, r3, #4
 8003664:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	68db      	ldr	r3, [r3, #12]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d015      	beq.n	800369a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800366e:	f7fe fa2d 	bl	8001acc <HAL_GetTick>
 8003672:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003674:	e00a      	b.n	800368c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003676:	f7fe fa29 	bl	8001acc <HAL_GetTick>
 800367a:	4602      	mov	r2, r0
 800367c:	693b      	ldr	r3, [r7, #16]
 800367e:	1ad3      	subs	r3, r2, r3
 8003680:	f241 3288 	movw	r2, #5000	; 0x1388
 8003684:	4293      	cmp	r3, r2
 8003686:	d901      	bls.n	800368c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003688:	2303      	movs	r3, #3
 800368a:	e0b1      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800368c:	4b4b      	ldr	r3, [pc, #300]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800368e:	6a1b      	ldr	r3, [r3, #32]
 8003690:	f003 0302 	and.w	r3, r3, #2
 8003694:	2b00      	cmp	r3, #0
 8003696:	d0ee      	beq.n	8003676 <HAL_RCC_OscConfig+0x37e>
 8003698:	e014      	b.n	80036c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369a:	f7fe fa17 	bl	8001acc <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a0:	e00a      	b.n	80036b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036a2:	f7fe fa13 	bl	8001acc <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e09b      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036b8:	4b40      	ldr	r3, [pc, #256]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	f003 0302 	and.w	r3, r3, #2
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1ee      	bne.n	80036a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80036c4:	7dfb      	ldrb	r3, [r7, #23]
 80036c6:	2b01      	cmp	r3, #1
 80036c8:	d105      	bne.n	80036d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ca:	4b3c      	ldr	r3, [pc, #240]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	4a3b      	ldr	r2, [pc, #236]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80036d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80036d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69db      	ldr	r3, [r3, #28]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8087 	beq.w	80037ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80036e0:	4b36      	ldr	r3, [pc, #216]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 030c 	and.w	r3, r3, #12
 80036e8:	2b08      	cmp	r3, #8
 80036ea:	d061      	beq.n	80037b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	69db      	ldr	r3, [r3, #28]
 80036f0:	2b02      	cmp	r3, #2
 80036f2:	d146      	bne.n	8003782 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f4:	4b33      	ldr	r3, [pc, #204]	; (80037c4 <HAL_RCC_OscConfig+0x4cc>)
 80036f6:	2200      	movs	r2, #0
 80036f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fa:	f7fe f9e7 	bl	8001acc <HAL_GetTick>
 80036fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003700:	e008      	b.n	8003714 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003702:	f7fe f9e3 	bl	8001acc <HAL_GetTick>
 8003706:	4602      	mov	r2, r0
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	2b02      	cmp	r3, #2
 800370e:	d901      	bls.n	8003714 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003710:	2303      	movs	r3, #3
 8003712:	e06d      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003714:	4b29      	ldr	r3, [pc, #164]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800371c:	2b00      	cmp	r3, #0
 800371e:	d1f0      	bne.n	8003702 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6a1b      	ldr	r3, [r3, #32]
 8003724:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003728:	d108      	bne.n	800373c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800372a:	4b24      	ldr	r3, [pc, #144]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	689b      	ldr	r3, [r3, #8]
 8003736:	4921      	ldr	r1, [pc, #132]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003738:	4313      	orrs	r3, r2
 800373a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800373c:	4b1f      	ldr	r3, [pc, #124]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 800373e:	685b      	ldr	r3, [r3, #4]
 8003740:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	6a19      	ldr	r1, [r3, #32]
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	430b      	orrs	r3, r1
 800374e:	491b      	ldr	r1, [pc, #108]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003750:	4313      	orrs	r3, r2
 8003752:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003754:	4b1b      	ldr	r3, [pc, #108]	; (80037c4 <HAL_RCC_OscConfig+0x4cc>)
 8003756:	2201      	movs	r2, #1
 8003758:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375a:	f7fe f9b7 	bl	8001acc <HAL_GetTick>
 800375e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003760:	e008      	b.n	8003774 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003762:	f7fe f9b3 	bl	8001acc <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	693b      	ldr	r3, [r7, #16]
 800376a:	1ad3      	subs	r3, r2, r3
 800376c:	2b02      	cmp	r3, #2
 800376e:	d901      	bls.n	8003774 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003770:	2303      	movs	r3, #3
 8003772:	e03d      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d0f0      	beq.n	8003762 <HAL_RCC_OscConfig+0x46a>
 8003780:	e035      	b.n	80037ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003782:	4b10      	ldr	r3, [pc, #64]	; (80037c4 <HAL_RCC_OscConfig+0x4cc>)
 8003784:	2200      	movs	r2, #0
 8003786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003788:	f7fe f9a0 	bl	8001acc <HAL_GetTick>
 800378c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800378e:	e008      	b.n	80037a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003790:	f7fe f99c 	bl	8001acc <HAL_GetTick>
 8003794:	4602      	mov	r2, r0
 8003796:	693b      	ldr	r3, [r7, #16]
 8003798:	1ad3      	subs	r3, r2, r3
 800379a:	2b02      	cmp	r3, #2
 800379c:	d901      	bls.n	80037a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800379e:	2303      	movs	r3, #3
 80037a0:	e026      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037a2:	4b06      	ldr	r3, [pc, #24]	; (80037bc <HAL_RCC_OscConfig+0x4c4>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d1f0      	bne.n	8003790 <HAL_RCC_OscConfig+0x498>
 80037ae:	e01e      	b.n	80037ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	69db      	ldr	r3, [r3, #28]
 80037b4:	2b01      	cmp	r3, #1
 80037b6:	d107      	bne.n	80037c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037b8:	2301      	movs	r3, #1
 80037ba:	e019      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
 80037bc:	40021000 	.word	0x40021000
 80037c0:	40007000 	.word	0x40007000
 80037c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80037c8:	4b0b      	ldr	r3, [pc, #44]	; (80037f8 <HAL_RCC_OscConfig+0x500>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6a1b      	ldr	r3, [r3, #32]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d106      	bne.n	80037ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037e6:	429a      	cmp	r2, r3
 80037e8:	d001      	beq.n	80037ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80037ea:	2301      	movs	r3, #1
 80037ec:	e000      	b.n	80037f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40021000 	.word	0x40021000

080037fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	6078      	str	r0, [r7, #4]
 8003804:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d101      	bne.n	8003810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800380c:	2301      	movs	r3, #1
 800380e:	e0d0      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003810:	4b6a      	ldr	r3, [pc, #424]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0307 	and.w	r3, r3, #7
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	429a      	cmp	r2, r3
 800381c:	d910      	bls.n	8003840 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800381e:	4b67      	ldr	r3, [pc, #412]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f023 0207 	bic.w	r2, r3, #7
 8003826:	4965      	ldr	r1, [pc, #404]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	4313      	orrs	r3, r2
 800382c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800382e:	4b63      	ldr	r3, [pc, #396]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0307 	and.w	r3, r3, #7
 8003836:	683a      	ldr	r2, [r7, #0]
 8003838:	429a      	cmp	r2, r3
 800383a:	d001      	beq.n	8003840 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800383c:	2301      	movs	r3, #1
 800383e:	e0b8      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	2b00      	cmp	r3, #0
 800384a:	d020      	beq.n	800388e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f003 0304 	and.w	r3, r3, #4
 8003854:	2b00      	cmp	r3, #0
 8003856:	d005      	beq.n	8003864 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003858:	4b59      	ldr	r3, [pc, #356]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	4a58      	ldr	r2, [pc, #352]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800385e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003862:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f003 0308 	and.w	r3, r3, #8
 800386c:	2b00      	cmp	r3, #0
 800386e:	d005      	beq.n	800387c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003870:	4b53      	ldr	r3, [pc, #332]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	4a52      	ldr	r2, [pc, #328]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003876:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800387a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800387c:	4b50      	ldr	r3, [pc, #320]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	689b      	ldr	r3, [r3, #8]
 8003888:	494d      	ldr	r1, [pc, #308]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800388a:	4313      	orrs	r3, r2
 800388c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0301 	and.w	r3, r3, #1
 8003896:	2b00      	cmp	r3, #0
 8003898:	d040      	beq.n	800391c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	685b      	ldr	r3, [r3, #4]
 800389e:	2b01      	cmp	r3, #1
 80038a0:	d107      	bne.n	80038b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038a2:	4b47      	ldr	r3, [pc, #284]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d115      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	e07f      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d107      	bne.n	80038ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ba:	4b41      	ldr	r3, [pc, #260]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d109      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e073      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038ca:	4b3d      	ldr	r3, [pc, #244]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d101      	bne.n	80038da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038d6:	2301      	movs	r3, #1
 80038d8:	e06b      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038da:	4b39      	ldr	r3, [pc, #228]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 80038dc:	685b      	ldr	r3, [r3, #4]
 80038de:	f023 0203 	bic.w	r2, r3, #3
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	685b      	ldr	r3, [r3, #4]
 80038e6:	4936      	ldr	r1, [pc, #216]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 80038e8:	4313      	orrs	r3, r2
 80038ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038ec:	f7fe f8ee 	bl	8001acc <HAL_GetTick>
 80038f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f2:	e00a      	b.n	800390a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038f4:	f7fe f8ea 	bl	8001acc <HAL_GetTick>
 80038f8:	4602      	mov	r2, r0
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003902:	4293      	cmp	r3, r2
 8003904:	d901      	bls.n	800390a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003906:	2303      	movs	r3, #3
 8003908:	e053      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800390a:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f003 020c 	and.w	r2, r3, #12
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	009b      	lsls	r3, r3, #2
 8003918:	429a      	cmp	r2, r3
 800391a:	d1eb      	bne.n	80038f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800391c:	4b27      	ldr	r3, [pc, #156]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f003 0307 	and.w	r3, r3, #7
 8003924:	683a      	ldr	r2, [r7, #0]
 8003926:	429a      	cmp	r2, r3
 8003928:	d210      	bcs.n	800394c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800392a:	4b24      	ldr	r3, [pc, #144]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	f023 0207 	bic.w	r2, r3, #7
 8003932:	4922      	ldr	r1, [pc, #136]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	4313      	orrs	r3, r2
 8003938:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800393a:	4b20      	ldr	r3, [pc, #128]	; (80039bc <HAL_RCC_ClockConfig+0x1c0>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f003 0307 	and.w	r3, r3, #7
 8003942:	683a      	ldr	r2, [r7, #0]
 8003944:	429a      	cmp	r2, r3
 8003946:	d001      	beq.n	800394c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003948:	2301      	movs	r3, #1
 800394a:	e032      	b.n	80039b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f003 0304 	and.w	r3, r3, #4
 8003954:	2b00      	cmp	r3, #0
 8003956:	d008      	beq.n	800396a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003958:	4b19      	ldr	r3, [pc, #100]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	4916      	ldr	r1, [pc, #88]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003966:	4313      	orrs	r3, r2
 8003968:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0308 	and.w	r3, r3, #8
 8003972:	2b00      	cmp	r3, #0
 8003974:	d009      	beq.n	800398a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003976:	4b12      	ldr	r3, [pc, #72]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	691b      	ldr	r3, [r3, #16]
 8003982:	00db      	lsls	r3, r3, #3
 8003984:	490e      	ldr	r1, [pc, #56]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003986:	4313      	orrs	r3, r2
 8003988:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800398a:	f000 f821 	bl	80039d0 <HAL_RCC_GetSysClockFreq>
 800398e:	4602      	mov	r2, r0
 8003990:	4b0b      	ldr	r3, [pc, #44]	; (80039c0 <HAL_RCC_ClockConfig+0x1c4>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	490a      	ldr	r1, [pc, #40]	; (80039c4 <HAL_RCC_ClockConfig+0x1c8>)
 800399c:	5ccb      	ldrb	r3, [r1, r3]
 800399e:	fa22 f303 	lsr.w	r3, r2, r3
 80039a2:	4a09      	ldr	r2, [pc, #36]	; (80039c8 <HAL_RCC_ClockConfig+0x1cc>)
 80039a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039a6:	4b09      	ldr	r3, [pc, #36]	; (80039cc <HAL_RCC_ClockConfig+0x1d0>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4618      	mov	r0, r3
 80039ac:	f7fe f84c 	bl	8001a48 <HAL_InitTick>

  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	40022000 	.word	0x40022000
 80039c0:	40021000 	.word	0x40021000
 80039c4:	08007520 	.word	0x08007520
 80039c8:	20000010 	.word	0x20000010
 80039cc:	20000014 	.word	0x20000014

080039d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039d0:	b490      	push	{r4, r7}
 80039d2:	b08a      	sub	sp, #40	; 0x28
 80039d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80039d6:	4b29      	ldr	r3, [pc, #164]	; (8003a7c <HAL_RCC_GetSysClockFreq+0xac>)
 80039d8:	1d3c      	adds	r4, r7, #4
 80039da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80039dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80039e0:	f240 2301 	movw	r3, #513	; 0x201
 80039e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	61fb      	str	r3, [r7, #28]
 80039ea:	2300      	movs	r3, #0
 80039ec:	61bb      	str	r3, [r7, #24]
 80039ee:	2300      	movs	r3, #0
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80039f6:	2300      	movs	r3, #0
 80039f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80039fa:	4b21      	ldr	r3, [pc, #132]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xb0>)
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a00:	69fb      	ldr	r3, [r7, #28]
 8003a02:	f003 030c 	and.w	r3, r3, #12
 8003a06:	2b04      	cmp	r3, #4
 8003a08:	d002      	beq.n	8003a10 <HAL_RCC_GetSysClockFreq+0x40>
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d003      	beq.n	8003a16 <HAL_RCC_GetSysClockFreq+0x46>
 8003a0e:	e02b      	b.n	8003a68 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a10:	4b1c      	ldr	r3, [pc, #112]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a12:	623b      	str	r3, [r7, #32]
      break;
 8003a14:	e02b      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a16:	69fb      	ldr	r3, [r7, #28]
 8003a18:	0c9b      	lsrs	r3, r3, #18
 8003a1a:	f003 030f 	and.w	r3, r3, #15
 8003a1e:	3328      	adds	r3, #40	; 0x28
 8003a20:	443b      	add	r3, r7
 8003a22:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a26:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a28:	69fb      	ldr	r3, [r7, #28]
 8003a2a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d012      	beq.n	8003a58 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a32:	4b13      	ldr	r3, [pc, #76]	; (8003a80 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a34:	685b      	ldr	r3, [r3, #4]
 8003a36:	0c5b      	lsrs	r3, r3, #17
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	3328      	adds	r3, #40	; 0x28
 8003a3e:	443b      	add	r3, r7
 8003a40:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a44:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	4a0e      	ldr	r2, [pc, #56]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a4a:	fb03 f202 	mul.w	r2, r3, r2
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a54:	627b      	str	r3, [r7, #36]	; 0x24
 8003a56:	e004      	b.n	8003a62 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a58:	697b      	ldr	r3, [r7, #20]
 8003a5a:	4a0b      	ldr	r2, [pc, #44]	; (8003a88 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003a5c:	fb02 f303 	mul.w	r3, r2, r3
 8003a60:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003a62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a64:	623b      	str	r3, [r7, #32]
      break;
 8003a66:	e002      	b.n	8003a6e <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003a68:	4b06      	ldr	r3, [pc, #24]	; (8003a84 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a6a:	623b      	str	r3, [r7, #32]
      break;
 8003a6c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003a6e:	6a3b      	ldr	r3, [r7, #32]
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3728      	adds	r7, #40	; 0x28
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bc90      	pop	{r4, r7}
 8003a78:	4770      	bx	lr
 8003a7a:	bf00      	nop
 8003a7c:	08007510 	.word	0x08007510
 8003a80:	40021000 	.word	0x40021000
 8003a84:	007a1200 	.word	0x007a1200
 8003a88:	003d0900 	.word	0x003d0900

08003a8c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003a90:	4b02      	ldr	r3, [pc, #8]	; (8003a9c <HAL_RCC_GetHCLKFreq+0x10>)
 8003a92:	681b      	ldr	r3, [r3, #0]
}
 8003a94:	4618      	mov	r0, r3
 8003a96:	46bd      	mov	sp, r7
 8003a98:	bc80      	pop	{r7}
 8003a9a:	4770      	bx	lr
 8003a9c:	20000010 	.word	0x20000010

08003aa0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003aa4:	f7ff fff2 	bl	8003a8c <HAL_RCC_GetHCLKFreq>
 8003aa8:	4602      	mov	r2, r0
 8003aaa:	4b05      	ldr	r3, [pc, #20]	; (8003ac0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003aac:	685b      	ldr	r3, [r3, #4]
 8003aae:	0a1b      	lsrs	r3, r3, #8
 8003ab0:	f003 0307 	and.w	r3, r3, #7
 8003ab4:	4903      	ldr	r1, [pc, #12]	; (8003ac4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ab6:	5ccb      	ldrb	r3, [r1, r3]
 8003ab8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003abc:	4618      	mov	r0, r3
 8003abe:	bd80      	pop	{r7, pc}
 8003ac0:	40021000 	.word	0x40021000
 8003ac4:	08007530 	.word	0x08007530

08003ac8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003ac8:	b480      	push	{r7}
 8003aca:	b085      	sub	sp, #20
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003ad0:	4b0a      	ldr	r3, [pc, #40]	; (8003afc <RCC_Delay+0x34>)
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a0a      	ldr	r2, [pc, #40]	; (8003b00 <RCC_Delay+0x38>)
 8003ad6:	fba2 2303 	umull	r2, r3, r2, r3
 8003ada:	0a5b      	lsrs	r3, r3, #9
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	fb02 f303 	mul.w	r3, r2, r3
 8003ae2:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003ae4:	bf00      	nop
  }
  while (Delay --);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	1e5a      	subs	r2, r3, #1
 8003aea:	60fa      	str	r2, [r7, #12]
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d1f9      	bne.n	8003ae4 <RCC_Delay+0x1c>
}
 8003af0:	bf00      	nop
 8003af2:	bf00      	nop
 8003af4:	3714      	adds	r7, #20
 8003af6:	46bd      	mov	sp, r7
 8003af8:	bc80      	pop	{r7}
 8003afa:	4770      	bx	lr
 8003afc:	20000010 	.word	0x20000010
 8003b00:	10624dd3 	.word	0x10624dd3

08003b04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003b04:	b580      	push	{r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d101      	bne.n	8003b16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003b12:	2301      	movs	r3, #1
 8003b14:	e041      	b.n	8003b9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d106      	bne.n	8003b30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f7fd fe16 	bl	800175c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	3304      	adds	r3, #4
 8003b40:	4619      	mov	r1, r3
 8003b42:	4610      	mov	r0, r2
 8003b44:	f000 faaa 	bl	800409c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}

08003ba2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	b082      	sub	sp, #8
 8003ba6:	af00      	add	r7, sp, #0
 8003ba8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003bb0:	2301      	movs	r3, #1
 8003bb2:	e041      	b.n	8003c38 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d106      	bne.n	8003bce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	f000 f839 	bl	8003c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	2202      	movs	r2, #2
 8003bd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681a      	ldr	r2, [r3, #0]
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	3304      	adds	r3, #4
 8003bde:	4619      	mov	r1, r3
 8003be0:	4610      	mov	r0, r2
 8003be2:	f000 fa5b 	bl	800409c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2201      	movs	r2, #1
 8003bea:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2201      	movs	r2, #1
 8003bfa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	2201      	movs	r2, #1
 8003c02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2201      	movs	r2, #1
 8003c0a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	2201      	movs	r2, #1
 8003c12:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2201      	movs	r2, #1
 8003c22:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2201      	movs	r2, #1
 8003c2a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2201      	movs	r2, #1
 8003c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	4618      	mov	r0, r3
 8003c3a:	3708      	adds	r7, #8
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b083      	sub	sp, #12
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003c48:	bf00      	nop
 8003c4a:	370c      	adds	r7, #12
 8003c4c:	46bd      	mov	sp, r7
 8003c4e:	bc80      	pop	{r7}
 8003c50:	4770      	bx	lr
	...

08003c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
 8003c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d109      	bne.n	8003c78 <HAL_TIM_PWM_Start+0x24>
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003c6a:	b2db      	uxtb	r3, r3
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	bf14      	ite	ne
 8003c70:	2301      	movne	r3, #1
 8003c72:	2300      	moveq	r3, #0
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	e022      	b.n	8003cbe <HAL_TIM_PWM_Start+0x6a>
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	2b04      	cmp	r3, #4
 8003c7c:	d109      	bne.n	8003c92 <HAL_TIM_PWM_Start+0x3e>
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b01      	cmp	r3, #1
 8003c88:	bf14      	ite	ne
 8003c8a:	2301      	movne	r3, #1
 8003c8c:	2300      	moveq	r3, #0
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	e015      	b.n	8003cbe <HAL_TIM_PWM_Start+0x6a>
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	2b08      	cmp	r3, #8
 8003c96:	d109      	bne.n	8003cac <HAL_TIM_PWM_Start+0x58>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	bf14      	ite	ne
 8003ca4:	2301      	movne	r3, #1
 8003ca6:	2300      	moveq	r3, #0
 8003ca8:	b2db      	uxtb	r3, r3
 8003caa:	e008      	b.n	8003cbe <HAL_TIM_PWM_Start+0x6a>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b01      	cmp	r3, #1
 8003cb6:	bf14      	ite	ne
 8003cb8:	2301      	movne	r3, #1
 8003cba:	2300      	moveq	r3, #0
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d001      	beq.n	8003cc6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e05e      	b.n	8003d84 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d104      	bne.n	8003cd6 <HAL_TIM_PWM_Start+0x82>
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	2202      	movs	r2, #2
 8003cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003cd4:	e013      	b.n	8003cfe <HAL_TIM_PWM_Start+0xaa>
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	2b04      	cmp	r3, #4
 8003cda:	d104      	bne.n	8003ce6 <HAL_TIM_PWM_Start+0x92>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2202      	movs	r2, #2
 8003ce0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ce4:	e00b      	b.n	8003cfe <HAL_TIM_PWM_Start+0xaa>
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d104      	bne.n	8003cf6 <HAL_TIM_PWM_Start+0xa2>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	2202      	movs	r2, #2
 8003cf0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003cf4:	e003      	b.n	8003cfe <HAL_TIM_PWM_Start+0xaa>
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2202      	movs	r2, #2
 8003cfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2201      	movs	r2, #1
 8003d04:	6839      	ldr	r1, [r7, #0]
 8003d06:	4618      	mov	r0, r3
 8003d08:	f000 fc48 	bl	800459c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1e      	ldr	r2, [pc, #120]	; (8003d8c <HAL_TIM_PWM_Start+0x138>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d107      	bne.n	8003d26 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d24:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <HAL_TIM_PWM_Start+0x138>)
 8003d2c:	4293      	cmp	r3, r2
 8003d2e:	d00e      	beq.n	8003d4e <HAL_TIM_PWM_Start+0xfa>
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d38:	d009      	beq.n	8003d4e <HAL_TIM_PWM_Start+0xfa>
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	4a14      	ldr	r2, [pc, #80]	; (8003d90 <HAL_TIM_PWM_Start+0x13c>)
 8003d40:	4293      	cmp	r3, r2
 8003d42:	d004      	beq.n	8003d4e <HAL_TIM_PWM_Start+0xfa>
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	4a12      	ldr	r2, [pc, #72]	; (8003d94 <HAL_TIM_PWM_Start+0x140>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d111      	bne.n	8003d72 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	f003 0307 	and.w	r3, r3, #7
 8003d58:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2b06      	cmp	r3, #6
 8003d5e:	d010      	beq.n	8003d82 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681a      	ldr	r2, [r3, #0]
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f042 0201 	orr.w	r2, r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d70:	e007      	b.n	8003d82 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	681a      	ldr	r2, [r3, #0]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0201 	orr.w	r2, r2, #1
 8003d80:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d82:	2300      	movs	r3, #0
}
 8003d84:	4618      	mov	r0, r3
 8003d86:	3710      	adds	r7, #16
 8003d88:	46bd      	mov	sp, r7
 8003d8a:	bd80      	pop	{r7, pc}
 8003d8c:	40012c00 	.word	0x40012c00
 8003d90:	40000400 	.word	0x40000400
 8003d94:	40000800 	.word	0x40000800

08003d98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003d98:	b580      	push	{r7, lr}
 8003d9a:	b084      	sub	sp, #16
 8003d9c:	af00      	add	r7, sp, #0
 8003d9e:	60f8      	str	r0, [r7, #12]
 8003da0:	60b9      	str	r1, [r7, #8]
 8003da2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	d101      	bne.n	8003db2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003dae:	2302      	movs	r3, #2
 8003db0:	e0ac      	b.n	8003f0c <HAL_TIM_PWM_ConfigChannel+0x174>
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	2201      	movs	r2, #1
 8003db6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2b0c      	cmp	r3, #12
 8003dbe:	f200 809f 	bhi.w	8003f00 <HAL_TIM_PWM_ConfigChannel+0x168>
 8003dc2:	a201      	add	r2, pc, #4	; (adr r2, 8003dc8 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8003dc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dc8:	08003dfd 	.word	0x08003dfd
 8003dcc:	08003f01 	.word	0x08003f01
 8003dd0:	08003f01 	.word	0x08003f01
 8003dd4:	08003f01 	.word	0x08003f01
 8003dd8:	08003e3d 	.word	0x08003e3d
 8003ddc:	08003f01 	.word	0x08003f01
 8003de0:	08003f01 	.word	0x08003f01
 8003de4:	08003f01 	.word	0x08003f01
 8003de8:	08003e7f 	.word	0x08003e7f
 8003dec:	08003f01 	.word	0x08003f01
 8003df0:	08003f01 	.word	0x08003f01
 8003df4:	08003f01 	.word	0x08003f01
 8003df8:	08003ebf 	.word	0x08003ebf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	68b9      	ldr	r1, [r7, #8]
 8003e02:	4618      	mov	r0, r3
 8003e04:	f000 f9ac 	bl	8004160 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	699a      	ldr	r2, [r3, #24]
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	f042 0208 	orr.w	r2, r2, #8
 8003e16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	699a      	ldr	r2, [r3, #24]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0204 	bic.w	r2, r2, #4
 8003e26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	6999      	ldr	r1, [r3, #24]
 8003e2e:	68bb      	ldr	r3, [r7, #8]
 8003e30:	691a      	ldr	r2, [r3, #16]
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	430a      	orrs	r2, r1
 8003e38:	619a      	str	r2, [r3, #24]
      break;
 8003e3a:	e062      	b.n	8003f02 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	68b9      	ldr	r1, [r7, #8]
 8003e42:	4618      	mov	r0, r3
 8003e44:	f000 f9f2 	bl	800422c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699a      	ldr	r2, [r3, #24]
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e56:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e66:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6999      	ldr	r1, [r3, #24]
 8003e6e:	68bb      	ldr	r3, [r7, #8]
 8003e70:	691b      	ldr	r3, [r3, #16]
 8003e72:	021a      	lsls	r2, r3, #8
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	430a      	orrs	r2, r1
 8003e7a:	619a      	str	r2, [r3, #24]
      break;
 8003e7c:	e041      	b.n	8003f02 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68b9      	ldr	r1, [r7, #8]
 8003e84:	4618      	mov	r0, r3
 8003e86:	f000 fa3b 	bl	8004300 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	69da      	ldr	r2, [r3, #28]
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0208 	orr.w	r2, r2, #8
 8003e98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f022 0204 	bic.w	r2, r2, #4
 8003ea8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69d9      	ldr	r1, [r3, #28]
 8003eb0:	68bb      	ldr	r3, [r7, #8]
 8003eb2:	691a      	ldr	r2, [r3, #16]
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	430a      	orrs	r2, r1
 8003eba:	61da      	str	r2, [r3, #28]
      break;
 8003ebc:	e021      	b.n	8003f02 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	68b9      	ldr	r1, [r7, #8]
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f000 fa85 	bl	80043d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	69da      	ldr	r2, [r3, #28]
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ed8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ee8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69d9      	ldr	r1, [r3, #28]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	691b      	ldr	r3, [r3, #16]
 8003ef4:	021a      	lsls	r2, r3, #8
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	430a      	orrs	r2, r1
 8003efc:	61da      	str	r2, [r3, #28]
      break;
 8003efe:	e000      	b.n	8003f02 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8003f00:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f0a:	2300      	movs	r3, #0
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f24:	2b01      	cmp	r3, #1
 8003f26:	d101      	bne.n	8003f2c <HAL_TIM_ConfigClockSource+0x18>
 8003f28:	2302      	movs	r3, #2
 8003f2a:	e0b3      	b.n	8004094 <HAL_TIM_ConfigClockSource+0x180>
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2202      	movs	r2, #2
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f4a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f52:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	68fa      	ldr	r2, [r7, #12]
 8003f5a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f64:	d03e      	beq.n	8003fe4 <HAL_TIM_ConfigClockSource+0xd0>
 8003f66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003f6a:	f200 8087 	bhi.w	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f6e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f72:	f000 8085 	beq.w	8004080 <HAL_TIM_ConfigClockSource+0x16c>
 8003f76:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003f7a:	d87f      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f7c:	2b70      	cmp	r3, #112	; 0x70
 8003f7e:	d01a      	beq.n	8003fb6 <HAL_TIM_ConfigClockSource+0xa2>
 8003f80:	2b70      	cmp	r3, #112	; 0x70
 8003f82:	d87b      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f84:	2b60      	cmp	r3, #96	; 0x60
 8003f86:	d050      	beq.n	800402a <HAL_TIM_ConfigClockSource+0x116>
 8003f88:	2b60      	cmp	r3, #96	; 0x60
 8003f8a:	d877      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f8c:	2b50      	cmp	r3, #80	; 0x50
 8003f8e:	d03c      	beq.n	800400a <HAL_TIM_ConfigClockSource+0xf6>
 8003f90:	2b50      	cmp	r3, #80	; 0x50
 8003f92:	d873      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f94:	2b40      	cmp	r3, #64	; 0x40
 8003f96:	d058      	beq.n	800404a <HAL_TIM_ConfigClockSource+0x136>
 8003f98:	2b40      	cmp	r3, #64	; 0x40
 8003f9a:	d86f      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003f9c:	2b30      	cmp	r3, #48	; 0x30
 8003f9e:	d064      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x156>
 8003fa0:	2b30      	cmp	r3, #48	; 0x30
 8003fa2:	d86b      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003fa4:	2b20      	cmp	r3, #32
 8003fa6:	d060      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x156>
 8003fa8:	2b20      	cmp	r3, #32
 8003faa:	d867      	bhi.n	800407c <HAL_TIM_ConfigClockSource+0x168>
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d05c      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x156>
 8003fb0:	2b10      	cmp	r3, #16
 8003fb2:	d05a      	beq.n	800406a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8003fb4:	e062      	b.n	800407c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6818      	ldr	r0, [r3, #0]
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	6899      	ldr	r1, [r3, #8]
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	683b      	ldr	r3, [r7, #0]
 8003fc4:	68db      	ldr	r3, [r3, #12]
 8003fc6:	f000 faca 	bl	800455e <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	689b      	ldr	r3, [r3, #8]
 8003fd0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fd8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	68fa      	ldr	r2, [r7, #12]
 8003fe0:	609a      	str	r2, [r3, #8]
      break;
 8003fe2:	e04e      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	6818      	ldr	r0, [r3, #0]
 8003fe8:	683b      	ldr	r3, [r7, #0]
 8003fea:	6899      	ldr	r1, [r3, #8]
 8003fec:	683b      	ldr	r3, [r7, #0]
 8003fee:	685a      	ldr	r2, [r3, #4]
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	f000 fab3 	bl	800455e <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004006:	609a      	str	r2, [r3, #8]
      break;
 8004008:	e03b      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6818      	ldr	r0, [r3, #0]
 800400e:	683b      	ldr	r3, [r7, #0]
 8004010:	6859      	ldr	r1, [r3, #4]
 8004012:	683b      	ldr	r3, [r7, #0]
 8004014:	68db      	ldr	r3, [r3, #12]
 8004016:	461a      	mov	r2, r3
 8004018:	f000 fa2a 	bl	8004470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2150      	movs	r1, #80	; 0x50
 8004022:	4618      	mov	r0, r3
 8004024:	f000 fa81 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8004028:	e02b      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6818      	ldr	r0, [r3, #0]
 800402e:	683b      	ldr	r3, [r7, #0]
 8004030:	6859      	ldr	r1, [r3, #4]
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	68db      	ldr	r3, [r3, #12]
 8004036:	461a      	mov	r2, r3
 8004038:	f000 fa48 	bl	80044cc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	2160      	movs	r1, #96	; 0x60
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fa71 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8004048:	e01b      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6818      	ldr	r0, [r3, #0]
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	6859      	ldr	r1, [r3, #4]
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	68db      	ldr	r3, [r3, #12]
 8004056:	461a      	mov	r2, r3
 8004058:	f000 fa0a 	bl	8004470 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2140      	movs	r1, #64	; 0x40
 8004062:	4618      	mov	r0, r3
 8004064:	f000 fa61 	bl	800452a <TIM_ITRx_SetConfig>
      break;
 8004068:	e00b      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681a      	ldr	r2, [r3, #0]
 800406e:	683b      	ldr	r3, [r7, #0]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4619      	mov	r1, r3
 8004074:	4610      	mov	r0, r2
 8004076:	f000 fa58 	bl	800452a <TIM_ITRx_SetConfig>
        break;
 800407a:	e002      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800407c:	bf00      	nop
 800407e:	e000      	b.n	8004082 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004080:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2201      	movs	r2, #1
 8004086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004092:	2300      	movs	r3, #0
}
 8004094:	4618      	mov	r0, r3
 8004096:	3710      	adds	r7, #16
 8004098:	46bd      	mov	sp, r7
 800409a:	bd80      	pop	{r7, pc}

0800409c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	4a29      	ldr	r2, [pc, #164]	; (8004154 <TIM_Base_SetConfig+0xb8>)
 80040b0:	4293      	cmp	r3, r2
 80040b2:	d00b      	beq.n	80040cc <TIM_Base_SetConfig+0x30>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ba:	d007      	beq.n	80040cc <TIM_Base_SetConfig+0x30>
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	4a26      	ldr	r2, [pc, #152]	; (8004158 <TIM_Base_SetConfig+0xbc>)
 80040c0:	4293      	cmp	r3, r2
 80040c2:	d003      	beq.n	80040cc <TIM_Base_SetConfig+0x30>
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	4a25      	ldr	r2, [pc, #148]	; (800415c <TIM_Base_SetConfig+0xc0>)
 80040c8:	4293      	cmp	r3, r2
 80040ca:	d108      	bne.n	80040de <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	4a1c      	ldr	r2, [pc, #112]	; (8004154 <TIM_Base_SetConfig+0xb8>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d00b      	beq.n	80040fe <TIM_Base_SetConfig+0x62>
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ec:	d007      	beq.n	80040fe <TIM_Base_SetConfig+0x62>
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	4a19      	ldr	r2, [pc, #100]	; (8004158 <TIM_Base_SetConfig+0xbc>)
 80040f2:	4293      	cmp	r3, r2
 80040f4:	d003      	beq.n	80040fe <TIM_Base_SetConfig+0x62>
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	4a18      	ldr	r2, [pc, #96]	; (800415c <TIM_Base_SetConfig+0xc0>)
 80040fa:	4293      	cmp	r3, r2
 80040fc:	d108      	bne.n	8004110 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004104:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	68db      	ldr	r3, [r3, #12]
 800410a:	68fa      	ldr	r2, [r7, #12]
 800410c:	4313      	orrs	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004110:	68fb      	ldr	r3, [r7, #12]
 8004112:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	695b      	ldr	r3, [r3, #20]
 800411a:	4313      	orrs	r3, r2
 800411c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	68fa      	ldr	r2, [r7, #12]
 8004122:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	689a      	ldr	r2, [r3, #8]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800412c:	683b      	ldr	r3, [r7, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	4a07      	ldr	r2, [pc, #28]	; (8004154 <TIM_Base_SetConfig+0xb8>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d103      	bne.n	8004144 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	691a      	ldr	r2, [r3, #16]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2201      	movs	r2, #1
 8004148:	615a      	str	r2, [r3, #20]
}
 800414a:	bf00      	nop
 800414c:	3714      	adds	r7, #20
 800414e:	46bd      	mov	sp, r7
 8004150:	bc80      	pop	{r7}
 8004152:	4770      	bx	lr
 8004154:	40012c00 	.word	0x40012c00
 8004158:	40000400 	.word	0x40000400
 800415c:	40000800 	.word	0x40000800

08004160 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004160:	b480      	push	{r7}
 8004162:	b087      	sub	sp, #28
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6a1b      	ldr	r3, [r3, #32]
 800416e:	f023 0201 	bic.w	r2, r3, #1
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6a1b      	ldr	r3, [r3, #32]
 800417a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	685b      	ldr	r3, [r3, #4]
 8004180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	699b      	ldr	r3, [r3, #24]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800418e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f023 0303 	bic.w	r3, r3, #3
 8004196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004198:	683b      	ldr	r3, [r7, #0]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	4313      	orrs	r3, r2
 80041a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80041a2:	697b      	ldr	r3, [r7, #20]
 80041a4:	f023 0302 	bic.w	r3, r3, #2
 80041a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	689b      	ldr	r3, [r3, #8]
 80041ae:	697a      	ldr	r2, [r7, #20]
 80041b0:	4313      	orrs	r3, r2
 80041b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	4a1c      	ldr	r2, [pc, #112]	; (8004228 <TIM_OC1_SetConfig+0xc8>)
 80041b8:	4293      	cmp	r3, r2
 80041ba:	d10c      	bne.n	80041d6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80041bc:	697b      	ldr	r3, [r7, #20]
 80041be:	f023 0308 	bic.w	r3, r3, #8
 80041c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	697a      	ldr	r2, [r7, #20]
 80041ca:	4313      	orrs	r3, r2
 80041cc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f023 0304 	bic.w	r3, r3, #4
 80041d4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	4a13      	ldr	r2, [pc, #76]	; (8004228 <TIM_OC1_SetConfig+0xc8>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d111      	bne.n	8004202 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80041e4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80041ec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	695b      	ldr	r3, [r3, #20]
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	693a      	ldr	r2, [r7, #16]
 80041fe:	4313      	orrs	r3, r2
 8004200:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	693a      	ldr	r2, [r7, #16]
 8004206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	68fa      	ldr	r2, [r7, #12]
 800420c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	685a      	ldr	r2, [r3, #4]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	697a      	ldr	r2, [r7, #20]
 800421a:	621a      	str	r2, [r3, #32]
}
 800421c:	bf00      	nop
 800421e:	371c      	adds	r7, #28
 8004220:	46bd      	mov	sp, r7
 8004222:	bc80      	pop	{r7}
 8004224:	4770      	bx	lr
 8004226:	bf00      	nop
 8004228:	40012c00 	.word	0x40012c00

0800422c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	f023 0210 	bic.w	r2, r3, #16
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800425a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	68fa      	ldr	r2, [r7, #12]
 800426c:	4313      	orrs	r3, r2
 800426e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004270:	697b      	ldr	r3, [r7, #20]
 8004272:	f023 0320 	bic.w	r3, r3, #32
 8004276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	011b      	lsls	r3, r3, #4
 800427e:	697a      	ldr	r2, [r7, #20]
 8004280:	4313      	orrs	r3, r2
 8004282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a1d      	ldr	r2, [pc, #116]	; (80042fc <TIM_OC2_SetConfig+0xd0>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d10d      	bne.n	80042a8 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	011b      	lsls	r3, r3, #4
 800429a:	697a      	ldr	r2, [r7, #20]
 800429c:	4313      	orrs	r3, r2
 800429e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80042a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	4a14      	ldr	r2, [pc, #80]	; (80042fc <TIM_OC2_SetConfig+0xd0>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d113      	bne.n	80042d8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80042b6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80042b8:	693b      	ldr	r3, [r7, #16]
 80042ba:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80042be:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	695b      	ldr	r3, [r3, #20]
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	693a      	ldr	r2, [r7, #16]
 80042c8:	4313      	orrs	r3, r2
 80042ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	693a      	ldr	r2, [r7, #16]
 80042d4:	4313      	orrs	r3, r2
 80042d6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	693a      	ldr	r2, [r7, #16]
 80042dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	68fa      	ldr	r2, [r7, #12]
 80042e2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685a      	ldr	r2, [r3, #4]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	621a      	str	r2, [r3, #32]
}
 80042f2:	bf00      	nop
 80042f4:	371c      	adds	r7, #28
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bc80      	pop	{r7}
 80042fa:	4770      	bx	lr
 80042fc:	40012c00 	.word	0x40012c00

08004300 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004300:	b480      	push	{r7}
 8004302:	b087      	sub	sp, #28
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
 8004308:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	69db      	ldr	r3, [r3, #28]
 8004326:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800432e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	f023 0303 	bic.w	r3, r3, #3
 8004336:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	68fa      	ldr	r2, [r7, #12]
 800433e:	4313      	orrs	r3, r2
 8004340:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004348:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	021b      	lsls	r3, r3, #8
 8004350:	697a      	ldr	r2, [r7, #20]
 8004352:	4313      	orrs	r3, r2
 8004354:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a1d      	ldr	r2, [pc, #116]	; (80043d0 <TIM_OC3_SetConfig+0xd0>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d10d      	bne.n	800437a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004364:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	021b      	lsls	r3, r3, #8
 800436c:	697a      	ldr	r2, [r7, #20]
 800436e:	4313      	orrs	r3, r2
 8004370:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004378:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a14      	ldr	r2, [pc, #80]	; (80043d0 <TIM_OC3_SetConfig+0xd0>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d113      	bne.n	80043aa <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004388:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800438a:	693b      	ldr	r3, [r7, #16]
 800438c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004390:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	695b      	ldr	r3, [r3, #20]
 8004396:	011b      	lsls	r3, r3, #4
 8004398:	693a      	ldr	r2, [r7, #16]
 800439a:	4313      	orrs	r3, r2
 800439c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	699b      	ldr	r3, [r3, #24]
 80043a2:	011b      	lsls	r3, r3, #4
 80043a4:	693a      	ldr	r2, [r7, #16]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	693a      	ldr	r2, [r7, #16]
 80043ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	68fa      	ldr	r2, [r7, #12]
 80043b4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	685a      	ldr	r2, [r3, #4]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	697a      	ldr	r2, [r7, #20]
 80043c2:	621a      	str	r2, [r3, #32]
}
 80043c4:	bf00      	nop
 80043c6:	371c      	adds	r7, #28
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bc80      	pop	{r7}
 80043cc:	4770      	bx	lr
 80043ce:	bf00      	nop
 80043d0:	40012c00 	.word	0x40012c00

080043d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043d4:	b480      	push	{r7}
 80043d6:	b087      	sub	sp, #28
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a1b      	ldr	r3, [r3, #32]
 80043e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6a1b      	ldr	r3, [r3, #32]
 80043ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	69db      	ldr	r3, [r3, #28]
 80043fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004402:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800440a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	021b      	lsls	r3, r3, #8
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	4313      	orrs	r3, r2
 8004416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800441e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	689b      	ldr	r3, [r3, #8]
 8004424:	031b      	lsls	r3, r3, #12
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	4313      	orrs	r3, r2
 800442a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a0f      	ldr	r2, [pc, #60]	; (800446c <TIM_OC4_SetConfig+0x98>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d109      	bne.n	8004448 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800443a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	695b      	ldr	r3, [r3, #20]
 8004440:	019b      	lsls	r3, r3, #6
 8004442:	697a      	ldr	r2, [r7, #20]
 8004444:	4313      	orrs	r3, r2
 8004446:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	697a      	ldr	r2, [r7, #20]
 800444c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	68fa      	ldr	r2, [r7, #12]
 8004452:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	685a      	ldr	r2, [r3, #4]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	693a      	ldr	r2, [r7, #16]
 8004460:	621a      	str	r2, [r3, #32]
}
 8004462:	bf00      	nop
 8004464:	371c      	adds	r7, #28
 8004466:	46bd      	mov	sp, r7
 8004468:	bc80      	pop	{r7}
 800446a:	4770      	bx	lr
 800446c:	40012c00 	.word	0x40012c00

08004470 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004470:	b480      	push	{r7}
 8004472:	b087      	sub	sp, #28
 8004474:	af00      	add	r7, sp, #0
 8004476:	60f8      	str	r0, [r7, #12]
 8004478:	60b9      	str	r1, [r7, #8]
 800447a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6a1b      	ldr	r3, [r3, #32]
 8004480:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	6a1b      	ldr	r3, [r3, #32]
 8004486:	f023 0201 	bic.w	r2, r3, #1
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	699b      	ldr	r3, [r3, #24]
 8004492:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800449a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	f023 030a 	bic.w	r3, r3, #10
 80044ac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80044ae:	697a      	ldr	r2, [r7, #20]
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	693a      	ldr	r2, [r7, #16]
 80044ba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	697a      	ldr	r2, [r7, #20]
 80044c0:	621a      	str	r2, [r3, #32]
}
 80044c2:	bf00      	nop
 80044c4:	371c      	adds	r7, #28
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr

080044cc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b087      	sub	sp, #28
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	60f8      	str	r0, [r7, #12]
 80044d4:	60b9      	str	r1, [r7, #8]
 80044d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	6a1b      	ldr	r3, [r3, #32]
 80044dc:	f023 0210 	bic.w	r2, r3, #16
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	699b      	ldr	r3, [r3, #24]
 80044e8:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044f0:	697b      	ldr	r3, [r7, #20]
 80044f2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044f6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	031b      	lsls	r3, r3, #12
 80044fc:	697a      	ldr	r2, [r7, #20]
 80044fe:	4313      	orrs	r3, r2
 8004500:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004502:	693b      	ldr	r3, [r7, #16]
 8004504:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004508:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	011b      	lsls	r3, r3, #4
 800450e:	693a      	ldr	r2, [r7, #16]
 8004510:	4313      	orrs	r3, r2
 8004512:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	693a      	ldr	r2, [r7, #16]
 800451e:	621a      	str	r2, [r3, #32]
}
 8004520:	bf00      	nop
 8004522:	371c      	adds	r7, #28
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800452a:	b480      	push	{r7}
 800452c:	b085      	sub	sp, #20
 800452e:	af00      	add	r7, sp, #0
 8004530:	6078      	str	r0, [r7, #4]
 8004532:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	689b      	ldr	r3, [r3, #8]
 8004538:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004540:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004542:	683a      	ldr	r2, [r7, #0]
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4313      	orrs	r3, r2
 8004548:	f043 0307 	orr.w	r3, r3, #7
 800454c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	609a      	str	r2, [r3, #8]
}
 8004554:	bf00      	nop
 8004556:	3714      	adds	r7, #20
 8004558:	46bd      	mov	sp, r7
 800455a:	bc80      	pop	{r7}
 800455c:	4770      	bx	lr

0800455e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800455e:	b480      	push	{r7}
 8004560:	b087      	sub	sp, #28
 8004562:	af00      	add	r7, sp, #0
 8004564:	60f8      	str	r0, [r7, #12]
 8004566:	60b9      	str	r1, [r7, #8]
 8004568:	607a      	str	r2, [r7, #4]
 800456a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004578:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	021a      	lsls	r2, r3, #8
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	431a      	orrs	r2, r3
 8004582:	68bb      	ldr	r3, [r7, #8]
 8004584:	4313      	orrs	r3, r2
 8004586:	697a      	ldr	r2, [r7, #20]
 8004588:	4313      	orrs	r3, r2
 800458a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	609a      	str	r2, [r3, #8]
}
 8004592:	bf00      	nop
 8004594:	371c      	adds	r7, #28
 8004596:	46bd      	mov	sp, r7
 8004598:	bc80      	pop	{r7}
 800459a:	4770      	bx	lr

0800459c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800459c:	b480      	push	{r7}
 800459e:	b087      	sub	sp, #28
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	f003 031f 	and.w	r3, r3, #31
 80045ae:	2201      	movs	r2, #1
 80045b0:	fa02 f303 	lsl.w	r3, r2, r3
 80045b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6a1a      	ldr	r2, [r3, #32]
 80045ba:	697b      	ldr	r3, [r7, #20]
 80045bc:	43db      	mvns	r3, r3
 80045be:	401a      	ands	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	6a1a      	ldr	r2, [r3, #32]
 80045c8:	68bb      	ldr	r3, [r7, #8]
 80045ca:	f003 031f 	and.w	r3, r3, #31
 80045ce:	6879      	ldr	r1, [r7, #4]
 80045d0:	fa01 f303 	lsl.w	r3, r1, r3
 80045d4:	431a      	orrs	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	621a      	str	r2, [r3, #32]
}
 80045da:	bf00      	nop
 80045dc:	371c      	adds	r7, #28
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b085      	sub	sp, #20
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
 80045ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045f4:	2b01      	cmp	r3, #1
 80045f6:	d101      	bne.n	80045fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80045f8:	2302      	movs	r3, #2
 80045fa:	e046      	b.n	800468a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2202      	movs	r2, #2
 8004608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	689b      	ldr	r3, [r3, #8]
 800461a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004622:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	68fa      	ldr	r2, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	68fa      	ldr	r2, [r7, #12]
 8004634:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a16      	ldr	r2, [pc, #88]	; (8004694 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800463c:	4293      	cmp	r3, r2
 800463e:	d00e      	beq.n	800465e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004648:	d009      	beq.n	800465e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a12      	ldr	r2, [pc, #72]	; (8004698 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d004      	beq.n	800465e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	4a10      	ldr	r2, [pc, #64]	; (800469c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d10c      	bne.n	8004678 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800465e:	68bb      	ldr	r3, [r7, #8]
 8004660:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004664:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	68ba      	ldr	r2, [r7, #8]
 800466c:	4313      	orrs	r3, r2
 800466e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	68ba      	ldr	r2, [r7, #8]
 8004676:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2200      	movs	r2, #0
 8004684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004688:	2300      	movs	r3, #0
}
 800468a:	4618      	mov	r0, r3
 800468c:	3714      	adds	r7, #20
 800468e:	46bd      	mov	sp, r7
 8004690:	bc80      	pop	{r7}
 8004692:	4770      	bx	lr
 8004694:	40012c00 	.word	0x40012c00
 8004698:	40000400 	.word	0x40000400
 800469c:	40000800 	.word	0x40000800

080046a0 <__errno>:
 80046a0:	4b01      	ldr	r3, [pc, #4]	; (80046a8 <__errno+0x8>)
 80046a2:	6818      	ldr	r0, [r3, #0]
 80046a4:	4770      	bx	lr
 80046a6:	bf00      	nop
 80046a8:	2000001c 	.word	0x2000001c

080046ac <__libc_init_array>:
 80046ac:	b570      	push	{r4, r5, r6, lr}
 80046ae:	2600      	movs	r6, #0
 80046b0:	4d0c      	ldr	r5, [pc, #48]	; (80046e4 <__libc_init_array+0x38>)
 80046b2:	4c0d      	ldr	r4, [pc, #52]	; (80046e8 <__libc_init_array+0x3c>)
 80046b4:	1b64      	subs	r4, r4, r5
 80046b6:	10a4      	asrs	r4, r4, #2
 80046b8:	42a6      	cmp	r6, r4
 80046ba:	d109      	bne.n	80046d0 <__libc_init_array+0x24>
 80046bc:	f002 ff10 	bl	80074e0 <_init>
 80046c0:	2600      	movs	r6, #0
 80046c2:	4d0a      	ldr	r5, [pc, #40]	; (80046ec <__libc_init_array+0x40>)
 80046c4:	4c0a      	ldr	r4, [pc, #40]	; (80046f0 <__libc_init_array+0x44>)
 80046c6:	1b64      	subs	r4, r4, r5
 80046c8:	10a4      	asrs	r4, r4, #2
 80046ca:	42a6      	cmp	r6, r4
 80046cc:	d105      	bne.n	80046da <__libc_init_array+0x2e>
 80046ce:	bd70      	pop	{r4, r5, r6, pc}
 80046d0:	f855 3b04 	ldr.w	r3, [r5], #4
 80046d4:	4798      	blx	r3
 80046d6:	3601      	adds	r6, #1
 80046d8:	e7ee      	b.n	80046b8 <__libc_init_array+0xc>
 80046da:	f855 3b04 	ldr.w	r3, [r5], #4
 80046de:	4798      	blx	r3
 80046e0:	3601      	adds	r6, #1
 80046e2:	e7f2      	b.n	80046ca <__libc_init_array+0x1e>
 80046e4:	08007914 	.word	0x08007914
 80046e8:	08007914 	.word	0x08007914
 80046ec:	08007914 	.word	0x08007914
 80046f0:	08007918 	.word	0x08007918

080046f4 <memset>:
 80046f4:	4603      	mov	r3, r0
 80046f6:	4402      	add	r2, r0
 80046f8:	4293      	cmp	r3, r2
 80046fa:	d100      	bne.n	80046fe <memset+0xa>
 80046fc:	4770      	bx	lr
 80046fe:	f803 1b01 	strb.w	r1, [r3], #1
 8004702:	e7f9      	b.n	80046f8 <memset+0x4>

08004704 <__cvt>:
 8004704:	2b00      	cmp	r3, #0
 8004706:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800470a:	461f      	mov	r7, r3
 800470c:	bfbb      	ittet	lt
 800470e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8004712:	461f      	movlt	r7, r3
 8004714:	2300      	movge	r3, #0
 8004716:	232d      	movlt	r3, #45	; 0x2d
 8004718:	b088      	sub	sp, #32
 800471a:	4614      	mov	r4, r2
 800471c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800471e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8004720:	7013      	strb	r3, [r2, #0]
 8004722:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004724:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8004728:	f023 0820 	bic.w	r8, r3, #32
 800472c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004730:	d005      	beq.n	800473e <__cvt+0x3a>
 8004732:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004736:	d100      	bne.n	800473a <__cvt+0x36>
 8004738:	3501      	adds	r5, #1
 800473a:	2302      	movs	r3, #2
 800473c:	e000      	b.n	8004740 <__cvt+0x3c>
 800473e:	2303      	movs	r3, #3
 8004740:	aa07      	add	r2, sp, #28
 8004742:	9204      	str	r2, [sp, #16]
 8004744:	aa06      	add	r2, sp, #24
 8004746:	e9cd a202 	strd	sl, r2, [sp, #8]
 800474a:	e9cd 3500 	strd	r3, r5, [sp]
 800474e:	4622      	mov	r2, r4
 8004750:	463b      	mov	r3, r7
 8004752:	f000 fcf9 	bl	8005148 <_dtoa_r>
 8004756:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800475a:	4606      	mov	r6, r0
 800475c:	d102      	bne.n	8004764 <__cvt+0x60>
 800475e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004760:	07db      	lsls	r3, r3, #31
 8004762:	d522      	bpl.n	80047aa <__cvt+0xa6>
 8004764:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004768:	eb06 0905 	add.w	r9, r6, r5
 800476c:	d110      	bne.n	8004790 <__cvt+0x8c>
 800476e:	7833      	ldrb	r3, [r6, #0]
 8004770:	2b30      	cmp	r3, #48	; 0x30
 8004772:	d10a      	bne.n	800478a <__cvt+0x86>
 8004774:	2200      	movs	r2, #0
 8004776:	2300      	movs	r3, #0
 8004778:	4620      	mov	r0, r4
 800477a:	4639      	mov	r1, r7
 800477c:	f7fc f914 	bl	80009a8 <__aeabi_dcmpeq>
 8004780:	b918      	cbnz	r0, 800478a <__cvt+0x86>
 8004782:	f1c5 0501 	rsb	r5, r5, #1
 8004786:	f8ca 5000 	str.w	r5, [sl]
 800478a:	f8da 3000 	ldr.w	r3, [sl]
 800478e:	4499      	add	r9, r3
 8004790:	2200      	movs	r2, #0
 8004792:	2300      	movs	r3, #0
 8004794:	4620      	mov	r0, r4
 8004796:	4639      	mov	r1, r7
 8004798:	f7fc f906 	bl	80009a8 <__aeabi_dcmpeq>
 800479c:	b108      	cbz	r0, 80047a2 <__cvt+0x9e>
 800479e:	f8cd 901c 	str.w	r9, [sp, #28]
 80047a2:	2230      	movs	r2, #48	; 0x30
 80047a4:	9b07      	ldr	r3, [sp, #28]
 80047a6:	454b      	cmp	r3, r9
 80047a8:	d307      	bcc.n	80047ba <__cvt+0xb6>
 80047aa:	4630      	mov	r0, r6
 80047ac:	9b07      	ldr	r3, [sp, #28]
 80047ae:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80047b0:	1b9b      	subs	r3, r3, r6
 80047b2:	6013      	str	r3, [r2, #0]
 80047b4:	b008      	add	sp, #32
 80047b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047ba:	1c59      	adds	r1, r3, #1
 80047bc:	9107      	str	r1, [sp, #28]
 80047be:	701a      	strb	r2, [r3, #0]
 80047c0:	e7f0      	b.n	80047a4 <__cvt+0xa0>

080047c2 <__exponent>:
 80047c2:	4603      	mov	r3, r0
 80047c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047c6:	2900      	cmp	r1, #0
 80047c8:	f803 2b02 	strb.w	r2, [r3], #2
 80047cc:	bfb6      	itet	lt
 80047ce:	222d      	movlt	r2, #45	; 0x2d
 80047d0:	222b      	movge	r2, #43	; 0x2b
 80047d2:	4249      	neglt	r1, r1
 80047d4:	2909      	cmp	r1, #9
 80047d6:	7042      	strb	r2, [r0, #1]
 80047d8:	dd2b      	ble.n	8004832 <__exponent+0x70>
 80047da:	f10d 0407 	add.w	r4, sp, #7
 80047de:	46a4      	mov	ip, r4
 80047e0:	270a      	movs	r7, #10
 80047e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80047e6:	460a      	mov	r2, r1
 80047e8:	46a6      	mov	lr, r4
 80047ea:	fb07 1516 	mls	r5, r7, r6, r1
 80047ee:	2a63      	cmp	r2, #99	; 0x63
 80047f0:	f105 0530 	add.w	r5, r5, #48	; 0x30
 80047f4:	4631      	mov	r1, r6
 80047f6:	f104 34ff 	add.w	r4, r4, #4294967295
 80047fa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80047fe:	dcf0      	bgt.n	80047e2 <__exponent+0x20>
 8004800:	3130      	adds	r1, #48	; 0x30
 8004802:	f1ae 0502 	sub.w	r5, lr, #2
 8004806:	f804 1c01 	strb.w	r1, [r4, #-1]
 800480a:	4629      	mov	r1, r5
 800480c:	1c44      	adds	r4, r0, #1
 800480e:	4561      	cmp	r1, ip
 8004810:	d30a      	bcc.n	8004828 <__exponent+0x66>
 8004812:	f10d 0209 	add.w	r2, sp, #9
 8004816:	eba2 020e 	sub.w	r2, r2, lr
 800481a:	4565      	cmp	r5, ip
 800481c:	bf88      	it	hi
 800481e:	2200      	movhi	r2, #0
 8004820:	4413      	add	r3, r2
 8004822:	1a18      	subs	r0, r3, r0
 8004824:	b003      	add	sp, #12
 8004826:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004828:	f811 2b01 	ldrb.w	r2, [r1], #1
 800482c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004830:	e7ed      	b.n	800480e <__exponent+0x4c>
 8004832:	2330      	movs	r3, #48	; 0x30
 8004834:	3130      	adds	r1, #48	; 0x30
 8004836:	7083      	strb	r3, [r0, #2]
 8004838:	70c1      	strb	r1, [r0, #3]
 800483a:	1d03      	adds	r3, r0, #4
 800483c:	e7f1      	b.n	8004822 <__exponent+0x60>
	...

08004840 <_printf_float>:
 8004840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004844:	b091      	sub	sp, #68	; 0x44
 8004846:	460c      	mov	r4, r1
 8004848:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800484c:	4616      	mov	r6, r2
 800484e:	461f      	mov	r7, r3
 8004850:	4605      	mov	r5, r0
 8004852:	f001 fa67 	bl	8005d24 <_localeconv_r>
 8004856:	6803      	ldr	r3, [r0, #0]
 8004858:	4618      	mov	r0, r3
 800485a:	9309      	str	r3, [sp, #36]	; 0x24
 800485c:	f7fb fc78 	bl	8000150 <strlen>
 8004860:	2300      	movs	r3, #0
 8004862:	930e      	str	r3, [sp, #56]	; 0x38
 8004864:	f8d8 3000 	ldr.w	r3, [r8]
 8004868:	900a      	str	r0, [sp, #40]	; 0x28
 800486a:	3307      	adds	r3, #7
 800486c:	f023 0307 	bic.w	r3, r3, #7
 8004870:	f103 0208 	add.w	r2, r3, #8
 8004874:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004878:	f8d4 b000 	ldr.w	fp, [r4]
 800487c:	f8c8 2000 	str.w	r2, [r8]
 8004880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004884:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004888:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 800488c:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8004890:	930b      	str	r3, [sp, #44]	; 0x2c
 8004892:	f04f 32ff 	mov.w	r2, #4294967295
 8004896:	4640      	mov	r0, r8
 8004898:	4b9c      	ldr	r3, [pc, #624]	; (8004b0c <_printf_float+0x2cc>)
 800489a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800489c:	f7fc f8b6 	bl	8000a0c <__aeabi_dcmpun>
 80048a0:	bb70      	cbnz	r0, 8004900 <_printf_float+0xc0>
 80048a2:	f04f 32ff 	mov.w	r2, #4294967295
 80048a6:	4640      	mov	r0, r8
 80048a8:	4b98      	ldr	r3, [pc, #608]	; (8004b0c <_printf_float+0x2cc>)
 80048aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80048ac:	f7fc f890 	bl	80009d0 <__aeabi_dcmple>
 80048b0:	bb30      	cbnz	r0, 8004900 <_printf_float+0xc0>
 80048b2:	2200      	movs	r2, #0
 80048b4:	2300      	movs	r3, #0
 80048b6:	4640      	mov	r0, r8
 80048b8:	4651      	mov	r1, sl
 80048ba:	f7fc f87f 	bl	80009bc <__aeabi_dcmplt>
 80048be:	b110      	cbz	r0, 80048c6 <_printf_float+0x86>
 80048c0:	232d      	movs	r3, #45	; 0x2d
 80048c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80048c6:	4b92      	ldr	r3, [pc, #584]	; (8004b10 <_printf_float+0x2d0>)
 80048c8:	4892      	ldr	r0, [pc, #584]	; (8004b14 <_printf_float+0x2d4>)
 80048ca:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80048ce:	bf94      	ite	ls
 80048d0:	4698      	movls	r8, r3
 80048d2:	4680      	movhi	r8, r0
 80048d4:	2303      	movs	r3, #3
 80048d6:	f04f 0a00 	mov.w	sl, #0
 80048da:	6123      	str	r3, [r4, #16]
 80048dc:	f02b 0304 	bic.w	r3, fp, #4
 80048e0:	6023      	str	r3, [r4, #0]
 80048e2:	4633      	mov	r3, r6
 80048e4:	4621      	mov	r1, r4
 80048e6:	4628      	mov	r0, r5
 80048e8:	9700      	str	r7, [sp, #0]
 80048ea:	aa0f      	add	r2, sp, #60	; 0x3c
 80048ec:	f000 f9d4 	bl	8004c98 <_printf_common>
 80048f0:	3001      	adds	r0, #1
 80048f2:	f040 8090 	bne.w	8004a16 <_printf_float+0x1d6>
 80048f6:	f04f 30ff 	mov.w	r0, #4294967295
 80048fa:	b011      	add	sp, #68	; 0x44
 80048fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004900:	4642      	mov	r2, r8
 8004902:	4653      	mov	r3, sl
 8004904:	4640      	mov	r0, r8
 8004906:	4651      	mov	r1, sl
 8004908:	f7fc f880 	bl	8000a0c <__aeabi_dcmpun>
 800490c:	b148      	cbz	r0, 8004922 <_printf_float+0xe2>
 800490e:	f1ba 0f00 	cmp.w	sl, #0
 8004912:	bfb8      	it	lt
 8004914:	232d      	movlt	r3, #45	; 0x2d
 8004916:	4880      	ldr	r0, [pc, #512]	; (8004b18 <_printf_float+0x2d8>)
 8004918:	bfb8      	it	lt
 800491a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800491e:	4b7f      	ldr	r3, [pc, #508]	; (8004b1c <_printf_float+0x2dc>)
 8004920:	e7d3      	b.n	80048ca <_printf_float+0x8a>
 8004922:	6863      	ldr	r3, [r4, #4]
 8004924:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	d142      	bne.n	80049b2 <_printf_float+0x172>
 800492c:	2306      	movs	r3, #6
 800492e:	6063      	str	r3, [r4, #4]
 8004930:	2200      	movs	r2, #0
 8004932:	9206      	str	r2, [sp, #24]
 8004934:	aa0e      	add	r2, sp, #56	; 0x38
 8004936:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800493a:	aa0d      	add	r2, sp, #52	; 0x34
 800493c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8004940:	9203      	str	r2, [sp, #12]
 8004942:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8004946:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800494a:	6023      	str	r3, [r4, #0]
 800494c:	6863      	ldr	r3, [r4, #4]
 800494e:	4642      	mov	r2, r8
 8004950:	9300      	str	r3, [sp, #0]
 8004952:	4628      	mov	r0, r5
 8004954:	4653      	mov	r3, sl
 8004956:	910b      	str	r1, [sp, #44]	; 0x2c
 8004958:	f7ff fed4 	bl	8004704 <__cvt>
 800495c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800495e:	4680      	mov	r8, r0
 8004960:	2947      	cmp	r1, #71	; 0x47
 8004962:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004964:	d108      	bne.n	8004978 <_printf_float+0x138>
 8004966:	1cc8      	adds	r0, r1, #3
 8004968:	db02      	blt.n	8004970 <_printf_float+0x130>
 800496a:	6863      	ldr	r3, [r4, #4]
 800496c:	4299      	cmp	r1, r3
 800496e:	dd40      	ble.n	80049f2 <_printf_float+0x1b2>
 8004970:	f1a9 0902 	sub.w	r9, r9, #2
 8004974:	fa5f f989 	uxtb.w	r9, r9
 8004978:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800497c:	d81f      	bhi.n	80049be <_printf_float+0x17e>
 800497e:	464a      	mov	r2, r9
 8004980:	3901      	subs	r1, #1
 8004982:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004986:	910d      	str	r1, [sp, #52]	; 0x34
 8004988:	f7ff ff1b 	bl	80047c2 <__exponent>
 800498c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800498e:	4682      	mov	sl, r0
 8004990:	1813      	adds	r3, r2, r0
 8004992:	2a01      	cmp	r2, #1
 8004994:	6123      	str	r3, [r4, #16]
 8004996:	dc02      	bgt.n	800499e <_printf_float+0x15e>
 8004998:	6822      	ldr	r2, [r4, #0]
 800499a:	07d2      	lsls	r2, r2, #31
 800499c:	d501      	bpl.n	80049a2 <_printf_float+0x162>
 800499e:	3301      	adds	r3, #1
 80049a0:	6123      	str	r3, [r4, #16]
 80049a2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d09b      	beq.n	80048e2 <_printf_float+0xa2>
 80049aa:	232d      	movs	r3, #45	; 0x2d
 80049ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049b0:	e797      	b.n	80048e2 <_printf_float+0xa2>
 80049b2:	2947      	cmp	r1, #71	; 0x47
 80049b4:	d1bc      	bne.n	8004930 <_printf_float+0xf0>
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d1ba      	bne.n	8004930 <_printf_float+0xf0>
 80049ba:	2301      	movs	r3, #1
 80049bc:	e7b7      	b.n	800492e <_printf_float+0xee>
 80049be:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80049c2:	d118      	bne.n	80049f6 <_printf_float+0x1b6>
 80049c4:	2900      	cmp	r1, #0
 80049c6:	6863      	ldr	r3, [r4, #4]
 80049c8:	dd0b      	ble.n	80049e2 <_printf_float+0x1a2>
 80049ca:	6121      	str	r1, [r4, #16]
 80049cc:	b913      	cbnz	r3, 80049d4 <_printf_float+0x194>
 80049ce:	6822      	ldr	r2, [r4, #0]
 80049d0:	07d0      	lsls	r0, r2, #31
 80049d2:	d502      	bpl.n	80049da <_printf_float+0x19a>
 80049d4:	3301      	adds	r3, #1
 80049d6:	440b      	add	r3, r1
 80049d8:	6123      	str	r3, [r4, #16]
 80049da:	f04f 0a00 	mov.w	sl, #0
 80049de:	65a1      	str	r1, [r4, #88]	; 0x58
 80049e0:	e7df      	b.n	80049a2 <_printf_float+0x162>
 80049e2:	b913      	cbnz	r3, 80049ea <_printf_float+0x1aa>
 80049e4:	6822      	ldr	r2, [r4, #0]
 80049e6:	07d2      	lsls	r2, r2, #31
 80049e8:	d501      	bpl.n	80049ee <_printf_float+0x1ae>
 80049ea:	3302      	adds	r3, #2
 80049ec:	e7f4      	b.n	80049d8 <_printf_float+0x198>
 80049ee:	2301      	movs	r3, #1
 80049f0:	e7f2      	b.n	80049d8 <_printf_float+0x198>
 80049f2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80049f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80049f8:	4299      	cmp	r1, r3
 80049fa:	db05      	blt.n	8004a08 <_printf_float+0x1c8>
 80049fc:	6823      	ldr	r3, [r4, #0]
 80049fe:	6121      	str	r1, [r4, #16]
 8004a00:	07d8      	lsls	r0, r3, #31
 8004a02:	d5ea      	bpl.n	80049da <_printf_float+0x19a>
 8004a04:	1c4b      	adds	r3, r1, #1
 8004a06:	e7e7      	b.n	80049d8 <_printf_float+0x198>
 8004a08:	2900      	cmp	r1, #0
 8004a0a:	bfcc      	ite	gt
 8004a0c:	2201      	movgt	r2, #1
 8004a0e:	f1c1 0202 	rsble	r2, r1, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	e7e0      	b.n	80049d8 <_printf_float+0x198>
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	055a      	lsls	r2, r3, #21
 8004a1a:	d407      	bmi.n	8004a2c <_printf_float+0x1ec>
 8004a1c:	6923      	ldr	r3, [r4, #16]
 8004a1e:	4642      	mov	r2, r8
 8004a20:	4631      	mov	r1, r6
 8004a22:	4628      	mov	r0, r5
 8004a24:	47b8      	blx	r7
 8004a26:	3001      	adds	r0, #1
 8004a28:	d12b      	bne.n	8004a82 <_printf_float+0x242>
 8004a2a:	e764      	b.n	80048f6 <_printf_float+0xb6>
 8004a2c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a30:	f240 80dd 	bls.w	8004bee <_printf_float+0x3ae>
 8004a34:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004a38:	2200      	movs	r2, #0
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	f7fb ffb4 	bl	80009a8 <__aeabi_dcmpeq>
 8004a40:	2800      	cmp	r0, #0
 8004a42:	d033      	beq.n	8004aac <_printf_float+0x26c>
 8004a44:	2301      	movs	r3, #1
 8004a46:	4631      	mov	r1, r6
 8004a48:	4628      	mov	r0, r5
 8004a4a:	4a35      	ldr	r2, [pc, #212]	; (8004b20 <_printf_float+0x2e0>)
 8004a4c:	47b8      	blx	r7
 8004a4e:	3001      	adds	r0, #1
 8004a50:	f43f af51 	beq.w	80048f6 <_printf_float+0xb6>
 8004a54:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004a58:	429a      	cmp	r2, r3
 8004a5a:	db02      	blt.n	8004a62 <_printf_float+0x222>
 8004a5c:	6823      	ldr	r3, [r4, #0]
 8004a5e:	07d8      	lsls	r0, r3, #31
 8004a60:	d50f      	bpl.n	8004a82 <_printf_float+0x242>
 8004a62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004a66:	4631      	mov	r1, r6
 8004a68:	4628      	mov	r0, r5
 8004a6a:	47b8      	blx	r7
 8004a6c:	3001      	adds	r0, #1
 8004a6e:	f43f af42 	beq.w	80048f6 <_printf_float+0xb6>
 8004a72:	f04f 0800 	mov.w	r8, #0
 8004a76:	f104 091a 	add.w	r9, r4, #26
 8004a7a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004a7c:	3b01      	subs	r3, #1
 8004a7e:	4543      	cmp	r3, r8
 8004a80:	dc09      	bgt.n	8004a96 <_printf_float+0x256>
 8004a82:	6823      	ldr	r3, [r4, #0]
 8004a84:	079b      	lsls	r3, r3, #30
 8004a86:	f100 8102 	bmi.w	8004c8e <_printf_float+0x44e>
 8004a8a:	68e0      	ldr	r0, [r4, #12]
 8004a8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004a8e:	4298      	cmp	r0, r3
 8004a90:	bfb8      	it	lt
 8004a92:	4618      	movlt	r0, r3
 8004a94:	e731      	b.n	80048fa <_printf_float+0xba>
 8004a96:	2301      	movs	r3, #1
 8004a98:	464a      	mov	r2, r9
 8004a9a:	4631      	mov	r1, r6
 8004a9c:	4628      	mov	r0, r5
 8004a9e:	47b8      	blx	r7
 8004aa0:	3001      	adds	r0, #1
 8004aa2:	f43f af28 	beq.w	80048f6 <_printf_float+0xb6>
 8004aa6:	f108 0801 	add.w	r8, r8, #1
 8004aaa:	e7e6      	b.n	8004a7a <_printf_float+0x23a>
 8004aac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	dc38      	bgt.n	8004b24 <_printf_float+0x2e4>
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	4631      	mov	r1, r6
 8004ab6:	4628      	mov	r0, r5
 8004ab8:	4a19      	ldr	r2, [pc, #100]	; (8004b20 <_printf_float+0x2e0>)
 8004aba:	47b8      	blx	r7
 8004abc:	3001      	adds	r0, #1
 8004abe:	f43f af1a 	beq.w	80048f6 <_printf_float+0xb6>
 8004ac2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	d102      	bne.n	8004ad0 <_printf_float+0x290>
 8004aca:	6823      	ldr	r3, [r4, #0]
 8004acc:	07d9      	lsls	r1, r3, #31
 8004ace:	d5d8      	bpl.n	8004a82 <_printf_float+0x242>
 8004ad0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004ad4:	4631      	mov	r1, r6
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	47b8      	blx	r7
 8004ada:	3001      	adds	r0, #1
 8004adc:	f43f af0b 	beq.w	80048f6 <_printf_float+0xb6>
 8004ae0:	f04f 0900 	mov.w	r9, #0
 8004ae4:	f104 0a1a 	add.w	sl, r4, #26
 8004ae8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004aea:	425b      	negs	r3, r3
 8004aec:	454b      	cmp	r3, r9
 8004aee:	dc01      	bgt.n	8004af4 <_printf_float+0x2b4>
 8004af0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004af2:	e794      	b.n	8004a1e <_printf_float+0x1de>
 8004af4:	2301      	movs	r3, #1
 8004af6:	4652      	mov	r2, sl
 8004af8:	4631      	mov	r1, r6
 8004afa:	4628      	mov	r0, r5
 8004afc:	47b8      	blx	r7
 8004afe:	3001      	adds	r0, #1
 8004b00:	f43f aef9 	beq.w	80048f6 <_printf_float+0xb6>
 8004b04:	f109 0901 	add.w	r9, r9, #1
 8004b08:	e7ee      	b.n	8004ae8 <_printf_float+0x2a8>
 8004b0a:	bf00      	nop
 8004b0c:	7fefffff 	.word	0x7fefffff
 8004b10:	0800753c 	.word	0x0800753c
 8004b14:	08007540 	.word	0x08007540
 8004b18:	08007548 	.word	0x08007548
 8004b1c:	08007544 	.word	0x08007544
 8004b20:	0800754c 	.word	0x0800754c
 8004b24:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004b28:	429a      	cmp	r2, r3
 8004b2a:	bfa8      	it	ge
 8004b2c:	461a      	movge	r2, r3
 8004b2e:	2a00      	cmp	r2, #0
 8004b30:	4691      	mov	r9, r2
 8004b32:	dc37      	bgt.n	8004ba4 <_printf_float+0x364>
 8004b34:	f04f 0b00 	mov.w	fp, #0
 8004b38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b3c:	f104 021a 	add.w	r2, r4, #26
 8004b40:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8004b44:	ebaa 0309 	sub.w	r3, sl, r9
 8004b48:	455b      	cmp	r3, fp
 8004b4a:	dc33      	bgt.n	8004bb4 <_printf_float+0x374>
 8004b4c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b50:	429a      	cmp	r2, r3
 8004b52:	db3b      	blt.n	8004bcc <_printf_float+0x38c>
 8004b54:	6823      	ldr	r3, [r4, #0]
 8004b56:	07da      	lsls	r2, r3, #31
 8004b58:	d438      	bmi.n	8004bcc <_printf_float+0x38c>
 8004b5a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004b5c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004b5e:	eba3 020a 	sub.w	r2, r3, sl
 8004b62:	eba3 0901 	sub.w	r9, r3, r1
 8004b66:	4591      	cmp	r9, r2
 8004b68:	bfa8      	it	ge
 8004b6a:	4691      	movge	r9, r2
 8004b6c:	f1b9 0f00 	cmp.w	r9, #0
 8004b70:	dc34      	bgt.n	8004bdc <_printf_float+0x39c>
 8004b72:	f04f 0800 	mov.w	r8, #0
 8004b76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004b7a:	f104 0a1a 	add.w	sl, r4, #26
 8004b7e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004b82:	1a9b      	subs	r3, r3, r2
 8004b84:	eba3 0309 	sub.w	r3, r3, r9
 8004b88:	4543      	cmp	r3, r8
 8004b8a:	f77f af7a 	ble.w	8004a82 <_printf_float+0x242>
 8004b8e:	2301      	movs	r3, #1
 8004b90:	4652      	mov	r2, sl
 8004b92:	4631      	mov	r1, r6
 8004b94:	4628      	mov	r0, r5
 8004b96:	47b8      	blx	r7
 8004b98:	3001      	adds	r0, #1
 8004b9a:	f43f aeac 	beq.w	80048f6 <_printf_float+0xb6>
 8004b9e:	f108 0801 	add.w	r8, r8, #1
 8004ba2:	e7ec      	b.n	8004b7e <_printf_float+0x33e>
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	4631      	mov	r1, r6
 8004ba8:	4642      	mov	r2, r8
 8004baa:	4628      	mov	r0, r5
 8004bac:	47b8      	blx	r7
 8004bae:	3001      	adds	r0, #1
 8004bb0:	d1c0      	bne.n	8004b34 <_printf_float+0x2f4>
 8004bb2:	e6a0      	b.n	80048f6 <_printf_float+0xb6>
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	920b      	str	r2, [sp, #44]	; 0x2c
 8004bbc:	47b8      	blx	r7
 8004bbe:	3001      	adds	r0, #1
 8004bc0:	f43f ae99 	beq.w	80048f6 <_printf_float+0xb6>
 8004bc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004bc6:	f10b 0b01 	add.w	fp, fp, #1
 8004bca:	e7b9      	b.n	8004b40 <_printf_float+0x300>
 8004bcc:	4631      	mov	r1, r6
 8004bce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004bd2:	4628      	mov	r0, r5
 8004bd4:	47b8      	blx	r7
 8004bd6:	3001      	adds	r0, #1
 8004bd8:	d1bf      	bne.n	8004b5a <_printf_float+0x31a>
 8004bda:	e68c      	b.n	80048f6 <_printf_float+0xb6>
 8004bdc:	464b      	mov	r3, r9
 8004bde:	4631      	mov	r1, r6
 8004be0:	4628      	mov	r0, r5
 8004be2:	eb08 020a 	add.w	r2, r8, sl
 8004be6:	47b8      	blx	r7
 8004be8:	3001      	adds	r0, #1
 8004bea:	d1c2      	bne.n	8004b72 <_printf_float+0x332>
 8004bec:	e683      	b.n	80048f6 <_printf_float+0xb6>
 8004bee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004bf0:	2a01      	cmp	r2, #1
 8004bf2:	dc01      	bgt.n	8004bf8 <_printf_float+0x3b8>
 8004bf4:	07db      	lsls	r3, r3, #31
 8004bf6:	d537      	bpl.n	8004c68 <_printf_float+0x428>
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	4642      	mov	r2, r8
 8004bfc:	4631      	mov	r1, r6
 8004bfe:	4628      	mov	r0, r5
 8004c00:	47b8      	blx	r7
 8004c02:	3001      	adds	r0, #1
 8004c04:	f43f ae77 	beq.w	80048f6 <_printf_float+0xb6>
 8004c08:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c0c:	4631      	mov	r1, r6
 8004c0e:	4628      	mov	r0, r5
 8004c10:	47b8      	blx	r7
 8004c12:	3001      	adds	r0, #1
 8004c14:	f43f ae6f 	beq.w	80048f6 <_printf_float+0xb6>
 8004c18:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2300      	movs	r3, #0
 8004c20:	f7fb fec2 	bl	80009a8 <__aeabi_dcmpeq>
 8004c24:	b9d8      	cbnz	r0, 8004c5e <_printf_float+0x41e>
 8004c26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c28:	f108 0201 	add.w	r2, r8, #1
 8004c2c:	3b01      	subs	r3, #1
 8004c2e:	4631      	mov	r1, r6
 8004c30:	4628      	mov	r0, r5
 8004c32:	47b8      	blx	r7
 8004c34:	3001      	adds	r0, #1
 8004c36:	d10e      	bne.n	8004c56 <_printf_float+0x416>
 8004c38:	e65d      	b.n	80048f6 <_printf_float+0xb6>
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	464a      	mov	r2, r9
 8004c3e:	4631      	mov	r1, r6
 8004c40:	4628      	mov	r0, r5
 8004c42:	47b8      	blx	r7
 8004c44:	3001      	adds	r0, #1
 8004c46:	f43f ae56 	beq.w	80048f6 <_printf_float+0xb6>
 8004c4a:	f108 0801 	add.w	r8, r8, #1
 8004c4e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004c50:	3b01      	subs	r3, #1
 8004c52:	4543      	cmp	r3, r8
 8004c54:	dcf1      	bgt.n	8004c3a <_printf_float+0x3fa>
 8004c56:	4653      	mov	r3, sl
 8004c58:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004c5c:	e6e0      	b.n	8004a20 <_printf_float+0x1e0>
 8004c5e:	f04f 0800 	mov.w	r8, #0
 8004c62:	f104 091a 	add.w	r9, r4, #26
 8004c66:	e7f2      	b.n	8004c4e <_printf_float+0x40e>
 8004c68:	2301      	movs	r3, #1
 8004c6a:	4642      	mov	r2, r8
 8004c6c:	e7df      	b.n	8004c2e <_printf_float+0x3ee>
 8004c6e:	2301      	movs	r3, #1
 8004c70:	464a      	mov	r2, r9
 8004c72:	4631      	mov	r1, r6
 8004c74:	4628      	mov	r0, r5
 8004c76:	47b8      	blx	r7
 8004c78:	3001      	adds	r0, #1
 8004c7a:	f43f ae3c 	beq.w	80048f6 <_printf_float+0xb6>
 8004c7e:	f108 0801 	add.w	r8, r8, #1
 8004c82:	68e3      	ldr	r3, [r4, #12]
 8004c84:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8004c86:	1a5b      	subs	r3, r3, r1
 8004c88:	4543      	cmp	r3, r8
 8004c8a:	dcf0      	bgt.n	8004c6e <_printf_float+0x42e>
 8004c8c:	e6fd      	b.n	8004a8a <_printf_float+0x24a>
 8004c8e:	f04f 0800 	mov.w	r8, #0
 8004c92:	f104 0919 	add.w	r9, r4, #25
 8004c96:	e7f4      	b.n	8004c82 <_printf_float+0x442>

08004c98 <_printf_common>:
 8004c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004c9c:	4616      	mov	r6, r2
 8004c9e:	4699      	mov	r9, r3
 8004ca0:	688a      	ldr	r2, [r1, #8]
 8004ca2:	690b      	ldr	r3, [r1, #16]
 8004ca4:	4607      	mov	r7, r0
 8004ca6:	4293      	cmp	r3, r2
 8004ca8:	bfb8      	it	lt
 8004caa:	4613      	movlt	r3, r2
 8004cac:	6033      	str	r3, [r6, #0]
 8004cae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004cb2:	460c      	mov	r4, r1
 8004cb4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004cb8:	b10a      	cbz	r2, 8004cbe <_printf_common+0x26>
 8004cba:	3301      	adds	r3, #1
 8004cbc:	6033      	str	r3, [r6, #0]
 8004cbe:	6823      	ldr	r3, [r4, #0]
 8004cc0:	0699      	lsls	r1, r3, #26
 8004cc2:	bf42      	ittt	mi
 8004cc4:	6833      	ldrmi	r3, [r6, #0]
 8004cc6:	3302      	addmi	r3, #2
 8004cc8:	6033      	strmi	r3, [r6, #0]
 8004cca:	6825      	ldr	r5, [r4, #0]
 8004ccc:	f015 0506 	ands.w	r5, r5, #6
 8004cd0:	d106      	bne.n	8004ce0 <_printf_common+0x48>
 8004cd2:	f104 0a19 	add.w	sl, r4, #25
 8004cd6:	68e3      	ldr	r3, [r4, #12]
 8004cd8:	6832      	ldr	r2, [r6, #0]
 8004cda:	1a9b      	subs	r3, r3, r2
 8004cdc:	42ab      	cmp	r3, r5
 8004cde:	dc28      	bgt.n	8004d32 <_printf_common+0x9a>
 8004ce0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ce4:	1e13      	subs	r3, r2, #0
 8004ce6:	6822      	ldr	r2, [r4, #0]
 8004ce8:	bf18      	it	ne
 8004cea:	2301      	movne	r3, #1
 8004cec:	0692      	lsls	r2, r2, #26
 8004cee:	d42d      	bmi.n	8004d4c <_printf_common+0xb4>
 8004cf0:	4649      	mov	r1, r9
 8004cf2:	4638      	mov	r0, r7
 8004cf4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004cf8:	47c0      	blx	r8
 8004cfa:	3001      	adds	r0, #1
 8004cfc:	d020      	beq.n	8004d40 <_printf_common+0xa8>
 8004cfe:	6823      	ldr	r3, [r4, #0]
 8004d00:	68e5      	ldr	r5, [r4, #12]
 8004d02:	f003 0306 	and.w	r3, r3, #6
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	bf18      	it	ne
 8004d0a:	2500      	movne	r5, #0
 8004d0c:	6832      	ldr	r2, [r6, #0]
 8004d0e:	f04f 0600 	mov.w	r6, #0
 8004d12:	68a3      	ldr	r3, [r4, #8]
 8004d14:	bf08      	it	eq
 8004d16:	1aad      	subeq	r5, r5, r2
 8004d18:	6922      	ldr	r2, [r4, #16]
 8004d1a:	bf08      	it	eq
 8004d1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004d20:	4293      	cmp	r3, r2
 8004d22:	bfc4      	itt	gt
 8004d24:	1a9b      	subgt	r3, r3, r2
 8004d26:	18ed      	addgt	r5, r5, r3
 8004d28:	341a      	adds	r4, #26
 8004d2a:	42b5      	cmp	r5, r6
 8004d2c:	d11a      	bne.n	8004d64 <_printf_common+0xcc>
 8004d2e:	2000      	movs	r0, #0
 8004d30:	e008      	b.n	8004d44 <_printf_common+0xac>
 8004d32:	2301      	movs	r3, #1
 8004d34:	4652      	mov	r2, sl
 8004d36:	4649      	mov	r1, r9
 8004d38:	4638      	mov	r0, r7
 8004d3a:	47c0      	blx	r8
 8004d3c:	3001      	adds	r0, #1
 8004d3e:	d103      	bne.n	8004d48 <_printf_common+0xb0>
 8004d40:	f04f 30ff 	mov.w	r0, #4294967295
 8004d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004d48:	3501      	adds	r5, #1
 8004d4a:	e7c4      	b.n	8004cd6 <_printf_common+0x3e>
 8004d4c:	2030      	movs	r0, #48	; 0x30
 8004d4e:	18e1      	adds	r1, r4, r3
 8004d50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004d5a:	4422      	add	r2, r4
 8004d5c:	3302      	adds	r3, #2
 8004d5e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004d62:	e7c5      	b.n	8004cf0 <_printf_common+0x58>
 8004d64:	2301      	movs	r3, #1
 8004d66:	4622      	mov	r2, r4
 8004d68:	4649      	mov	r1, r9
 8004d6a:	4638      	mov	r0, r7
 8004d6c:	47c0      	blx	r8
 8004d6e:	3001      	adds	r0, #1
 8004d70:	d0e6      	beq.n	8004d40 <_printf_common+0xa8>
 8004d72:	3601      	adds	r6, #1
 8004d74:	e7d9      	b.n	8004d2a <_printf_common+0x92>
	...

08004d78 <_printf_i>:
 8004d78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004d7c:	7e0f      	ldrb	r7, [r1, #24]
 8004d7e:	4691      	mov	r9, r2
 8004d80:	2f78      	cmp	r7, #120	; 0x78
 8004d82:	4680      	mov	r8, r0
 8004d84:	460c      	mov	r4, r1
 8004d86:	469a      	mov	sl, r3
 8004d88:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004d8a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004d8e:	d807      	bhi.n	8004da0 <_printf_i+0x28>
 8004d90:	2f62      	cmp	r7, #98	; 0x62
 8004d92:	d80a      	bhi.n	8004daa <_printf_i+0x32>
 8004d94:	2f00      	cmp	r7, #0
 8004d96:	f000 80d9 	beq.w	8004f4c <_printf_i+0x1d4>
 8004d9a:	2f58      	cmp	r7, #88	; 0x58
 8004d9c:	f000 80a4 	beq.w	8004ee8 <_printf_i+0x170>
 8004da0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004da4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004da8:	e03a      	b.n	8004e20 <_printf_i+0xa8>
 8004daa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004dae:	2b15      	cmp	r3, #21
 8004db0:	d8f6      	bhi.n	8004da0 <_printf_i+0x28>
 8004db2:	a101      	add	r1, pc, #4	; (adr r1, 8004db8 <_printf_i+0x40>)
 8004db4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004db8:	08004e11 	.word	0x08004e11
 8004dbc:	08004e25 	.word	0x08004e25
 8004dc0:	08004da1 	.word	0x08004da1
 8004dc4:	08004da1 	.word	0x08004da1
 8004dc8:	08004da1 	.word	0x08004da1
 8004dcc:	08004da1 	.word	0x08004da1
 8004dd0:	08004e25 	.word	0x08004e25
 8004dd4:	08004da1 	.word	0x08004da1
 8004dd8:	08004da1 	.word	0x08004da1
 8004ddc:	08004da1 	.word	0x08004da1
 8004de0:	08004da1 	.word	0x08004da1
 8004de4:	08004f33 	.word	0x08004f33
 8004de8:	08004e55 	.word	0x08004e55
 8004dec:	08004f15 	.word	0x08004f15
 8004df0:	08004da1 	.word	0x08004da1
 8004df4:	08004da1 	.word	0x08004da1
 8004df8:	08004f55 	.word	0x08004f55
 8004dfc:	08004da1 	.word	0x08004da1
 8004e00:	08004e55 	.word	0x08004e55
 8004e04:	08004da1 	.word	0x08004da1
 8004e08:	08004da1 	.word	0x08004da1
 8004e0c:	08004f1d 	.word	0x08004f1d
 8004e10:	682b      	ldr	r3, [r5, #0]
 8004e12:	1d1a      	adds	r2, r3, #4
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	602a      	str	r2, [r5, #0]
 8004e18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004e1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004e20:	2301      	movs	r3, #1
 8004e22:	e0a4      	b.n	8004f6e <_printf_i+0x1f6>
 8004e24:	6820      	ldr	r0, [r4, #0]
 8004e26:	6829      	ldr	r1, [r5, #0]
 8004e28:	0606      	lsls	r6, r0, #24
 8004e2a:	f101 0304 	add.w	r3, r1, #4
 8004e2e:	d50a      	bpl.n	8004e46 <_printf_i+0xce>
 8004e30:	680e      	ldr	r6, [r1, #0]
 8004e32:	602b      	str	r3, [r5, #0]
 8004e34:	2e00      	cmp	r6, #0
 8004e36:	da03      	bge.n	8004e40 <_printf_i+0xc8>
 8004e38:	232d      	movs	r3, #45	; 0x2d
 8004e3a:	4276      	negs	r6, r6
 8004e3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004e40:	230a      	movs	r3, #10
 8004e42:	485e      	ldr	r0, [pc, #376]	; (8004fbc <_printf_i+0x244>)
 8004e44:	e019      	b.n	8004e7a <_printf_i+0x102>
 8004e46:	680e      	ldr	r6, [r1, #0]
 8004e48:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004e4c:	602b      	str	r3, [r5, #0]
 8004e4e:	bf18      	it	ne
 8004e50:	b236      	sxthne	r6, r6
 8004e52:	e7ef      	b.n	8004e34 <_printf_i+0xbc>
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	6820      	ldr	r0, [r4, #0]
 8004e58:	1d19      	adds	r1, r3, #4
 8004e5a:	6029      	str	r1, [r5, #0]
 8004e5c:	0601      	lsls	r1, r0, #24
 8004e5e:	d501      	bpl.n	8004e64 <_printf_i+0xec>
 8004e60:	681e      	ldr	r6, [r3, #0]
 8004e62:	e002      	b.n	8004e6a <_printf_i+0xf2>
 8004e64:	0646      	lsls	r6, r0, #25
 8004e66:	d5fb      	bpl.n	8004e60 <_printf_i+0xe8>
 8004e68:	881e      	ldrh	r6, [r3, #0]
 8004e6a:	2f6f      	cmp	r7, #111	; 0x6f
 8004e6c:	bf0c      	ite	eq
 8004e6e:	2308      	moveq	r3, #8
 8004e70:	230a      	movne	r3, #10
 8004e72:	4852      	ldr	r0, [pc, #328]	; (8004fbc <_printf_i+0x244>)
 8004e74:	2100      	movs	r1, #0
 8004e76:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004e7a:	6865      	ldr	r5, [r4, #4]
 8004e7c:	2d00      	cmp	r5, #0
 8004e7e:	bfa8      	it	ge
 8004e80:	6821      	ldrge	r1, [r4, #0]
 8004e82:	60a5      	str	r5, [r4, #8]
 8004e84:	bfa4      	itt	ge
 8004e86:	f021 0104 	bicge.w	r1, r1, #4
 8004e8a:	6021      	strge	r1, [r4, #0]
 8004e8c:	b90e      	cbnz	r6, 8004e92 <_printf_i+0x11a>
 8004e8e:	2d00      	cmp	r5, #0
 8004e90:	d04d      	beq.n	8004f2e <_printf_i+0x1b6>
 8004e92:	4615      	mov	r5, r2
 8004e94:	fbb6 f1f3 	udiv	r1, r6, r3
 8004e98:	fb03 6711 	mls	r7, r3, r1, r6
 8004e9c:	5dc7      	ldrb	r7, [r0, r7]
 8004e9e:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004ea2:	4637      	mov	r7, r6
 8004ea4:	42bb      	cmp	r3, r7
 8004ea6:	460e      	mov	r6, r1
 8004ea8:	d9f4      	bls.n	8004e94 <_printf_i+0x11c>
 8004eaa:	2b08      	cmp	r3, #8
 8004eac:	d10b      	bne.n	8004ec6 <_printf_i+0x14e>
 8004eae:	6823      	ldr	r3, [r4, #0]
 8004eb0:	07de      	lsls	r6, r3, #31
 8004eb2:	d508      	bpl.n	8004ec6 <_printf_i+0x14e>
 8004eb4:	6923      	ldr	r3, [r4, #16]
 8004eb6:	6861      	ldr	r1, [r4, #4]
 8004eb8:	4299      	cmp	r1, r3
 8004eba:	bfde      	ittt	le
 8004ebc:	2330      	movle	r3, #48	; 0x30
 8004ebe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004ec2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004ec6:	1b52      	subs	r2, r2, r5
 8004ec8:	6122      	str	r2, [r4, #16]
 8004eca:	464b      	mov	r3, r9
 8004ecc:	4621      	mov	r1, r4
 8004ece:	4640      	mov	r0, r8
 8004ed0:	f8cd a000 	str.w	sl, [sp]
 8004ed4:	aa03      	add	r2, sp, #12
 8004ed6:	f7ff fedf 	bl	8004c98 <_printf_common>
 8004eda:	3001      	adds	r0, #1
 8004edc:	d14c      	bne.n	8004f78 <_printf_i+0x200>
 8004ede:	f04f 30ff 	mov.w	r0, #4294967295
 8004ee2:	b004      	add	sp, #16
 8004ee4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004ee8:	4834      	ldr	r0, [pc, #208]	; (8004fbc <_printf_i+0x244>)
 8004eea:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004eee:	6829      	ldr	r1, [r5, #0]
 8004ef0:	6823      	ldr	r3, [r4, #0]
 8004ef2:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ef6:	6029      	str	r1, [r5, #0]
 8004ef8:	061d      	lsls	r5, r3, #24
 8004efa:	d514      	bpl.n	8004f26 <_printf_i+0x1ae>
 8004efc:	07df      	lsls	r7, r3, #31
 8004efe:	bf44      	itt	mi
 8004f00:	f043 0320 	orrmi.w	r3, r3, #32
 8004f04:	6023      	strmi	r3, [r4, #0]
 8004f06:	b91e      	cbnz	r6, 8004f10 <_printf_i+0x198>
 8004f08:	6823      	ldr	r3, [r4, #0]
 8004f0a:	f023 0320 	bic.w	r3, r3, #32
 8004f0e:	6023      	str	r3, [r4, #0]
 8004f10:	2310      	movs	r3, #16
 8004f12:	e7af      	b.n	8004e74 <_printf_i+0xfc>
 8004f14:	6823      	ldr	r3, [r4, #0]
 8004f16:	f043 0320 	orr.w	r3, r3, #32
 8004f1a:	6023      	str	r3, [r4, #0]
 8004f1c:	2378      	movs	r3, #120	; 0x78
 8004f1e:	4828      	ldr	r0, [pc, #160]	; (8004fc0 <_printf_i+0x248>)
 8004f20:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f24:	e7e3      	b.n	8004eee <_printf_i+0x176>
 8004f26:	0659      	lsls	r1, r3, #25
 8004f28:	bf48      	it	mi
 8004f2a:	b2b6      	uxthmi	r6, r6
 8004f2c:	e7e6      	b.n	8004efc <_printf_i+0x184>
 8004f2e:	4615      	mov	r5, r2
 8004f30:	e7bb      	b.n	8004eaa <_printf_i+0x132>
 8004f32:	682b      	ldr	r3, [r5, #0]
 8004f34:	6826      	ldr	r6, [r4, #0]
 8004f36:	1d18      	adds	r0, r3, #4
 8004f38:	6961      	ldr	r1, [r4, #20]
 8004f3a:	6028      	str	r0, [r5, #0]
 8004f3c:	0635      	lsls	r5, r6, #24
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	d501      	bpl.n	8004f46 <_printf_i+0x1ce>
 8004f42:	6019      	str	r1, [r3, #0]
 8004f44:	e002      	b.n	8004f4c <_printf_i+0x1d4>
 8004f46:	0670      	lsls	r0, r6, #25
 8004f48:	d5fb      	bpl.n	8004f42 <_printf_i+0x1ca>
 8004f4a:	8019      	strh	r1, [r3, #0]
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	4615      	mov	r5, r2
 8004f50:	6123      	str	r3, [r4, #16]
 8004f52:	e7ba      	b.n	8004eca <_printf_i+0x152>
 8004f54:	682b      	ldr	r3, [r5, #0]
 8004f56:	2100      	movs	r1, #0
 8004f58:	1d1a      	adds	r2, r3, #4
 8004f5a:	602a      	str	r2, [r5, #0]
 8004f5c:	681d      	ldr	r5, [r3, #0]
 8004f5e:	6862      	ldr	r2, [r4, #4]
 8004f60:	4628      	mov	r0, r5
 8004f62:	f000 feeb 	bl	8005d3c <memchr>
 8004f66:	b108      	cbz	r0, 8004f6c <_printf_i+0x1f4>
 8004f68:	1b40      	subs	r0, r0, r5
 8004f6a:	6060      	str	r0, [r4, #4]
 8004f6c:	6863      	ldr	r3, [r4, #4]
 8004f6e:	6123      	str	r3, [r4, #16]
 8004f70:	2300      	movs	r3, #0
 8004f72:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f76:	e7a8      	b.n	8004eca <_printf_i+0x152>
 8004f78:	462a      	mov	r2, r5
 8004f7a:	4649      	mov	r1, r9
 8004f7c:	4640      	mov	r0, r8
 8004f7e:	6923      	ldr	r3, [r4, #16]
 8004f80:	47d0      	blx	sl
 8004f82:	3001      	adds	r0, #1
 8004f84:	d0ab      	beq.n	8004ede <_printf_i+0x166>
 8004f86:	6823      	ldr	r3, [r4, #0]
 8004f88:	079b      	lsls	r3, r3, #30
 8004f8a:	d413      	bmi.n	8004fb4 <_printf_i+0x23c>
 8004f8c:	68e0      	ldr	r0, [r4, #12]
 8004f8e:	9b03      	ldr	r3, [sp, #12]
 8004f90:	4298      	cmp	r0, r3
 8004f92:	bfb8      	it	lt
 8004f94:	4618      	movlt	r0, r3
 8004f96:	e7a4      	b.n	8004ee2 <_printf_i+0x16a>
 8004f98:	2301      	movs	r3, #1
 8004f9a:	4632      	mov	r2, r6
 8004f9c:	4649      	mov	r1, r9
 8004f9e:	4640      	mov	r0, r8
 8004fa0:	47d0      	blx	sl
 8004fa2:	3001      	adds	r0, #1
 8004fa4:	d09b      	beq.n	8004ede <_printf_i+0x166>
 8004fa6:	3501      	adds	r5, #1
 8004fa8:	68e3      	ldr	r3, [r4, #12]
 8004faa:	9903      	ldr	r1, [sp, #12]
 8004fac:	1a5b      	subs	r3, r3, r1
 8004fae:	42ab      	cmp	r3, r5
 8004fb0:	dcf2      	bgt.n	8004f98 <_printf_i+0x220>
 8004fb2:	e7eb      	b.n	8004f8c <_printf_i+0x214>
 8004fb4:	2500      	movs	r5, #0
 8004fb6:	f104 0619 	add.w	r6, r4, #25
 8004fba:	e7f5      	b.n	8004fa8 <_printf_i+0x230>
 8004fbc:	0800754e 	.word	0x0800754e
 8004fc0:	0800755f 	.word	0x0800755f

08004fc4 <sniprintf>:
 8004fc4:	b40c      	push	{r2, r3}
 8004fc6:	b530      	push	{r4, r5, lr}
 8004fc8:	4b17      	ldr	r3, [pc, #92]	; (8005028 <sniprintf+0x64>)
 8004fca:	1e0c      	subs	r4, r1, #0
 8004fcc:	681d      	ldr	r5, [r3, #0]
 8004fce:	b09d      	sub	sp, #116	; 0x74
 8004fd0:	da08      	bge.n	8004fe4 <sniprintf+0x20>
 8004fd2:	238b      	movs	r3, #139	; 0x8b
 8004fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fd8:	602b      	str	r3, [r5, #0]
 8004fda:	b01d      	add	sp, #116	; 0x74
 8004fdc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004fe0:	b002      	add	sp, #8
 8004fe2:	4770      	bx	lr
 8004fe4:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004fe8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004fec:	bf0c      	ite	eq
 8004fee:	4623      	moveq	r3, r4
 8004ff0:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004ff4:	9304      	str	r3, [sp, #16]
 8004ff6:	9307      	str	r3, [sp, #28]
 8004ff8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004ffc:	9002      	str	r0, [sp, #8]
 8004ffe:	9006      	str	r0, [sp, #24]
 8005000:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005004:	4628      	mov	r0, r5
 8005006:	ab21      	add	r3, sp, #132	; 0x84
 8005008:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800500a:	a902      	add	r1, sp, #8
 800500c:	9301      	str	r3, [sp, #4]
 800500e:	f001 fb7f 	bl	8006710 <_svfiprintf_r>
 8005012:	1c43      	adds	r3, r0, #1
 8005014:	bfbc      	itt	lt
 8005016:	238b      	movlt	r3, #139	; 0x8b
 8005018:	602b      	strlt	r3, [r5, #0]
 800501a:	2c00      	cmp	r4, #0
 800501c:	d0dd      	beq.n	8004fda <sniprintf+0x16>
 800501e:	2200      	movs	r2, #0
 8005020:	9b02      	ldr	r3, [sp, #8]
 8005022:	701a      	strb	r2, [r3, #0]
 8005024:	e7d9      	b.n	8004fda <sniprintf+0x16>
 8005026:	bf00      	nop
 8005028:	2000001c 	.word	0x2000001c

0800502c <quorem>:
 800502c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005030:	6903      	ldr	r3, [r0, #16]
 8005032:	690c      	ldr	r4, [r1, #16]
 8005034:	4607      	mov	r7, r0
 8005036:	42a3      	cmp	r3, r4
 8005038:	f2c0 8082 	blt.w	8005140 <quorem+0x114>
 800503c:	3c01      	subs	r4, #1
 800503e:	f100 0514 	add.w	r5, r0, #20
 8005042:	f101 0814 	add.w	r8, r1, #20
 8005046:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800504a:	9301      	str	r3, [sp, #4]
 800504c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005050:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005054:	3301      	adds	r3, #1
 8005056:	429a      	cmp	r2, r3
 8005058:	fbb2 f6f3 	udiv	r6, r2, r3
 800505c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005060:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005064:	d331      	bcc.n	80050ca <quorem+0x9e>
 8005066:	f04f 0e00 	mov.w	lr, #0
 800506a:	4640      	mov	r0, r8
 800506c:	46ac      	mov	ip, r5
 800506e:	46f2      	mov	sl, lr
 8005070:	f850 2b04 	ldr.w	r2, [r0], #4
 8005074:	b293      	uxth	r3, r2
 8005076:	fb06 e303 	mla	r3, r6, r3, lr
 800507a:	0c12      	lsrs	r2, r2, #16
 800507c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005080:	b29b      	uxth	r3, r3
 8005082:	fb06 e202 	mla	r2, r6, r2, lr
 8005086:	ebaa 0303 	sub.w	r3, sl, r3
 800508a:	f8dc a000 	ldr.w	sl, [ip]
 800508e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005092:	fa1f fa8a 	uxth.w	sl, sl
 8005096:	4453      	add	r3, sl
 8005098:	f8dc a000 	ldr.w	sl, [ip]
 800509c:	b292      	uxth	r2, r2
 800509e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80050a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80050ac:	4581      	cmp	r9, r0
 80050ae:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80050b2:	f84c 3b04 	str.w	r3, [ip], #4
 80050b6:	d2db      	bcs.n	8005070 <quorem+0x44>
 80050b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80050bc:	b92b      	cbnz	r3, 80050ca <quorem+0x9e>
 80050be:	9b01      	ldr	r3, [sp, #4]
 80050c0:	3b04      	subs	r3, #4
 80050c2:	429d      	cmp	r5, r3
 80050c4:	461a      	mov	r2, r3
 80050c6:	d32f      	bcc.n	8005128 <quorem+0xfc>
 80050c8:	613c      	str	r4, [r7, #16]
 80050ca:	4638      	mov	r0, r7
 80050cc:	f001 f8d0 	bl	8006270 <__mcmp>
 80050d0:	2800      	cmp	r0, #0
 80050d2:	db25      	blt.n	8005120 <quorem+0xf4>
 80050d4:	4628      	mov	r0, r5
 80050d6:	f04f 0c00 	mov.w	ip, #0
 80050da:	3601      	adds	r6, #1
 80050dc:	f858 1b04 	ldr.w	r1, [r8], #4
 80050e0:	f8d0 e000 	ldr.w	lr, [r0]
 80050e4:	b28b      	uxth	r3, r1
 80050e6:	ebac 0303 	sub.w	r3, ip, r3
 80050ea:	fa1f f28e 	uxth.w	r2, lr
 80050ee:	4413      	add	r3, r2
 80050f0:	0c0a      	lsrs	r2, r1, #16
 80050f2:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80050f6:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80050fa:	b29b      	uxth	r3, r3
 80050fc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005100:	45c1      	cmp	r9, r8
 8005102:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005106:	f840 3b04 	str.w	r3, [r0], #4
 800510a:	d2e7      	bcs.n	80050dc <quorem+0xb0>
 800510c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005110:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005114:	b922      	cbnz	r2, 8005120 <quorem+0xf4>
 8005116:	3b04      	subs	r3, #4
 8005118:	429d      	cmp	r5, r3
 800511a:	461a      	mov	r2, r3
 800511c:	d30a      	bcc.n	8005134 <quorem+0x108>
 800511e:	613c      	str	r4, [r7, #16]
 8005120:	4630      	mov	r0, r6
 8005122:	b003      	add	sp, #12
 8005124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005128:	6812      	ldr	r2, [r2, #0]
 800512a:	3b04      	subs	r3, #4
 800512c:	2a00      	cmp	r2, #0
 800512e:	d1cb      	bne.n	80050c8 <quorem+0x9c>
 8005130:	3c01      	subs	r4, #1
 8005132:	e7c6      	b.n	80050c2 <quorem+0x96>
 8005134:	6812      	ldr	r2, [r2, #0]
 8005136:	3b04      	subs	r3, #4
 8005138:	2a00      	cmp	r2, #0
 800513a:	d1f0      	bne.n	800511e <quorem+0xf2>
 800513c:	3c01      	subs	r4, #1
 800513e:	e7eb      	b.n	8005118 <quorem+0xec>
 8005140:	2000      	movs	r0, #0
 8005142:	e7ee      	b.n	8005122 <quorem+0xf6>
 8005144:	0000      	movs	r0, r0
	...

08005148 <_dtoa_r>:
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	4616      	mov	r6, r2
 800514e:	461f      	mov	r7, r3
 8005150:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005152:	b099      	sub	sp, #100	; 0x64
 8005154:	4605      	mov	r5, r0
 8005156:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800515a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 800515e:	b974      	cbnz	r4, 800517e <_dtoa_r+0x36>
 8005160:	2010      	movs	r0, #16
 8005162:	f000 fde3 	bl	8005d2c <malloc>
 8005166:	4602      	mov	r2, r0
 8005168:	6268      	str	r0, [r5, #36]	; 0x24
 800516a:	b920      	cbnz	r0, 8005176 <_dtoa_r+0x2e>
 800516c:	21ea      	movs	r1, #234	; 0xea
 800516e:	4ba8      	ldr	r3, [pc, #672]	; (8005410 <_dtoa_r+0x2c8>)
 8005170:	48a8      	ldr	r0, [pc, #672]	; (8005414 <_dtoa_r+0x2cc>)
 8005172:	f001 fbdd 	bl	8006930 <__assert_func>
 8005176:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800517a:	6004      	str	r4, [r0, #0]
 800517c:	60c4      	str	r4, [r0, #12]
 800517e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005180:	6819      	ldr	r1, [r3, #0]
 8005182:	b151      	cbz	r1, 800519a <_dtoa_r+0x52>
 8005184:	685a      	ldr	r2, [r3, #4]
 8005186:	2301      	movs	r3, #1
 8005188:	4093      	lsls	r3, r2
 800518a:	604a      	str	r2, [r1, #4]
 800518c:	608b      	str	r3, [r1, #8]
 800518e:	4628      	mov	r0, r5
 8005190:	f000 fe30 	bl	8005df4 <_Bfree>
 8005194:	2200      	movs	r2, #0
 8005196:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005198:	601a      	str	r2, [r3, #0]
 800519a:	1e3b      	subs	r3, r7, #0
 800519c:	bfaf      	iteee	ge
 800519e:	2300      	movge	r3, #0
 80051a0:	2201      	movlt	r2, #1
 80051a2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80051a6:	9305      	strlt	r3, [sp, #20]
 80051a8:	bfa8      	it	ge
 80051aa:	f8c8 3000 	strge.w	r3, [r8]
 80051ae:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80051b2:	4b99      	ldr	r3, [pc, #612]	; (8005418 <_dtoa_r+0x2d0>)
 80051b4:	bfb8      	it	lt
 80051b6:	f8c8 2000 	strlt.w	r2, [r8]
 80051ba:	ea33 0309 	bics.w	r3, r3, r9
 80051be:	d119      	bne.n	80051f4 <_dtoa_r+0xac>
 80051c0:	f242 730f 	movw	r3, #9999	; 0x270f
 80051c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80051c6:	6013      	str	r3, [r2, #0]
 80051c8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80051cc:	4333      	orrs	r3, r6
 80051ce:	f000 857f 	beq.w	8005cd0 <_dtoa_r+0xb88>
 80051d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80051d4:	b953      	cbnz	r3, 80051ec <_dtoa_r+0xa4>
 80051d6:	4b91      	ldr	r3, [pc, #580]	; (800541c <_dtoa_r+0x2d4>)
 80051d8:	e022      	b.n	8005220 <_dtoa_r+0xd8>
 80051da:	4b91      	ldr	r3, [pc, #580]	; (8005420 <_dtoa_r+0x2d8>)
 80051dc:	9303      	str	r3, [sp, #12]
 80051de:	3308      	adds	r3, #8
 80051e0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 80051e2:	6013      	str	r3, [r2, #0]
 80051e4:	9803      	ldr	r0, [sp, #12]
 80051e6:	b019      	add	sp, #100	; 0x64
 80051e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051ec:	4b8b      	ldr	r3, [pc, #556]	; (800541c <_dtoa_r+0x2d4>)
 80051ee:	9303      	str	r3, [sp, #12]
 80051f0:	3303      	adds	r3, #3
 80051f2:	e7f5      	b.n	80051e0 <_dtoa_r+0x98>
 80051f4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80051f8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 80051fc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005200:	2200      	movs	r2, #0
 8005202:	2300      	movs	r3, #0
 8005204:	f7fb fbd0 	bl	80009a8 <__aeabi_dcmpeq>
 8005208:	4680      	mov	r8, r0
 800520a:	b158      	cbz	r0, 8005224 <_dtoa_r+0xdc>
 800520c:	2301      	movs	r3, #1
 800520e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005210:	6013      	str	r3, [r2, #0]
 8005212:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005214:	2b00      	cmp	r3, #0
 8005216:	f000 8558 	beq.w	8005cca <_dtoa_r+0xb82>
 800521a:	4882      	ldr	r0, [pc, #520]	; (8005424 <_dtoa_r+0x2dc>)
 800521c:	6018      	str	r0, [r3, #0]
 800521e:	1e43      	subs	r3, r0, #1
 8005220:	9303      	str	r3, [sp, #12]
 8005222:	e7df      	b.n	80051e4 <_dtoa_r+0x9c>
 8005224:	ab16      	add	r3, sp, #88	; 0x58
 8005226:	9301      	str	r3, [sp, #4]
 8005228:	ab17      	add	r3, sp, #92	; 0x5c
 800522a:	9300      	str	r3, [sp, #0]
 800522c:	4628      	mov	r0, r5
 800522e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005232:	f001 f8c5 	bl	80063c0 <__d2b>
 8005236:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800523a:	4683      	mov	fp, r0
 800523c:	2c00      	cmp	r4, #0
 800523e:	d07f      	beq.n	8005340 <_dtoa_r+0x1f8>
 8005240:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005244:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005246:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800524a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800524e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005252:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005256:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 800525a:	2200      	movs	r2, #0
 800525c:	4b72      	ldr	r3, [pc, #456]	; (8005428 <_dtoa_r+0x2e0>)
 800525e:	f7fa ff83 	bl	8000168 <__aeabi_dsub>
 8005262:	a365      	add	r3, pc, #404	; (adr r3, 80053f8 <_dtoa_r+0x2b0>)
 8005264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005268:	f7fb f936 	bl	80004d8 <__aeabi_dmul>
 800526c:	a364      	add	r3, pc, #400	; (adr r3, 8005400 <_dtoa_r+0x2b8>)
 800526e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005272:	f7fa ff7b 	bl	800016c <__adddf3>
 8005276:	4606      	mov	r6, r0
 8005278:	4620      	mov	r0, r4
 800527a:	460f      	mov	r7, r1
 800527c:	f7fb f8c2 	bl	8000404 <__aeabi_i2d>
 8005280:	a361      	add	r3, pc, #388	; (adr r3, 8005408 <_dtoa_r+0x2c0>)
 8005282:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005286:	f7fb f927 	bl	80004d8 <__aeabi_dmul>
 800528a:	4602      	mov	r2, r0
 800528c:	460b      	mov	r3, r1
 800528e:	4630      	mov	r0, r6
 8005290:	4639      	mov	r1, r7
 8005292:	f7fa ff6b 	bl	800016c <__adddf3>
 8005296:	4606      	mov	r6, r0
 8005298:	460f      	mov	r7, r1
 800529a:	f7fb fbcd 	bl	8000a38 <__aeabi_d2iz>
 800529e:	2200      	movs	r2, #0
 80052a0:	4682      	mov	sl, r0
 80052a2:	2300      	movs	r3, #0
 80052a4:	4630      	mov	r0, r6
 80052a6:	4639      	mov	r1, r7
 80052a8:	f7fb fb88 	bl	80009bc <__aeabi_dcmplt>
 80052ac:	b148      	cbz	r0, 80052c2 <_dtoa_r+0x17a>
 80052ae:	4650      	mov	r0, sl
 80052b0:	f7fb f8a8 	bl	8000404 <__aeabi_i2d>
 80052b4:	4632      	mov	r2, r6
 80052b6:	463b      	mov	r3, r7
 80052b8:	f7fb fb76 	bl	80009a8 <__aeabi_dcmpeq>
 80052bc:	b908      	cbnz	r0, 80052c2 <_dtoa_r+0x17a>
 80052be:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052c2:	f1ba 0f16 	cmp.w	sl, #22
 80052c6:	d858      	bhi.n	800537a <_dtoa_r+0x232>
 80052c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80052cc:	4b57      	ldr	r3, [pc, #348]	; (800542c <_dtoa_r+0x2e4>)
 80052ce:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80052d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052d6:	f7fb fb71 	bl	80009bc <__aeabi_dcmplt>
 80052da:	2800      	cmp	r0, #0
 80052dc:	d04f      	beq.n	800537e <_dtoa_r+0x236>
 80052de:	2300      	movs	r3, #0
 80052e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80052e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80052e6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80052e8:	1b1c      	subs	r4, r3, r4
 80052ea:	1e63      	subs	r3, r4, #1
 80052ec:	9309      	str	r3, [sp, #36]	; 0x24
 80052ee:	bf49      	itett	mi
 80052f0:	f1c4 0301 	rsbmi	r3, r4, #1
 80052f4:	2300      	movpl	r3, #0
 80052f6:	9306      	strmi	r3, [sp, #24]
 80052f8:	2300      	movmi	r3, #0
 80052fa:	bf54      	ite	pl
 80052fc:	9306      	strpl	r3, [sp, #24]
 80052fe:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005300:	f1ba 0f00 	cmp.w	sl, #0
 8005304:	db3d      	blt.n	8005382 <_dtoa_r+0x23a>
 8005306:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005308:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800530c:	4453      	add	r3, sl
 800530e:	9309      	str	r3, [sp, #36]	; 0x24
 8005310:	2300      	movs	r3, #0
 8005312:	930a      	str	r3, [sp, #40]	; 0x28
 8005314:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005316:	2b09      	cmp	r3, #9
 8005318:	f200 808c 	bhi.w	8005434 <_dtoa_r+0x2ec>
 800531c:	2b05      	cmp	r3, #5
 800531e:	bfc4      	itt	gt
 8005320:	3b04      	subgt	r3, #4
 8005322:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005324:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005326:	bfc8      	it	gt
 8005328:	2400      	movgt	r4, #0
 800532a:	f1a3 0302 	sub.w	r3, r3, #2
 800532e:	bfd8      	it	le
 8005330:	2401      	movle	r4, #1
 8005332:	2b03      	cmp	r3, #3
 8005334:	f200 808a 	bhi.w	800544c <_dtoa_r+0x304>
 8005338:	e8df f003 	tbb	[pc, r3]
 800533c:	5b4d4f2d 	.word	0x5b4d4f2d
 8005340:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005344:	441c      	add	r4, r3
 8005346:	f204 4332 	addw	r3, r4, #1074	; 0x432
 800534a:	2b20      	cmp	r3, #32
 800534c:	bfc3      	ittte	gt
 800534e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005352:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005356:	fa09 f303 	lslgt.w	r3, r9, r3
 800535a:	f1c3 0320 	rsble	r3, r3, #32
 800535e:	bfc6      	itte	gt
 8005360:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005364:	4318      	orrgt	r0, r3
 8005366:	fa06 f003 	lslle.w	r0, r6, r3
 800536a:	f7fb f83b 	bl	80003e4 <__aeabi_ui2d>
 800536e:	2301      	movs	r3, #1
 8005370:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005374:	3c01      	subs	r4, #1
 8005376:	9313      	str	r3, [sp, #76]	; 0x4c
 8005378:	e76f      	b.n	800525a <_dtoa_r+0x112>
 800537a:	2301      	movs	r3, #1
 800537c:	e7b2      	b.n	80052e4 <_dtoa_r+0x19c>
 800537e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005380:	e7b1      	b.n	80052e6 <_dtoa_r+0x19e>
 8005382:	9b06      	ldr	r3, [sp, #24]
 8005384:	eba3 030a 	sub.w	r3, r3, sl
 8005388:	9306      	str	r3, [sp, #24]
 800538a:	f1ca 0300 	rsb	r3, sl, #0
 800538e:	930a      	str	r3, [sp, #40]	; 0x28
 8005390:	2300      	movs	r3, #0
 8005392:	930e      	str	r3, [sp, #56]	; 0x38
 8005394:	e7be      	b.n	8005314 <_dtoa_r+0x1cc>
 8005396:	2300      	movs	r3, #0
 8005398:	930b      	str	r3, [sp, #44]	; 0x2c
 800539a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800539c:	2b00      	cmp	r3, #0
 800539e:	dc58      	bgt.n	8005452 <_dtoa_r+0x30a>
 80053a0:	f04f 0901 	mov.w	r9, #1
 80053a4:	464b      	mov	r3, r9
 80053a6:	f8cd 9020 	str.w	r9, [sp, #32]
 80053aa:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 80053ae:	2200      	movs	r2, #0
 80053b0:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80053b2:	6042      	str	r2, [r0, #4]
 80053b4:	2204      	movs	r2, #4
 80053b6:	f102 0614 	add.w	r6, r2, #20
 80053ba:	429e      	cmp	r6, r3
 80053bc:	6841      	ldr	r1, [r0, #4]
 80053be:	d94e      	bls.n	800545e <_dtoa_r+0x316>
 80053c0:	4628      	mov	r0, r5
 80053c2:	f000 fcd7 	bl	8005d74 <_Balloc>
 80053c6:	9003      	str	r0, [sp, #12]
 80053c8:	2800      	cmp	r0, #0
 80053ca:	d14c      	bne.n	8005466 <_dtoa_r+0x31e>
 80053cc:	4602      	mov	r2, r0
 80053ce:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80053d2:	4b17      	ldr	r3, [pc, #92]	; (8005430 <_dtoa_r+0x2e8>)
 80053d4:	e6cc      	b.n	8005170 <_dtoa_r+0x28>
 80053d6:	2301      	movs	r3, #1
 80053d8:	e7de      	b.n	8005398 <_dtoa_r+0x250>
 80053da:	2300      	movs	r3, #0
 80053dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80053de:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80053e0:	eb0a 0903 	add.w	r9, sl, r3
 80053e4:	f109 0301 	add.w	r3, r9, #1
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	9308      	str	r3, [sp, #32]
 80053ec:	bfb8      	it	lt
 80053ee:	2301      	movlt	r3, #1
 80053f0:	e7dd      	b.n	80053ae <_dtoa_r+0x266>
 80053f2:	2301      	movs	r3, #1
 80053f4:	e7f2      	b.n	80053dc <_dtoa_r+0x294>
 80053f6:	bf00      	nop
 80053f8:	636f4361 	.word	0x636f4361
 80053fc:	3fd287a7 	.word	0x3fd287a7
 8005400:	8b60c8b3 	.word	0x8b60c8b3
 8005404:	3fc68a28 	.word	0x3fc68a28
 8005408:	509f79fb 	.word	0x509f79fb
 800540c:	3fd34413 	.word	0x3fd34413
 8005410:	0800757d 	.word	0x0800757d
 8005414:	08007594 	.word	0x08007594
 8005418:	7ff00000 	.word	0x7ff00000
 800541c:	08007579 	.word	0x08007579
 8005420:	08007570 	.word	0x08007570
 8005424:	0800754d 	.word	0x0800754d
 8005428:	3ff80000 	.word	0x3ff80000
 800542c:	08007688 	.word	0x08007688
 8005430:	080075ef 	.word	0x080075ef
 8005434:	2401      	movs	r4, #1
 8005436:	2300      	movs	r3, #0
 8005438:	940b      	str	r4, [sp, #44]	; 0x2c
 800543a:	9322      	str	r3, [sp, #136]	; 0x88
 800543c:	f04f 39ff 	mov.w	r9, #4294967295
 8005440:	2200      	movs	r2, #0
 8005442:	2312      	movs	r3, #18
 8005444:	f8cd 9020 	str.w	r9, [sp, #32]
 8005448:	9223      	str	r2, [sp, #140]	; 0x8c
 800544a:	e7b0      	b.n	80053ae <_dtoa_r+0x266>
 800544c:	2301      	movs	r3, #1
 800544e:	930b      	str	r3, [sp, #44]	; 0x2c
 8005450:	e7f4      	b.n	800543c <_dtoa_r+0x2f4>
 8005452:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005456:	464b      	mov	r3, r9
 8005458:	f8cd 9020 	str.w	r9, [sp, #32]
 800545c:	e7a7      	b.n	80053ae <_dtoa_r+0x266>
 800545e:	3101      	adds	r1, #1
 8005460:	6041      	str	r1, [r0, #4]
 8005462:	0052      	lsls	r2, r2, #1
 8005464:	e7a7      	b.n	80053b6 <_dtoa_r+0x26e>
 8005466:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005468:	9a03      	ldr	r2, [sp, #12]
 800546a:	601a      	str	r2, [r3, #0]
 800546c:	9b08      	ldr	r3, [sp, #32]
 800546e:	2b0e      	cmp	r3, #14
 8005470:	f200 80a8 	bhi.w	80055c4 <_dtoa_r+0x47c>
 8005474:	2c00      	cmp	r4, #0
 8005476:	f000 80a5 	beq.w	80055c4 <_dtoa_r+0x47c>
 800547a:	f1ba 0f00 	cmp.w	sl, #0
 800547e:	dd34      	ble.n	80054ea <_dtoa_r+0x3a2>
 8005480:	4a9a      	ldr	r2, [pc, #616]	; (80056ec <_dtoa_r+0x5a4>)
 8005482:	f00a 030f 	and.w	r3, sl, #15
 8005486:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800548a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800548e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005492:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005496:	ea4f 142a 	mov.w	r4, sl, asr #4
 800549a:	d016      	beq.n	80054ca <_dtoa_r+0x382>
 800549c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054a0:	4b93      	ldr	r3, [pc, #588]	; (80056f0 <_dtoa_r+0x5a8>)
 80054a2:	2703      	movs	r7, #3
 80054a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80054a8:	f7fb f940 	bl	800072c <__aeabi_ddiv>
 80054ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054b0:	f004 040f 	and.w	r4, r4, #15
 80054b4:	4e8e      	ldr	r6, [pc, #568]	; (80056f0 <_dtoa_r+0x5a8>)
 80054b6:	b954      	cbnz	r4, 80054ce <_dtoa_r+0x386>
 80054b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80054bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80054c0:	f7fb f934 	bl	800072c <__aeabi_ddiv>
 80054c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80054c8:	e029      	b.n	800551e <_dtoa_r+0x3d6>
 80054ca:	2702      	movs	r7, #2
 80054cc:	e7f2      	b.n	80054b4 <_dtoa_r+0x36c>
 80054ce:	07e1      	lsls	r1, r4, #31
 80054d0:	d508      	bpl.n	80054e4 <_dtoa_r+0x39c>
 80054d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80054d6:	e9d6 2300 	ldrd	r2, r3, [r6]
 80054da:	f7fa fffd 	bl	80004d8 <__aeabi_dmul>
 80054de:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80054e2:	3701      	adds	r7, #1
 80054e4:	1064      	asrs	r4, r4, #1
 80054e6:	3608      	adds	r6, #8
 80054e8:	e7e5      	b.n	80054b6 <_dtoa_r+0x36e>
 80054ea:	f000 80a5 	beq.w	8005638 <_dtoa_r+0x4f0>
 80054ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054f2:	f1ca 0400 	rsb	r4, sl, #0
 80054f6:	4b7d      	ldr	r3, [pc, #500]	; (80056ec <_dtoa_r+0x5a4>)
 80054f8:	f004 020f 	and.w	r2, r4, #15
 80054fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005504:	f7fa ffe8 	bl	80004d8 <__aeabi_dmul>
 8005508:	2702      	movs	r7, #2
 800550a:	2300      	movs	r3, #0
 800550c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005510:	4e77      	ldr	r6, [pc, #476]	; (80056f0 <_dtoa_r+0x5a8>)
 8005512:	1124      	asrs	r4, r4, #4
 8005514:	2c00      	cmp	r4, #0
 8005516:	f040 8084 	bne.w	8005622 <_dtoa_r+0x4da>
 800551a:	2b00      	cmp	r3, #0
 800551c:	d1d2      	bne.n	80054c4 <_dtoa_r+0x37c>
 800551e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005520:	2b00      	cmp	r3, #0
 8005522:	f000 808b 	beq.w	800563c <_dtoa_r+0x4f4>
 8005526:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800552a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800552e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005532:	2200      	movs	r2, #0
 8005534:	4b6f      	ldr	r3, [pc, #444]	; (80056f4 <_dtoa_r+0x5ac>)
 8005536:	f7fb fa41 	bl	80009bc <__aeabi_dcmplt>
 800553a:	2800      	cmp	r0, #0
 800553c:	d07e      	beq.n	800563c <_dtoa_r+0x4f4>
 800553e:	9b08      	ldr	r3, [sp, #32]
 8005540:	2b00      	cmp	r3, #0
 8005542:	d07b      	beq.n	800563c <_dtoa_r+0x4f4>
 8005544:	f1b9 0f00 	cmp.w	r9, #0
 8005548:	dd38      	ble.n	80055bc <_dtoa_r+0x474>
 800554a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800554e:	2200      	movs	r2, #0
 8005550:	4b69      	ldr	r3, [pc, #420]	; (80056f8 <_dtoa_r+0x5b0>)
 8005552:	f7fa ffc1 	bl	80004d8 <__aeabi_dmul>
 8005556:	464c      	mov	r4, r9
 8005558:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800555c:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005560:	3701      	adds	r7, #1
 8005562:	4638      	mov	r0, r7
 8005564:	f7fa ff4e 	bl	8000404 <__aeabi_i2d>
 8005568:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800556c:	f7fa ffb4 	bl	80004d8 <__aeabi_dmul>
 8005570:	2200      	movs	r2, #0
 8005572:	4b62      	ldr	r3, [pc, #392]	; (80056fc <_dtoa_r+0x5b4>)
 8005574:	f7fa fdfa 	bl	800016c <__adddf3>
 8005578:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800557c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005580:	9611      	str	r6, [sp, #68]	; 0x44
 8005582:	2c00      	cmp	r4, #0
 8005584:	d15d      	bne.n	8005642 <_dtoa_r+0x4fa>
 8005586:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800558a:	2200      	movs	r2, #0
 800558c:	4b5c      	ldr	r3, [pc, #368]	; (8005700 <_dtoa_r+0x5b8>)
 800558e:	f7fa fdeb 	bl	8000168 <__aeabi_dsub>
 8005592:	4602      	mov	r2, r0
 8005594:	460b      	mov	r3, r1
 8005596:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800559a:	4633      	mov	r3, r6
 800559c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800559e:	f7fb fa2b 	bl	80009f8 <__aeabi_dcmpgt>
 80055a2:	2800      	cmp	r0, #0
 80055a4:	f040 829c 	bne.w	8005ae0 <_dtoa_r+0x998>
 80055a8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80055ac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80055ae:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80055b2:	f7fb fa03 	bl	80009bc <__aeabi_dcmplt>
 80055b6:	2800      	cmp	r0, #0
 80055b8:	f040 8290 	bne.w	8005adc <_dtoa_r+0x994>
 80055bc:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80055c0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80055c4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	f2c0 8152 	blt.w	8005870 <_dtoa_r+0x728>
 80055cc:	f1ba 0f0e 	cmp.w	sl, #14
 80055d0:	f300 814e 	bgt.w	8005870 <_dtoa_r+0x728>
 80055d4:	4b45      	ldr	r3, [pc, #276]	; (80056ec <_dtoa_r+0x5a4>)
 80055d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80055da:	e9d3 3400 	ldrd	r3, r4, [r3]
 80055de:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80055e2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	f280 80db 	bge.w	80057a0 <_dtoa_r+0x658>
 80055ea:	9b08      	ldr	r3, [sp, #32]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	f300 80d7 	bgt.w	80057a0 <_dtoa_r+0x658>
 80055f2:	f040 8272 	bne.w	8005ada <_dtoa_r+0x992>
 80055f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80055fa:	2200      	movs	r2, #0
 80055fc:	4b40      	ldr	r3, [pc, #256]	; (8005700 <_dtoa_r+0x5b8>)
 80055fe:	f7fa ff6b 	bl	80004d8 <__aeabi_dmul>
 8005602:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005606:	f7fb f9ed 	bl	80009e4 <__aeabi_dcmpge>
 800560a:	9c08      	ldr	r4, [sp, #32]
 800560c:	4626      	mov	r6, r4
 800560e:	2800      	cmp	r0, #0
 8005610:	f040 8248 	bne.w	8005aa4 <_dtoa_r+0x95c>
 8005614:	2331      	movs	r3, #49	; 0x31
 8005616:	9f03      	ldr	r7, [sp, #12]
 8005618:	f10a 0a01 	add.w	sl, sl, #1
 800561c:	f807 3b01 	strb.w	r3, [r7], #1
 8005620:	e244      	b.n	8005aac <_dtoa_r+0x964>
 8005622:	07e2      	lsls	r2, r4, #31
 8005624:	d505      	bpl.n	8005632 <_dtoa_r+0x4ea>
 8005626:	e9d6 2300 	ldrd	r2, r3, [r6]
 800562a:	f7fa ff55 	bl	80004d8 <__aeabi_dmul>
 800562e:	2301      	movs	r3, #1
 8005630:	3701      	adds	r7, #1
 8005632:	1064      	asrs	r4, r4, #1
 8005634:	3608      	adds	r6, #8
 8005636:	e76d      	b.n	8005514 <_dtoa_r+0x3cc>
 8005638:	2702      	movs	r7, #2
 800563a:	e770      	b.n	800551e <_dtoa_r+0x3d6>
 800563c:	46d0      	mov	r8, sl
 800563e:	9c08      	ldr	r4, [sp, #32]
 8005640:	e78f      	b.n	8005562 <_dtoa_r+0x41a>
 8005642:	9903      	ldr	r1, [sp, #12]
 8005644:	4b29      	ldr	r3, [pc, #164]	; (80056ec <_dtoa_r+0x5a4>)
 8005646:	4421      	add	r1, r4
 8005648:	9112      	str	r1, [sp, #72]	; 0x48
 800564a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800564c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005650:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005654:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005658:	2900      	cmp	r1, #0
 800565a:	d055      	beq.n	8005708 <_dtoa_r+0x5c0>
 800565c:	2000      	movs	r0, #0
 800565e:	4929      	ldr	r1, [pc, #164]	; (8005704 <_dtoa_r+0x5bc>)
 8005660:	f7fb f864 	bl	800072c <__aeabi_ddiv>
 8005664:	463b      	mov	r3, r7
 8005666:	4632      	mov	r2, r6
 8005668:	f7fa fd7e 	bl	8000168 <__aeabi_dsub>
 800566c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005670:	9f03      	ldr	r7, [sp, #12]
 8005672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005676:	f7fb f9df 	bl	8000a38 <__aeabi_d2iz>
 800567a:	4604      	mov	r4, r0
 800567c:	f7fa fec2 	bl	8000404 <__aeabi_i2d>
 8005680:	4602      	mov	r2, r0
 8005682:	460b      	mov	r3, r1
 8005684:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005688:	f7fa fd6e 	bl	8000168 <__aeabi_dsub>
 800568c:	4602      	mov	r2, r0
 800568e:	460b      	mov	r3, r1
 8005690:	3430      	adds	r4, #48	; 0x30
 8005692:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005696:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800569a:	f807 4b01 	strb.w	r4, [r7], #1
 800569e:	f7fb f98d 	bl	80009bc <__aeabi_dcmplt>
 80056a2:	2800      	cmp	r0, #0
 80056a4:	d174      	bne.n	8005790 <_dtoa_r+0x648>
 80056a6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80056aa:	2000      	movs	r0, #0
 80056ac:	4911      	ldr	r1, [pc, #68]	; (80056f4 <_dtoa_r+0x5ac>)
 80056ae:	f7fa fd5b 	bl	8000168 <__aeabi_dsub>
 80056b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80056b6:	f7fb f981 	bl	80009bc <__aeabi_dcmplt>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	f040 80b7 	bne.w	800582e <_dtoa_r+0x6e6>
 80056c0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80056c2:	429f      	cmp	r7, r3
 80056c4:	f43f af7a 	beq.w	80055bc <_dtoa_r+0x474>
 80056c8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80056cc:	2200      	movs	r2, #0
 80056ce:	4b0a      	ldr	r3, [pc, #40]	; (80056f8 <_dtoa_r+0x5b0>)
 80056d0:	f7fa ff02 	bl	80004d8 <__aeabi_dmul>
 80056d4:	2200      	movs	r2, #0
 80056d6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80056da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80056de:	4b06      	ldr	r3, [pc, #24]	; (80056f8 <_dtoa_r+0x5b0>)
 80056e0:	f7fa fefa 	bl	80004d8 <__aeabi_dmul>
 80056e4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80056e8:	e7c3      	b.n	8005672 <_dtoa_r+0x52a>
 80056ea:	bf00      	nop
 80056ec:	08007688 	.word	0x08007688
 80056f0:	08007660 	.word	0x08007660
 80056f4:	3ff00000 	.word	0x3ff00000
 80056f8:	40240000 	.word	0x40240000
 80056fc:	401c0000 	.word	0x401c0000
 8005700:	40140000 	.word	0x40140000
 8005704:	3fe00000 	.word	0x3fe00000
 8005708:	4630      	mov	r0, r6
 800570a:	4639      	mov	r1, r7
 800570c:	f7fa fee4 	bl	80004d8 <__aeabi_dmul>
 8005710:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005712:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005716:	9c03      	ldr	r4, [sp, #12]
 8005718:	9314      	str	r3, [sp, #80]	; 0x50
 800571a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800571e:	f7fb f98b 	bl	8000a38 <__aeabi_d2iz>
 8005722:	9015      	str	r0, [sp, #84]	; 0x54
 8005724:	f7fa fe6e 	bl	8000404 <__aeabi_i2d>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005730:	f7fa fd1a 	bl	8000168 <__aeabi_dsub>
 8005734:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005736:	4606      	mov	r6, r0
 8005738:	3330      	adds	r3, #48	; 0x30
 800573a:	f804 3b01 	strb.w	r3, [r4], #1
 800573e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005740:	460f      	mov	r7, r1
 8005742:	429c      	cmp	r4, r3
 8005744:	f04f 0200 	mov.w	r2, #0
 8005748:	d124      	bne.n	8005794 <_dtoa_r+0x64c>
 800574a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800574e:	4bb0      	ldr	r3, [pc, #704]	; (8005a10 <_dtoa_r+0x8c8>)
 8005750:	f7fa fd0c 	bl	800016c <__adddf3>
 8005754:	4602      	mov	r2, r0
 8005756:	460b      	mov	r3, r1
 8005758:	4630      	mov	r0, r6
 800575a:	4639      	mov	r1, r7
 800575c:	f7fb f94c 	bl	80009f8 <__aeabi_dcmpgt>
 8005760:	2800      	cmp	r0, #0
 8005762:	d163      	bne.n	800582c <_dtoa_r+0x6e4>
 8005764:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005768:	2000      	movs	r0, #0
 800576a:	49a9      	ldr	r1, [pc, #676]	; (8005a10 <_dtoa_r+0x8c8>)
 800576c:	f7fa fcfc 	bl	8000168 <__aeabi_dsub>
 8005770:	4602      	mov	r2, r0
 8005772:	460b      	mov	r3, r1
 8005774:	4630      	mov	r0, r6
 8005776:	4639      	mov	r1, r7
 8005778:	f7fb f920 	bl	80009bc <__aeabi_dcmplt>
 800577c:	2800      	cmp	r0, #0
 800577e:	f43f af1d 	beq.w	80055bc <_dtoa_r+0x474>
 8005782:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8005784:	1e7b      	subs	r3, r7, #1
 8005786:	9314      	str	r3, [sp, #80]	; 0x50
 8005788:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800578c:	2b30      	cmp	r3, #48	; 0x30
 800578e:	d0f8      	beq.n	8005782 <_dtoa_r+0x63a>
 8005790:	46c2      	mov	sl, r8
 8005792:	e03b      	b.n	800580c <_dtoa_r+0x6c4>
 8005794:	4b9f      	ldr	r3, [pc, #636]	; (8005a14 <_dtoa_r+0x8cc>)
 8005796:	f7fa fe9f 	bl	80004d8 <__aeabi_dmul>
 800579a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800579e:	e7bc      	b.n	800571a <_dtoa_r+0x5d2>
 80057a0:	9f03      	ldr	r7, [sp, #12]
 80057a2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80057a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057aa:	4640      	mov	r0, r8
 80057ac:	4649      	mov	r1, r9
 80057ae:	f7fa ffbd 	bl	800072c <__aeabi_ddiv>
 80057b2:	f7fb f941 	bl	8000a38 <__aeabi_d2iz>
 80057b6:	4604      	mov	r4, r0
 80057b8:	f7fa fe24 	bl	8000404 <__aeabi_i2d>
 80057bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057c0:	f7fa fe8a 	bl	80004d8 <__aeabi_dmul>
 80057c4:	4602      	mov	r2, r0
 80057c6:	460b      	mov	r3, r1
 80057c8:	4640      	mov	r0, r8
 80057ca:	4649      	mov	r1, r9
 80057cc:	f7fa fccc 	bl	8000168 <__aeabi_dsub>
 80057d0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80057d4:	f807 6b01 	strb.w	r6, [r7], #1
 80057d8:	9e03      	ldr	r6, [sp, #12]
 80057da:	f8dd c020 	ldr.w	ip, [sp, #32]
 80057de:	1bbe      	subs	r6, r7, r6
 80057e0:	45b4      	cmp	ip, r6
 80057e2:	4602      	mov	r2, r0
 80057e4:	460b      	mov	r3, r1
 80057e6:	d136      	bne.n	8005856 <_dtoa_r+0x70e>
 80057e8:	f7fa fcc0 	bl	800016c <__adddf3>
 80057ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057f0:	4680      	mov	r8, r0
 80057f2:	4689      	mov	r9, r1
 80057f4:	f7fb f900 	bl	80009f8 <__aeabi_dcmpgt>
 80057f8:	bb58      	cbnz	r0, 8005852 <_dtoa_r+0x70a>
 80057fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057fe:	4640      	mov	r0, r8
 8005800:	4649      	mov	r1, r9
 8005802:	f7fb f8d1 	bl	80009a8 <__aeabi_dcmpeq>
 8005806:	b108      	cbz	r0, 800580c <_dtoa_r+0x6c4>
 8005808:	07e1      	lsls	r1, r4, #31
 800580a:	d422      	bmi.n	8005852 <_dtoa_r+0x70a>
 800580c:	4628      	mov	r0, r5
 800580e:	4659      	mov	r1, fp
 8005810:	f000 faf0 	bl	8005df4 <_Bfree>
 8005814:	2300      	movs	r3, #0
 8005816:	703b      	strb	r3, [r7, #0]
 8005818:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800581a:	f10a 0001 	add.w	r0, sl, #1
 800581e:	6018      	str	r0, [r3, #0]
 8005820:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005822:	2b00      	cmp	r3, #0
 8005824:	f43f acde 	beq.w	80051e4 <_dtoa_r+0x9c>
 8005828:	601f      	str	r7, [r3, #0]
 800582a:	e4db      	b.n	80051e4 <_dtoa_r+0x9c>
 800582c:	4627      	mov	r7, r4
 800582e:	463b      	mov	r3, r7
 8005830:	461f      	mov	r7, r3
 8005832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005836:	2a39      	cmp	r2, #57	; 0x39
 8005838:	d107      	bne.n	800584a <_dtoa_r+0x702>
 800583a:	9a03      	ldr	r2, [sp, #12]
 800583c:	429a      	cmp	r2, r3
 800583e:	d1f7      	bne.n	8005830 <_dtoa_r+0x6e8>
 8005840:	2230      	movs	r2, #48	; 0x30
 8005842:	9903      	ldr	r1, [sp, #12]
 8005844:	f108 0801 	add.w	r8, r8, #1
 8005848:	700a      	strb	r2, [r1, #0]
 800584a:	781a      	ldrb	r2, [r3, #0]
 800584c:	3201      	adds	r2, #1
 800584e:	701a      	strb	r2, [r3, #0]
 8005850:	e79e      	b.n	8005790 <_dtoa_r+0x648>
 8005852:	46d0      	mov	r8, sl
 8005854:	e7eb      	b.n	800582e <_dtoa_r+0x6e6>
 8005856:	2200      	movs	r2, #0
 8005858:	4b6e      	ldr	r3, [pc, #440]	; (8005a14 <_dtoa_r+0x8cc>)
 800585a:	f7fa fe3d 	bl	80004d8 <__aeabi_dmul>
 800585e:	2200      	movs	r2, #0
 8005860:	2300      	movs	r3, #0
 8005862:	4680      	mov	r8, r0
 8005864:	4689      	mov	r9, r1
 8005866:	f7fb f89f 	bl	80009a8 <__aeabi_dcmpeq>
 800586a:	2800      	cmp	r0, #0
 800586c:	d09b      	beq.n	80057a6 <_dtoa_r+0x65e>
 800586e:	e7cd      	b.n	800580c <_dtoa_r+0x6c4>
 8005870:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005872:	2a00      	cmp	r2, #0
 8005874:	f000 80d0 	beq.w	8005a18 <_dtoa_r+0x8d0>
 8005878:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800587a:	2a01      	cmp	r2, #1
 800587c:	f300 80ae 	bgt.w	80059dc <_dtoa_r+0x894>
 8005880:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005882:	2a00      	cmp	r2, #0
 8005884:	f000 80a6 	beq.w	80059d4 <_dtoa_r+0x88c>
 8005888:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800588c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800588e:	9f06      	ldr	r7, [sp, #24]
 8005890:	9a06      	ldr	r2, [sp, #24]
 8005892:	2101      	movs	r1, #1
 8005894:	441a      	add	r2, r3
 8005896:	9206      	str	r2, [sp, #24]
 8005898:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800589a:	4628      	mov	r0, r5
 800589c:	441a      	add	r2, r3
 800589e:	9209      	str	r2, [sp, #36]	; 0x24
 80058a0:	f000 fb5e 	bl	8005f60 <__i2b>
 80058a4:	4606      	mov	r6, r0
 80058a6:	2f00      	cmp	r7, #0
 80058a8:	dd0c      	ble.n	80058c4 <_dtoa_r+0x77c>
 80058aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	dd09      	ble.n	80058c4 <_dtoa_r+0x77c>
 80058b0:	42bb      	cmp	r3, r7
 80058b2:	bfa8      	it	ge
 80058b4:	463b      	movge	r3, r7
 80058b6:	9a06      	ldr	r2, [sp, #24]
 80058b8:	1aff      	subs	r7, r7, r3
 80058ba:	1ad2      	subs	r2, r2, r3
 80058bc:	9206      	str	r2, [sp, #24]
 80058be:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80058c0:	1ad3      	subs	r3, r2, r3
 80058c2:	9309      	str	r3, [sp, #36]	; 0x24
 80058c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058c6:	b1f3      	cbz	r3, 8005906 <_dtoa_r+0x7be>
 80058c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	f000 80a8 	beq.w	8005a20 <_dtoa_r+0x8d8>
 80058d0:	2c00      	cmp	r4, #0
 80058d2:	dd10      	ble.n	80058f6 <_dtoa_r+0x7ae>
 80058d4:	4631      	mov	r1, r6
 80058d6:	4622      	mov	r2, r4
 80058d8:	4628      	mov	r0, r5
 80058da:	f000 fbff 	bl	80060dc <__pow5mult>
 80058de:	465a      	mov	r2, fp
 80058e0:	4601      	mov	r1, r0
 80058e2:	4606      	mov	r6, r0
 80058e4:	4628      	mov	r0, r5
 80058e6:	f000 fb51 	bl	8005f8c <__multiply>
 80058ea:	4680      	mov	r8, r0
 80058ec:	4659      	mov	r1, fp
 80058ee:	4628      	mov	r0, r5
 80058f0:	f000 fa80 	bl	8005df4 <_Bfree>
 80058f4:	46c3      	mov	fp, r8
 80058f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80058f8:	1b1a      	subs	r2, r3, r4
 80058fa:	d004      	beq.n	8005906 <_dtoa_r+0x7be>
 80058fc:	4659      	mov	r1, fp
 80058fe:	4628      	mov	r0, r5
 8005900:	f000 fbec 	bl	80060dc <__pow5mult>
 8005904:	4683      	mov	fp, r0
 8005906:	2101      	movs	r1, #1
 8005908:	4628      	mov	r0, r5
 800590a:	f000 fb29 	bl	8005f60 <__i2b>
 800590e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005910:	4604      	mov	r4, r0
 8005912:	2b00      	cmp	r3, #0
 8005914:	f340 8086 	ble.w	8005a24 <_dtoa_r+0x8dc>
 8005918:	461a      	mov	r2, r3
 800591a:	4601      	mov	r1, r0
 800591c:	4628      	mov	r0, r5
 800591e:	f000 fbdd 	bl	80060dc <__pow5mult>
 8005922:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005924:	4604      	mov	r4, r0
 8005926:	2b01      	cmp	r3, #1
 8005928:	dd7f      	ble.n	8005a2a <_dtoa_r+0x8e2>
 800592a:	f04f 0800 	mov.w	r8, #0
 800592e:	6923      	ldr	r3, [r4, #16]
 8005930:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005934:	6918      	ldr	r0, [r3, #16]
 8005936:	f000 fac5 	bl	8005ec4 <__hi0bits>
 800593a:	f1c0 0020 	rsb	r0, r0, #32
 800593e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005940:	4418      	add	r0, r3
 8005942:	f010 001f 	ands.w	r0, r0, #31
 8005946:	f000 8092 	beq.w	8005a6e <_dtoa_r+0x926>
 800594a:	f1c0 0320 	rsb	r3, r0, #32
 800594e:	2b04      	cmp	r3, #4
 8005950:	f340 808a 	ble.w	8005a68 <_dtoa_r+0x920>
 8005954:	f1c0 001c 	rsb	r0, r0, #28
 8005958:	9b06      	ldr	r3, [sp, #24]
 800595a:	4407      	add	r7, r0
 800595c:	4403      	add	r3, r0
 800595e:	9306      	str	r3, [sp, #24]
 8005960:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005962:	4403      	add	r3, r0
 8005964:	9309      	str	r3, [sp, #36]	; 0x24
 8005966:	9b06      	ldr	r3, [sp, #24]
 8005968:	2b00      	cmp	r3, #0
 800596a:	dd05      	ble.n	8005978 <_dtoa_r+0x830>
 800596c:	4659      	mov	r1, fp
 800596e:	461a      	mov	r2, r3
 8005970:	4628      	mov	r0, r5
 8005972:	f000 fc0d 	bl	8006190 <__lshift>
 8005976:	4683      	mov	fp, r0
 8005978:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	dd05      	ble.n	800598a <_dtoa_r+0x842>
 800597e:	4621      	mov	r1, r4
 8005980:	461a      	mov	r2, r3
 8005982:	4628      	mov	r0, r5
 8005984:	f000 fc04 	bl	8006190 <__lshift>
 8005988:	4604      	mov	r4, r0
 800598a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800598c:	2b00      	cmp	r3, #0
 800598e:	d070      	beq.n	8005a72 <_dtoa_r+0x92a>
 8005990:	4621      	mov	r1, r4
 8005992:	4658      	mov	r0, fp
 8005994:	f000 fc6c 	bl	8006270 <__mcmp>
 8005998:	2800      	cmp	r0, #0
 800599a:	da6a      	bge.n	8005a72 <_dtoa_r+0x92a>
 800599c:	2300      	movs	r3, #0
 800599e:	4659      	mov	r1, fp
 80059a0:	220a      	movs	r2, #10
 80059a2:	4628      	mov	r0, r5
 80059a4:	f000 fa48 	bl	8005e38 <__multadd>
 80059a8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80059aa:	4683      	mov	fp, r0
 80059ac:	f10a 3aff 	add.w	sl, sl, #4294967295
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	f000 8194 	beq.w	8005cde <_dtoa_r+0xb96>
 80059b6:	4631      	mov	r1, r6
 80059b8:	2300      	movs	r3, #0
 80059ba:	220a      	movs	r2, #10
 80059bc:	4628      	mov	r0, r5
 80059be:	f000 fa3b 	bl	8005e38 <__multadd>
 80059c2:	f1b9 0f00 	cmp.w	r9, #0
 80059c6:	4606      	mov	r6, r0
 80059c8:	f300 8093 	bgt.w	8005af2 <_dtoa_r+0x9aa>
 80059cc:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	dc57      	bgt.n	8005a82 <_dtoa_r+0x93a>
 80059d2:	e08e      	b.n	8005af2 <_dtoa_r+0x9aa>
 80059d4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80059d6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80059da:	e757      	b.n	800588c <_dtoa_r+0x744>
 80059dc:	9b08      	ldr	r3, [sp, #32]
 80059de:	1e5c      	subs	r4, r3, #1
 80059e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059e2:	42a3      	cmp	r3, r4
 80059e4:	bfb7      	itett	lt
 80059e6:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80059e8:	1b1c      	subge	r4, r3, r4
 80059ea:	1ae2      	sublt	r2, r4, r3
 80059ec:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 80059ee:	bfbe      	ittt	lt
 80059f0:	940a      	strlt	r4, [sp, #40]	; 0x28
 80059f2:	189b      	addlt	r3, r3, r2
 80059f4:	930e      	strlt	r3, [sp, #56]	; 0x38
 80059f6:	9b08      	ldr	r3, [sp, #32]
 80059f8:	bfb8      	it	lt
 80059fa:	2400      	movlt	r4, #0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	bfbb      	ittet	lt
 8005a00:	9b06      	ldrlt	r3, [sp, #24]
 8005a02:	9a08      	ldrlt	r2, [sp, #32]
 8005a04:	9f06      	ldrge	r7, [sp, #24]
 8005a06:	1a9f      	sublt	r7, r3, r2
 8005a08:	bfac      	ite	ge
 8005a0a:	9b08      	ldrge	r3, [sp, #32]
 8005a0c:	2300      	movlt	r3, #0
 8005a0e:	e73f      	b.n	8005890 <_dtoa_r+0x748>
 8005a10:	3fe00000 	.word	0x3fe00000
 8005a14:	40240000 	.word	0x40240000
 8005a18:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8005a1a:	9f06      	ldr	r7, [sp, #24]
 8005a1c:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8005a1e:	e742      	b.n	80058a6 <_dtoa_r+0x75e>
 8005a20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005a22:	e76b      	b.n	80058fc <_dtoa_r+0x7b4>
 8005a24:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	dc19      	bgt.n	8005a5e <_dtoa_r+0x916>
 8005a2a:	9b04      	ldr	r3, [sp, #16]
 8005a2c:	b9bb      	cbnz	r3, 8005a5e <_dtoa_r+0x916>
 8005a2e:	9b05      	ldr	r3, [sp, #20]
 8005a30:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a34:	b99b      	cbnz	r3, 8005a5e <_dtoa_r+0x916>
 8005a36:	9b05      	ldr	r3, [sp, #20]
 8005a38:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a3c:	0d1b      	lsrs	r3, r3, #20
 8005a3e:	051b      	lsls	r3, r3, #20
 8005a40:	b183      	cbz	r3, 8005a64 <_dtoa_r+0x91c>
 8005a42:	f04f 0801 	mov.w	r8, #1
 8005a46:	9b06      	ldr	r3, [sp, #24]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	9306      	str	r3, [sp, #24]
 8005a4c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a4e:	3301      	adds	r3, #1
 8005a50:	9309      	str	r3, [sp, #36]	; 0x24
 8005a52:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f47f af6a 	bne.w	800592e <_dtoa_r+0x7e6>
 8005a5a:	2001      	movs	r0, #1
 8005a5c:	e76f      	b.n	800593e <_dtoa_r+0x7f6>
 8005a5e:	f04f 0800 	mov.w	r8, #0
 8005a62:	e7f6      	b.n	8005a52 <_dtoa_r+0x90a>
 8005a64:	4698      	mov	r8, r3
 8005a66:	e7f4      	b.n	8005a52 <_dtoa_r+0x90a>
 8005a68:	f43f af7d 	beq.w	8005966 <_dtoa_r+0x81e>
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	301c      	adds	r0, #28
 8005a70:	e772      	b.n	8005958 <_dtoa_r+0x810>
 8005a72:	9b08      	ldr	r3, [sp, #32]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	dc36      	bgt.n	8005ae6 <_dtoa_r+0x99e>
 8005a78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005a7a:	2b02      	cmp	r3, #2
 8005a7c:	dd33      	ble.n	8005ae6 <_dtoa_r+0x99e>
 8005a7e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005a82:	f1b9 0f00 	cmp.w	r9, #0
 8005a86:	d10d      	bne.n	8005aa4 <_dtoa_r+0x95c>
 8005a88:	4621      	mov	r1, r4
 8005a8a:	464b      	mov	r3, r9
 8005a8c:	2205      	movs	r2, #5
 8005a8e:	4628      	mov	r0, r5
 8005a90:	f000 f9d2 	bl	8005e38 <__multadd>
 8005a94:	4601      	mov	r1, r0
 8005a96:	4604      	mov	r4, r0
 8005a98:	4658      	mov	r0, fp
 8005a9a:	f000 fbe9 	bl	8006270 <__mcmp>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f73f adb8 	bgt.w	8005614 <_dtoa_r+0x4cc>
 8005aa4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005aa6:	9f03      	ldr	r7, [sp, #12]
 8005aa8:	ea6f 0a03 	mvn.w	sl, r3
 8005aac:	f04f 0800 	mov.w	r8, #0
 8005ab0:	4621      	mov	r1, r4
 8005ab2:	4628      	mov	r0, r5
 8005ab4:	f000 f99e 	bl	8005df4 <_Bfree>
 8005ab8:	2e00      	cmp	r6, #0
 8005aba:	f43f aea7 	beq.w	800580c <_dtoa_r+0x6c4>
 8005abe:	f1b8 0f00 	cmp.w	r8, #0
 8005ac2:	d005      	beq.n	8005ad0 <_dtoa_r+0x988>
 8005ac4:	45b0      	cmp	r8, r6
 8005ac6:	d003      	beq.n	8005ad0 <_dtoa_r+0x988>
 8005ac8:	4641      	mov	r1, r8
 8005aca:	4628      	mov	r0, r5
 8005acc:	f000 f992 	bl	8005df4 <_Bfree>
 8005ad0:	4631      	mov	r1, r6
 8005ad2:	4628      	mov	r0, r5
 8005ad4:	f000 f98e 	bl	8005df4 <_Bfree>
 8005ad8:	e698      	b.n	800580c <_dtoa_r+0x6c4>
 8005ada:	2400      	movs	r4, #0
 8005adc:	4626      	mov	r6, r4
 8005ade:	e7e1      	b.n	8005aa4 <_dtoa_r+0x95c>
 8005ae0:	46c2      	mov	sl, r8
 8005ae2:	4626      	mov	r6, r4
 8005ae4:	e596      	b.n	8005614 <_dtoa_r+0x4cc>
 8005ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ae8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	f000 80fd 	beq.w	8005cec <_dtoa_r+0xba4>
 8005af2:	2f00      	cmp	r7, #0
 8005af4:	dd05      	ble.n	8005b02 <_dtoa_r+0x9ba>
 8005af6:	4631      	mov	r1, r6
 8005af8:	463a      	mov	r2, r7
 8005afa:	4628      	mov	r0, r5
 8005afc:	f000 fb48 	bl	8006190 <__lshift>
 8005b00:	4606      	mov	r6, r0
 8005b02:	f1b8 0f00 	cmp.w	r8, #0
 8005b06:	d05c      	beq.n	8005bc2 <_dtoa_r+0xa7a>
 8005b08:	4628      	mov	r0, r5
 8005b0a:	6871      	ldr	r1, [r6, #4]
 8005b0c:	f000 f932 	bl	8005d74 <_Balloc>
 8005b10:	4607      	mov	r7, r0
 8005b12:	b928      	cbnz	r0, 8005b20 <_dtoa_r+0x9d8>
 8005b14:	4602      	mov	r2, r0
 8005b16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005b1a:	4b7f      	ldr	r3, [pc, #508]	; (8005d18 <_dtoa_r+0xbd0>)
 8005b1c:	f7ff bb28 	b.w	8005170 <_dtoa_r+0x28>
 8005b20:	6932      	ldr	r2, [r6, #16]
 8005b22:	f106 010c 	add.w	r1, r6, #12
 8005b26:	3202      	adds	r2, #2
 8005b28:	0092      	lsls	r2, r2, #2
 8005b2a:	300c      	adds	r0, #12
 8005b2c:	f000 f914 	bl	8005d58 <memcpy>
 8005b30:	2201      	movs	r2, #1
 8005b32:	4639      	mov	r1, r7
 8005b34:	4628      	mov	r0, r5
 8005b36:	f000 fb2b 	bl	8006190 <__lshift>
 8005b3a:	46b0      	mov	r8, r6
 8005b3c:	4606      	mov	r6, r0
 8005b3e:	9b03      	ldr	r3, [sp, #12]
 8005b40:	3301      	adds	r3, #1
 8005b42:	9308      	str	r3, [sp, #32]
 8005b44:	9b03      	ldr	r3, [sp, #12]
 8005b46:	444b      	add	r3, r9
 8005b48:	930a      	str	r3, [sp, #40]	; 0x28
 8005b4a:	9b04      	ldr	r3, [sp, #16]
 8005b4c:	f003 0301 	and.w	r3, r3, #1
 8005b50:	9309      	str	r3, [sp, #36]	; 0x24
 8005b52:	9b08      	ldr	r3, [sp, #32]
 8005b54:	4621      	mov	r1, r4
 8005b56:	3b01      	subs	r3, #1
 8005b58:	4658      	mov	r0, fp
 8005b5a:	9304      	str	r3, [sp, #16]
 8005b5c:	f7ff fa66 	bl	800502c <quorem>
 8005b60:	4603      	mov	r3, r0
 8005b62:	4641      	mov	r1, r8
 8005b64:	3330      	adds	r3, #48	; 0x30
 8005b66:	9006      	str	r0, [sp, #24]
 8005b68:	4658      	mov	r0, fp
 8005b6a:	930b      	str	r3, [sp, #44]	; 0x2c
 8005b6c:	f000 fb80 	bl	8006270 <__mcmp>
 8005b70:	4632      	mov	r2, r6
 8005b72:	4681      	mov	r9, r0
 8005b74:	4621      	mov	r1, r4
 8005b76:	4628      	mov	r0, r5
 8005b78:	f000 fb96 	bl	80062a8 <__mdiff>
 8005b7c:	68c2      	ldr	r2, [r0, #12]
 8005b7e:	4607      	mov	r7, r0
 8005b80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b82:	bb02      	cbnz	r2, 8005bc6 <_dtoa_r+0xa7e>
 8005b84:	4601      	mov	r1, r0
 8005b86:	4658      	mov	r0, fp
 8005b88:	f000 fb72 	bl	8006270 <__mcmp>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b90:	4639      	mov	r1, r7
 8005b92:	4628      	mov	r0, r5
 8005b94:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8005b98:	f000 f92c 	bl	8005df4 <_Bfree>
 8005b9c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005b9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005ba0:	9f08      	ldr	r7, [sp, #32]
 8005ba2:	ea43 0102 	orr.w	r1, r3, r2
 8005ba6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ba8:	430b      	orrs	r3, r1
 8005baa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bac:	d10d      	bne.n	8005bca <_dtoa_r+0xa82>
 8005bae:	2b39      	cmp	r3, #57	; 0x39
 8005bb0:	d029      	beq.n	8005c06 <_dtoa_r+0xabe>
 8005bb2:	f1b9 0f00 	cmp.w	r9, #0
 8005bb6:	dd01      	ble.n	8005bbc <_dtoa_r+0xa74>
 8005bb8:	9b06      	ldr	r3, [sp, #24]
 8005bba:	3331      	adds	r3, #49	; 0x31
 8005bbc:	9a04      	ldr	r2, [sp, #16]
 8005bbe:	7013      	strb	r3, [r2, #0]
 8005bc0:	e776      	b.n	8005ab0 <_dtoa_r+0x968>
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	e7b9      	b.n	8005b3a <_dtoa_r+0x9f2>
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	e7e2      	b.n	8005b90 <_dtoa_r+0xa48>
 8005bca:	f1b9 0f00 	cmp.w	r9, #0
 8005bce:	db06      	blt.n	8005bde <_dtoa_r+0xa96>
 8005bd0:	9922      	ldr	r1, [sp, #136]	; 0x88
 8005bd2:	ea41 0909 	orr.w	r9, r1, r9
 8005bd6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005bd8:	ea59 0101 	orrs.w	r1, r9, r1
 8005bdc:	d120      	bne.n	8005c20 <_dtoa_r+0xad8>
 8005bde:	2a00      	cmp	r2, #0
 8005be0:	ddec      	ble.n	8005bbc <_dtoa_r+0xa74>
 8005be2:	4659      	mov	r1, fp
 8005be4:	2201      	movs	r2, #1
 8005be6:	4628      	mov	r0, r5
 8005be8:	9308      	str	r3, [sp, #32]
 8005bea:	f000 fad1 	bl	8006190 <__lshift>
 8005bee:	4621      	mov	r1, r4
 8005bf0:	4683      	mov	fp, r0
 8005bf2:	f000 fb3d 	bl	8006270 <__mcmp>
 8005bf6:	2800      	cmp	r0, #0
 8005bf8:	9b08      	ldr	r3, [sp, #32]
 8005bfa:	dc02      	bgt.n	8005c02 <_dtoa_r+0xaba>
 8005bfc:	d1de      	bne.n	8005bbc <_dtoa_r+0xa74>
 8005bfe:	07da      	lsls	r2, r3, #31
 8005c00:	d5dc      	bpl.n	8005bbc <_dtoa_r+0xa74>
 8005c02:	2b39      	cmp	r3, #57	; 0x39
 8005c04:	d1d8      	bne.n	8005bb8 <_dtoa_r+0xa70>
 8005c06:	2339      	movs	r3, #57	; 0x39
 8005c08:	9a04      	ldr	r2, [sp, #16]
 8005c0a:	7013      	strb	r3, [r2, #0]
 8005c0c:	463b      	mov	r3, r7
 8005c0e:	461f      	mov	r7, r3
 8005c10:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8005c14:	3b01      	subs	r3, #1
 8005c16:	2a39      	cmp	r2, #57	; 0x39
 8005c18:	d050      	beq.n	8005cbc <_dtoa_r+0xb74>
 8005c1a:	3201      	adds	r2, #1
 8005c1c:	701a      	strb	r2, [r3, #0]
 8005c1e:	e747      	b.n	8005ab0 <_dtoa_r+0x968>
 8005c20:	2a00      	cmp	r2, #0
 8005c22:	dd03      	ble.n	8005c2c <_dtoa_r+0xae4>
 8005c24:	2b39      	cmp	r3, #57	; 0x39
 8005c26:	d0ee      	beq.n	8005c06 <_dtoa_r+0xabe>
 8005c28:	3301      	adds	r3, #1
 8005c2a:	e7c7      	b.n	8005bbc <_dtoa_r+0xa74>
 8005c2c:	9a08      	ldr	r2, [sp, #32]
 8005c2e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005c30:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c34:	428a      	cmp	r2, r1
 8005c36:	d02a      	beq.n	8005c8e <_dtoa_r+0xb46>
 8005c38:	4659      	mov	r1, fp
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	220a      	movs	r2, #10
 8005c3e:	4628      	mov	r0, r5
 8005c40:	f000 f8fa 	bl	8005e38 <__multadd>
 8005c44:	45b0      	cmp	r8, r6
 8005c46:	4683      	mov	fp, r0
 8005c48:	f04f 0300 	mov.w	r3, #0
 8005c4c:	f04f 020a 	mov.w	r2, #10
 8005c50:	4641      	mov	r1, r8
 8005c52:	4628      	mov	r0, r5
 8005c54:	d107      	bne.n	8005c66 <_dtoa_r+0xb1e>
 8005c56:	f000 f8ef 	bl	8005e38 <__multadd>
 8005c5a:	4680      	mov	r8, r0
 8005c5c:	4606      	mov	r6, r0
 8005c5e:	9b08      	ldr	r3, [sp, #32]
 8005c60:	3301      	adds	r3, #1
 8005c62:	9308      	str	r3, [sp, #32]
 8005c64:	e775      	b.n	8005b52 <_dtoa_r+0xa0a>
 8005c66:	f000 f8e7 	bl	8005e38 <__multadd>
 8005c6a:	4631      	mov	r1, r6
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	2300      	movs	r3, #0
 8005c70:	220a      	movs	r2, #10
 8005c72:	4628      	mov	r0, r5
 8005c74:	f000 f8e0 	bl	8005e38 <__multadd>
 8005c78:	4606      	mov	r6, r0
 8005c7a:	e7f0      	b.n	8005c5e <_dtoa_r+0xb16>
 8005c7c:	f1b9 0f00 	cmp.w	r9, #0
 8005c80:	bfcc      	ite	gt
 8005c82:	464f      	movgt	r7, r9
 8005c84:	2701      	movle	r7, #1
 8005c86:	f04f 0800 	mov.w	r8, #0
 8005c8a:	9a03      	ldr	r2, [sp, #12]
 8005c8c:	4417      	add	r7, r2
 8005c8e:	4659      	mov	r1, fp
 8005c90:	2201      	movs	r2, #1
 8005c92:	4628      	mov	r0, r5
 8005c94:	9308      	str	r3, [sp, #32]
 8005c96:	f000 fa7b 	bl	8006190 <__lshift>
 8005c9a:	4621      	mov	r1, r4
 8005c9c:	4683      	mov	fp, r0
 8005c9e:	f000 fae7 	bl	8006270 <__mcmp>
 8005ca2:	2800      	cmp	r0, #0
 8005ca4:	dcb2      	bgt.n	8005c0c <_dtoa_r+0xac4>
 8005ca6:	d102      	bne.n	8005cae <_dtoa_r+0xb66>
 8005ca8:	9b08      	ldr	r3, [sp, #32]
 8005caa:	07db      	lsls	r3, r3, #31
 8005cac:	d4ae      	bmi.n	8005c0c <_dtoa_r+0xac4>
 8005cae:	463b      	mov	r3, r7
 8005cb0:	461f      	mov	r7, r3
 8005cb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005cb6:	2a30      	cmp	r2, #48	; 0x30
 8005cb8:	d0fa      	beq.n	8005cb0 <_dtoa_r+0xb68>
 8005cba:	e6f9      	b.n	8005ab0 <_dtoa_r+0x968>
 8005cbc:	9a03      	ldr	r2, [sp, #12]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d1a5      	bne.n	8005c0e <_dtoa_r+0xac6>
 8005cc2:	2331      	movs	r3, #49	; 0x31
 8005cc4:	f10a 0a01 	add.w	sl, sl, #1
 8005cc8:	e779      	b.n	8005bbe <_dtoa_r+0xa76>
 8005cca:	4b14      	ldr	r3, [pc, #80]	; (8005d1c <_dtoa_r+0xbd4>)
 8005ccc:	f7ff baa8 	b.w	8005220 <_dtoa_r+0xd8>
 8005cd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	f47f aa81 	bne.w	80051da <_dtoa_r+0x92>
 8005cd8:	4b11      	ldr	r3, [pc, #68]	; (8005d20 <_dtoa_r+0xbd8>)
 8005cda:	f7ff baa1 	b.w	8005220 <_dtoa_r+0xd8>
 8005cde:	f1b9 0f00 	cmp.w	r9, #0
 8005ce2:	dc03      	bgt.n	8005cec <_dtoa_r+0xba4>
 8005ce4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ce6:	2b02      	cmp	r3, #2
 8005ce8:	f73f aecb 	bgt.w	8005a82 <_dtoa_r+0x93a>
 8005cec:	9f03      	ldr	r7, [sp, #12]
 8005cee:	4621      	mov	r1, r4
 8005cf0:	4658      	mov	r0, fp
 8005cf2:	f7ff f99b 	bl	800502c <quorem>
 8005cf6:	9a03      	ldr	r2, [sp, #12]
 8005cf8:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005cfc:	f807 3b01 	strb.w	r3, [r7], #1
 8005d00:	1aba      	subs	r2, r7, r2
 8005d02:	4591      	cmp	r9, r2
 8005d04:	ddba      	ble.n	8005c7c <_dtoa_r+0xb34>
 8005d06:	4659      	mov	r1, fp
 8005d08:	2300      	movs	r3, #0
 8005d0a:	220a      	movs	r2, #10
 8005d0c:	4628      	mov	r0, r5
 8005d0e:	f000 f893 	bl	8005e38 <__multadd>
 8005d12:	4683      	mov	fp, r0
 8005d14:	e7eb      	b.n	8005cee <_dtoa_r+0xba6>
 8005d16:	bf00      	nop
 8005d18:	080075ef 	.word	0x080075ef
 8005d1c:	0800754c 	.word	0x0800754c
 8005d20:	08007570 	.word	0x08007570

08005d24 <_localeconv_r>:
 8005d24:	4800      	ldr	r0, [pc, #0]	; (8005d28 <_localeconv_r+0x4>)
 8005d26:	4770      	bx	lr
 8005d28:	20000170 	.word	0x20000170

08005d2c <malloc>:
 8005d2c:	4b02      	ldr	r3, [pc, #8]	; (8005d38 <malloc+0xc>)
 8005d2e:	4601      	mov	r1, r0
 8005d30:	6818      	ldr	r0, [r3, #0]
 8005d32:	f000 bc1d 	b.w	8006570 <_malloc_r>
 8005d36:	bf00      	nop
 8005d38:	2000001c 	.word	0x2000001c

08005d3c <memchr>:
 8005d3c:	4603      	mov	r3, r0
 8005d3e:	b510      	push	{r4, lr}
 8005d40:	b2c9      	uxtb	r1, r1
 8005d42:	4402      	add	r2, r0
 8005d44:	4293      	cmp	r3, r2
 8005d46:	4618      	mov	r0, r3
 8005d48:	d101      	bne.n	8005d4e <memchr+0x12>
 8005d4a:	2000      	movs	r0, #0
 8005d4c:	e003      	b.n	8005d56 <memchr+0x1a>
 8005d4e:	7804      	ldrb	r4, [r0, #0]
 8005d50:	3301      	adds	r3, #1
 8005d52:	428c      	cmp	r4, r1
 8005d54:	d1f6      	bne.n	8005d44 <memchr+0x8>
 8005d56:	bd10      	pop	{r4, pc}

08005d58 <memcpy>:
 8005d58:	440a      	add	r2, r1
 8005d5a:	4291      	cmp	r1, r2
 8005d5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d60:	d100      	bne.n	8005d64 <memcpy+0xc>
 8005d62:	4770      	bx	lr
 8005d64:	b510      	push	{r4, lr}
 8005d66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d6a:	4291      	cmp	r1, r2
 8005d6c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d70:	d1f9      	bne.n	8005d66 <memcpy+0xe>
 8005d72:	bd10      	pop	{r4, pc}

08005d74 <_Balloc>:
 8005d74:	b570      	push	{r4, r5, r6, lr}
 8005d76:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d78:	4604      	mov	r4, r0
 8005d7a:	460d      	mov	r5, r1
 8005d7c:	b976      	cbnz	r6, 8005d9c <_Balloc+0x28>
 8005d7e:	2010      	movs	r0, #16
 8005d80:	f7ff ffd4 	bl	8005d2c <malloc>
 8005d84:	4602      	mov	r2, r0
 8005d86:	6260      	str	r0, [r4, #36]	; 0x24
 8005d88:	b920      	cbnz	r0, 8005d94 <_Balloc+0x20>
 8005d8a:	2166      	movs	r1, #102	; 0x66
 8005d8c:	4b17      	ldr	r3, [pc, #92]	; (8005dec <_Balloc+0x78>)
 8005d8e:	4818      	ldr	r0, [pc, #96]	; (8005df0 <_Balloc+0x7c>)
 8005d90:	f000 fdce 	bl	8006930 <__assert_func>
 8005d94:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d98:	6006      	str	r6, [r0, #0]
 8005d9a:	60c6      	str	r6, [r0, #12]
 8005d9c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d9e:	68f3      	ldr	r3, [r6, #12]
 8005da0:	b183      	cbz	r3, 8005dc4 <_Balloc+0x50>
 8005da2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005da4:	68db      	ldr	r3, [r3, #12]
 8005da6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005daa:	b9b8      	cbnz	r0, 8005ddc <_Balloc+0x68>
 8005dac:	2101      	movs	r1, #1
 8005dae:	fa01 f605 	lsl.w	r6, r1, r5
 8005db2:	1d72      	adds	r2, r6, #5
 8005db4:	4620      	mov	r0, r4
 8005db6:	0092      	lsls	r2, r2, #2
 8005db8:	f000 fb5e 	bl	8006478 <_calloc_r>
 8005dbc:	b160      	cbz	r0, 8005dd8 <_Balloc+0x64>
 8005dbe:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005dc2:	e00e      	b.n	8005de2 <_Balloc+0x6e>
 8005dc4:	2221      	movs	r2, #33	; 0x21
 8005dc6:	2104      	movs	r1, #4
 8005dc8:	4620      	mov	r0, r4
 8005dca:	f000 fb55 	bl	8006478 <_calloc_r>
 8005dce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005dd0:	60f0      	str	r0, [r6, #12]
 8005dd2:	68db      	ldr	r3, [r3, #12]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d1e4      	bne.n	8005da2 <_Balloc+0x2e>
 8005dd8:	2000      	movs	r0, #0
 8005dda:	bd70      	pop	{r4, r5, r6, pc}
 8005ddc:	6802      	ldr	r2, [r0, #0]
 8005dde:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005de2:	2300      	movs	r3, #0
 8005de4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005de8:	e7f7      	b.n	8005dda <_Balloc+0x66>
 8005dea:	bf00      	nop
 8005dec:	0800757d 	.word	0x0800757d
 8005df0:	08007600 	.word	0x08007600

08005df4 <_Bfree>:
 8005df4:	b570      	push	{r4, r5, r6, lr}
 8005df6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005df8:	4605      	mov	r5, r0
 8005dfa:	460c      	mov	r4, r1
 8005dfc:	b976      	cbnz	r6, 8005e1c <_Bfree+0x28>
 8005dfe:	2010      	movs	r0, #16
 8005e00:	f7ff ff94 	bl	8005d2c <malloc>
 8005e04:	4602      	mov	r2, r0
 8005e06:	6268      	str	r0, [r5, #36]	; 0x24
 8005e08:	b920      	cbnz	r0, 8005e14 <_Bfree+0x20>
 8005e0a:	218a      	movs	r1, #138	; 0x8a
 8005e0c:	4b08      	ldr	r3, [pc, #32]	; (8005e30 <_Bfree+0x3c>)
 8005e0e:	4809      	ldr	r0, [pc, #36]	; (8005e34 <_Bfree+0x40>)
 8005e10:	f000 fd8e 	bl	8006930 <__assert_func>
 8005e14:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005e18:	6006      	str	r6, [r0, #0]
 8005e1a:	60c6      	str	r6, [r0, #12]
 8005e1c:	b13c      	cbz	r4, 8005e2e <_Bfree+0x3a>
 8005e1e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005e20:	6862      	ldr	r2, [r4, #4]
 8005e22:	68db      	ldr	r3, [r3, #12]
 8005e24:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005e28:	6021      	str	r1, [r4, #0]
 8005e2a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005e2e:	bd70      	pop	{r4, r5, r6, pc}
 8005e30:	0800757d 	.word	0x0800757d
 8005e34:	08007600 	.word	0x08007600

08005e38 <__multadd>:
 8005e38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e3c:	4607      	mov	r7, r0
 8005e3e:	460c      	mov	r4, r1
 8005e40:	461e      	mov	r6, r3
 8005e42:	2000      	movs	r0, #0
 8005e44:	690d      	ldr	r5, [r1, #16]
 8005e46:	f101 0c14 	add.w	ip, r1, #20
 8005e4a:	f8dc 3000 	ldr.w	r3, [ip]
 8005e4e:	3001      	adds	r0, #1
 8005e50:	b299      	uxth	r1, r3
 8005e52:	fb02 6101 	mla	r1, r2, r1, r6
 8005e56:	0c1e      	lsrs	r6, r3, #16
 8005e58:	0c0b      	lsrs	r3, r1, #16
 8005e5a:	fb02 3306 	mla	r3, r2, r6, r3
 8005e5e:	b289      	uxth	r1, r1
 8005e60:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e64:	4285      	cmp	r5, r0
 8005e66:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e6a:	f84c 1b04 	str.w	r1, [ip], #4
 8005e6e:	dcec      	bgt.n	8005e4a <__multadd+0x12>
 8005e70:	b30e      	cbz	r6, 8005eb6 <__multadd+0x7e>
 8005e72:	68a3      	ldr	r3, [r4, #8]
 8005e74:	42ab      	cmp	r3, r5
 8005e76:	dc19      	bgt.n	8005eac <__multadd+0x74>
 8005e78:	6861      	ldr	r1, [r4, #4]
 8005e7a:	4638      	mov	r0, r7
 8005e7c:	3101      	adds	r1, #1
 8005e7e:	f7ff ff79 	bl	8005d74 <_Balloc>
 8005e82:	4680      	mov	r8, r0
 8005e84:	b928      	cbnz	r0, 8005e92 <__multadd+0x5a>
 8005e86:	4602      	mov	r2, r0
 8005e88:	21b5      	movs	r1, #181	; 0xb5
 8005e8a:	4b0c      	ldr	r3, [pc, #48]	; (8005ebc <__multadd+0x84>)
 8005e8c:	480c      	ldr	r0, [pc, #48]	; (8005ec0 <__multadd+0x88>)
 8005e8e:	f000 fd4f 	bl	8006930 <__assert_func>
 8005e92:	6922      	ldr	r2, [r4, #16]
 8005e94:	f104 010c 	add.w	r1, r4, #12
 8005e98:	3202      	adds	r2, #2
 8005e9a:	0092      	lsls	r2, r2, #2
 8005e9c:	300c      	adds	r0, #12
 8005e9e:	f7ff ff5b 	bl	8005d58 <memcpy>
 8005ea2:	4621      	mov	r1, r4
 8005ea4:	4638      	mov	r0, r7
 8005ea6:	f7ff ffa5 	bl	8005df4 <_Bfree>
 8005eaa:	4644      	mov	r4, r8
 8005eac:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005eb0:	3501      	adds	r5, #1
 8005eb2:	615e      	str	r6, [r3, #20]
 8005eb4:	6125      	str	r5, [r4, #16]
 8005eb6:	4620      	mov	r0, r4
 8005eb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005ebc:	080075ef 	.word	0x080075ef
 8005ec0:	08007600 	.word	0x08007600

08005ec4 <__hi0bits>:
 8005ec4:	0c02      	lsrs	r2, r0, #16
 8005ec6:	0412      	lsls	r2, r2, #16
 8005ec8:	4603      	mov	r3, r0
 8005eca:	b9ca      	cbnz	r2, 8005f00 <__hi0bits+0x3c>
 8005ecc:	0403      	lsls	r3, r0, #16
 8005ece:	2010      	movs	r0, #16
 8005ed0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8005ed4:	bf04      	itt	eq
 8005ed6:	021b      	lsleq	r3, r3, #8
 8005ed8:	3008      	addeq	r0, #8
 8005eda:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005ede:	bf04      	itt	eq
 8005ee0:	011b      	lsleq	r3, r3, #4
 8005ee2:	3004      	addeq	r0, #4
 8005ee4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005ee8:	bf04      	itt	eq
 8005eea:	009b      	lsleq	r3, r3, #2
 8005eec:	3002      	addeq	r0, #2
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	db05      	blt.n	8005efe <__hi0bits+0x3a>
 8005ef2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8005ef6:	f100 0001 	add.w	r0, r0, #1
 8005efa:	bf08      	it	eq
 8005efc:	2020      	moveq	r0, #32
 8005efe:	4770      	bx	lr
 8005f00:	2000      	movs	r0, #0
 8005f02:	e7e5      	b.n	8005ed0 <__hi0bits+0xc>

08005f04 <__lo0bits>:
 8005f04:	6803      	ldr	r3, [r0, #0]
 8005f06:	4602      	mov	r2, r0
 8005f08:	f013 0007 	ands.w	r0, r3, #7
 8005f0c:	d00b      	beq.n	8005f26 <__lo0bits+0x22>
 8005f0e:	07d9      	lsls	r1, r3, #31
 8005f10:	d421      	bmi.n	8005f56 <__lo0bits+0x52>
 8005f12:	0798      	lsls	r0, r3, #30
 8005f14:	bf49      	itett	mi
 8005f16:	085b      	lsrmi	r3, r3, #1
 8005f18:	089b      	lsrpl	r3, r3, #2
 8005f1a:	2001      	movmi	r0, #1
 8005f1c:	6013      	strmi	r3, [r2, #0]
 8005f1e:	bf5c      	itt	pl
 8005f20:	2002      	movpl	r0, #2
 8005f22:	6013      	strpl	r3, [r2, #0]
 8005f24:	4770      	bx	lr
 8005f26:	b299      	uxth	r1, r3
 8005f28:	b909      	cbnz	r1, 8005f2e <__lo0bits+0x2a>
 8005f2a:	2010      	movs	r0, #16
 8005f2c:	0c1b      	lsrs	r3, r3, #16
 8005f2e:	b2d9      	uxtb	r1, r3
 8005f30:	b909      	cbnz	r1, 8005f36 <__lo0bits+0x32>
 8005f32:	3008      	adds	r0, #8
 8005f34:	0a1b      	lsrs	r3, r3, #8
 8005f36:	0719      	lsls	r1, r3, #28
 8005f38:	bf04      	itt	eq
 8005f3a:	091b      	lsreq	r3, r3, #4
 8005f3c:	3004      	addeq	r0, #4
 8005f3e:	0799      	lsls	r1, r3, #30
 8005f40:	bf04      	itt	eq
 8005f42:	089b      	lsreq	r3, r3, #2
 8005f44:	3002      	addeq	r0, #2
 8005f46:	07d9      	lsls	r1, r3, #31
 8005f48:	d403      	bmi.n	8005f52 <__lo0bits+0x4e>
 8005f4a:	085b      	lsrs	r3, r3, #1
 8005f4c:	f100 0001 	add.w	r0, r0, #1
 8005f50:	d003      	beq.n	8005f5a <__lo0bits+0x56>
 8005f52:	6013      	str	r3, [r2, #0]
 8005f54:	4770      	bx	lr
 8005f56:	2000      	movs	r0, #0
 8005f58:	4770      	bx	lr
 8005f5a:	2020      	movs	r0, #32
 8005f5c:	4770      	bx	lr
	...

08005f60 <__i2b>:
 8005f60:	b510      	push	{r4, lr}
 8005f62:	460c      	mov	r4, r1
 8005f64:	2101      	movs	r1, #1
 8005f66:	f7ff ff05 	bl	8005d74 <_Balloc>
 8005f6a:	4602      	mov	r2, r0
 8005f6c:	b928      	cbnz	r0, 8005f7a <__i2b+0x1a>
 8005f6e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005f72:	4b04      	ldr	r3, [pc, #16]	; (8005f84 <__i2b+0x24>)
 8005f74:	4804      	ldr	r0, [pc, #16]	; (8005f88 <__i2b+0x28>)
 8005f76:	f000 fcdb 	bl	8006930 <__assert_func>
 8005f7a:	2301      	movs	r3, #1
 8005f7c:	6144      	str	r4, [r0, #20]
 8005f7e:	6103      	str	r3, [r0, #16]
 8005f80:	bd10      	pop	{r4, pc}
 8005f82:	bf00      	nop
 8005f84:	080075ef 	.word	0x080075ef
 8005f88:	08007600 	.word	0x08007600

08005f8c <__multiply>:
 8005f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f90:	4691      	mov	r9, r2
 8005f92:	690a      	ldr	r2, [r1, #16]
 8005f94:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005f98:	460c      	mov	r4, r1
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	bfbe      	ittt	lt
 8005f9e:	460b      	movlt	r3, r1
 8005fa0:	464c      	movlt	r4, r9
 8005fa2:	4699      	movlt	r9, r3
 8005fa4:	6927      	ldr	r7, [r4, #16]
 8005fa6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005faa:	68a3      	ldr	r3, [r4, #8]
 8005fac:	6861      	ldr	r1, [r4, #4]
 8005fae:	eb07 060a 	add.w	r6, r7, sl
 8005fb2:	42b3      	cmp	r3, r6
 8005fb4:	b085      	sub	sp, #20
 8005fb6:	bfb8      	it	lt
 8005fb8:	3101      	addlt	r1, #1
 8005fba:	f7ff fedb 	bl	8005d74 <_Balloc>
 8005fbe:	b930      	cbnz	r0, 8005fce <__multiply+0x42>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	f240 115d 	movw	r1, #349	; 0x15d
 8005fc6:	4b43      	ldr	r3, [pc, #268]	; (80060d4 <__multiply+0x148>)
 8005fc8:	4843      	ldr	r0, [pc, #268]	; (80060d8 <__multiply+0x14c>)
 8005fca:	f000 fcb1 	bl	8006930 <__assert_func>
 8005fce:	f100 0514 	add.w	r5, r0, #20
 8005fd2:	462b      	mov	r3, r5
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005fda:	4543      	cmp	r3, r8
 8005fdc:	d321      	bcc.n	8006022 <__multiply+0x96>
 8005fde:	f104 0314 	add.w	r3, r4, #20
 8005fe2:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005fe6:	f109 0314 	add.w	r3, r9, #20
 8005fea:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005fee:	9202      	str	r2, [sp, #8]
 8005ff0:	1b3a      	subs	r2, r7, r4
 8005ff2:	3a15      	subs	r2, #21
 8005ff4:	f022 0203 	bic.w	r2, r2, #3
 8005ff8:	3204      	adds	r2, #4
 8005ffa:	f104 0115 	add.w	r1, r4, #21
 8005ffe:	428f      	cmp	r7, r1
 8006000:	bf38      	it	cc
 8006002:	2204      	movcc	r2, #4
 8006004:	9201      	str	r2, [sp, #4]
 8006006:	9a02      	ldr	r2, [sp, #8]
 8006008:	9303      	str	r3, [sp, #12]
 800600a:	429a      	cmp	r2, r3
 800600c:	d80c      	bhi.n	8006028 <__multiply+0x9c>
 800600e:	2e00      	cmp	r6, #0
 8006010:	dd03      	ble.n	800601a <__multiply+0x8e>
 8006012:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006016:	2b00      	cmp	r3, #0
 8006018:	d059      	beq.n	80060ce <__multiply+0x142>
 800601a:	6106      	str	r6, [r0, #16]
 800601c:	b005      	add	sp, #20
 800601e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006022:	f843 2b04 	str.w	r2, [r3], #4
 8006026:	e7d8      	b.n	8005fda <__multiply+0x4e>
 8006028:	f8b3 a000 	ldrh.w	sl, [r3]
 800602c:	f1ba 0f00 	cmp.w	sl, #0
 8006030:	d023      	beq.n	800607a <__multiply+0xee>
 8006032:	46a9      	mov	r9, r5
 8006034:	f04f 0c00 	mov.w	ip, #0
 8006038:	f104 0e14 	add.w	lr, r4, #20
 800603c:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006040:	f8d9 1000 	ldr.w	r1, [r9]
 8006044:	fa1f fb82 	uxth.w	fp, r2
 8006048:	b289      	uxth	r1, r1
 800604a:	fb0a 110b 	mla	r1, sl, fp, r1
 800604e:	4461      	add	r1, ip
 8006050:	f8d9 c000 	ldr.w	ip, [r9]
 8006054:	0c12      	lsrs	r2, r2, #16
 8006056:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800605a:	fb0a c202 	mla	r2, sl, r2, ip
 800605e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006062:	b289      	uxth	r1, r1
 8006064:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006068:	4577      	cmp	r7, lr
 800606a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800606e:	f849 1b04 	str.w	r1, [r9], #4
 8006072:	d8e3      	bhi.n	800603c <__multiply+0xb0>
 8006074:	9a01      	ldr	r2, [sp, #4]
 8006076:	f845 c002 	str.w	ip, [r5, r2]
 800607a:	9a03      	ldr	r2, [sp, #12]
 800607c:	3304      	adds	r3, #4
 800607e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006082:	f1b9 0f00 	cmp.w	r9, #0
 8006086:	d020      	beq.n	80060ca <__multiply+0x13e>
 8006088:	46ae      	mov	lr, r5
 800608a:	f04f 0a00 	mov.w	sl, #0
 800608e:	6829      	ldr	r1, [r5, #0]
 8006090:	f104 0c14 	add.w	ip, r4, #20
 8006094:	f8bc b000 	ldrh.w	fp, [ip]
 8006098:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800609c:	b289      	uxth	r1, r1
 800609e:	fb09 220b 	mla	r2, r9, fp, r2
 80060a2:	4492      	add	sl, r2
 80060a4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80060a8:	f84e 1b04 	str.w	r1, [lr], #4
 80060ac:	f85c 2b04 	ldr.w	r2, [ip], #4
 80060b0:	f8be 1000 	ldrh.w	r1, [lr]
 80060b4:	0c12      	lsrs	r2, r2, #16
 80060b6:	fb09 1102 	mla	r1, r9, r2, r1
 80060ba:	4567      	cmp	r7, ip
 80060bc:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80060c0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80060c4:	d8e6      	bhi.n	8006094 <__multiply+0x108>
 80060c6:	9a01      	ldr	r2, [sp, #4]
 80060c8:	50a9      	str	r1, [r5, r2]
 80060ca:	3504      	adds	r5, #4
 80060cc:	e79b      	b.n	8006006 <__multiply+0x7a>
 80060ce:	3e01      	subs	r6, #1
 80060d0:	e79d      	b.n	800600e <__multiply+0x82>
 80060d2:	bf00      	nop
 80060d4:	080075ef 	.word	0x080075ef
 80060d8:	08007600 	.word	0x08007600

080060dc <__pow5mult>:
 80060dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060e0:	4615      	mov	r5, r2
 80060e2:	f012 0203 	ands.w	r2, r2, #3
 80060e6:	4606      	mov	r6, r0
 80060e8:	460f      	mov	r7, r1
 80060ea:	d007      	beq.n	80060fc <__pow5mult+0x20>
 80060ec:	4c25      	ldr	r4, [pc, #148]	; (8006184 <__pow5mult+0xa8>)
 80060ee:	3a01      	subs	r2, #1
 80060f0:	2300      	movs	r3, #0
 80060f2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060f6:	f7ff fe9f 	bl	8005e38 <__multadd>
 80060fa:	4607      	mov	r7, r0
 80060fc:	10ad      	asrs	r5, r5, #2
 80060fe:	d03d      	beq.n	800617c <__pow5mult+0xa0>
 8006100:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006102:	b97c      	cbnz	r4, 8006124 <__pow5mult+0x48>
 8006104:	2010      	movs	r0, #16
 8006106:	f7ff fe11 	bl	8005d2c <malloc>
 800610a:	4602      	mov	r2, r0
 800610c:	6270      	str	r0, [r6, #36]	; 0x24
 800610e:	b928      	cbnz	r0, 800611c <__pow5mult+0x40>
 8006110:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006114:	4b1c      	ldr	r3, [pc, #112]	; (8006188 <__pow5mult+0xac>)
 8006116:	481d      	ldr	r0, [pc, #116]	; (800618c <__pow5mult+0xb0>)
 8006118:	f000 fc0a 	bl	8006930 <__assert_func>
 800611c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006120:	6004      	str	r4, [r0, #0]
 8006122:	60c4      	str	r4, [r0, #12]
 8006124:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006128:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800612c:	b94c      	cbnz	r4, 8006142 <__pow5mult+0x66>
 800612e:	f240 2171 	movw	r1, #625	; 0x271
 8006132:	4630      	mov	r0, r6
 8006134:	f7ff ff14 	bl	8005f60 <__i2b>
 8006138:	2300      	movs	r3, #0
 800613a:	4604      	mov	r4, r0
 800613c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006140:	6003      	str	r3, [r0, #0]
 8006142:	f04f 0900 	mov.w	r9, #0
 8006146:	07eb      	lsls	r3, r5, #31
 8006148:	d50a      	bpl.n	8006160 <__pow5mult+0x84>
 800614a:	4639      	mov	r1, r7
 800614c:	4622      	mov	r2, r4
 800614e:	4630      	mov	r0, r6
 8006150:	f7ff ff1c 	bl	8005f8c <__multiply>
 8006154:	4680      	mov	r8, r0
 8006156:	4639      	mov	r1, r7
 8006158:	4630      	mov	r0, r6
 800615a:	f7ff fe4b 	bl	8005df4 <_Bfree>
 800615e:	4647      	mov	r7, r8
 8006160:	106d      	asrs	r5, r5, #1
 8006162:	d00b      	beq.n	800617c <__pow5mult+0xa0>
 8006164:	6820      	ldr	r0, [r4, #0]
 8006166:	b938      	cbnz	r0, 8006178 <__pow5mult+0x9c>
 8006168:	4622      	mov	r2, r4
 800616a:	4621      	mov	r1, r4
 800616c:	4630      	mov	r0, r6
 800616e:	f7ff ff0d 	bl	8005f8c <__multiply>
 8006172:	6020      	str	r0, [r4, #0]
 8006174:	f8c0 9000 	str.w	r9, [r0]
 8006178:	4604      	mov	r4, r0
 800617a:	e7e4      	b.n	8006146 <__pow5mult+0x6a>
 800617c:	4638      	mov	r0, r7
 800617e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006182:	bf00      	nop
 8006184:	08007750 	.word	0x08007750
 8006188:	0800757d 	.word	0x0800757d
 800618c:	08007600 	.word	0x08007600

08006190 <__lshift>:
 8006190:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006194:	460c      	mov	r4, r1
 8006196:	4607      	mov	r7, r0
 8006198:	4691      	mov	r9, r2
 800619a:	6923      	ldr	r3, [r4, #16]
 800619c:	6849      	ldr	r1, [r1, #4]
 800619e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80061a2:	68a3      	ldr	r3, [r4, #8]
 80061a4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80061a8:	f108 0601 	add.w	r6, r8, #1
 80061ac:	42b3      	cmp	r3, r6
 80061ae:	db0b      	blt.n	80061c8 <__lshift+0x38>
 80061b0:	4638      	mov	r0, r7
 80061b2:	f7ff fddf 	bl	8005d74 <_Balloc>
 80061b6:	4605      	mov	r5, r0
 80061b8:	b948      	cbnz	r0, 80061ce <__lshift+0x3e>
 80061ba:	4602      	mov	r2, r0
 80061bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80061c0:	4b29      	ldr	r3, [pc, #164]	; (8006268 <__lshift+0xd8>)
 80061c2:	482a      	ldr	r0, [pc, #168]	; (800626c <__lshift+0xdc>)
 80061c4:	f000 fbb4 	bl	8006930 <__assert_func>
 80061c8:	3101      	adds	r1, #1
 80061ca:	005b      	lsls	r3, r3, #1
 80061cc:	e7ee      	b.n	80061ac <__lshift+0x1c>
 80061ce:	2300      	movs	r3, #0
 80061d0:	f100 0114 	add.w	r1, r0, #20
 80061d4:	f100 0210 	add.w	r2, r0, #16
 80061d8:	4618      	mov	r0, r3
 80061da:	4553      	cmp	r3, sl
 80061dc:	db37      	blt.n	800624e <__lshift+0xbe>
 80061de:	6920      	ldr	r0, [r4, #16]
 80061e0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061e4:	f104 0314 	add.w	r3, r4, #20
 80061e8:	f019 091f 	ands.w	r9, r9, #31
 80061ec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061f0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80061f4:	d02f      	beq.n	8006256 <__lshift+0xc6>
 80061f6:	468a      	mov	sl, r1
 80061f8:	f04f 0c00 	mov.w	ip, #0
 80061fc:	f1c9 0e20 	rsb	lr, r9, #32
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	fa02 f209 	lsl.w	r2, r2, r9
 8006206:	ea42 020c 	orr.w	r2, r2, ip
 800620a:	f84a 2b04 	str.w	r2, [sl], #4
 800620e:	f853 2b04 	ldr.w	r2, [r3], #4
 8006212:	4298      	cmp	r0, r3
 8006214:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006218:	d8f2      	bhi.n	8006200 <__lshift+0x70>
 800621a:	1b03      	subs	r3, r0, r4
 800621c:	3b15      	subs	r3, #21
 800621e:	f023 0303 	bic.w	r3, r3, #3
 8006222:	3304      	adds	r3, #4
 8006224:	f104 0215 	add.w	r2, r4, #21
 8006228:	4290      	cmp	r0, r2
 800622a:	bf38      	it	cc
 800622c:	2304      	movcc	r3, #4
 800622e:	f841 c003 	str.w	ip, [r1, r3]
 8006232:	f1bc 0f00 	cmp.w	ip, #0
 8006236:	d001      	beq.n	800623c <__lshift+0xac>
 8006238:	f108 0602 	add.w	r6, r8, #2
 800623c:	3e01      	subs	r6, #1
 800623e:	4638      	mov	r0, r7
 8006240:	4621      	mov	r1, r4
 8006242:	612e      	str	r6, [r5, #16]
 8006244:	f7ff fdd6 	bl	8005df4 <_Bfree>
 8006248:	4628      	mov	r0, r5
 800624a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800624e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006252:	3301      	adds	r3, #1
 8006254:	e7c1      	b.n	80061da <__lshift+0x4a>
 8006256:	3904      	subs	r1, #4
 8006258:	f853 2b04 	ldr.w	r2, [r3], #4
 800625c:	4298      	cmp	r0, r3
 800625e:	f841 2f04 	str.w	r2, [r1, #4]!
 8006262:	d8f9      	bhi.n	8006258 <__lshift+0xc8>
 8006264:	e7ea      	b.n	800623c <__lshift+0xac>
 8006266:	bf00      	nop
 8006268:	080075ef 	.word	0x080075ef
 800626c:	08007600 	.word	0x08007600

08006270 <__mcmp>:
 8006270:	4603      	mov	r3, r0
 8006272:	690a      	ldr	r2, [r1, #16]
 8006274:	6900      	ldr	r0, [r0, #16]
 8006276:	b530      	push	{r4, r5, lr}
 8006278:	1a80      	subs	r0, r0, r2
 800627a:	d10d      	bne.n	8006298 <__mcmp+0x28>
 800627c:	3314      	adds	r3, #20
 800627e:	3114      	adds	r1, #20
 8006280:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006284:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006288:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800628c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006290:	4295      	cmp	r5, r2
 8006292:	d002      	beq.n	800629a <__mcmp+0x2a>
 8006294:	d304      	bcc.n	80062a0 <__mcmp+0x30>
 8006296:	2001      	movs	r0, #1
 8006298:	bd30      	pop	{r4, r5, pc}
 800629a:	42a3      	cmp	r3, r4
 800629c:	d3f4      	bcc.n	8006288 <__mcmp+0x18>
 800629e:	e7fb      	b.n	8006298 <__mcmp+0x28>
 80062a0:	f04f 30ff 	mov.w	r0, #4294967295
 80062a4:	e7f8      	b.n	8006298 <__mcmp+0x28>
	...

080062a8 <__mdiff>:
 80062a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062ac:	460d      	mov	r5, r1
 80062ae:	4607      	mov	r7, r0
 80062b0:	4611      	mov	r1, r2
 80062b2:	4628      	mov	r0, r5
 80062b4:	4614      	mov	r4, r2
 80062b6:	f7ff ffdb 	bl	8006270 <__mcmp>
 80062ba:	1e06      	subs	r6, r0, #0
 80062bc:	d111      	bne.n	80062e2 <__mdiff+0x3a>
 80062be:	4631      	mov	r1, r6
 80062c0:	4638      	mov	r0, r7
 80062c2:	f7ff fd57 	bl	8005d74 <_Balloc>
 80062c6:	4602      	mov	r2, r0
 80062c8:	b928      	cbnz	r0, 80062d6 <__mdiff+0x2e>
 80062ca:	f240 2132 	movw	r1, #562	; 0x232
 80062ce:	4b3a      	ldr	r3, [pc, #232]	; (80063b8 <__mdiff+0x110>)
 80062d0:	483a      	ldr	r0, [pc, #232]	; (80063bc <__mdiff+0x114>)
 80062d2:	f000 fb2d 	bl	8006930 <__assert_func>
 80062d6:	2301      	movs	r3, #1
 80062d8:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80062dc:	4610      	mov	r0, r2
 80062de:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062e2:	bfa4      	itt	ge
 80062e4:	4623      	movge	r3, r4
 80062e6:	462c      	movge	r4, r5
 80062e8:	4638      	mov	r0, r7
 80062ea:	6861      	ldr	r1, [r4, #4]
 80062ec:	bfa6      	itte	ge
 80062ee:	461d      	movge	r5, r3
 80062f0:	2600      	movge	r6, #0
 80062f2:	2601      	movlt	r6, #1
 80062f4:	f7ff fd3e 	bl	8005d74 <_Balloc>
 80062f8:	4602      	mov	r2, r0
 80062fa:	b918      	cbnz	r0, 8006304 <__mdiff+0x5c>
 80062fc:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006300:	4b2d      	ldr	r3, [pc, #180]	; (80063b8 <__mdiff+0x110>)
 8006302:	e7e5      	b.n	80062d0 <__mdiff+0x28>
 8006304:	f102 0814 	add.w	r8, r2, #20
 8006308:	46c2      	mov	sl, r8
 800630a:	f04f 0c00 	mov.w	ip, #0
 800630e:	6927      	ldr	r7, [r4, #16]
 8006310:	60c6      	str	r6, [r0, #12]
 8006312:	692e      	ldr	r6, [r5, #16]
 8006314:	f104 0014 	add.w	r0, r4, #20
 8006318:	f105 0914 	add.w	r9, r5, #20
 800631c:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8006320:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006324:	3410      	adds	r4, #16
 8006326:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800632a:	f859 3b04 	ldr.w	r3, [r9], #4
 800632e:	fa1f f18b 	uxth.w	r1, fp
 8006332:	448c      	add	ip, r1
 8006334:	b299      	uxth	r1, r3
 8006336:	0c1b      	lsrs	r3, r3, #16
 8006338:	ebac 0101 	sub.w	r1, ip, r1
 800633c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006340:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8006344:	b289      	uxth	r1, r1
 8006346:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800634a:	454e      	cmp	r6, r9
 800634c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006350:	f84a 3b04 	str.w	r3, [sl], #4
 8006354:	d8e7      	bhi.n	8006326 <__mdiff+0x7e>
 8006356:	1b73      	subs	r3, r6, r5
 8006358:	3b15      	subs	r3, #21
 800635a:	f023 0303 	bic.w	r3, r3, #3
 800635e:	3515      	adds	r5, #21
 8006360:	3304      	adds	r3, #4
 8006362:	42ae      	cmp	r6, r5
 8006364:	bf38      	it	cc
 8006366:	2304      	movcc	r3, #4
 8006368:	4418      	add	r0, r3
 800636a:	4443      	add	r3, r8
 800636c:	461e      	mov	r6, r3
 800636e:	4605      	mov	r5, r0
 8006370:	4575      	cmp	r5, lr
 8006372:	d30e      	bcc.n	8006392 <__mdiff+0xea>
 8006374:	f10e 0103 	add.w	r1, lr, #3
 8006378:	1a09      	subs	r1, r1, r0
 800637a:	f021 0103 	bic.w	r1, r1, #3
 800637e:	3803      	subs	r0, #3
 8006380:	4586      	cmp	lr, r0
 8006382:	bf38      	it	cc
 8006384:	2100      	movcc	r1, #0
 8006386:	4419      	add	r1, r3
 8006388:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800638c:	b18b      	cbz	r3, 80063b2 <__mdiff+0x10a>
 800638e:	6117      	str	r7, [r2, #16]
 8006390:	e7a4      	b.n	80062dc <__mdiff+0x34>
 8006392:	f855 8b04 	ldr.w	r8, [r5], #4
 8006396:	fa1f f188 	uxth.w	r1, r8
 800639a:	4461      	add	r1, ip
 800639c:	140c      	asrs	r4, r1, #16
 800639e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80063a2:	b289      	uxth	r1, r1
 80063a4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80063a8:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80063ac:	f846 1b04 	str.w	r1, [r6], #4
 80063b0:	e7de      	b.n	8006370 <__mdiff+0xc8>
 80063b2:	3f01      	subs	r7, #1
 80063b4:	e7e8      	b.n	8006388 <__mdiff+0xe0>
 80063b6:	bf00      	nop
 80063b8:	080075ef 	.word	0x080075ef
 80063bc:	08007600 	.word	0x08007600

080063c0 <__d2b>:
 80063c0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80063c4:	2101      	movs	r1, #1
 80063c6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80063ca:	4690      	mov	r8, r2
 80063cc:	461d      	mov	r5, r3
 80063ce:	f7ff fcd1 	bl	8005d74 <_Balloc>
 80063d2:	4604      	mov	r4, r0
 80063d4:	b930      	cbnz	r0, 80063e4 <__d2b+0x24>
 80063d6:	4602      	mov	r2, r0
 80063d8:	f240 310a 	movw	r1, #778	; 0x30a
 80063dc:	4b24      	ldr	r3, [pc, #144]	; (8006470 <__d2b+0xb0>)
 80063de:	4825      	ldr	r0, [pc, #148]	; (8006474 <__d2b+0xb4>)
 80063e0:	f000 faa6 	bl	8006930 <__assert_func>
 80063e4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80063e8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80063ec:	bb2d      	cbnz	r5, 800643a <__d2b+0x7a>
 80063ee:	9301      	str	r3, [sp, #4]
 80063f0:	f1b8 0300 	subs.w	r3, r8, #0
 80063f4:	d026      	beq.n	8006444 <__d2b+0x84>
 80063f6:	4668      	mov	r0, sp
 80063f8:	9300      	str	r3, [sp, #0]
 80063fa:	f7ff fd83 	bl	8005f04 <__lo0bits>
 80063fe:	9900      	ldr	r1, [sp, #0]
 8006400:	b1f0      	cbz	r0, 8006440 <__d2b+0x80>
 8006402:	9a01      	ldr	r2, [sp, #4]
 8006404:	f1c0 0320 	rsb	r3, r0, #32
 8006408:	fa02 f303 	lsl.w	r3, r2, r3
 800640c:	430b      	orrs	r3, r1
 800640e:	40c2      	lsrs	r2, r0
 8006410:	6163      	str	r3, [r4, #20]
 8006412:	9201      	str	r2, [sp, #4]
 8006414:	9b01      	ldr	r3, [sp, #4]
 8006416:	2b00      	cmp	r3, #0
 8006418:	bf14      	ite	ne
 800641a:	2102      	movne	r1, #2
 800641c:	2101      	moveq	r1, #1
 800641e:	61a3      	str	r3, [r4, #24]
 8006420:	6121      	str	r1, [r4, #16]
 8006422:	b1c5      	cbz	r5, 8006456 <__d2b+0x96>
 8006424:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8006428:	4405      	add	r5, r0
 800642a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800642e:	603d      	str	r5, [r7, #0]
 8006430:	6030      	str	r0, [r6, #0]
 8006432:	4620      	mov	r0, r4
 8006434:	b002      	add	sp, #8
 8006436:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800643a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800643e:	e7d6      	b.n	80063ee <__d2b+0x2e>
 8006440:	6161      	str	r1, [r4, #20]
 8006442:	e7e7      	b.n	8006414 <__d2b+0x54>
 8006444:	a801      	add	r0, sp, #4
 8006446:	f7ff fd5d 	bl	8005f04 <__lo0bits>
 800644a:	2101      	movs	r1, #1
 800644c:	9b01      	ldr	r3, [sp, #4]
 800644e:	6121      	str	r1, [r4, #16]
 8006450:	6163      	str	r3, [r4, #20]
 8006452:	3020      	adds	r0, #32
 8006454:	e7e5      	b.n	8006422 <__d2b+0x62>
 8006456:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800645a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800645e:	6038      	str	r0, [r7, #0]
 8006460:	6918      	ldr	r0, [r3, #16]
 8006462:	f7ff fd2f 	bl	8005ec4 <__hi0bits>
 8006466:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800646a:	6031      	str	r1, [r6, #0]
 800646c:	e7e1      	b.n	8006432 <__d2b+0x72>
 800646e:	bf00      	nop
 8006470:	080075ef 	.word	0x080075ef
 8006474:	08007600 	.word	0x08007600

08006478 <_calloc_r>:
 8006478:	b570      	push	{r4, r5, r6, lr}
 800647a:	fba1 5402 	umull	r5, r4, r1, r2
 800647e:	b934      	cbnz	r4, 800648e <_calloc_r+0x16>
 8006480:	4629      	mov	r1, r5
 8006482:	f000 f875 	bl	8006570 <_malloc_r>
 8006486:	4606      	mov	r6, r0
 8006488:	b928      	cbnz	r0, 8006496 <_calloc_r+0x1e>
 800648a:	4630      	mov	r0, r6
 800648c:	bd70      	pop	{r4, r5, r6, pc}
 800648e:	220c      	movs	r2, #12
 8006490:	2600      	movs	r6, #0
 8006492:	6002      	str	r2, [r0, #0]
 8006494:	e7f9      	b.n	800648a <_calloc_r+0x12>
 8006496:	462a      	mov	r2, r5
 8006498:	4621      	mov	r1, r4
 800649a:	f7fe f92b 	bl	80046f4 <memset>
 800649e:	e7f4      	b.n	800648a <_calloc_r+0x12>

080064a0 <_free_r>:
 80064a0:	b538      	push	{r3, r4, r5, lr}
 80064a2:	4605      	mov	r5, r0
 80064a4:	2900      	cmp	r1, #0
 80064a6:	d040      	beq.n	800652a <_free_r+0x8a>
 80064a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064ac:	1f0c      	subs	r4, r1, #4
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	bfb8      	it	lt
 80064b2:	18e4      	addlt	r4, r4, r3
 80064b4:	f000 fa98 	bl	80069e8 <__malloc_lock>
 80064b8:	4a1c      	ldr	r2, [pc, #112]	; (800652c <_free_r+0x8c>)
 80064ba:	6813      	ldr	r3, [r2, #0]
 80064bc:	b933      	cbnz	r3, 80064cc <_free_r+0x2c>
 80064be:	6063      	str	r3, [r4, #4]
 80064c0:	6014      	str	r4, [r2, #0]
 80064c2:	4628      	mov	r0, r5
 80064c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80064c8:	f000 ba94 	b.w	80069f4 <__malloc_unlock>
 80064cc:	42a3      	cmp	r3, r4
 80064ce:	d908      	bls.n	80064e2 <_free_r+0x42>
 80064d0:	6820      	ldr	r0, [r4, #0]
 80064d2:	1821      	adds	r1, r4, r0
 80064d4:	428b      	cmp	r3, r1
 80064d6:	bf01      	itttt	eq
 80064d8:	6819      	ldreq	r1, [r3, #0]
 80064da:	685b      	ldreq	r3, [r3, #4]
 80064dc:	1809      	addeq	r1, r1, r0
 80064de:	6021      	streq	r1, [r4, #0]
 80064e0:	e7ed      	b.n	80064be <_free_r+0x1e>
 80064e2:	461a      	mov	r2, r3
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	b10b      	cbz	r3, 80064ec <_free_r+0x4c>
 80064e8:	42a3      	cmp	r3, r4
 80064ea:	d9fa      	bls.n	80064e2 <_free_r+0x42>
 80064ec:	6811      	ldr	r1, [r2, #0]
 80064ee:	1850      	adds	r0, r2, r1
 80064f0:	42a0      	cmp	r0, r4
 80064f2:	d10b      	bne.n	800650c <_free_r+0x6c>
 80064f4:	6820      	ldr	r0, [r4, #0]
 80064f6:	4401      	add	r1, r0
 80064f8:	1850      	adds	r0, r2, r1
 80064fa:	4283      	cmp	r3, r0
 80064fc:	6011      	str	r1, [r2, #0]
 80064fe:	d1e0      	bne.n	80064c2 <_free_r+0x22>
 8006500:	6818      	ldr	r0, [r3, #0]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	4401      	add	r1, r0
 8006506:	6011      	str	r1, [r2, #0]
 8006508:	6053      	str	r3, [r2, #4]
 800650a:	e7da      	b.n	80064c2 <_free_r+0x22>
 800650c:	d902      	bls.n	8006514 <_free_r+0x74>
 800650e:	230c      	movs	r3, #12
 8006510:	602b      	str	r3, [r5, #0]
 8006512:	e7d6      	b.n	80064c2 <_free_r+0x22>
 8006514:	6820      	ldr	r0, [r4, #0]
 8006516:	1821      	adds	r1, r4, r0
 8006518:	428b      	cmp	r3, r1
 800651a:	bf01      	itttt	eq
 800651c:	6819      	ldreq	r1, [r3, #0]
 800651e:	685b      	ldreq	r3, [r3, #4]
 8006520:	1809      	addeq	r1, r1, r0
 8006522:	6021      	streq	r1, [r4, #0]
 8006524:	6063      	str	r3, [r4, #4]
 8006526:	6054      	str	r4, [r2, #4]
 8006528:	e7cb      	b.n	80064c2 <_free_r+0x22>
 800652a:	bd38      	pop	{r3, r4, r5, pc}
 800652c:	2000032c 	.word	0x2000032c

08006530 <sbrk_aligned>:
 8006530:	b570      	push	{r4, r5, r6, lr}
 8006532:	4e0e      	ldr	r6, [pc, #56]	; (800656c <sbrk_aligned+0x3c>)
 8006534:	460c      	mov	r4, r1
 8006536:	6831      	ldr	r1, [r6, #0]
 8006538:	4605      	mov	r5, r0
 800653a:	b911      	cbnz	r1, 8006542 <sbrk_aligned+0x12>
 800653c:	f000 f9e8 	bl	8006910 <_sbrk_r>
 8006540:	6030      	str	r0, [r6, #0]
 8006542:	4621      	mov	r1, r4
 8006544:	4628      	mov	r0, r5
 8006546:	f000 f9e3 	bl	8006910 <_sbrk_r>
 800654a:	1c43      	adds	r3, r0, #1
 800654c:	d00a      	beq.n	8006564 <sbrk_aligned+0x34>
 800654e:	1cc4      	adds	r4, r0, #3
 8006550:	f024 0403 	bic.w	r4, r4, #3
 8006554:	42a0      	cmp	r0, r4
 8006556:	d007      	beq.n	8006568 <sbrk_aligned+0x38>
 8006558:	1a21      	subs	r1, r4, r0
 800655a:	4628      	mov	r0, r5
 800655c:	f000 f9d8 	bl	8006910 <_sbrk_r>
 8006560:	3001      	adds	r0, #1
 8006562:	d101      	bne.n	8006568 <sbrk_aligned+0x38>
 8006564:	f04f 34ff 	mov.w	r4, #4294967295
 8006568:	4620      	mov	r0, r4
 800656a:	bd70      	pop	{r4, r5, r6, pc}
 800656c:	20000330 	.word	0x20000330

08006570 <_malloc_r>:
 8006570:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006574:	1ccd      	adds	r5, r1, #3
 8006576:	f025 0503 	bic.w	r5, r5, #3
 800657a:	3508      	adds	r5, #8
 800657c:	2d0c      	cmp	r5, #12
 800657e:	bf38      	it	cc
 8006580:	250c      	movcc	r5, #12
 8006582:	2d00      	cmp	r5, #0
 8006584:	4607      	mov	r7, r0
 8006586:	db01      	blt.n	800658c <_malloc_r+0x1c>
 8006588:	42a9      	cmp	r1, r5
 800658a:	d905      	bls.n	8006598 <_malloc_r+0x28>
 800658c:	230c      	movs	r3, #12
 800658e:	2600      	movs	r6, #0
 8006590:	603b      	str	r3, [r7, #0]
 8006592:	4630      	mov	r0, r6
 8006594:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006598:	4e2e      	ldr	r6, [pc, #184]	; (8006654 <_malloc_r+0xe4>)
 800659a:	f000 fa25 	bl	80069e8 <__malloc_lock>
 800659e:	6833      	ldr	r3, [r6, #0]
 80065a0:	461c      	mov	r4, r3
 80065a2:	bb34      	cbnz	r4, 80065f2 <_malloc_r+0x82>
 80065a4:	4629      	mov	r1, r5
 80065a6:	4638      	mov	r0, r7
 80065a8:	f7ff ffc2 	bl	8006530 <sbrk_aligned>
 80065ac:	1c43      	adds	r3, r0, #1
 80065ae:	4604      	mov	r4, r0
 80065b0:	d14d      	bne.n	800664e <_malloc_r+0xde>
 80065b2:	6834      	ldr	r4, [r6, #0]
 80065b4:	4626      	mov	r6, r4
 80065b6:	2e00      	cmp	r6, #0
 80065b8:	d140      	bne.n	800663c <_malloc_r+0xcc>
 80065ba:	6823      	ldr	r3, [r4, #0]
 80065bc:	4631      	mov	r1, r6
 80065be:	4638      	mov	r0, r7
 80065c0:	eb04 0803 	add.w	r8, r4, r3
 80065c4:	f000 f9a4 	bl	8006910 <_sbrk_r>
 80065c8:	4580      	cmp	r8, r0
 80065ca:	d13a      	bne.n	8006642 <_malloc_r+0xd2>
 80065cc:	6821      	ldr	r1, [r4, #0]
 80065ce:	3503      	adds	r5, #3
 80065d0:	1a6d      	subs	r5, r5, r1
 80065d2:	f025 0503 	bic.w	r5, r5, #3
 80065d6:	3508      	adds	r5, #8
 80065d8:	2d0c      	cmp	r5, #12
 80065da:	bf38      	it	cc
 80065dc:	250c      	movcc	r5, #12
 80065de:	4638      	mov	r0, r7
 80065e0:	4629      	mov	r1, r5
 80065e2:	f7ff ffa5 	bl	8006530 <sbrk_aligned>
 80065e6:	3001      	adds	r0, #1
 80065e8:	d02b      	beq.n	8006642 <_malloc_r+0xd2>
 80065ea:	6823      	ldr	r3, [r4, #0]
 80065ec:	442b      	add	r3, r5
 80065ee:	6023      	str	r3, [r4, #0]
 80065f0:	e00e      	b.n	8006610 <_malloc_r+0xa0>
 80065f2:	6822      	ldr	r2, [r4, #0]
 80065f4:	1b52      	subs	r2, r2, r5
 80065f6:	d41e      	bmi.n	8006636 <_malloc_r+0xc6>
 80065f8:	2a0b      	cmp	r2, #11
 80065fa:	d916      	bls.n	800662a <_malloc_r+0xba>
 80065fc:	1961      	adds	r1, r4, r5
 80065fe:	42a3      	cmp	r3, r4
 8006600:	6025      	str	r5, [r4, #0]
 8006602:	bf18      	it	ne
 8006604:	6059      	strne	r1, [r3, #4]
 8006606:	6863      	ldr	r3, [r4, #4]
 8006608:	bf08      	it	eq
 800660a:	6031      	streq	r1, [r6, #0]
 800660c:	5162      	str	r2, [r4, r5]
 800660e:	604b      	str	r3, [r1, #4]
 8006610:	4638      	mov	r0, r7
 8006612:	f104 060b 	add.w	r6, r4, #11
 8006616:	f000 f9ed 	bl	80069f4 <__malloc_unlock>
 800661a:	f026 0607 	bic.w	r6, r6, #7
 800661e:	1d23      	adds	r3, r4, #4
 8006620:	1af2      	subs	r2, r6, r3
 8006622:	d0b6      	beq.n	8006592 <_malloc_r+0x22>
 8006624:	1b9b      	subs	r3, r3, r6
 8006626:	50a3      	str	r3, [r4, r2]
 8006628:	e7b3      	b.n	8006592 <_malloc_r+0x22>
 800662a:	6862      	ldr	r2, [r4, #4]
 800662c:	42a3      	cmp	r3, r4
 800662e:	bf0c      	ite	eq
 8006630:	6032      	streq	r2, [r6, #0]
 8006632:	605a      	strne	r2, [r3, #4]
 8006634:	e7ec      	b.n	8006610 <_malloc_r+0xa0>
 8006636:	4623      	mov	r3, r4
 8006638:	6864      	ldr	r4, [r4, #4]
 800663a:	e7b2      	b.n	80065a2 <_malloc_r+0x32>
 800663c:	4634      	mov	r4, r6
 800663e:	6876      	ldr	r6, [r6, #4]
 8006640:	e7b9      	b.n	80065b6 <_malloc_r+0x46>
 8006642:	230c      	movs	r3, #12
 8006644:	4638      	mov	r0, r7
 8006646:	603b      	str	r3, [r7, #0]
 8006648:	f000 f9d4 	bl	80069f4 <__malloc_unlock>
 800664c:	e7a1      	b.n	8006592 <_malloc_r+0x22>
 800664e:	6025      	str	r5, [r4, #0]
 8006650:	e7de      	b.n	8006610 <_malloc_r+0xa0>
 8006652:	bf00      	nop
 8006654:	2000032c 	.word	0x2000032c

08006658 <__ssputs_r>:
 8006658:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800665c:	688e      	ldr	r6, [r1, #8]
 800665e:	4682      	mov	sl, r0
 8006660:	429e      	cmp	r6, r3
 8006662:	460c      	mov	r4, r1
 8006664:	4690      	mov	r8, r2
 8006666:	461f      	mov	r7, r3
 8006668:	d838      	bhi.n	80066dc <__ssputs_r+0x84>
 800666a:	898a      	ldrh	r2, [r1, #12]
 800666c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006670:	d032      	beq.n	80066d8 <__ssputs_r+0x80>
 8006672:	6825      	ldr	r5, [r4, #0]
 8006674:	6909      	ldr	r1, [r1, #16]
 8006676:	3301      	adds	r3, #1
 8006678:	eba5 0901 	sub.w	r9, r5, r1
 800667c:	6965      	ldr	r5, [r4, #20]
 800667e:	444b      	add	r3, r9
 8006680:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006684:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006688:	106d      	asrs	r5, r5, #1
 800668a:	429d      	cmp	r5, r3
 800668c:	bf38      	it	cc
 800668e:	461d      	movcc	r5, r3
 8006690:	0553      	lsls	r3, r2, #21
 8006692:	d531      	bpl.n	80066f8 <__ssputs_r+0xa0>
 8006694:	4629      	mov	r1, r5
 8006696:	f7ff ff6b 	bl	8006570 <_malloc_r>
 800669a:	4606      	mov	r6, r0
 800669c:	b950      	cbnz	r0, 80066b4 <__ssputs_r+0x5c>
 800669e:	230c      	movs	r3, #12
 80066a0:	f04f 30ff 	mov.w	r0, #4294967295
 80066a4:	f8ca 3000 	str.w	r3, [sl]
 80066a8:	89a3      	ldrh	r3, [r4, #12]
 80066aa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066ae:	81a3      	strh	r3, [r4, #12]
 80066b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066b4:	464a      	mov	r2, r9
 80066b6:	6921      	ldr	r1, [r4, #16]
 80066b8:	f7ff fb4e 	bl	8005d58 <memcpy>
 80066bc:	89a3      	ldrh	r3, [r4, #12]
 80066be:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80066c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066c6:	81a3      	strh	r3, [r4, #12]
 80066c8:	6126      	str	r6, [r4, #16]
 80066ca:	444e      	add	r6, r9
 80066cc:	6026      	str	r6, [r4, #0]
 80066ce:	463e      	mov	r6, r7
 80066d0:	6165      	str	r5, [r4, #20]
 80066d2:	eba5 0509 	sub.w	r5, r5, r9
 80066d6:	60a5      	str	r5, [r4, #8]
 80066d8:	42be      	cmp	r6, r7
 80066da:	d900      	bls.n	80066de <__ssputs_r+0x86>
 80066dc:	463e      	mov	r6, r7
 80066de:	4632      	mov	r2, r6
 80066e0:	4641      	mov	r1, r8
 80066e2:	6820      	ldr	r0, [r4, #0]
 80066e4:	f000 f966 	bl	80069b4 <memmove>
 80066e8:	68a3      	ldr	r3, [r4, #8]
 80066ea:	2000      	movs	r0, #0
 80066ec:	1b9b      	subs	r3, r3, r6
 80066ee:	60a3      	str	r3, [r4, #8]
 80066f0:	6823      	ldr	r3, [r4, #0]
 80066f2:	4433      	add	r3, r6
 80066f4:	6023      	str	r3, [r4, #0]
 80066f6:	e7db      	b.n	80066b0 <__ssputs_r+0x58>
 80066f8:	462a      	mov	r2, r5
 80066fa:	f000 f981 	bl	8006a00 <_realloc_r>
 80066fe:	4606      	mov	r6, r0
 8006700:	2800      	cmp	r0, #0
 8006702:	d1e1      	bne.n	80066c8 <__ssputs_r+0x70>
 8006704:	4650      	mov	r0, sl
 8006706:	6921      	ldr	r1, [r4, #16]
 8006708:	f7ff feca 	bl	80064a0 <_free_r>
 800670c:	e7c7      	b.n	800669e <__ssputs_r+0x46>
	...

08006710 <_svfiprintf_r>:
 8006710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006714:	4698      	mov	r8, r3
 8006716:	898b      	ldrh	r3, [r1, #12]
 8006718:	4607      	mov	r7, r0
 800671a:	061b      	lsls	r3, r3, #24
 800671c:	460d      	mov	r5, r1
 800671e:	4614      	mov	r4, r2
 8006720:	b09d      	sub	sp, #116	; 0x74
 8006722:	d50e      	bpl.n	8006742 <_svfiprintf_r+0x32>
 8006724:	690b      	ldr	r3, [r1, #16]
 8006726:	b963      	cbnz	r3, 8006742 <_svfiprintf_r+0x32>
 8006728:	2140      	movs	r1, #64	; 0x40
 800672a:	f7ff ff21 	bl	8006570 <_malloc_r>
 800672e:	6028      	str	r0, [r5, #0]
 8006730:	6128      	str	r0, [r5, #16]
 8006732:	b920      	cbnz	r0, 800673e <_svfiprintf_r+0x2e>
 8006734:	230c      	movs	r3, #12
 8006736:	603b      	str	r3, [r7, #0]
 8006738:	f04f 30ff 	mov.w	r0, #4294967295
 800673c:	e0d1      	b.n	80068e2 <_svfiprintf_r+0x1d2>
 800673e:	2340      	movs	r3, #64	; 0x40
 8006740:	616b      	str	r3, [r5, #20]
 8006742:	2300      	movs	r3, #0
 8006744:	9309      	str	r3, [sp, #36]	; 0x24
 8006746:	2320      	movs	r3, #32
 8006748:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800674c:	2330      	movs	r3, #48	; 0x30
 800674e:	f04f 0901 	mov.w	r9, #1
 8006752:	f8cd 800c 	str.w	r8, [sp, #12]
 8006756:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80068fc <_svfiprintf_r+0x1ec>
 800675a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800675e:	4623      	mov	r3, r4
 8006760:	469a      	mov	sl, r3
 8006762:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006766:	b10a      	cbz	r2, 800676c <_svfiprintf_r+0x5c>
 8006768:	2a25      	cmp	r2, #37	; 0x25
 800676a:	d1f9      	bne.n	8006760 <_svfiprintf_r+0x50>
 800676c:	ebba 0b04 	subs.w	fp, sl, r4
 8006770:	d00b      	beq.n	800678a <_svfiprintf_r+0x7a>
 8006772:	465b      	mov	r3, fp
 8006774:	4622      	mov	r2, r4
 8006776:	4629      	mov	r1, r5
 8006778:	4638      	mov	r0, r7
 800677a:	f7ff ff6d 	bl	8006658 <__ssputs_r>
 800677e:	3001      	adds	r0, #1
 8006780:	f000 80aa 	beq.w	80068d8 <_svfiprintf_r+0x1c8>
 8006784:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006786:	445a      	add	r2, fp
 8006788:	9209      	str	r2, [sp, #36]	; 0x24
 800678a:	f89a 3000 	ldrb.w	r3, [sl]
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 80a2 	beq.w	80068d8 <_svfiprintf_r+0x1c8>
 8006794:	2300      	movs	r3, #0
 8006796:	f04f 32ff 	mov.w	r2, #4294967295
 800679a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800679e:	f10a 0a01 	add.w	sl, sl, #1
 80067a2:	9304      	str	r3, [sp, #16]
 80067a4:	9307      	str	r3, [sp, #28]
 80067a6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80067aa:	931a      	str	r3, [sp, #104]	; 0x68
 80067ac:	4654      	mov	r4, sl
 80067ae:	2205      	movs	r2, #5
 80067b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80067b4:	4851      	ldr	r0, [pc, #324]	; (80068fc <_svfiprintf_r+0x1ec>)
 80067b6:	f7ff fac1 	bl	8005d3c <memchr>
 80067ba:	9a04      	ldr	r2, [sp, #16]
 80067bc:	b9d8      	cbnz	r0, 80067f6 <_svfiprintf_r+0xe6>
 80067be:	06d0      	lsls	r0, r2, #27
 80067c0:	bf44      	itt	mi
 80067c2:	2320      	movmi	r3, #32
 80067c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067c8:	0711      	lsls	r1, r2, #28
 80067ca:	bf44      	itt	mi
 80067cc:	232b      	movmi	r3, #43	; 0x2b
 80067ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067d2:	f89a 3000 	ldrb.w	r3, [sl]
 80067d6:	2b2a      	cmp	r3, #42	; 0x2a
 80067d8:	d015      	beq.n	8006806 <_svfiprintf_r+0xf6>
 80067da:	4654      	mov	r4, sl
 80067dc:	2000      	movs	r0, #0
 80067de:	f04f 0c0a 	mov.w	ip, #10
 80067e2:	9a07      	ldr	r2, [sp, #28]
 80067e4:	4621      	mov	r1, r4
 80067e6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067ea:	3b30      	subs	r3, #48	; 0x30
 80067ec:	2b09      	cmp	r3, #9
 80067ee:	d94e      	bls.n	800688e <_svfiprintf_r+0x17e>
 80067f0:	b1b0      	cbz	r0, 8006820 <_svfiprintf_r+0x110>
 80067f2:	9207      	str	r2, [sp, #28]
 80067f4:	e014      	b.n	8006820 <_svfiprintf_r+0x110>
 80067f6:	eba0 0308 	sub.w	r3, r0, r8
 80067fa:	fa09 f303 	lsl.w	r3, r9, r3
 80067fe:	4313      	orrs	r3, r2
 8006800:	46a2      	mov	sl, r4
 8006802:	9304      	str	r3, [sp, #16]
 8006804:	e7d2      	b.n	80067ac <_svfiprintf_r+0x9c>
 8006806:	9b03      	ldr	r3, [sp, #12]
 8006808:	1d19      	adds	r1, r3, #4
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	9103      	str	r1, [sp, #12]
 800680e:	2b00      	cmp	r3, #0
 8006810:	bfbb      	ittet	lt
 8006812:	425b      	neglt	r3, r3
 8006814:	f042 0202 	orrlt.w	r2, r2, #2
 8006818:	9307      	strge	r3, [sp, #28]
 800681a:	9307      	strlt	r3, [sp, #28]
 800681c:	bfb8      	it	lt
 800681e:	9204      	strlt	r2, [sp, #16]
 8006820:	7823      	ldrb	r3, [r4, #0]
 8006822:	2b2e      	cmp	r3, #46	; 0x2e
 8006824:	d10c      	bne.n	8006840 <_svfiprintf_r+0x130>
 8006826:	7863      	ldrb	r3, [r4, #1]
 8006828:	2b2a      	cmp	r3, #42	; 0x2a
 800682a:	d135      	bne.n	8006898 <_svfiprintf_r+0x188>
 800682c:	9b03      	ldr	r3, [sp, #12]
 800682e:	3402      	adds	r4, #2
 8006830:	1d1a      	adds	r2, r3, #4
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	9203      	str	r2, [sp, #12]
 8006836:	2b00      	cmp	r3, #0
 8006838:	bfb8      	it	lt
 800683a:	f04f 33ff 	movlt.w	r3, #4294967295
 800683e:	9305      	str	r3, [sp, #20]
 8006840:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8006900 <_svfiprintf_r+0x1f0>
 8006844:	2203      	movs	r2, #3
 8006846:	4650      	mov	r0, sl
 8006848:	7821      	ldrb	r1, [r4, #0]
 800684a:	f7ff fa77 	bl	8005d3c <memchr>
 800684e:	b140      	cbz	r0, 8006862 <_svfiprintf_r+0x152>
 8006850:	2340      	movs	r3, #64	; 0x40
 8006852:	eba0 000a 	sub.w	r0, r0, sl
 8006856:	fa03 f000 	lsl.w	r0, r3, r0
 800685a:	9b04      	ldr	r3, [sp, #16]
 800685c:	3401      	adds	r4, #1
 800685e:	4303      	orrs	r3, r0
 8006860:	9304      	str	r3, [sp, #16]
 8006862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006866:	2206      	movs	r2, #6
 8006868:	4826      	ldr	r0, [pc, #152]	; (8006904 <_svfiprintf_r+0x1f4>)
 800686a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800686e:	f7ff fa65 	bl	8005d3c <memchr>
 8006872:	2800      	cmp	r0, #0
 8006874:	d038      	beq.n	80068e8 <_svfiprintf_r+0x1d8>
 8006876:	4b24      	ldr	r3, [pc, #144]	; (8006908 <_svfiprintf_r+0x1f8>)
 8006878:	bb1b      	cbnz	r3, 80068c2 <_svfiprintf_r+0x1b2>
 800687a:	9b03      	ldr	r3, [sp, #12]
 800687c:	3307      	adds	r3, #7
 800687e:	f023 0307 	bic.w	r3, r3, #7
 8006882:	3308      	adds	r3, #8
 8006884:	9303      	str	r3, [sp, #12]
 8006886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006888:	4433      	add	r3, r6
 800688a:	9309      	str	r3, [sp, #36]	; 0x24
 800688c:	e767      	b.n	800675e <_svfiprintf_r+0x4e>
 800688e:	460c      	mov	r4, r1
 8006890:	2001      	movs	r0, #1
 8006892:	fb0c 3202 	mla	r2, ip, r2, r3
 8006896:	e7a5      	b.n	80067e4 <_svfiprintf_r+0xd4>
 8006898:	2300      	movs	r3, #0
 800689a:	f04f 0c0a 	mov.w	ip, #10
 800689e:	4619      	mov	r1, r3
 80068a0:	3401      	adds	r4, #1
 80068a2:	9305      	str	r3, [sp, #20]
 80068a4:	4620      	mov	r0, r4
 80068a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80068aa:	3a30      	subs	r2, #48	; 0x30
 80068ac:	2a09      	cmp	r2, #9
 80068ae:	d903      	bls.n	80068b8 <_svfiprintf_r+0x1a8>
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d0c5      	beq.n	8006840 <_svfiprintf_r+0x130>
 80068b4:	9105      	str	r1, [sp, #20]
 80068b6:	e7c3      	b.n	8006840 <_svfiprintf_r+0x130>
 80068b8:	4604      	mov	r4, r0
 80068ba:	2301      	movs	r3, #1
 80068bc:	fb0c 2101 	mla	r1, ip, r1, r2
 80068c0:	e7f0      	b.n	80068a4 <_svfiprintf_r+0x194>
 80068c2:	ab03      	add	r3, sp, #12
 80068c4:	9300      	str	r3, [sp, #0]
 80068c6:	462a      	mov	r2, r5
 80068c8:	4638      	mov	r0, r7
 80068ca:	4b10      	ldr	r3, [pc, #64]	; (800690c <_svfiprintf_r+0x1fc>)
 80068cc:	a904      	add	r1, sp, #16
 80068ce:	f7fd ffb7 	bl	8004840 <_printf_float>
 80068d2:	1c42      	adds	r2, r0, #1
 80068d4:	4606      	mov	r6, r0
 80068d6:	d1d6      	bne.n	8006886 <_svfiprintf_r+0x176>
 80068d8:	89ab      	ldrh	r3, [r5, #12]
 80068da:	065b      	lsls	r3, r3, #25
 80068dc:	f53f af2c 	bmi.w	8006738 <_svfiprintf_r+0x28>
 80068e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068e2:	b01d      	add	sp, #116	; 0x74
 80068e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068e8:	ab03      	add	r3, sp, #12
 80068ea:	9300      	str	r3, [sp, #0]
 80068ec:	462a      	mov	r2, r5
 80068ee:	4638      	mov	r0, r7
 80068f0:	4b06      	ldr	r3, [pc, #24]	; (800690c <_svfiprintf_r+0x1fc>)
 80068f2:	a904      	add	r1, sp, #16
 80068f4:	f7fe fa40 	bl	8004d78 <_printf_i>
 80068f8:	e7eb      	b.n	80068d2 <_svfiprintf_r+0x1c2>
 80068fa:	bf00      	nop
 80068fc:	0800775c 	.word	0x0800775c
 8006900:	08007762 	.word	0x08007762
 8006904:	08007766 	.word	0x08007766
 8006908:	08004841 	.word	0x08004841
 800690c:	08006659 	.word	0x08006659

08006910 <_sbrk_r>:
 8006910:	b538      	push	{r3, r4, r5, lr}
 8006912:	2300      	movs	r3, #0
 8006914:	4d05      	ldr	r5, [pc, #20]	; (800692c <_sbrk_r+0x1c>)
 8006916:	4604      	mov	r4, r0
 8006918:	4608      	mov	r0, r1
 800691a:	602b      	str	r3, [r5, #0]
 800691c:	f7fb f81c 	bl	8001958 <_sbrk>
 8006920:	1c43      	adds	r3, r0, #1
 8006922:	d102      	bne.n	800692a <_sbrk_r+0x1a>
 8006924:	682b      	ldr	r3, [r5, #0]
 8006926:	b103      	cbz	r3, 800692a <_sbrk_r+0x1a>
 8006928:	6023      	str	r3, [r4, #0]
 800692a:	bd38      	pop	{r3, r4, r5, pc}
 800692c:	20000334 	.word	0x20000334

08006930 <__assert_func>:
 8006930:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006932:	4614      	mov	r4, r2
 8006934:	461a      	mov	r2, r3
 8006936:	4b09      	ldr	r3, [pc, #36]	; (800695c <__assert_func+0x2c>)
 8006938:	4605      	mov	r5, r0
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	68d8      	ldr	r0, [r3, #12]
 800693e:	b14c      	cbz	r4, 8006954 <__assert_func+0x24>
 8006940:	4b07      	ldr	r3, [pc, #28]	; (8006960 <__assert_func+0x30>)
 8006942:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006946:	9100      	str	r1, [sp, #0]
 8006948:	462b      	mov	r3, r5
 800694a:	4906      	ldr	r1, [pc, #24]	; (8006964 <__assert_func+0x34>)
 800694c:	f000 f80e 	bl	800696c <fiprintf>
 8006950:	f000 faaa 	bl	8006ea8 <abort>
 8006954:	4b04      	ldr	r3, [pc, #16]	; (8006968 <__assert_func+0x38>)
 8006956:	461c      	mov	r4, r3
 8006958:	e7f3      	b.n	8006942 <__assert_func+0x12>
 800695a:	bf00      	nop
 800695c:	2000001c 	.word	0x2000001c
 8006960:	0800776d 	.word	0x0800776d
 8006964:	0800777a 	.word	0x0800777a
 8006968:	080077a8 	.word	0x080077a8

0800696c <fiprintf>:
 800696c:	b40e      	push	{r1, r2, r3}
 800696e:	b503      	push	{r0, r1, lr}
 8006970:	4601      	mov	r1, r0
 8006972:	ab03      	add	r3, sp, #12
 8006974:	4805      	ldr	r0, [pc, #20]	; (800698c <fiprintf+0x20>)
 8006976:	f853 2b04 	ldr.w	r2, [r3], #4
 800697a:	6800      	ldr	r0, [r0, #0]
 800697c:	9301      	str	r3, [sp, #4]
 800697e:	f000 f895 	bl	8006aac <_vfiprintf_r>
 8006982:	b002      	add	sp, #8
 8006984:	f85d eb04 	ldr.w	lr, [sp], #4
 8006988:	b003      	add	sp, #12
 800698a:	4770      	bx	lr
 800698c:	2000001c 	.word	0x2000001c

08006990 <__ascii_mbtowc>:
 8006990:	b082      	sub	sp, #8
 8006992:	b901      	cbnz	r1, 8006996 <__ascii_mbtowc+0x6>
 8006994:	a901      	add	r1, sp, #4
 8006996:	b142      	cbz	r2, 80069aa <__ascii_mbtowc+0x1a>
 8006998:	b14b      	cbz	r3, 80069ae <__ascii_mbtowc+0x1e>
 800699a:	7813      	ldrb	r3, [r2, #0]
 800699c:	600b      	str	r3, [r1, #0]
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	1e10      	subs	r0, r2, #0
 80069a2:	bf18      	it	ne
 80069a4:	2001      	movne	r0, #1
 80069a6:	b002      	add	sp, #8
 80069a8:	4770      	bx	lr
 80069aa:	4610      	mov	r0, r2
 80069ac:	e7fb      	b.n	80069a6 <__ascii_mbtowc+0x16>
 80069ae:	f06f 0001 	mvn.w	r0, #1
 80069b2:	e7f8      	b.n	80069a6 <__ascii_mbtowc+0x16>

080069b4 <memmove>:
 80069b4:	4288      	cmp	r0, r1
 80069b6:	b510      	push	{r4, lr}
 80069b8:	eb01 0402 	add.w	r4, r1, r2
 80069bc:	d902      	bls.n	80069c4 <memmove+0x10>
 80069be:	4284      	cmp	r4, r0
 80069c0:	4623      	mov	r3, r4
 80069c2:	d807      	bhi.n	80069d4 <memmove+0x20>
 80069c4:	1e43      	subs	r3, r0, #1
 80069c6:	42a1      	cmp	r1, r4
 80069c8:	d008      	beq.n	80069dc <memmove+0x28>
 80069ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069d2:	e7f8      	b.n	80069c6 <memmove+0x12>
 80069d4:	4601      	mov	r1, r0
 80069d6:	4402      	add	r2, r0
 80069d8:	428a      	cmp	r2, r1
 80069da:	d100      	bne.n	80069de <memmove+0x2a>
 80069dc:	bd10      	pop	{r4, pc}
 80069de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069e6:	e7f7      	b.n	80069d8 <memmove+0x24>

080069e8 <__malloc_lock>:
 80069e8:	4801      	ldr	r0, [pc, #4]	; (80069f0 <__malloc_lock+0x8>)
 80069ea:	f000 bc19 	b.w	8007220 <__retarget_lock_acquire_recursive>
 80069ee:	bf00      	nop
 80069f0:	20000338 	.word	0x20000338

080069f4 <__malloc_unlock>:
 80069f4:	4801      	ldr	r0, [pc, #4]	; (80069fc <__malloc_unlock+0x8>)
 80069f6:	f000 bc14 	b.w	8007222 <__retarget_lock_release_recursive>
 80069fa:	bf00      	nop
 80069fc:	20000338 	.word	0x20000338

08006a00 <_realloc_r>:
 8006a00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a04:	4680      	mov	r8, r0
 8006a06:	4614      	mov	r4, r2
 8006a08:	460e      	mov	r6, r1
 8006a0a:	b921      	cbnz	r1, 8006a16 <_realloc_r+0x16>
 8006a0c:	4611      	mov	r1, r2
 8006a0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a12:	f7ff bdad 	b.w	8006570 <_malloc_r>
 8006a16:	b92a      	cbnz	r2, 8006a24 <_realloc_r+0x24>
 8006a18:	f7ff fd42 	bl	80064a0 <_free_r>
 8006a1c:	4625      	mov	r5, r4
 8006a1e:	4628      	mov	r0, r5
 8006a20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a24:	f000 fc64 	bl	80072f0 <_malloc_usable_size_r>
 8006a28:	4284      	cmp	r4, r0
 8006a2a:	4607      	mov	r7, r0
 8006a2c:	d802      	bhi.n	8006a34 <_realloc_r+0x34>
 8006a2e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a32:	d812      	bhi.n	8006a5a <_realloc_r+0x5a>
 8006a34:	4621      	mov	r1, r4
 8006a36:	4640      	mov	r0, r8
 8006a38:	f7ff fd9a 	bl	8006570 <_malloc_r>
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	2800      	cmp	r0, #0
 8006a40:	d0ed      	beq.n	8006a1e <_realloc_r+0x1e>
 8006a42:	42bc      	cmp	r4, r7
 8006a44:	4622      	mov	r2, r4
 8006a46:	4631      	mov	r1, r6
 8006a48:	bf28      	it	cs
 8006a4a:	463a      	movcs	r2, r7
 8006a4c:	f7ff f984 	bl	8005d58 <memcpy>
 8006a50:	4631      	mov	r1, r6
 8006a52:	4640      	mov	r0, r8
 8006a54:	f7ff fd24 	bl	80064a0 <_free_r>
 8006a58:	e7e1      	b.n	8006a1e <_realloc_r+0x1e>
 8006a5a:	4635      	mov	r5, r6
 8006a5c:	e7df      	b.n	8006a1e <_realloc_r+0x1e>

08006a5e <__sfputc_r>:
 8006a5e:	6893      	ldr	r3, [r2, #8]
 8006a60:	b410      	push	{r4}
 8006a62:	3b01      	subs	r3, #1
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	6093      	str	r3, [r2, #8]
 8006a68:	da07      	bge.n	8006a7a <__sfputc_r+0x1c>
 8006a6a:	6994      	ldr	r4, [r2, #24]
 8006a6c:	42a3      	cmp	r3, r4
 8006a6e:	db01      	blt.n	8006a74 <__sfputc_r+0x16>
 8006a70:	290a      	cmp	r1, #10
 8006a72:	d102      	bne.n	8006a7a <__sfputc_r+0x1c>
 8006a74:	bc10      	pop	{r4}
 8006a76:	f000 b949 	b.w	8006d0c <__swbuf_r>
 8006a7a:	6813      	ldr	r3, [r2, #0]
 8006a7c:	1c58      	adds	r0, r3, #1
 8006a7e:	6010      	str	r0, [r2, #0]
 8006a80:	7019      	strb	r1, [r3, #0]
 8006a82:	4608      	mov	r0, r1
 8006a84:	bc10      	pop	{r4}
 8006a86:	4770      	bx	lr

08006a88 <__sfputs_r>:
 8006a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8a:	4606      	mov	r6, r0
 8006a8c:	460f      	mov	r7, r1
 8006a8e:	4614      	mov	r4, r2
 8006a90:	18d5      	adds	r5, r2, r3
 8006a92:	42ac      	cmp	r4, r5
 8006a94:	d101      	bne.n	8006a9a <__sfputs_r+0x12>
 8006a96:	2000      	movs	r0, #0
 8006a98:	e007      	b.n	8006aaa <__sfputs_r+0x22>
 8006a9a:	463a      	mov	r2, r7
 8006a9c:	4630      	mov	r0, r6
 8006a9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aa2:	f7ff ffdc 	bl	8006a5e <__sfputc_r>
 8006aa6:	1c43      	adds	r3, r0, #1
 8006aa8:	d1f3      	bne.n	8006a92 <__sfputs_r+0xa>
 8006aaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006aac <_vfiprintf_r>:
 8006aac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ab0:	460d      	mov	r5, r1
 8006ab2:	4614      	mov	r4, r2
 8006ab4:	4698      	mov	r8, r3
 8006ab6:	4606      	mov	r6, r0
 8006ab8:	b09d      	sub	sp, #116	; 0x74
 8006aba:	b118      	cbz	r0, 8006ac4 <_vfiprintf_r+0x18>
 8006abc:	6983      	ldr	r3, [r0, #24]
 8006abe:	b90b      	cbnz	r3, 8006ac4 <_vfiprintf_r+0x18>
 8006ac0:	f000 fb10 	bl	80070e4 <__sinit>
 8006ac4:	4b89      	ldr	r3, [pc, #548]	; (8006cec <_vfiprintf_r+0x240>)
 8006ac6:	429d      	cmp	r5, r3
 8006ac8:	d11b      	bne.n	8006b02 <_vfiprintf_r+0x56>
 8006aca:	6875      	ldr	r5, [r6, #4]
 8006acc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006ace:	07d9      	lsls	r1, r3, #31
 8006ad0:	d405      	bmi.n	8006ade <_vfiprintf_r+0x32>
 8006ad2:	89ab      	ldrh	r3, [r5, #12]
 8006ad4:	059a      	lsls	r2, r3, #22
 8006ad6:	d402      	bmi.n	8006ade <_vfiprintf_r+0x32>
 8006ad8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ada:	f000 fba1 	bl	8007220 <__retarget_lock_acquire_recursive>
 8006ade:	89ab      	ldrh	r3, [r5, #12]
 8006ae0:	071b      	lsls	r3, r3, #28
 8006ae2:	d501      	bpl.n	8006ae8 <_vfiprintf_r+0x3c>
 8006ae4:	692b      	ldr	r3, [r5, #16]
 8006ae6:	b9eb      	cbnz	r3, 8006b24 <_vfiprintf_r+0x78>
 8006ae8:	4629      	mov	r1, r5
 8006aea:	4630      	mov	r0, r6
 8006aec:	f000 f96e 	bl	8006dcc <__swsetup_r>
 8006af0:	b1c0      	cbz	r0, 8006b24 <_vfiprintf_r+0x78>
 8006af2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006af4:	07dc      	lsls	r4, r3, #31
 8006af6:	d50e      	bpl.n	8006b16 <_vfiprintf_r+0x6a>
 8006af8:	f04f 30ff 	mov.w	r0, #4294967295
 8006afc:	b01d      	add	sp, #116	; 0x74
 8006afe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b02:	4b7b      	ldr	r3, [pc, #492]	; (8006cf0 <_vfiprintf_r+0x244>)
 8006b04:	429d      	cmp	r5, r3
 8006b06:	d101      	bne.n	8006b0c <_vfiprintf_r+0x60>
 8006b08:	68b5      	ldr	r5, [r6, #8]
 8006b0a:	e7df      	b.n	8006acc <_vfiprintf_r+0x20>
 8006b0c:	4b79      	ldr	r3, [pc, #484]	; (8006cf4 <_vfiprintf_r+0x248>)
 8006b0e:	429d      	cmp	r5, r3
 8006b10:	bf08      	it	eq
 8006b12:	68f5      	ldreq	r5, [r6, #12]
 8006b14:	e7da      	b.n	8006acc <_vfiprintf_r+0x20>
 8006b16:	89ab      	ldrh	r3, [r5, #12]
 8006b18:	0598      	lsls	r0, r3, #22
 8006b1a:	d4ed      	bmi.n	8006af8 <_vfiprintf_r+0x4c>
 8006b1c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006b1e:	f000 fb80 	bl	8007222 <__retarget_lock_release_recursive>
 8006b22:	e7e9      	b.n	8006af8 <_vfiprintf_r+0x4c>
 8006b24:	2300      	movs	r3, #0
 8006b26:	9309      	str	r3, [sp, #36]	; 0x24
 8006b28:	2320      	movs	r3, #32
 8006b2a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b2e:	2330      	movs	r3, #48	; 0x30
 8006b30:	f04f 0901 	mov.w	r9, #1
 8006b34:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b38:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8006cf8 <_vfiprintf_r+0x24c>
 8006b3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b40:	4623      	mov	r3, r4
 8006b42:	469a      	mov	sl, r3
 8006b44:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b48:	b10a      	cbz	r2, 8006b4e <_vfiprintf_r+0xa2>
 8006b4a:	2a25      	cmp	r2, #37	; 0x25
 8006b4c:	d1f9      	bne.n	8006b42 <_vfiprintf_r+0x96>
 8006b4e:	ebba 0b04 	subs.w	fp, sl, r4
 8006b52:	d00b      	beq.n	8006b6c <_vfiprintf_r+0xc0>
 8006b54:	465b      	mov	r3, fp
 8006b56:	4622      	mov	r2, r4
 8006b58:	4629      	mov	r1, r5
 8006b5a:	4630      	mov	r0, r6
 8006b5c:	f7ff ff94 	bl	8006a88 <__sfputs_r>
 8006b60:	3001      	adds	r0, #1
 8006b62:	f000 80aa 	beq.w	8006cba <_vfiprintf_r+0x20e>
 8006b66:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b68:	445a      	add	r2, fp
 8006b6a:	9209      	str	r2, [sp, #36]	; 0x24
 8006b6c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	f000 80a2 	beq.w	8006cba <_vfiprintf_r+0x20e>
 8006b76:	2300      	movs	r3, #0
 8006b78:	f04f 32ff 	mov.w	r2, #4294967295
 8006b7c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b80:	f10a 0a01 	add.w	sl, sl, #1
 8006b84:	9304      	str	r3, [sp, #16]
 8006b86:	9307      	str	r3, [sp, #28]
 8006b88:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b8c:	931a      	str	r3, [sp, #104]	; 0x68
 8006b8e:	4654      	mov	r4, sl
 8006b90:	2205      	movs	r2, #5
 8006b92:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b96:	4858      	ldr	r0, [pc, #352]	; (8006cf8 <_vfiprintf_r+0x24c>)
 8006b98:	f7ff f8d0 	bl	8005d3c <memchr>
 8006b9c:	9a04      	ldr	r2, [sp, #16]
 8006b9e:	b9d8      	cbnz	r0, 8006bd8 <_vfiprintf_r+0x12c>
 8006ba0:	06d1      	lsls	r1, r2, #27
 8006ba2:	bf44      	itt	mi
 8006ba4:	2320      	movmi	r3, #32
 8006ba6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006baa:	0713      	lsls	r3, r2, #28
 8006bac:	bf44      	itt	mi
 8006bae:	232b      	movmi	r3, #43	; 0x2b
 8006bb0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006bb4:	f89a 3000 	ldrb.w	r3, [sl]
 8006bb8:	2b2a      	cmp	r3, #42	; 0x2a
 8006bba:	d015      	beq.n	8006be8 <_vfiprintf_r+0x13c>
 8006bbc:	4654      	mov	r4, sl
 8006bbe:	2000      	movs	r0, #0
 8006bc0:	f04f 0c0a 	mov.w	ip, #10
 8006bc4:	9a07      	ldr	r2, [sp, #28]
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006bcc:	3b30      	subs	r3, #48	; 0x30
 8006bce:	2b09      	cmp	r3, #9
 8006bd0:	d94e      	bls.n	8006c70 <_vfiprintf_r+0x1c4>
 8006bd2:	b1b0      	cbz	r0, 8006c02 <_vfiprintf_r+0x156>
 8006bd4:	9207      	str	r2, [sp, #28]
 8006bd6:	e014      	b.n	8006c02 <_vfiprintf_r+0x156>
 8006bd8:	eba0 0308 	sub.w	r3, r0, r8
 8006bdc:	fa09 f303 	lsl.w	r3, r9, r3
 8006be0:	4313      	orrs	r3, r2
 8006be2:	46a2      	mov	sl, r4
 8006be4:	9304      	str	r3, [sp, #16]
 8006be6:	e7d2      	b.n	8006b8e <_vfiprintf_r+0xe2>
 8006be8:	9b03      	ldr	r3, [sp, #12]
 8006bea:	1d19      	adds	r1, r3, #4
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	9103      	str	r1, [sp, #12]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	bfbb      	ittet	lt
 8006bf4:	425b      	neglt	r3, r3
 8006bf6:	f042 0202 	orrlt.w	r2, r2, #2
 8006bfa:	9307      	strge	r3, [sp, #28]
 8006bfc:	9307      	strlt	r3, [sp, #28]
 8006bfe:	bfb8      	it	lt
 8006c00:	9204      	strlt	r2, [sp, #16]
 8006c02:	7823      	ldrb	r3, [r4, #0]
 8006c04:	2b2e      	cmp	r3, #46	; 0x2e
 8006c06:	d10c      	bne.n	8006c22 <_vfiprintf_r+0x176>
 8006c08:	7863      	ldrb	r3, [r4, #1]
 8006c0a:	2b2a      	cmp	r3, #42	; 0x2a
 8006c0c:	d135      	bne.n	8006c7a <_vfiprintf_r+0x1ce>
 8006c0e:	9b03      	ldr	r3, [sp, #12]
 8006c10:	3402      	adds	r4, #2
 8006c12:	1d1a      	adds	r2, r3, #4
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	9203      	str	r2, [sp, #12]
 8006c18:	2b00      	cmp	r3, #0
 8006c1a:	bfb8      	it	lt
 8006c1c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006c20:	9305      	str	r3, [sp, #20]
 8006c22:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006cfc <_vfiprintf_r+0x250>
 8006c26:	2203      	movs	r2, #3
 8006c28:	4650      	mov	r0, sl
 8006c2a:	7821      	ldrb	r1, [r4, #0]
 8006c2c:	f7ff f886 	bl	8005d3c <memchr>
 8006c30:	b140      	cbz	r0, 8006c44 <_vfiprintf_r+0x198>
 8006c32:	2340      	movs	r3, #64	; 0x40
 8006c34:	eba0 000a 	sub.w	r0, r0, sl
 8006c38:	fa03 f000 	lsl.w	r0, r3, r0
 8006c3c:	9b04      	ldr	r3, [sp, #16]
 8006c3e:	3401      	adds	r4, #1
 8006c40:	4303      	orrs	r3, r0
 8006c42:	9304      	str	r3, [sp, #16]
 8006c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c48:	2206      	movs	r2, #6
 8006c4a:	482d      	ldr	r0, [pc, #180]	; (8006d00 <_vfiprintf_r+0x254>)
 8006c4c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c50:	f7ff f874 	bl	8005d3c <memchr>
 8006c54:	2800      	cmp	r0, #0
 8006c56:	d03f      	beq.n	8006cd8 <_vfiprintf_r+0x22c>
 8006c58:	4b2a      	ldr	r3, [pc, #168]	; (8006d04 <_vfiprintf_r+0x258>)
 8006c5a:	bb1b      	cbnz	r3, 8006ca4 <_vfiprintf_r+0x1f8>
 8006c5c:	9b03      	ldr	r3, [sp, #12]
 8006c5e:	3307      	adds	r3, #7
 8006c60:	f023 0307 	bic.w	r3, r3, #7
 8006c64:	3308      	adds	r3, #8
 8006c66:	9303      	str	r3, [sp, #12]
 8006c68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c6a:	443b      	add	r3, r7
 8006c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8006c6e:	e767      	b.n	8006b40 <_vfiprintf_r+0x94>
 8006c70:	460c      	mov	r4, r1
 8006c72:	2001      	movs	r0, #1
 8006c74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c78:	e7a5      	b.n	8006bc6 <_vfiprintf_r+0x11a>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	f04f 0c0a 	mov.w	ip, #10
 8006c80:	4619      	mov	r1, r3
 8006c82:	3401      	adds	r4, #1
 8006c84:	9305      	str	r3, [sp, #20]
 8006c86:	4620      	mov	r0, r4
 8006c88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c8c:	3a30      	subs	r2, #48	; 0x30
 8006c8e:	2a09      	cmp	r2, #9
 8006c90:	d903      	bls.n	8006c9a <_vfiprintf_r+0x1ee>
 8006c92:	2b00      	cmp	r3, #0
 8006c94:	d0c5      	beq.n	8006c22 <_vfiprintf_r+0x176>
 8006c96:	9105      	str	r1, [sp, #20]
 8006c98:	e7c3      	b.n	8006c22 <_vfiprintf_r+0x176>
 8006c9a:	4604      	mov	r4, r0
 8006c9c:	2301      	movs	r3, #1
 8006c9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ca2:	e7f0      	b.n	8006c86 <_vfiprintf_r+0x1da>
 8006ca4:	ab03      	add	r3, sp, #12
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	462a      	mov	r2, r5
 8006caa:	4630      	mov	r0, r6
 8006cac:	4b16      	ldr	r3, [pc, #88]	; (8006d08 <_vfiprintf_r+0x25c>)
 8006cae:	a904      	add	r1, sp, #16
 8006cb0:	f7fd fdc6 	bl	8004840 <_printf_float>
 8006cb4:	4607      	mov	r7, r0
 8006cb6:	1c78      	adds	r0, r7, #1
 8006cb8:	d1d6      	bne.n	8006c68 <_vfiprintf_r+0x1bc>
 8006cba:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006cbc:	07d9      	lsls	r1, r3, #31
 8006cbe:	d405      	bmi.n	8006ccc <_vfiprintf_r+0x220>
 8006cc0:	89ab      	ldrh	r3, [r5, #12]
 8006cc2:	059a      	lsls	r2, r3, #22
 8006cc4:	d402      	bmi.n	8006ccc <_vfiprintf_r+0x220>
 8006cc6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006cc8:	f000 faab 	bl	8007222 <__retarget_lock_release_recursive>
 8006ccc:	89ab      	ldrh	r3, [r5, #12]
 8006cce:	065b      	lsls	r3, r3, #25
 8006cd0:	f53f af12 	bmi.w	8006af8 <_vfiprintf_r+0x4c>
 8006cd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cd6:	e711      	b.n	8006afc <_vfiprintf_r+0x50>
 8006cd8:	ab03      	add	r3, sp, #12
 8006cda:	9300      	str	r3, [sp, #0]
 8006cdc:	462a      	mov	r2, r5
 8006cde:	4630      	mov	r0, r6
 8006ce0:	4b09      	ldr	r3, [pc, #36]	; (8006d08 <_vfiprintf_r+0x25c>)
 8006ce2:	a904      	add	r1, sp, #16
 8006ce4:	f7fe f848 	bl	8004d78 <_printf_i>
 8006ce8:	e7e4      	b.n	8006cb4 <_vfiprintf_r+0x208>
 8006cea:	bf00      	nop
 8006cec:	080078d4 	.word	0x080078d4
 8006cf0:	080078f4 	.word	0x080078f4
 8006cf4:	080078b4 	.word	0x080078b4
 8006cf8:	0800775c 	.word	0x0800775c
 8006cfc:	08007762 	.word	0x08007762
 8006d00:	08007766 	.word	0x08007766
 8006d04:	08004841 	.word	0x08004841
 8006d08:	08006a89 	.word	0x08006a89

08006d0c <__swbuf_r>:
 8006d0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d0e:	460e      	mov	r6, r1
 8006d10:	4614      	mov	r4, r2
 8006d12:	4605      	mov	r5, r0
 8006d14:	b118      	cbz	r0, 8006d1e <__swbuf_r+0x12>
 8006d16:	6983      	ldr	r3, [r0, #24]
 8006d18:	b90b      	cbnz	r3, 8006d1e <__swbuf_r+0x12>
 8006d1a:	f000 f9e3 	bl	80070e4 <__sinit>
 8006d1e:	4b21      	ldr	r3, [pc, #132]	; (8006da4 <__swbuf_r+0x98>)
 8006d20:	429c      	cmp	r4, r3
 8006d22:	d12b      	bne.n	8006d7c <__swbuf_r+0x70>
 8006d24:	686c      	ldr	r4, [r5, #4]
 8006d26:	69a3      	ldr	r3, [r4, #24]
 8006d28:	60a3      	str	r3, [r4, #8]
 8006d2a:	89a3      	ldrh	r3, [r4, #12]
 8006d2c:	071a      	lsls	r2, r3, #28
 8006d2e:	d52f      	bpl.n	8006d90 <__swbuf_r+0x84>
 8006d30:	6923      	ldr	r3, [r4, #16]
 8006d32:	b36b      	cbz	r3, 8006d90 <__swbuf_r+0x84>
 8006d34:	6923      	ldr	r3, [r4, #16]
 8006d36:	6820      	ldr	r0, [r4, #0]
 8006d38:	b2f6      	uxtb	r6, r6
 8006d3a:	1ac0      	subs	r0, r0, r3
 8006d3c:	6963      	ldr	r3, [r4, #20]
 8006d3e:	4637      	mov	r7, r6
 8006d40:	4283      	cmp	r3, r0
 8006d42:	dc04      	bgt.n	8006d4e <__swbuf_r+0x42>
 8006d44:	4621      	mov	r1, r4
 8006d46:	4628      	mov	r0, r5
 8006d48:	f000 f938 	bl	8006fbc <_fflush_r>
 8006d4c:	bb30      	cbnz	r0, 8006d9c <__swbuf_r+0x90>
 8006d4e:	68a3      	ldr	r3, [r4, #8]
 8006d50:	3001      	adds	r0, #1
 8006d52:	3b01      	subs	r3, #1
 8006d54:	60a3      	str	r3, [r4, #8]
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	1c5a      	adds	r2, r3, #1
 8006d5a:	6022      	str	r2, [r4, #0]
 8006d5c:	701e      	strb	r6, [r3, #0]
 8006d5e:	6963      	ldr	r3, [r4, #20]
 8006d60:	4283      	cmp	r3, r0
 8006d62:	d004      	beq.n	8006d6e <__swbuf_r+0x62>
 8006d64:	89a3      	ldrh	r3, [r4, #12]
 8006d66:	07db      	lsls	r3, r3, #31
 8006d68:	d506      	bpl.n	8006d78 <__swbuf_r+0x6c>
 8006d6a:	2e0a      	cmp	r6, #10
 8006d6c:	d104      	bne.n	8006d78 <__swbuf_r+0x6c>
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4628      	mov	r0, r5
 8006d72:	f000 f923 	bl	8006fbc <_fflush_r>
 8006d76:	b988      	cbnz	r0, 8006d9c <__swbuf_r+0x90>
 8006d78:	4638      	mov	r0, r7
 8006d7a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d7c:	4b0a      	ldr	r3, [pc, #40]	; (8006da8 <__swbuf_r+0x9c>)
 8006d7e:	429c      	cmp	r4, r3
 8006d80:	d101      	bne.n	8006d86 <__swbuf_r+0x7a>
 8006d82:	68ac      	ldr	r4, [r5, #8]
 8006d84:	e7cf      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d86:	4b09      	ldr	r3, [pc, #36]	; (8006dac <__swbuf_r+0xa0>)
 8006d88:	429c      	cmp	r4, r3
 8006d8a:	bf08      	it	eq
 8006d8c:	68ec      	ldreq	r4, [r5, #12]
 8006d8e:	e7ca      	b.n	8006d26 <__swbuf_r+0x1a>
 8006d90:	4621      	mov	r1, r4
 8006d92:	4628      	mov	r0, r5
 8006d94:	f000 f81a 	bl	8006dcc <__swsetup_r>
 8006d98:	2800      	cmp	r0, #0
 8006d9a:	d0cb      	beq.n	8006d34 <__swbuf_r+0x28>
 8006d9c:	f04f 37ff 	mov.w	r7, #4294967295
 8006da0:	e7ea      	b.n	8006d78 <__swbuf_r+0x6c>
 8006da2:	bf00      	nop
 8006da4:	080078d4 	.word	0x080078d4
 8006da8:	080078f4 	.word	0x080078f4
 8006dac:	080078b4 	.word	0x080078b4

08006db0 <__ascii_wctomb>:
 8006db0:	4603      	mov	r3, r0
 8006db2:	4608      	mov	r0, r1
 8006db4:	b141      	cbz	r1, 8006dc8 <__ascii_wctomb+0x18>
 8006db6:	2aff      	cmp	r2, #255	; 0xff
 8006db8:	d904      	bls.n	8006dc4 <__ascii_wctomb+0x14>
 8006dba:	228a      	movs	r2, #138	; 0x8a
 8006dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8006dc0:	601a      	str	r2, [r3, #0]
 8006dc2:	4770      	bx	lr
 8006dc4:	2001      	movs	r0, #1
 8006dc6:	700a      	strb	r2, [r1, #0]
 8006dc8:	4770      	bx	lr
	...

08006dcc <__swsetup_r>:
 8006dcc:	4b32      	ldr	r3, [pc, #200]	; (8006e98 <__swsetup_r+0xcc>)
 8006dce:	b570      	push	{r4, r5, r6, lr}
 8006dd0:	681d      	ldr	r5, [r3, #0]
 8006dd2:	4606      	mov	r6, r0
 8006dd4:	460c      	mov	r4, r1
 8006dd6:	b125      	cbz	r5, 8006de2 <__swsetup_r+0x16>
 8006dd8:	69ab      	ldr	r3, [r5, #24]
 8006dda:	b913      	cbnz	r3, 8006de2 <__swsetup_r+0x16>
 8006ddc:	4628      	mov	r0, r5
 8006dde:	f000 f981 	bl	80070e4 <__sinit>
 8006de2:	4b2e      	ldr	r3, [pc, #184]	; (8006e9c <__swsetup_r+0xd0>)
 8006de4:	429c      	cmp	r4, r3
 8006de6:	d10f      	bne.n	8006e08 <__swsetup_r+0x3c>
 8006de8:	686c      	ldr	r4, [r5, #4]
 8006dea:	89a3      	ldrh	r3, [r4, #12]
 8006dec:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006df0:	0719      	lsls	r1, r3, #28
 8006df2:	d42c      	bmi.n	8006e4e <__swsetup_r+0x82>
 8006df4:	06dd      	lsls	r5, r3, #27
 8006df6:	d411      	bmi.n	8006e1c <__swsetup_r+0x50>
 8006df8:	2309      	movs	r3, #9
 8006dfa:	6033      	str	r3, [r6, #0]
 8006dfc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006e00:	f04f 30ff 	mov.w	r0, #4294967295
 8006e04:	81a3      	strh	r3, [r4, #12]
 8006e06:	e03e      	b.n	8006e86 <__swsetup_r+0xba>
 8006e08:	4b25      	ldr	r3, [pc, #148]	; (8006ea0 <__swsetup_r+0xd4>)
 8006e0a:	429c      	cmp	r4, r3
 8006e0c:	d101      	bne.n	8006e12 <__swsetup_r+0x46>
 8006e0e:	68ac      	ldr	r4, [r5, #8]
 8006e10:	e7eb      	b.n	8006dea <__swsetup_r+0x1e>
 8006e12:	4b24      	ldr	r3, [pc, #144]	; (8006ea4 <__swsetup_r+0xd8>)
 8006e14:	429c      	cmp	r4, r3
 8006e16:	bf08      	it	eq
 8006e18:	68ec      	ldreq	r4, [r5, #12]
 8006e1a:	e7e6      	b.n	8006dea <__swsetup_r+0x1e>
 8006e1c:	0758      	lsls	r0, r3, #29
 8006e1e:	d512      	bpl.n	8006e46 <__swsetup_r+0x7a>
 8006e20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006e22:	b141      	cbz	r1, 8006e36 <__swsetup_r+0x6a>
 8006e24:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e28:	4299      	cmp	r1, r3
 8006e2a:	d002      	beq.n	8006e32 <__swsetup_r+0x66>
 8006e2c:	4630      	mov	r0, r6
 8006e2e:	f7ff fb37 	bl	80064a0 <_free_r>
 8006e32:	2300      	movs	r3, #0
 8006e34:	6363      	str	r3, [r4, #52]	; 0x34
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e3c:	81a3      	strh	r3, [r4, #12]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	6063      	str	r3, [r4, #4]
 8006e42:	6923      	ldr	r3, [r4, #16]
 8006e44:	6023      	str	r3, [r4, #0]
 8006e46:	89a3      	ldrh	r3, [r4, #12]
 8006e48:	f043 0308 	orr.w	r3, r3, #8
 8006e4c:	81a3      	strh	r3, [r4, #12]
 8006e4e:	6923      	ldr	r3, [r4, #16]
 8006e50:	b94b      	cbnz	r3, 8006e66 <__swsetup_r+0x9a>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e5c:	d003      	beq.n	8006e66 <__swsetup_r+0x9a>
 8006e5e:	4621      	mov	r1, r4
 8006e60:	4630      	mov	r0, r6
 8006e62:	f000 fa05 	bl	8007270 <__smakebuf_r>
 8006e66:	89a0      	ldrh	r0, [r4, #12]
 8006e68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e6c:	f010 0301 	ands.w	r3, r0, #1
 8006e70:	d00a      	beq.n	8006e88 <__swsetup_r+0xbc>
 8006e72:	2300      	movs	r3, #0
 8006e74:	60a3      	str	r3, [r4, #8]
 8006e76:	6963      	ldr	r3, [r4, #20]
 8006e78:	425b      	negs	r3, r3
 8006e7a:	61a3      	str	r3, [r4, #24]
 8006e7c:	6923      	ldr	r3, [r4, #16]
 8006e7e:	b943      	cbnz	r3, 8006e92 <__swsetup_r+0xc6>
 8006e80:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e84:	d1ba      	bne.n	8006dfc <__swsetup_r+0x30>
 8006e86:	bd70      	pop	{r4, r5, r6, pc}
 8006e88:	0781      	lsls	r1, r0, #30
 8006e8a:	bf58      	it	pl
 8006e8c:	6963      	ldrpl	r3, [r4, #20]
 8006e8e:	60a3      	str	r3, [r4, #8]
 8006e90:	e7f4      	b.n	8006e7c <__swsetup_r+0xb0>
 8006e92:	2000      	movs	r0, #0
 8006e94:	e7f7      	b.n	8006e86 <__swsetup_r+0xba>
 8006e96:	bf00      	nop
 8006e98:	2000001c 	.word	0x2000001c
 8006e9c:	080078d4 	.word	0x080078d4
 8006ea0:	080078f4 	.word	0x080078f4
 8006ea4:	080078b4 	.word	0x080078b4

08006ea8 <abort>:
 8006ea8:	2006      	movs	r0, #6
 8006eaa:	b508      	push	{r3, lr}
 8006eac:	f000 fa50 	bl	8007350 <raise>
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	f7fa fcdd 	bl	8001870 <_exit>
	...

08006eb8 <__sflush_r>:
 8006eb8:	898a      	ldrh	r2, [r1, #12]
 8006eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ebc:	4605      	mov	r5, r0
 8006ebe:	0710      	lsls	r0, r2, #28
 8006ec0:	460c      	mov	r4, r1
 8006ec2:	d457      	bmi.n	8006f74 <__sflush_r+0xbc>
 8006ec4:	684b      	ldr	r3, [r1, #4]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	dc04      	bgt.n	8006ed4 <__sflush_r+0x1c>
 8006eca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	dc01      	bgt.n	8006ed4 <__sflush_r+0x1c>
 8006ed0:	2000      	movs	r0, #0
 8006ed2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006ed4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ed6:	2e00      	cmp	r6, #0
 8006ed8:	d0fa      	beq.n	8006ed0 <__sflush_r+0x18>
 8006eda:	2300      	movs	r3, #0
 8006edc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ee0:	682f      	ldr	r7, [r5, #0]
 8006ee2:	602b      	str	r3, [r5, #0]
 8006ee4:	d032      	beq.n	8006f4c <__sflush_r+0x94>
 8006ee6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ee8:	89a3      	ldrh	r3, [r4, #12]
 8006eea:	075a      	lsls	r2, r3, #29
 8006eec:	d505      	bpl.n	8006efa <__sflush_r+0x42>
 8006eee:	6863      	ldr	r3, [r4, #4]
 8006ef0:	1ac0      	subs	r0, r0, r3
 8006ef2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ef4:	b10b      	cbz	r3, 8006efa <__sflush_r+0x42>
 8006ef6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ef8:	1ac0      	subs	r0, r0, r3
 8006efa:	2300      	movs	r3, #0
 8006efc:	4602      	mov	r2, r0
 8006efe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006f00:	4628      	mov	r0, r5
 8006f02:	6a21      	ldr	r1, [r4, #32]
 8006f04:	47b0      	blx	r6
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	89a3      	ldrh	r3, [r4, #12]
 8006f0a:	d106      	bne.n	8006f1a <__sflush_r+0x62>
 8006f0c:	6829      	ldr	r1, [r5, #0]
 8006f0e:	291d      	cmp	r1, #29
 8006f10:	d82c      	bhi.n	8006f6c <__sflush_r+0xb4>
 8006f12:	4a29      	ldr	r2, [pc, #164]	; (8006fb8 <__sflush_r+0x100>)
 8006f14:	40ca      	lsrs	r2, r1
 8006f16:	07d6      	lsls	r6, r2, #31
 8006f18:	d528      	bpl.n	8006f6c <__sflush_r+0xb4>
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	6062      	str	r2, [r4, #4]
 8006f1e:	6922      	ldr	r2, [r4, #16]
 8006f20:	04d9      	lsls	r1, r3, #19
 8006f22:	6022      	str	r2, [r4, #0]
 8006f24:	d504      	bpl.n	8006f30 <__sflush_r+0x78>
 8006f26:	1c42      	adds	r2, r0, #1
 8006f28:	d101      	bne.n	8006f2e <__sflush_r+0x76>
 8006f2a:	682b      	ldr	r3, [r5, #0]
 8006f2c:	b903      	cbnz	r3, 8006f30 <__sflush_r+0x78>
 8006f2e:	6560      	str	r0, [r4, #84]	; 0x54
 8006f30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f32:	602f      	str	r7, [r5, #0]
 8006f34:	2900      	cmp	r1, #0
 8006f36:	d0cb      	beq.n	8006ed0 <__sflush_r+0x18>
 8006f38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f3c:	4299      	cmp	r1, r3
 8006f3e:	d002      	beq.n	8006f46 <__sflush_r+0x8e>
 8006f40:	4628      	mov	r0, r5
 8006f42:	f7ff faad 	bl	80064a0 <_free_r>
 8006f46:	2000      	movs	r0, #0
 8006f48:	6360      	str	r0, [r4, #52]	; 0x34
 8006f4a:	e7c2      	b.n	8006ed2 <__sflush_r+0x1a>
 8006f4c:	6a21      	ldr	r1, [r4, #32]
 8006f4e:	2301      	movs	r3, #1
 8006f50:	4628      	mov	r0, r5
 8006f52:	47b0      	blx	r6
 8006f54:	1c41      	adds	r1, r0, #1
 8006f56:	d1c7      	bne.n	8006ee8 <__sflush_r+0x30>
 8006f58:	682b      	ldr	r3, [r5, #0]
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d0c4      	beq.n	8006ee8 <__sflush_r+0x30>
 8006f5e:	2b1d      	cmp	r3, #29
 8006f60:	d001      	beq.n	8006f66 <__sflush_r+0xae>
 8006f62:	2b16      	cmp	r3, #22
 8006f64:	d101      	bne.n	8006f6a <__sflush_r+0xb2>
 8006f66:	602f      	str	r7, [r5, #0]
 8006f68:	e7b2      	b.n	8006ed0 <__sflush_r+0x18>
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f70:	81a3      	strh	r3, [r4, #12]
 8006f72:	e7ae      	b.n	8006ed2 <__sflush_r+0x1a>
 8006f74:	690f      	ldr	r7, [r1, #16]
 8006f76:	2f00      	cmp	r7, #0
 8006f78:	d0aa      	beq.n	8006ed0 <__sflush_r+0x18>
 8006f7a:	0793      	lsls	r3, r2, #30
 8006f7c:	bf18      	it	ne
 8006f7e:	2300      	movne	r3, #0
 8006f80:	680e      	ldr	r6, [r1, #0]
 8006f82:	bf08      	it	eq
 8006f84:	694b      	ldreq	r3, [r1, #20]
 8006f86:	1bf6      	subs	r6, r6, r7
 8006f88:	600f      	str	r7, [r1, #0]
 8006f8a:	608b      	str	r3, [r1, #8]
 8006f8c:	2e00      	cmp	r6, #0
 8006f8e:	dd9f      	ble.n	8006ed0 <__sflush_r+0x18>
 8006f90:	4633      	mov	r3, r6
 8006f92:	463a      	mov	r2, r7
 8006f94:	4628      	mov	r0, r5
 8006f96:	6a21      	ldr	r1, [r4, #32]
 8006f98:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8006f9c:	47e0      	blx	ip
 8006f9e:	2800      	cmp	r0, #0
 8006fa0:	dc06      	bgt.n	8006fb0 <__sflush_r+0xf8>
 8006fa2:	89a3      	ldrh	r3, [r4, #12]
 8006fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006fac:	81a3      	strh	r3, [r4, #12]
 8006fae:	e790      	b.n	8006ed2 <__sflush_r+0x1a>
 8006fb0:	4407      	add	r7, r0
 8006fb2:	1a36      	subs	r6, r6, r0
 8006fb4:	e7ea      	b.n	8006f8c <__sflush_r+0xd4>
 8006fb6:	bf00      	nop
 8006fb8:	20400001 	.word	0x20400001

08006fbc <_fflush_r>:
 8006fbc:	b538      	push	{r3, r4, r5, lr}
 8006fbe:	690b      	ldr	r3, [r1, #16]
 8006fc0:	4605      	mov	r5, r0
 8006fc2:	460c      	mov	r4, r1
 8006fc4:	b913      	cbnz	r3, 8006fcc <_fflush_r+0x10>
 8006fc6:	2500      	movs	r5, #0
 8006fc8:	4628      	mov	r0, r5
 8006fca:	bd38      	pop	{r3, r4, r5, pc}
 8006fcc:	b118      	cbz	r0, 8006fd6 <_fflush_r+0x1a>
 8006fce:	6983      	ldr	r3, [r0, #24]
 8006fd0:	b90b      	cbnz	r3, 8006fd6 <_fflush_r+0x1a>
 8006fd2:	f000 f887 	bl	80070e4 <__sinit>
 8006fd6:	4b14      	ldr	r3, [pc, #80]	; (8007028 <_fflush_r+0x6c>)
 8006fd8:	429c      	cmp	r4, r3
 8006fda:	d11b      	bne.n	8007014 <_fflush_r+0x58>
 8006fdc:	686c      	ldr	r4, [r5, #4]
 8006fde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d0ef      	beq.n	8006fc6 <_fflush_r+0xa>
 8006fe6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fe8:	07d0      	lsls	r0, r2, #31
 8006fea:	d404      	bmi.n	8006ff6 <_fflush_r+0x3a>
 8006fec:	0599      	lsls	r1, r3, #22
 8006fee:	d402      	bmi.n	8006ff6 <_fflush_r+0x3a>
 8006ff0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ff2:	f000 f915 	bl	8007220 <__retarget_lock_acquire_recursive>
 8006ff6:	4628      	mov	r0, r5
 8006ff8:	4621      	mov	r1, r4
 8006ffa:	f7ff ff5d 	bl	8006eb8 <__sflush_r>
 8006ffe:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007000:	4605      	mov	r5, r0
 8007002:	07da      	lsls	r2, r3, #31
 8007004:	d4e0      	bmi.n	8006fc8 <_fflush_r+0xc>
 8007006:	89a3      	ldrh	r3, [r4, #12]
 8007008:	059b      	lsls	r3, r3, #22
 800700a:	d4dd      	bmi.n	8006fc8 <_fflush_r+0xc>
 800700c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800700e:	f000 f908 	bl	8007222 <__retarget_lock_release_recursive>
 8007012:	e7d9      	b.n	8006fc8 <_fflush_r+0xc>
 8007014:	4b05      	ldr	r3, [pc, #20]	; (800702c <_fflush_r+0x70>)
 8007016:	429c      	cmp	r4, r3
 8007018:	d101      	bne.n	800701e <_fflush_r+0x62>
 800701a:	68ac      	ldr	r4, [r5, #8]
 800701c:	e7df      	b.n	8006fde <_fflush_r+0x22>
 800701e:	4b04      	ldr	r3, [pc, #16]	; (8007030 <_fflush_r+0x74>)
 8007020:	429c      	cmp	r4, r3
 8007022:	bf08      	it	eq
 8007024:	68ec      	ldreq	r4, [r5, #12]
 8007026:	e7da      	b.n	8006fde <_fflush_r+0x22>
 8007028:	080078d4 	.word	0x080078d4
 800702c:	080078f4 	.word	0x080078f4
 8007030:	080078b4 	.word	0x080078b4

08007034 <std>:
 8007034:	2300      	movs	r3, #0
 8007036:	b510      	push	{r4, lr}
 8007038:	4604      	mov	r4, r0
 800703a:	e9c0 3300 	strd	r3, r3, [r0]
 800703e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007042:	6083      	str	r3, [r0, #8]
 8007044:	8181      	strh	r1, [r0, #12]
 8007046:	6643      	str	r3, [r0, #100]	; 0x64
 8007048:	81c2      	strh	r2, [r0, #14]
 800704a:	6183      	str	r3, [r0, #24]
 800704c:	4619      	mov	r1, r3
 800704e:	2208      	movs	r2, #8
 8007050:	305c      	adds	r0, #92	; 0x5c
 8007052:	f7fd fb4f 	bl	80046f4 <memset>
 8007056:	4b05      	ldr	r3, [pc, #20]	; (800706c <std+0x38>)
 8007058:	6224      	str	r4, [r4, #32]
 800705a:	6263      	str	r3, [r4, #36]	; 0x24
 800705c:	4b04      	ldr	r3, [pc, #16]	; (8007070 <std+0x3c>)
 800705e:	62a3      	str	r3, [r4, #40]	; 0x28
 8007060:	4b04      	ldr	r3, [pc, #16]	; (8007074 <std+0x40>)
 8007062:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007064:	4b04      	ldr	r3, [pc, #16]	; (8007078 <std+0x44>)
 8007066:	6323      	str	r3, [r4, #48]	; 0x30
 8007068:	bd10      	pop	{r4, pc}
 800706a:	bf00      	nop
 800706c:	08007389 	.word	0x08007389
 8007070:	080073ab 	.word	0x080073ab
 8007074:	080073e3 	.word	0x080073e3
 8007078:	08007407 	.word	0x08007407

0800707c <_cleanup_r>:
 800707c:	4901      	ldr	r1, [pc, #4]	; (8007084 <_cleanup_r+0x8>)
 800707e:	f000 b8af 	b.w	80071e0 <_fwalk_reent>
 8007082:	bf00      	nop
 8007084:	08006fbd 	.word	0x08006fbd

08007088 <__sfmoreglue>:
 8007088:	2268      	movs	r2, #104	; 0x68
 800708a:	b570      	push	{r4, r5, r6, lr}
 800708c:	1e4d      	subs	r5, r1, #1
 800708e:	4355      	muls	r5, r2
 8007090:	460e      	mov	r6, r1
 8007092:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007096:	f7ff fa6b 	bl	8006570 <_malloc_r>
 800709a:	4604      	mov	r4, r0
 800709c:	b140      	cbz	r0, 80070b0 <__sfmoreglue+0x28>
 800709e:	2100      	movs	r1, #0
 80070a0:	e9c0 1600 	strd	r1, r6, [r0]
 80070a4:	300c      	adds	r0, #12
 80070a6:	60a0      	str	r0, [r4, #8]
 80070a8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80070ac:	f7fd fb22 	bl	80046f4 <memset>
 80070b0:	4620      	mov	r0, r4
 80070b2:	bd70      	pop	{r4, r5, r6, pc}

080070b4 <__sfp_lock_acquire>:
 80070b4:	4801      	ldr	r0, [pc, #4]	; (80070bc <__sfp_lock_acquire+0x8>)
 80070b6:	f000 b8b3 	b.w	8007220 <__retarget_lock_acquire_recursive>
 80070ba:	bf00      	nop
 80070bc:	20000339 	.word	0x20000339

080070c0 <__sfp_lock_release>:
 80070c0:	4801      	ldr	r0, [pc, #4]	; (80070c8 <__sfp_lock_release+0x8>)
 80070c2:	f000 b8ae 	b.w	8007222 <__retarget_lock_release_recursive>
 80070c6:	bf00      	nop
 80070c8:	20000339 	.word	0x20000339

080070cc <__sinit_lock_acquire>:
 80070cc:	4801      	ldr	r0, [pc, #4]	; (80070d4 <__sinit_lock_acquire+0x8>)
 80070ce:	f000 b8a7 	b.w	8007220 <__retarget_lock_acquire_recursive>
 80070d2:	bf00      	nop
 80070d4:	2000033a 	.word	0x2000033a

080070d8 <__sinit_lock_release>:
 80070d8:	4801      	ldr	r0, [pc, #4]	; (80070e0 <__sinit_lock_release+0x8>)
 80070da:	f000 b8a2 	b.w	8007222 <__retarget_lock_release_recursive>
 80070de:	bf00      	nop
 80070e0:	2000033a 	.word	0x2000033a

080070e4 <__sinit>:
 80070e4:	b510      	push	{r4, lr}
 80070e6:	4604      	mov	r4, r0
 80070e8:	f7ff fff0 	bl	80070cc <__sinit_lock_acquire>
 80070ec:	69a3      	ldr	r3, [r4, #24]
 80070ee:	b11b      	cbz	r3, 80070f8 <__sinit+0x14>
 80070f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f4:	f7ff bff0 	b.w	80070d8 <__sinit_lock_release>
 80070f8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070fc:	6523      	str	r3, [r4, #80]	; 0x50
 80070fe:	4b13      	ldr	r3, [pc, #76]	; (800714c <__sinit+0x68>)
 8007100:	4a13      	ldr	r2, [pc, #76]	; (8007150 <__sinit+0x6c>)
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	62a2      	str	r2, [r4, #40]	; 0x28
 8007106:	42a3      	cmp	r3, r4
 8007108:	bf08      	it	eq
 800710a:	2301      	moveq	r3, #1
 800710c:	4620      	mov	r0, r4
 800710e:	bf08      	it	eq
 8007110:	61a3      	streq	r3, [r4, #24]
 8007112:	f000 f81f 	bl	8007154 <__sfp>
 8007116:	6060      	str	r0, [r4, #4]
 8007118:	4620      	mov	r0, r4
 800711a:	f000 f81b 	bl	8007154 <__sfp>
 800711e:	60a0      	str	r0, [r4, #8]
 8007120:	4620      	mov	r0, r4
 8007122:	f000 f817 	bl	8007154 <__sfp>
 8007126:	2200      	movs	r2, #0
 8007128:	2104      	movs	r1, #4
 800712a:	60e0      	str	r0, [r4, #12]
 800712c:	6860      	ldr	r0, [r4, #4]
 800712e:	f7ff ff81 	bl	8007034 <std>
 8007132:	2201      	movs	r2, #1
 8007134:	2109      	movs	r1, #9
 8007136:	68a0      	ldr	r0, [r4, #8]
 8007138:	f7ff ff7c 	bl	8007034 <std>
 800713c:	2202      	movs	r2, #2
 800713e:	2112      	movs	r1, #18
 8007140:	68e0      	ldr	r0, [r4, #12]
 8007142:	f7ff ff77 	bl	8007034 <std>
 8007146:	2301      	movs	r3, #1
 8007148:	61a3      	str	r3, [r4, #24]
 800714a:	e7d1      	b.n	80070f0 <__sinit+0xc>
 800714c:	08007538 	.word	0x08007538
 8007150:	0800707d 	.word	0x0800707d

08007154 <__sfp>:
 8007154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007156:	4607      	mov	r7, r0
 8007158:	f7ff ffac 	bl	80070b4 <__sfp_lock_acquire>
 800715c:	4b1e      	ldr	r3, [pc, #120]	; (80071d8 <__sfp+0x84>)
 800715e:	681e      	ldr	r6, [r3, #0]
 8007160:	69b3      	ldr	r3, [r6, #24]
 8007162:	b913      	cbnz	r3, 800716a <__sfp+0x16>
 8007164:	4630      	mov	r0, r6
 8007166:	f7ff ffbd 	bl	80070e4 <__sinit>
 800716a:	3648      	adds	r6, #72	; 0x48
 800716c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007170:	3b01      	subs	r3, #1
 8007172:	d503      	bpl.n	800717c <__sfp+0x28>
 8007174:	6833      	ldr	r3, [r6, #0]
 8007176:	b30b      	cbz	r3, 80071bc <__sfp+0x68>
 8007178:	6836      	ldr	r6, [r6, #0]
 800717a:	e7f7      	b.n	800716c <__sfp+0x18>
 800717c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007180:	b9d5      	cbnz	r5, 80071b8 <__sfp+0x64>
 8007182:	4b16      	ldr	r3, [pc, #88]	; (80071dc <__sfp+0x88>)
 8007184:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007188:	60e3      	str	r3, [r4, #12]
 800718a:	6665      	str	r5, [r4, #100]	; 0x64
 800718c:	f000 f847 	bl	800721e <__retarget_lock_init_recursive>
 8007190:	f7ff ff96 	bl	80070c0 <__sfp_lock_release>
 8007194:	2208      	movs	r2, #8
 8007196:	4629      	mov	r1, r5
 8007198:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800719c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80071a0:	6025      	str	r5, [r4, #0]
 80071a2:	61a5      	str	r5, [r4, #24]
 80071a4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80071a8:	f7fd faa4 	bl	80046f4 <memset>
 80071ac:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80071b0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80071b4:	4620      	mov	r0, r4
 80071b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071b8:	3468      	adds	r4, #104	; 0x68
 80071ba:	e7d9      	b.n	8007170 <__sfp+0x1c>
 80071bc:	2104      	movs	r1, #4
 80071be:	4638      	mov	r0, r7
 80071c0:	f7ff ff62 	bl	8007088 <__sfmoreglue>
 80071c4:	4604      	mov	r4, r0
 80071c6:	6030      	str	r0, [r6, #0]
 80071c8:	2800      	cmp	r0, #0
 80071ca:	d1d5      	bne.n	8007178 <__sfp+0x24>
 80071cc:	f7ff ff78 	bl	80070c0 <__sfp_lock_release>
 80071d0:	230c      	movs	r3, #12
 80071d2:	603b      	str	r3, [r7, #0]
 80071d4:	e7ee      	b.n	80071b4 <__sfp+0x60>
 80071d6:	bf00      	nop
 80071d8:	08007538 	.word	0x08007538
 80071dc:	ffff0001 	.word	0xffff0001

080071e0 <_fwalk_reent>:
 80071e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071e4:	4606      	mov	r6, r0
 80071e6:	4688      	mov	r8, r1
 80071e8:	2700      	movs	r7, #0
 80071ea:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071ee:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071f2:	f1b9 0901 	subs.w	r9, r9, #1
 80071f6:	d505      	bpl.n	8007204 <_fwalk_reent+0x24>
 80071f8:	6824      	ldr	r4, [r4, #0]
 80071fa:	2c00      	cmp	r4, #0
 80071fc:	d1f7      	bne.n	80071ee <_fwalk_reent+0xe>
 80071fe:	4638      	mov	r0, r7
 8007200:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007204:	89ab      	ldrh	r3, [r5, #12]
 8007206:	2b01      	cmp	r3, #1
 8007208:	d907      	bls.n	800721a <_fwalk_reent+0x3a>
 800720a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800720e:	3301      	adds	r3, #1
 8007210:	d003      	beq.n	800721a <_fwalk_reent+0x3a>
 8007212:	4629      	mov	r1, r5
 8007214:	4630      	mov	r0, r6
 8007216:	47c0      	blx	r8
 8007218:	4307      	orrs	r7, r0
 800721a:	3568      	adds	r5, #104	; 0x68
 800721c:	e7e9      	b.n	80071f2 <_fwalk_reent+0x12>

0800721e <__retarget_lock_init_recursive>:
 800721e:	4770      	bx	lr

08007220 <__retarget_lock_acquire_recursive>:
 8007220:	4770      	bx	lr

08007222 <__retarget_lock_release_recursive>:
 8007222:	4770      	bx	lr

08007224 <__swhatbuf_r>:
 8007224:	b570      	push	{r4, r5, r6, lr}
 8007226:	460e      	mov	r6, r1
 8007228:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800722c:	4614      	mov	r4, r2
 800722e:	2900      	cmp	r1, #0
 8007230:	461d      	mov	r5, r3
 8007232:	b096      	sub	sp, #88	; 0x58
 8007234:	da08      	bge.n	8007248 <__swhatbuf_r+0x24>
 8007236:	2200      	movs	r2, #0
 8007238:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800723c:	602a      	str	r2, [r5, #0]
 800723e:	061a      	lsls	r2, r3, #24
 8007240:	d410      	bmi.n	8007264 <__swhatbuf_r+0x40>
 8007242:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007246:	e00e      	b.n	8007266 <__swhatbuf_r+0x42>
 8007248:	466a      	mov	r2, sp
 800724a:	f000 f903 	bl	8007454 <_fstat_r>
 800724e:	2800      	cmp	r0, #0
 8007250:	dbf1      	blt.n	8007236 <__swhatbuf_r+0x12>
 8007252:	9a01      	ldr	r2, [sp, #4]
 8007254:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007258:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800725c:	425a      	negs	r2, r3
 800725e:	415a      	adcs	r2, r3
 8007260:	602a      	str	r2, [r5, #0]
 8007262:	e7ee      	b.n	8007242 <__swhatbuf_r+0x1e>
 8007264:	2340      	movs	r3, #64	; 0x40
 8007266:	2000      	movs	r0, #0
 8007268:	6023      	str	r3, [r4, #0]
 800726a:	b016      	add	sp, #88	; 0x58
 800726c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007270 <__smakebuf_r>:
 8007270:	898b      	ldrh	r3, [r1, #12]
 8007272:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007274:	079d      	lsls	r5, r3, #30
 8007276:	4606      	mov	r6, r0
 8007278:	460c      	mov	r4, r1
 800727a:	d507      	bpl.n	800728c <__smakebuf_r+0x1c>
 800727c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007280:	6023      	str	r3, [r4, #0]
 8007282:	6123      	str	r3, [r4, #16]
 8007284:	2301      	movs	r3, #1
 8007286:	6163      	str	r3, [r4, #20]
 8007288:	b002      	add	sp, #8
 800728a:	bd70      	pop	{r4, r5, r6, pc}
 800728c:	466a      	mov	r2, sp
 800728e:	ab01      	add	r3, sp, #4
 8007290:	f7ff ffc8 	bl	8007224 <__swhatbuf_r>
 8007294:	9900      	ldr	r1, [sp, #0]
 8007296:	4605      	mov	r5, r0
 8007298:	4630      	mov	r0, r6
 800729a:	f7ff f969 	bl	8006570 <_malloc_r>
 800729e:	b948      	cbnz	r0, 80072b4 <__smakebuf_r+0x44>
 80072a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072a4:	059a      	lsls	r2, r3, #22
 80072a6:	d4ef      	bmi.n	8007288 <__smakebuf_r+0x18>
 80072a8:	f023 0303 	bic.w	r3, r3, #3
 80072ac:	f043 0302 	orr.w	r3, r3, #2
 80072b0:	81a3      	strh	r3, [r4, #12]
 80072b2:	e7e3      	b.n	800727c <__smakebuf_r+0xc>
 80072b4:	4b0d      	ldr	r3, [pc, #52]	; (80072ec <__smakebuf_r+0x7c>)
 80072b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80072b8:	89a3      	ldrh	r3, [r4, #12]
 80072ba:	6020      	str	r0, [r4, #0]
 80072bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072c0:	81a3      	strh	r3, [r4, #12]
 80072c2:	9b00      	ldr	r3, [sp, #0]
 80072c4:	6120      	str	r0, [r4, #16]
 80072c6:	6163      	str	r3, [r4, #20]
 80072c8:	9b01      	ldr	r3, [sp, #4]
 80072ca:	b15b      	cbz	r3, 80072e4 <__smakebuf_r+0x74>
 80072cc:	4630      	mov	r0, r6
 80072ce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072d2:	f000 f8d1 	bl	8007478 <_isatty_r>
 80072d6:	b128      	cbz	r0, 80072e4 <__smakebuf_r+0x74>
 80072d8:	89a3      	ldrh	r3, [r4, #12]
 80072da:	f023 0303 	bic.w	r3, r3, #3
 80072de:	f043 0301 	orr.w	r3, r3, #1
 80072e2:	81a3      	strh	r3, [r4, #12]
 80072e4:	89a0      	ldrh	r0, [r4, #12]
 80072e6:	4305      	orrs	r5, r0
 80072e8:	81a5      	strh	r5, [r4, #12]
 80072ea:	e7cd      	b.n	8007288 <__smakebuf_r+0x18>
 80072ec:	0800707d 	.word	0x0800707d

080072f0 <_malloc_usable_size_r>:
 80072f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072f4:	1f18      	subs	r0, r3, #4
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	bfbc      	itt	lt
 80072fa:	580b      	ldrlt	r3, [r1, r0]
 80072fc:	18c0      	addlt	r0, r0, r3
 80072fe:	4770      	bx	lr

08007300 <_raise_r>:
 8007300:	291f      	cmp	r1, #31
 8007302:	b538      	push	{r3, r4, r5, lr}
 8007304:	4604      	mov	r4, r0
 8007306:	460d      	mov	r5, r1
 8007308:	d904      	bls.n	8007314 <_raise_r+0x14>
 800730a:	2316      	movs	r3, #22
 800730c:	6003      	str	r3, [r0, #0]
 800730e:	f04f 30ff 	mov.w	r0, #4294967295
 8007312:	bd38      	pop	{r3, r4, r5, pc}
 8007314:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007316:	b112      	cbz	r2, 800731e <_raise_r+0x1e>
 8007318:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800731c:	b94b      	cbnz	r3, 8007332 <_raise_r+0x32>
 800731e:	4620      	mov	r0, r4
 8007320:	f000 f830 	bl	8007384 <_getpid_r>
 8007324:	462a      	mov	r2, r5
 8007326:	4601      	mov	r1, r0
 8007328:	4620      	mov	r0, r4
 800732a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800732e:	f000 b817 	b.w	8007360 <_kill_r>
 8007332:	2b01      	cmp	r3, #1
 8007334:	d00a      	beq.n	800734c <_raise_r+0x4c>
 8007336:	1c59      	adds	r1, r3, #1
 8007338:	d103      	bne.n	8007342 <_raise_r+0x42>
 800733a:	2316      	movs	r3, #22
 800733c:	6003      	str	r3, [r0, #0]
 800733e:	2001      	movs	r0, #1
 8007340:	e7e7      	b.n	8007312 <_raise_r+0x12>
 8007342:	2400      	movs	r4, #0
 8007344:	4628      	mov	r0, r5
 8007346:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800734a:	4798      	blx	r3
 800734c:	2000      	movs	r0, #0
 800734e:	e7e0      	b.n	8007312 <_raise_r+0x12>

08007350 <raise>:
 8007350:	4b02      	ldr	r3, [pc, #8]	; (800735c <raise+0xc>)
 8007352:	4601      	mov	r1, r0
 8007354:	6818      	ldr	r0, [r3, #0]
 8007356:	f7ff bfd3 	b.w	8007300 <_raise_r>
 800735a:	bf00      	nop
 800735c:	2000001c 	.word	0x2000001c

08007360 <_kill_r>:
 8007360:	b538      	push	{r3, r4, r5, lr}
 8007362:	2300      	movs	r3, #0
 8007364:	4d06      	ldr	r5, [pc, #24]	; (8007380 <_kill_r+0x20>)
 8007366:	4604      	mov	r4, r0
 8007368:	4608      	mov	r0, r1
 800736a:	4611      	mov	r1, r2
 800736c:	602b      	str	r3, [r5, #0]
 800736e:	f7fa fa6f 	bl	8001850 <_kill>
 8007372:	1c43      	adds	r3, r0, #1
 8007374:	d102      	bne.n	800737c <_kill_r+0x1c>
 8007376:	682b      	ldr	r3, [r5, #0]
 8007378:	b103      	cbz	r3, 800737c <_kill_r+0x1c>
 800737a:	6023      	str	r3, [r4, #0]
 800737c:	bd38      	pop	{r3, r4, r5, pc}
 800737e:	bf00      	nop
 8007380:	20000334 	.word	0x20000334

08007384 <_getpid_r>:
 8007384:	f7fa ba5d 	b.w	8001842 <_getpid>

08007388 <__sread>:
 8007388:	b510      	push	{r4, lr}
 800738a:	460c      	mov	r4, r1
 800738c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007390:	f000 f894 	bl	80074bc <_read_r>
 8007394:	2800      	cmp	r0, #0
 8007396:	bfab      	itete	ge
 8007398:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800739a:	89a3      	ldrhlt	r3, [r4, #12]
 800739c:	181b      	addge	r3, r3, r0
 800739e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80073a2:	bfac      	ite	ge
 80073a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80073a6:	81a3      	strhlt	r3, [r4, #12]
 80073a8:	bd10      	pop	{r4, pc}

080073aa <__swrite>:
 80073aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073ae:	461f      	mov	r7, r3
 80073b0:	898b      	ldrh	r3, [r1, #12]
 80073b2:	4605      	mov	r5, r0
 80073b4:	05db      	lsls	r3, r3, #23
 80073b6:	460c      	mov	r4, r1
 80073b8:	4616      	mov	r6, r2
 80073ba:	d505      	bpl.n	80073c8 <__swrite+0x1e>
 80073bc:	2302      	movs	r3, #2
 80073be:	2200      	movs	r2, #0
 80073c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073c4:	f000 f868 	bl	8007498 <_lseek_r>
 80073c8:	89a3      	ldrh	r3, [r4, #12]
 80073ca:	4632      	mov	r2, r6
 80073cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073d0:	81a3      	strh	r3, [r4, #12]
 80073d2:	4628      	mov	r0, r5
 80073d4:	463b      	mov	r3, r7
 80073d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073de:	f000 b817 	b.w	8007410 <_write_r>

080073e2 <__sseek>:
 80073e2:	b510      	push	{r4, lr}
 80073e4:	460c      	mov	r4, r1
 80073e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ea:	f000 f855 	bl	8007498 <_lseek_r>
 80073ee:	1c43      	adds	r3, r0, #1
 80073f0:	89a3      	ldrh	r3, [r4, #12]
 80073f2:	bf15      	itete	ne
 80073f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80073f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073fe:	81a3      	strheq	r3, [r4, #12]
 8007400:	bf18      	it	ne
 8007402:	81a3      	strhne	r3, [r4, #12]
 8007404:	bd10      	pop	{r4, pc}

08007406 <__sclose>:
 8007406:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800740a:	f000 b813 	b.w	8007434 <_close_r>
	...

08007410 <_write_r>:
 8007410:	b538      	push	{r3, r4, r5, lr}
 8007412:	4604      	mov	r4, r0
 8007414:	4608      	mov	r0, r1
 8007416:	4611      	mov	r1, r2
 8007418:	2200      	movs	r2, #0
 800741a:	4d05      	ldr	r5, [pc, #20]	; (8007430 <_write_r+0x20>)
 800741c:	602a      	str	r2, [r5, #0]
 800741e:	461a      	mov	r2, r3
 8007420:	f7fa fa4d 	bl	80018be <_write>
 8007424:	1c43      	adds	r3, r0, #1
 8007426:	d102      	bne.n	800742e <_write_r+0x1e>
 8007428:	682b      	ldr	r3, [r5, #0]
 800742a:	b103      	cbz	r3, 800742e <_write_r+0x1e>
 800742c:	6023      	str	r3, [r4, #0]
 800742e:	bd38      	pop	{r3, r4, r5, pc}
 8007430:	20000334 	.word	0x20000334

08007434 <_close_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	2300      	movs	r3, #0
 8007438:	4d05      	ldr	r5, [pc, #20]	; (8007450 <_close_r+0x1c>)
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	602b      	str	r3, [r5, #0]
 8007440:	f7fa fa59 	bl	80018f6 <_close>
 8007444:	1c43      	adds	r3, r0, #1
 8007446:	d102      	bne.n	800744e <_close_r+0x1a>
 8007448:	682b      	ldr	r3, [r5, #0]
 800744a:	b103      	cbz	r3, 800744e <_close_r+0x1a>
 800744c:	6023      	str	r3, [r4, #0]
 800744e:	bd38      	pop	{r3, r4, r5, pc}
 8007450:	20000334 	.word	0x20000334

08007454 <_fstat_r>:
 8007454:	b538      	push	{r3, r4, r5, lr}
 8007456:	2300      	movs	r3, #0
 8007458:	4d06      	ldr	r5, [pc, #24]	; (8007474 <_fstat_r+0x20>)
 800745a:	4604      	mov	r4, r0
 800745c:	4608      	mov	r0, r1
 800745e:	4611      	mov	r1, r2
 8007460:	602b      	str	r3, [r5, #0]
 8007462:	f7fa fa53 	bl	800190c <_fstat>
 8007466:	1c43      	adds	r3, r0, #1
 8007468:	d102      	bne.n	8007470 <_fstat_r+0x1c>
 800746a:	682b      	ldr	r3, [r5, #0]
 800746c:	b103      	cbz	r3, 8007470 <_fstat_r+0x1c>
 800746e:	6023      	str	r3, [r4, #0]
 8007470:	bd38      	pop	{r3, r4, r5, pc}
 8007472:	bf00      	nop
 8007474:	20000334 	.word	0x20000334

08007478 <_isatty_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	2300      	movs	r3, #0
 800747c:	4d05      	ldr	r5, [pc, #20]	; (8007494 <_isatty_r+0x1c>)
 800747e:	4604      	mov	r4, r0
 8007480:	4608      	mov	r0, r1
 8007482:	602b      	str	r3, [r5, #0]
 8007484:	f7fa fa51 	bl	800192a <_isatty>
 8007488:	1c43      	adds	r3, r0, #1
 800748a:	d102      	bne.n	8007492 <_isatty_r+0x1a>
 800748c:	682b      	ldr	r3, [r5, #0]
 800748e:	b103      	cbz	r3, 8007492 <_isatty_r+0x1a>
 8007490:	6023      	str	r3, [r4, #0]
 8007492:	bd38      	pop	{r3, r4, r5, pc}
 8007494:	20000334 	.word	0x20000334

08007498 <_lseek_r>:
 8007498:	b538      	push	{r3, r4, r5, lr}
 800749a:	4604      	mov	r4, r0
 800749c:	4608      	mov	r0, r1
 800749e:	4611      	mov	r1, r2
 80074a0:	2200      	movs	r2, #0
 80074a2:	4d05      	ldr	r5, [pc, #20]	; (80074b8 <_lseek_r+0x20>)
 80074a4:	602a      	str	r2, [r5, #0]
 80074a6:	461a      	mov	r2, r3
 80074a8:	f7fa fa49 	bl	800193e <_lseek>
 80074ac:	1c43      	adds	r3, r0, #1
 80074ae:	d102      	bne.n	80074b6 <_lseek_r+0x1e>
 80074b0:	682b      	ldr	r3, [r5, #0]
 80074b2:	b103      	cbz	r3, 80074b6 <_lseek_r+0x1e>
 80074b4:	6023      	str	r3, [r4, #0]
 80074b6:	bd38      	pop	{r3, r4, r5, pc}
 80074b8:	20000334 	.word	0x20000334

080074bc <_read_r>:
 80074bc:	b538      	push	{r3, r4, r5, lr}
 80074be:	4604      	mov	r4, r0
 80074c0:	4608      	mov	r0, r1
 80074c2:	4611      	mov	r1, r2
 80074c4:	2200      	movs	r2, #0
 80074c6:	4d05      	ldr	r5, [pc, #20]	; (80074dc <_read_r+0x20>)
 80074c8:	602a      	str	r2, [r5, #0]
 80074ca:	461a      	mov	r2, r3
 80074cc:	f7fa f9da 	bl	8001884 <_read>
 80074d0:	1c43      	adds	r3, r0, #1
 80074d2:	d102      	bne.n	80074da <_read_r+0x1e>
 80074d4:	682b      	ldr	r3, [r5, #0]
 80074d6:	b103      	cbz	r3, 80074da <_read_r+0x1e>
 80074d8:	6023      	str	r3, [r4, #0]
 80074da:	bd38      	pop	{r3, r4, r5, pc}
 80074dc:	20000334 	.word	0x20000334

080074e0 <_init>:
 80074e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074e2:	bf00      	nop
 80074e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074e6:	bc08      	pop	{r3}
 80074e8:	469e      	mov	lr, r3
 80074ea:	4770      	bx	lr

080074ec <_fini>:
 80074ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ee:	bf00      	nop
 80074f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074f2:	bc08      	pop	{r3}
 80074f4:	469e      	mov	lr, r3
 80074f6:	4770      	bx	lr
