Timing Analyzer report for lab11step1
Thu Apr 18 14:10:45 2024
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 14. Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 15. Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|inst5'
 16. Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 17. Slow 1200mV 85C Model Hold: 'CLK'
 18. Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 19. Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|inst5'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 29. Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 30. Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|inst5'
 31. Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 32. Slow 1200mV 0C Model Hold: 'CLK'
 33. Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 34. Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|inst5'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 43. Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 44. Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|inst5'
 45. Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'
 46. Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'
 47. Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|inst5'
 48. Fast 1200mV 0C Model Hold: 'CLK'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                            ;
+-----------------------+------------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                     ;
; Revision Name         ; lab11step1                                                 ;
; Device Family         ; Cyclone IV E                                               ;
; Device Name           ; EP4CE115F29C7                                              ;
; Timing Models         ; Final                                                      ;
; Delay Model           ; Combined                                                   ;
; Rise/Fall Delays      ; Enabled                                                    ;
+-----------------------+------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; Clock Name                                             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                    ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+
; CLK                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                    ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 } ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:vdfvwe|clock_divider_1024:inst|inst10 }  ;
; clock_generator:vdfvwe|inst5                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_generator:vdfvwe|inst5 }                           ;
+--------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                    ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 290.61 MHz ; 250.0 MHz       ; CLK                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 303.58 MHz ; 303.58 MHz      ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ;                                                               ;
; 344.23 MHz ; 344.23 MHz      ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ;                                                               ;
; 809.72 MHz ; 437.64 MHz      ; clock_generator:vdfvwe|inst5                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -2.441 ; -7.315        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -2.294 ; -6.816        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.905 ; -2.853        ;
; clock_generator:vdfvwe|inst5                           ; -0.235 ; -0.411        ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.401 ; 0.000         ;
; CLK                                                    ; 0.402 ; 0.000         ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 0.402 ; 0.000         ;
; clock_generator:vdfvwe|inst5                           ; 0.402 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                               ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -3.000 ; -15.850       ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:vdfvwe|inst5                           ; -1.285 ; -3.855        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.441 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 3.358      ;
; -2.290 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 3.207      ;
; -2.161 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 3.078      ;
; -2.022 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.939      ;
; -1.921 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.838      ;
; -1.877 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.794      ;
; -1.802 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.719      ;
; -1.657 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.574      ;
; -1.595 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.963      ; 5.278      ;
; -1.400 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 2.317      ;
; -1.082 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.999      ;
; -0.931 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.848      ;
; -0.903 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.963      ; 5.086      ;
; -0.802 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.719      ;
; -0.719 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.636      ;
; -0.718 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.635      ;
; -0.718 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.635      ;
; -0.718 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.635      ;
; -0.665 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.582      ;
; -0.663 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.580      ;
; -0.568 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.485      ;
; -0.567 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.484      ;
; -0.567 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.484      ;
; -0.562 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.479      ;
; -0.526 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.443      ;
; -0.518 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.435      ;
; -0.511 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.428      ;
; -0.443 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.360      ;
; -0.439 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.356      ;
; -0.438 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.355      ;
; -0.438 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.355      ;
; -0.342 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.259      ;
; -0.341 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.258      ;
; -0.328 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.245      ;
; -0.300 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.217      ;
; -0.299 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.216      ;
; -0.299 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.216      ;
; -0.199 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.116      ;
; -0.193 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.110      ;
; -0.170 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.087      ;
; -0.165 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 1.082      ;
; -0.066 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.983      ;
; -0.046 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.963      ;
; -0.045 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.962      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.081     ; 0.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.294 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.211      ;
; -2.284 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.201      ;
; -2.155 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 3.072      ;
; -2.017 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.934      ;
; -1.899 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.816      ;
; -1.894 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.811      ;
; -1.766 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.683      ;
; -1.522 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.439      ;
; -1.504 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 2.421      ;
; -1.097 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.500        ; 2.745      ; 4.572      ;
; -0.944 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.861      ;
; -0.934 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.851      ;
; -0.857 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.774      ;
; -0.847 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.764      ;
; -0.808 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.725      ;
; -0.805 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.722      ;
; -0.718 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.635      ;
; -0.667 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.584      ;
; -0.638 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.555      ;
; -0.604 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; 2.745      ; 4.579      ;
; -0.582 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.499      ;
; -0.581 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.498      ;
; -0.580 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.497      ;
; -0.579 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.496      ;
; -0.572 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.489      ;
; -0.571 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.488      ;
; -0.569 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.486      ;
; -0.549 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.466      ;
; -0.549 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.466      ;
; -0.544 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.461      ;
; -0.443 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.360      ;
; -0.442 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.359      ;
; -0.440 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.357      ;
; -0.416 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.333      ;
; -0.340 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.257      ;
; -0.338 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.255      ;
; -0.326 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.243      ;
; -0.305 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.222      ;
; -0.304 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.221      ;
; -0.302 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.219      ;
; -0.197 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.114      ;
; -0.185 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.102      ;
; -0.138 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 1.055      ;
; -0.076 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.993      ;
; -0.074 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.991      ;
; -0.073 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.990      ;
; 0.087  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.830      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.081     ; 0.765      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                           ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.905 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.821      ;
; -1.893 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.809      ;
; -1.788 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.704      ;
; -1.603 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 2.519      ;
; -1.169 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.891      ; 4.790      ;
; -0.680 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.891      ; 4.801      ;
; -0.530 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.446      ;
; -0.348 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.264      ;
; -0.327 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 1.243      ;
; -0.070 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.986      ;
; -0.059 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.975      ;
; -0.057 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.973      ;
; 0.151  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
; 0.151  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.082     ; 0.765      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_generator:vdfvwe|inst5'                                                                         ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; -0.235 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 1.152      ;
; -0.176 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 1.093      ;
; 0.085  ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 0.832      ;
; 0.085  ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 0.832      ;
; 0.152  ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 0.765      ;
; 0.152  ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 0.765      ;
; 0.183  ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.081     ; 0.734      ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                           ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.401 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.669      ;
; 0.406 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.674      ;
; 0.609 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.877      ;
; 0.610 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.878      ;
; 0.617 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 0.885      ;
; 0.821 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.089      ;
; 0.835 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.103      ;
; 1.009 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 3.032      ; 4.479      ;
; 1.042 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 1.310      ;
; 1.516 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -0.500       ; 3.032      ; 4.486      ;
; 1.963 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.231      ;
; 2.108 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.376      ;
; 2.193 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.461      ;
; 2.196 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.082      ; 2.464      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.674      ;
; 0.595 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.862      ;
; 0.596 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.863      ;
; 0.614 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.881      ;
; 0.645 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.912      ;
; 0.658 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.925      ;
; 0.663 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.930      ;
; 0.683 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 0.950      ;
; 0.816 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.083      ;
; 0.816 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.083      ;
; 0.817 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.084      ;
; 0.818 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.085      ;
; 0.822 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.089      ;
; 0.832 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.099      ;
; 0.833 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.100      ;
; 0.918 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.185      ;
; 0.918 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.185      ;
; 0.919 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.186      ;
; 0.920 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.187      ;
; 0.926 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.193      ;
; 0.989 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.256      ;
; 1.006 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.273      ;
; 1.026 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.293      ;
; 1.028 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.295      ;
; 1.028 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.295      ;
; 1.028 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.295      ;
; 1.029 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.296      ;
; 1.030 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.297      ;
; 1.162 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.170 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.437      ;
; 1.179 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.446      ;
; 1.179 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.446      ;
; 1.180 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.447      ;
; 1.181 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.448      ;
; 1.204 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 3.076      ; 4.728      ;
; 1.272 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.539      ;
; 1.382 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.649      ;
; 1.533 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 1.800      ;
; 1.754 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.021      ;
; 1.835 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 3.076      ; 4.859      ;
; 2.041 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.308      ;
; 2.125 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.392      ;
; 2.188 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.455      ;
; 2.205 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.472      ;
; 2.369 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.636      ;
; 2.471 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.738      ;
; 2.581 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.848      ;
; 2.732 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.081      ; 2.999      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                               ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.674      ;
; 0.439 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.706      ;
; 0.623 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.890      ;
; 0.625 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.892      ;
; 0.626 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.893      ;
; 0.653 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.920      ;
; 0.664 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 0.932      ;
; 0.816 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.083      ;
; 0.818 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.085      ;
; 0.819 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.086      ;
; 0.828 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.095      ;
; 0.830 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.097      ;
; 0.830 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.097      ;
; 0.902 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.169      ;
; 0.918 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.185      ;
; 0.920 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.187      ;
; 0.921 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.188      ;
; 0.946 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 2.879      ; 4.263      ;
; 0.997 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.264      ;
; 1.007 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.274      ;
; 1.024 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.291      ;
; 1.026 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.293      ;
; 1.027 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.294      ;
; 1.028 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.295      ;
; 1.030 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.297      ;
; 1.031 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.298      ;
; 1.037 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.304      ;
; 1.055 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.322      ;
; 1.139 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.406      ;
; 1.164 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.431      ;
; 1.171 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.438      ;
; 1.245 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.512      ;
; 1.249 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.516      ;
; 1.273 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.540      ;
; 1.279 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.546      ;
; 1.379 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.646      ;
; 1.383 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 1.650      ;
; 1.460 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; -0.500       ; 2.879      ; 4.277      ;
; 1.857 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.124      ;
; 1.868 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.135      ;
; 2.079 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.346      ;
; 2.174 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.441      ;
; 2.184 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.451      ;
; 2.348 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.615      ;
; 2.450 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.717      ;
; 2.556 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.823      ;
; 2.560 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.081      ; 2.827      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_generator:vdfvwe|inst5'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.402 ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.669      ;
; 0.450 ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.717      ;
; 0.658 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.925      ;
; 0.727 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.081      ; 0.994      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                     ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                             ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
; 318.78 MHz ; 250.0 MHz       ; CLK                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 332.12 MHz ; 332.12 MHz      ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ;                                                               ;
; 375.38 MHz ; 375.38 MHz      ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ;                                                               ;
; 901.71 MHz ; 437.64 MHz      ; clock_generator:vdfvwe|inst5                           ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+--------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -2.137 ; -5.759        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -2.011 ; -5.311        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.664 ; -2.264        ;
; clock_generator:vdfvwe|inst5                           ; -0.109 ; -0.162        ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.353 ; 0.000         ;
; CLK                                                    ; 0.354 ; 0.000         ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 0.354 ; 0.000         ;
; clock_generator:vdfvwe|inst5                           ; 0.354 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -3.000 ; -15.850       ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -1.285 ; -12.850       ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.285 ; -6.425        ;
; clock_generator:vdfvwe|inst5                           ; -1.285 ; -3.855        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -2.137 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 3.064      ;
; -2.006 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.933      ;
; -1.897 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.824      ;
; -1.769 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.696      ;
; -1.676 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.603      ;
; -1.635 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.562      ;
; -1.575 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.502      ;
; -1.433 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.360      ;
; -1.348 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 2.692      ; 4.742      ;
; -1.191 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 2.118      ;
; -0.868 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.795      ;
; -0.847 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 2.692      ; 4.741      ;
; -0.737 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.664      ;
; -0.628 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.555      ;
; -0.542 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.469      ;
; -0.541 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.468      ;
; -0.541 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.468      ;
; -0.541 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.468      ;
; -0.510 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.437      ;
; -0.500 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.427      ;
; -0.411 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.338      ;
; -0.410 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.337      ;
; -0.410 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.337      ;
; -0.407 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.334      ;
; -0.383 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.310      ;
; -0.379 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.306      ;
; -0.366 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.293      ;
; -0.306 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.233      ;
; -0.302 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.229      ;
; -0.301 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.228      ;
; -0.301 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.228      ;
; -0.206 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.133      ;
; -0.205 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.132      ;
; -0.191 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.118      ;
; -0.174 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.101      ;
; -0.173 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.100      ;
; -0.173 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.100      ;
; -0.081 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.008      ;
; -0.074 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 1.001      ;
; -0.053 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.980      ;
; -0.049 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.976      ;
; 0.038  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.889      ;
; 0.058  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.869      ;
; 0.059  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.868      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.072     ; 0.683      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.011 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.938      ;
; -2.001 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.928      ;
; -1.892 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.819      ;
; -1.765 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.692      ;
; -1.658 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.585      ;
; -1.651 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.578      ;
; -1.543 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.470      ;
; -1.317 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.244      ;
; -1.302 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 2.229      ;
; -0.988 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.500        ; 2.458      ; 4.158      ;
; -0.749 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.676      ;
; -0.739 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.666      ;
; -0.669 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.596      ;
; -0.659 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.586      ;
; -0.631 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.558      ;
; -0.630 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.557      ;
; -0.602 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; 2.458      ; 4.272      ;
; -0.550 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.477      ;
; -0.503 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.430      ;
; -0.485 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.412      ;
; -0.424 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.351      ;
; -0.423 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.423 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.350      ;
; -0.421 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.348      ;
; -0.414 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.341      ;
; -0.413 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.340      ;
; -0.411 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.338      ;
; -0.399 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.326      ;
; -0.396 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.323      ;
; -0.389 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.316      ;
; -0.305 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.232      ;
; -0.304 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.231      ;
; -0.302 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.229      ;
; -0.281 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.208      ;
; -0.204 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.131      ;
; -0.202 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.129      ;
; -0.189 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.116      ;
; -0.178 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.105      ;
; -0.177 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.104      ;
; -0.175 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.102      ;
; -0.077 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 1.004      ;
; -0.069 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.996      ;
; -0.026 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.953      ;
; 0.033  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.894      ;
; 0.034  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.893      ;
; 0.036  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.891      ;
; 0.175  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.752      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.072     ; 0.683      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -1.664 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.590      ;
; -1.653 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.579      ;
; -1.565 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.491      ;
; -1.396 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 2.322      ;
; -1.019 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.500        ; 2.604      ; 4.335      ;
; -0.672 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; 2.604      ; 4.488      ;
; -0.393 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.319      ;
; -0.207 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.133      ;
; -0.192 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 1.118      ;
; 0.039  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.887      ;
; 0.049  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.877      ;
; 0.050  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.876      ;
; 0.243  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
; 0.243  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.073     ; 0.683      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_generator:vdfvwe|inst5'                                                                          ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; -0.109 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 1.036      ;
; -0.053 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.980      ;
; 0.172  ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.755      ;
; 0.172  ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.755      ;
; 0.244  ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.683      ;
; 0.268  ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.072     ; 0.659      ;
+--------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.353 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.608      ;
; 0.562 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.806      ;
; 0.563 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.807      ;
; 0.568 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 0.812      ;
; 0.765 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.009      ;
; 0.773 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.017      ;
; 0.969 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 1.213      ;
; 0.988 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 2.730      ; 4.122      ;
; 1.373 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -0.500       ; 2.730      ; 4.007      ;
; 1.764 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.008      ;
; 1.894 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.138      ;
; 1.969 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.213      ;
; 1.973 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.073      ; 2.217      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.608      ;
; 0.554 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.797      ;
; 0.555 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.798      ;
; 0.573 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.816      ;
; 0.589 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.832      ;
; 0.602 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.845      ;
; 0.607 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.850      ;
; 0.627 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.870      ;
; 0.747 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.990      ;
; 0.747 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.990      ;
; 0.748 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 0.991      ;
; 0.763 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.006      ;
; 0.774 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.017      ;
; 0.775 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.018      ;
; 0.838 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.081      ;
; 0.838 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.081      ;
; 0.839 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.082      ;
; 0.846 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.089      ;
; 0.901 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.144      ;
; 0.917 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.160      ;
; 0.922 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.165      ;
; 0.937 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.180      ;
; 0.937 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.180      ;
; 0.938 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.181      ;
; 0.956 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.199      ;
; 1.047 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.290      ;
; 1.074 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.317      ;
; 1.085 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.328      ;
; 1.085 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.328      ;
; 1.085 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.328      ;
; 1.086 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.329      ;
; 1.160 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 2.792      ; 4.366      ;
; 1.165 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.408      ;
; 1.264 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.507      ;
; 1.412 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.655      ;
; 1.574 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 1.817      ;
; 1.650 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 2.792      ; 4.356      ;
; 1.818 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.061      ;
; 1.916 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.159      ;
; 1.971 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.214      ;
; 1.987 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.230      ;
; 2.144 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.387      ;
; 2.235 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.478      ;
; 2.334 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.577      ;
; 2.482 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.072      ; 2.725      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.608      ;
; 0.397 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.640      ;
; 0.575 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.818      ;
; 0.576 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.819      ;
; 0.578 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.821      ;
; 0.598 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.841      ;
; 0.608 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.851      ;
; 0.610 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.853      ;
; 0.746 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.989      ;
; 0.748 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.991      ;
; 0.749 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 0.992      ;
; 0.771 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.014      ;
; 0.771 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.014      ;
; 0.772 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.015      ;
; 0.823 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.066      ;
; 0.837 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.080      ;
; 0.839 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.082      ;
; 0.840 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.083      ;
; 0.909 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.152      ;
; 0.916 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.159      ;
; 0.931 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.174      ;
; 0.933 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.176      ;
; 0.934 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.177      ;
; 0.935 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 2.578      ; 3.917      ;
; 0.936 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.179      ;
; 0.938 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.181      ;
; 0.939 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.182      ;
; 0.948 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.191      ;
; 0.953 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.196      ;
; 1.044 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.287      ;
; 1.047 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.290      ;
; 1.075 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.318      ;
; 1.138 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.381      ;
; 1.143 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.386      ;
; 1.159 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.402      ;
; 1.166 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.409      ;
; 1.260 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.503      ;
; 1.265 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.508      ;
; 1.358 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; -0.500       ; 2.578      ; 3.840      ;
; 1.671 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.914      ;
; 1.683 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 1.926      ;
; 1.873 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.116      ;
; 1.959 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.202      ;
; 1.966 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.209      ;
; 2.125 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.368      ;
; 2.216 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.459      ;
; 2.310 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.553      ;
; 2.315 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.072      ; 2.558      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_generator:vdfvwe|inst5'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.354 ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.597      ;
; 0.407 ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.650      ;
; 0.407 ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.650      ;
; 0.602 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.845      ;
; 0.657 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.072      ; 0.900      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -0.724 ; -0.750        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -0.640 ; -0.640        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -0.454 ; -0.454        ;
; clock_generator:vdfvwe|inst5                           ; 0.398  ; 0.000         ;
+--------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+--------------------------------------------------------+-------+---------------+
; Clock                                                  ; Slack ; End Point TNS ;
+--------------------------------------------------------+-------+---------------+
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.181 ; 0.000         ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 0.181 ; 0.000         ;
; clock_generator:vdfvwe|inst5                           ; 0.181 ; 0.000         ;
; CLK                                                    ; 0.182 ; 0.000         ;
+--------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                ;
+--------------------------------------------------------+--------+---------------+
; Clock                                                  ; Slack  ; End Point TNS ;
+--------------------------------------------------------+--------+---------------+
; CLK                                                    ; -3.000 ; -13.620       ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -1.000 ; -10.000       ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.000 ; -5.000        ;
; clock_generator:vdfvwe|inst5                           ; -1.000 ; -3.000        ;
+--------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; -0.724 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.670      ;
; -0.669 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.500        ; 1.585      ; 2.836      ;
; -0.644 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.590      ;
; -0.569 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.515      ;
; -0.508 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.454      ;
; -0.465 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.411      ;
; -0.441 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.387      ;
; -0.398 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.344      ;
; -0.319 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.265      ;
; -0.210 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 1.156      ;
; -0.026 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.972      ;
; 0.054  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.892      ;
; 0.129  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 1.000        ; 1.585      ; 2.538      ;
; 0.129  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.817      ;
; 0.150  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.796      ;
; 0.151  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.795      ;
; 0.152  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.794      ;
; 0.153  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.793      ;
; 0.190  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.756      ;
; 0.213  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.733      ;
; 0.230  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.716      ;
; 0.231  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.715      ;
; 0.232  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.714      ;
; 0.233  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.713      ;
; 0.233  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.713      ;
; 0.251  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.695      ;
; 0.257  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.689      ;
; 0.274  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.672      ;
; 0.300  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.646      ;
; 0.305  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.641      ;
; 0.306  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.640      ;
; 0.307  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.639      ;
; 0.308  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.638      ;
; 0.335  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.611      ;
; 0.335  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.611      ;
; 0.343  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.603      ;
; 0.366  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.580      ;
; 0.367  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.579      ;
; 0.368  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.578      ;
; 0.369  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.577      ;
; 0.409  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.537      ;
; 0.415  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.531      ;
; 0.427  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.519      ;
; 0.430  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.516      ;
; 0.473  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.473      ;
; 0.482  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.464      ;
; 0.483  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.463      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
; 0.587  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 1.000        ; -0.041     ; 0.359      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.640 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.585      ;
; -0.637 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.582      ;
; -0.562 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.507      ;
; -0.503 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.448      ;
; -0.450 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.395      ;
; -0.449 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.394      ;
; -0.392 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.500        ; 1.458      ; 2.442      ;
; -0.375 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.320      ;
; -0.265 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.210      ;
; -0.257 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 1.202      ;
; 0.049  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.896      ;
; 0.052  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.893      ;
; 0.086  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.859      ;
; 0.089  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.856      ;
; 0.126  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.819      ;
; 0.127  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.818      ;
; 0.164  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.781      ;
; 0.186  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.759      ;
; 0.221  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.724      ;
; 0.223  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.722      ;
; 0.224  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.721      ;
; 0.225  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.720      ;
; 0.227  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.718      ;
; 0.228  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.228  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.717      ;
; 0.231  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.714      ;
; 0.239  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.706      ;
; 0.240  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.705      ;
; 0.257  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.688      ;
; 0.298  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; 1.458      ; 2.252      ;
; 0.302  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.643      ;
; 0.303  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.642      ;
; 0.306  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.639      ;
; 0.314  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.631      ;
; 0.335  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.610      ;
; 0.337  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.608      ;
; 0.344  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.601      ;
; 0.361  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.584      ;
; 0.362  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.583      ;
; 0.365  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.580      ;
; 0.410  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.535      ;
; 0.417  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.528      ;
; 0.445  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.500      ;
; 0.466  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.479      ;
; 0.468  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.477      ;
; 0.469  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.476      ;
; 0.555  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.390      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; -0.454 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.399      ;
; -0.453 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.398      ;
; -0.442 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.500        ; 1.515      ; 2.549      ;
; -0.390 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.335      ;
; -0.305 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 1.250      ;
; 0.235  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.710      ;
; 0.262  ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; 1.515      ; 2.345      ;
; 0.333  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.612      ;
; 0.344  ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.601      ;
; 0.471  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.474      ;
; 0.478  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.467      ;
; 0.480  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.465      ;
; 0.586  ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586  ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1.000        ; -0.042     ; 0.359      ;
+--------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_generator:vdfvwe|inst5'                                                                         ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.398 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.547      ;
; 0.423 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.522      ;
; 0.554 ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.391      ;
; 0.554 ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.391      ;
; 0.586 ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.359      ;
; 0.595 ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 1.000        ; -0.042     ; 0.350      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst8|inst10'                                                                                                                                            ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                      ; Launch Clock                                           ; Latch Clock                                            ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.269 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.395      ;
; 0.271 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.397      ;
; 0.275 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.401      ;
; 0.341 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 1.588      ; 2.138      ;
; 0.367 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.377 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.503      ;
; 0.467 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 0.593      ;
; 0.913 ; clock_generator:vdfvwe|inst4 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.039      ;
; 0.983 ; clock_generator:vdfvwe|inst3 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.109      ;
; 1.018 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -0.500       ; 1.588      ; 2.315      ;
; 1.025 ; clock_generator:vdfvwe|inst1 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.151      ;
; 1.026 ; clock_generator:vdfvwe|inst2 ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 0.000        ; 0.042      ; 1.152      ;
+-------+------------------------------+------------------------------+--------------------------------------------------------+--------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|clock_divider_1024:inst|inst10'                                                                                                                                                                                                ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                ; Launch Clock                                           ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.314      ;
; 0.198 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.324      ;
; 0.277 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.403      ;
; 0.278 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.404      ;
; 0.280 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.406      ;
; 0.300 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.427      ;
; 0.306 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.432      ;
; 0.312 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 1.530      ; 2.051      ;
; 0.367 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.493      ;
; 0.369 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.495      ;
; 0.370 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.496      ;
; 0.371 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.497      ;
; 0.372 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.498      ;
; 0.373 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.499      ;
; 0.407 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.533      ;
; 0.413 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.539      ;
; 0.415 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.541      ;
; 0.417 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.543      ;
; 0.456 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.582      ;
; 0.460 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.586      ;
; 0.468 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.594      ;
; 0.469 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.595      ;
; 0.470 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.596      ;
; 0.471 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.597      ;
; 0.472 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.472 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.598      ;
; 0.473 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.599      ;
; 0.506 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.632      ;
; 0.518 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.644      ;
; 0.524 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.650      ;
; 0.540 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.666      ;
; 0.570 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.696      ;
; 0.573 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.699      ;
; 0.574 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.700      ;
; 0.607 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.733      ;
; 0.625 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.751      ;
; 0.626 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.752      ;
; 0.849 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.975      ;
; 0.856 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 0.982      ;
; 0.967 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.093      ;
; 0.975 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; -0.500       ; 1.530      ; 2.214      ;
; 1.016 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.142      ;
; 1.020 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.146      ;
; 1.084 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.210      ;
; 1.130 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.256      ;
; 1.185 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.311      ;
; 1.186 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; 0.000        ; 0.042      ; 1.312      ;
+-------+--------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_generator:vdfvwe|inst5'                                                                          ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+
; 0.181 ; inst4     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst5     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; inst6     ; inst6   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.307      ;
; 0.203 ; inst6     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.329      ;
; 0.203 ; inst6     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.329      ;
; 0.299 ; inst5     ; inst4   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.425      ;
; 0.337 ; inst4     ; inst5   ; clock_generator:vdfvwe|inst5 ; clock_generator:vdfvwe|inst5 ; 0.000        ; 0.042      ; 0.463      ;
+-------+-----------+---------+------------------------------+------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.307      ;
; 0.189 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.314      ;
; 0.262 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.388      ;
; 0.273 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.398      ;
; 0.295 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.420      ;
; 0.302 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.427      ;
; 0.308 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.433      ;
; 0.312 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.437      ;
; 0.367 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.492      ;
; 0.368 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.493      ;
; 0.368 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.493      ;
; 0.369 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.494      ;
; 0.371 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.496      ;
; 0.375 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.500      ;
; 0.375 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.500      ;
; 0.415 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.540      ;
; 0.416 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.541      ;
; 0.416 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.541      ;
; 0.417 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.542      ;
; 0.422 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.547      ;
; 0.428 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; 0.000        ; 1.646      ; 2.293      ;
; 0.450 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.575      ;
; 0.453 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.578      ;
; 0.464 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.589      ;
; 0.470 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.595      ;
; 0.471 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.596      ;
; 0.471 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.596      ;
; 0.472 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.597      ;
; 0.493 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.618      ;
; 0.524 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.649      ;
; 0.531 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.656      ;
; 0.532 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.657      ;
; 0.532 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.657      ;
; 0.533 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.658      ;
; 0.551 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.676      ;
; 0.572 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.697      ;
; 0.627 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.752      ;
; 0.688 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.813      ;
; 0.816 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst8  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 0.941      ;
; 0.922 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst9  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.047      ;
; 0.982 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst6  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.107      ;
; 1.010 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst7  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.135      ;
; 1.024 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst5  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.149      ;
; 1.084 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst3  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.209      ;
; 1.132 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst4  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.257      ;
; 1.187 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst1  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.312      ;
; 1.217 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK         ; -0.500       ; 1.646      ; 2.582      ;
; 1.248 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst2  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10 ; CLK                                                   ; CLK         ; 0.000        ; 0.041      ; 1.373      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                                   ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                        ; -2.441  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  CLK                                                    ; -2.441  ; 0.182 ; N/A      ; N/A     ; -3.000              ;
;  clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -1.905  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -2.294  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
;  clock_generator:vdfvwe|inst5                           ; -0.235  ; 0.181 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                         ; -17.395 ; 0.0   ; 0.0      ; 0.0     ; -38.98              ;
;  CLK                                                    ; -7.315  ; 0.000 ; N/A      ; N/A     ; -15.850             ;
;  clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; -2.853  ; 0.000 ; N/A      ; N/A     ; -6.425              ;
;  clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; -6.816  ; 0.000 ; N/A      ; N/A     ; -12.850             ;
;  clock_generator:vdfvwe|inst5                           ; -0.411  ; 0.000 ; N/A      ; N/A     ; -3.855              ;
+---------------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; out[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; w                       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; out[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; out[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; out[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; out[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                             ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                    ; CLK                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; CLK                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|inst5                           ; 7        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                              ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                             ; To Clock                                               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                    ; CLK                                                    ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; CLK                                                    ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 14       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 1        ; 1        ; 0        ; 0        ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; 54       ; 0        ; 0        ; 0        ;
; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|inst5                           ; 7        ; 0        ; 0        ; 0        ;
+--------------------------------------------------------+--------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 10    ; 10   ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 28    ; 28   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                 ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; Target                                                 ; Clock                                                  ; Type ; Status      ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+
; CLK                                                    ; CLK                                                    ; Base ; Constrained ;
; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 ; Base ; Constrained ;
; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; clock_generator:vdfvwe|clock_divider_1024:inst|inst10  ; Base ; Constrained ;
; clock_generator:vdfvwe|inst5                           ; clock_generator:vdfvwe|inst5                           ; Base ; Constrained ;
+--------------------------------------------------------+--------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; w          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; out[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; out[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Standard Edition
    Info: Processing started: Thu Apr 18 14:10:41 2024
Info: Command: quartus_sta lab11step1 -c lab11step1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab11step1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_generator:vdfvwe|inst5 clock_generator:vdfvwe|inst5
    Info (332105): create_clock -period 1.000 -name clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10
    Info (332105): create_clock -period 1.000 -name clock_generator:vdfvwe|clock_divider_1024:inst|inst10 clock_generator:vdfvwe|clock_divider_1024:inst|inst10
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.441
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.441              -7.315 CLK 
    Info (332119):    -2.294              -6.816 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -1.905              -2.853 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):    -0.235              -0.411 clock_generator:vdfvwe|inst5 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):     0.402               0.000 CLK 
    Info (332119):     0.402               0.000 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):     0.402               0.000 clock_generator:vdfvwe|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -1.285             -12.850 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -3.855 clock_generator:vdfvwe|inst5 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.137
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.137              -5.759 CLK 
    Info (332119):    -2.011              -5.311 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -1.664              -2.264 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):    -0.109              -0.162 clock_generator:vdfvwe|inst5 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):     0.354               0.000 CLK 
    Info (332119):     0.354               0.000 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):     0.354               0.000 clock_generator:vdfvwe|inst5 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.850 CLK 
    Info (332119):    -1.285             -12.850 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -1.285              -6.425 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.285              -3.855 clock_generator:vdfvwe|inst5 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.724
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.724              -0.750 CLK 
    Info (332119):    -0.640              -0.640 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -0.454              -0.454 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):     0.398               0.000 clock_generator:vdfvwe|inst5 
Info (332146): Worst-case hold slack is 0.181
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.181               0.000 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):     0.181               0.000 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):     0.181               0.000 clock_generator:vdfvwe|inst5 
    Info (332119):     0.182               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -13.620 CLK 
    Info (332119):    -1.000             -10.000 clock_generator:vdfvwe|clock_divider_1024:inst|inst10 
    Info (332119):    -1.000              -5.000 clock_generator:vdfvwe|clock_divider_1024:inst8|inst10 
    Info (332119):    -1.000              -3.000 clock_generator:vdfvwe|inst5 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4896 megabytes
    Info: Processing ended: Thu Apr 18 14:10:45 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01


