Release 9.2.04i - xst J.40
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to build
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 
Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.05 s | Elapsed : 0.00 / 0.00 s
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nettest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nettest"
Output Format                      : NGC
Target Device                      : xc4vlx25-10-ff668

---- Source Options
Top Module Name                    : nettest
Automatic FSM Extraction           : YES
Safe Implementation                : Yes
FSM Encoding Algorithm             : One-Hot
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : true

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Keep Hierarchy                     : SOFT
Global Optimization                : AllClockNets
RTL Output                         : Yes
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : YES
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Verilog 2001                       : YES
Slice Utilization Ratio Delta      : 5

=========================================================================

Setting FSM Encoding Algorithm to : ONE


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3571 - A circular dependency was detected.
WARNING:HDLParsers:3626 - Sorting project files failed.
WARNING:HDLParsers:3623 - An error occured while attempting to sort the source files in the project file /home/jonas/soma/backplane/tests/nettest/vhdl/nettest_vhdl.prj.  Processing will continue with the source files in the order given.  You may wish to disable sorting.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/somabackplane.vhd" in Library soma.
Package <somabackplane> compiled.
Package body <somabackplane> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/networkstack.vhd" in Library network.
Package <networkstack> compiled.
Package body <networkstack> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/network/vhdl/netports.vhd" in Library network.
Package <netports> compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/rxeventfifo.vhd" in Library soma.
Entity <rxeventfifo> compiled.
Entity <rxeventfifo> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/boot/vhdl/byteio.vhd" in Library soma.
Entity <byteio> compiled.
Entity <byteio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/boot/vhdl/mmcio.vhd" in Library soma.
Entity <mmcio> compiled.
Entity <mmcio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/deviceio/vhdl/bootdeser.vhd" in Library soma.
Entity <bootdeserialize> compiled.
Entity <bootdeserialize> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/core/eventrouter.vhd" in Library soma.
Entity <eventrouter> compiled.
Entity <eventrouter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/timer.vhd" in Library soma.
Entity <timer> compiled.
Entity <timer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/jtag/vhdl/jtagesend.vhd" in Library soma.
Entity <jtagesend> compiled.
Entity <jtagesend> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/jtag/vhdl/jtagereceive.vhd" in Library soma.
Entity <jtagereceive> compiled.
Entity <jtagereceive> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/ether/nicserialio.vhd" in Library soma.
Entity <nicserialio> compiled.
Entity <nicserialio> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/ether/ethercontrol.vhd" in Library soma.
Entity <ethercontrol> compiled.
Entity <ethercontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/ether/ether.vhd" in Library soma.
Entity <ether> compiled.
Entity <ether> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/netcontrol/txcounter.vhd" in Library soma.
Entity <txcounter> compiled.
Entity <txcounter> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/netcontrol/netcontrol.vhd" in Library soma.
Entity <netcontrol> compiled.
Entity <netcontrol> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/alu.vhd" in Library eproclib.
Entity <alu> compiled.
Entity <alu> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/ecore.vhd" in Library eproclib.
Entity <ecore> compiled.
Entity <ecore> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/eproc.vhd" in Library eproclib.
Entity <eproc> compiled.
Entity <eproc> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/eventtx.vhd" in Library eproclib.
Entity <eventtx> compiled.
Entity <eventtx> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/evtdnd.vhd" in Library eproclib.
Entity <evtdnd> compiled.
Entity <evtdnd> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/regfile.vhd" in Library eproclib.
Entity <regfile> compiled.
Entity <regfile> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/eproc/vhdl/txeventbuffer.vhd" in Library eproclib.
Entity <txeventbuffer> compiled.
Entity <txeventbuffer> (Architecture <Behavioral>) compiled.
Compiling vhdl file "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" in Library soma.
ERROR:HDLParsers:3012 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 12. Use clause must contain 2 or 3 names.
ERROR:HDLParsers:3010 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 38. Entity syscontrol does not exist.
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 42. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 42. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 45. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 45. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:1217 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 46. Symbol somabackplane can't be used as a prefix in a selected name.
ERROR:HDLParsers:1212 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 46. Invalid selected name somabackplane.N.
ERROR:HDLParsers:1217 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 48. Symbol somabackplane can't be used as a prefix in a selected name.
ERROR:HDLParsers:1212 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 48. Invalid selected name somabackplane.N.
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 67. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 67. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 68. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 68. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 75. Undefined symbol 'std_logic_vector'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 75. std_logic_vector: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 80. Undefined symbol 'std_logic'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 80. std_logic: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 87. Undefined symbol 'RAMB16_S18_S18'.
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 88. Undefined symbol 'idata'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 88. idata: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 90. Undefined symbol 'iaddr'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 90. iaddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 91. Undefined symbol 'clk2x'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 91. clk2x: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 96. Undefined symbol 'RESET'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 96. RESET: Undefined symbol (last report in this block)
ERROR:HDLParsers:1217 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 107. Symbol eproclib can't be used as a prefix in a selected name.
ERROR:HDLParsers:1212 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 107. Invalid selected name eproclib.eproc.
ERROR:HDLParsers:164 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 108. parse error, unexpected PORT, expecting OPENPAR or TICK or LSQBRACK
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 128. Undefined symbol 'CLK2X'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 128. CLK2X: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 129. Undefined symbol 'OPORTDATA'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 129. OPORTDATA: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 130. Undefined symbol 'OPORTADDR'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 130. OPORTADDR: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 131. Undefined symbol 'bsperwe'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 131. bsperwe: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 132. Undefined symbol 'SEROUT'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 132. SEROUT: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 134. Undefined symbol 'oportaddr'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 134. oportaddr: Undefined symbol (last report in this block)
ERROR:HDLParsers:3312 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 134. Undefined symbol 'OPORTSTROBE'.
ERROR:HDLParsers:1209 - "/home/jonas/soma/backplane/vhdl/syscontrol/syscontrol.vhd" Line 134. OPORTSTROBE: Undefined symbol (last report in this block)
--> 


Total memory usage is 98232 kilobytes

Number of errors   :   44 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

