{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 07 16:59:56 2007 " "Info: Processing started: Mon May 07 16:59:56 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA2 -c VGA2 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off VGA2 -c VGA2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file VGA2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA2 " "Info: Found entity 1: VGA2" {  } { { "VGA2.bdf" "" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA2 " "Info: Elaborating entity \"VGA2\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.v 1 1 " "Warning: Using design file lpm_mux0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 lpm_mux0:inst3 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"lpm_mux0:inst3\"" {  } { { "VGA2.bdf" "inst3" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 200 416 552 280 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../61/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../61/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "lpm_mux_component" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../61/quartus/libraries/megafunctions/altshift.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../61/quartus/libraries/megafunctions/altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Info: Found entity 1: altshift" {  } { { "altshift.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/altshift.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs " "Info: Elaborating entity \"altshift\" for hierarchy \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs\"" {  } { { "lpm_mux.tdf" "external_latency_ffs" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_mux.tdf" 96 2 0 } } { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../61/quartus/libraries/megafunctions/muxlut.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../61/quartus/libraries/megafunctions/muxlut.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 muxlut " "Info: Found entity 1: muxlut" {  } { { "muxlut.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/muxlut.tdf" 72 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxlut lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00009 " "Info: Elaborating entity \"muxlut\" for hierarchy \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00009\"" {  } { { "lpm_mux.tdf" "\$00009" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00009 lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\|muxlut:\$00009\", which is child of megafunction instantiation \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_mux.tdf" 207 21 0 } } { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux0:inst3\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"lpm_mux0:inst3\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Info: Parameter \"lpm_size\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Info: Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Info: Parameter \"lpm_width\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Info: Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "lpm_mux0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_mux0.v" 68 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_latch0.v 1 1 " "Warning: Using design file lpm_latch0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch0 " "Info: Found entity 1: lpm_latch0" {  } { { "lpm_latch0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_latch0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch0 lpm_latch0:inst2 " "Info: Elaborating entity \"lpm_latch0\" for hierarchy \"lpm_latch0:inst2\"" {  } { { "VGA2.bdf" "inst2" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 344 224 384 424 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../61/quartus/libraries/megafunctions/lpm_latch.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../61/quartus/libraries/megafunctions/lpm_latch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_latch " "Info: Found entity 1: lpm_latch" {  } { { "lpm_latch.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_latch.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch0:inst2\|lpm_latch:lpm_latch_component " "Info: Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.v" "lpm_latch_component" { Text "E:/altera/my projects/VGA/VGA2/lpm_latch0.v" 57 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch0:inst2\|lpm_latch:lpm_latch_component " "Info: Elaborated megafunction instantiation \"lpm_latch0:inst2\|lpm_latch:lpm_latch_component\"" {  } { { "lpm_latch0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_latch0.v" 57 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.v 1 1 " "Warning: Using design file lpm_counter0.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_counter0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst\"" {  } { { "VGA2.bdf" "inst" { Schematic "E:/altera/my projects/VGA/VGA2/VGA2.bdf" { { 104 224 368 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../61/quartus/libraries/megafunctions/lpm_counter.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../61/quartus/libraries/megafunctions/lpm_counter.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter " "Info: Found entity 1: lpm_counter" {  } { { "lpm_counter.tdf" "" { Text "e:/altera/61/quartus/libraries/megafunctions/lpm_counter.tdf" 247 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "lpm_counter_component" { Text "E:/altera/my projects/VGA/VGA2/lpm_counter0.v" 66 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.v" "" { Text "E:/altera/my projects/VGA/VGA2/lpm_counter0.v" 66 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "IMTM_MTM_PROMOTE_GLOBAL" "" "Info: Promoted pin-driven signal(s) to global signal" { { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLEAR" "VEN_H " "Info: Promoted clear signal driven by pin \"VEN_H\" to global clear signal" {  } {  } 0 0 "Promoted clear signal driven by pin \"%1!s!\" to global clear signal" 0 0} { "Info" "IMTM_MTM_PROMOTE_GLOBAL_CLOCK" "CLK " "Info: Promoted clock signal driven by pin \"CLK\" to global clock signal" {  } {  } 0 0 "Promoted clock signal driven by pin \"%1!s!\" to global clock signal" 0 0}  } {  } 0 0 "Promoted pin-driven signal(s) to global signal" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "53 " "Info: Implemented 53 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_MCELLS" "30 " "Info: Implemented 30 macrocells" {  } {  } 0 0 "Implemented %1!d! macrocells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "121 " "Info: Allocated 121 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 07 16:59:57 2007 " "Info: Processing ended: Mon May 07 16:59:57 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
