Analysis & Synthesis report for T2MI
Wed Aug 12 08:42:33 2015
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |T2MI|fsmc:fsmc_inst|avtomat
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for memory:memory_inst|altsyncram:bufer_rtl_0|altsyncram_u8q1:auto_generated
 17. Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i
 18. Parameter Settings for Inferred Entity Instance: memory:memory_inst|altsyncram:bufer_rtl_0
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "fsmc:fsmc_inst"
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages
 23. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Aug 12 08:42:33 2015       ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name                   ; T2MI                                        ;
; Top-level Entity Name           ; T2MI                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 50                                          ;
; Total pins                      ; 131                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 16,400                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI TX Channels          ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C8ES   ;                    ;
; Top-level entity name                                                           ; T2MI               ; T2MI               ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+
; T2MI.v                           ; yes             ; User Verilog HDL File        ; E:/DVB_T2/DVBT2/fpga/project/T2MI.v                                  ;         ;
; memory.v                         ; yes             ; User Verilog HDL File        ; E:/DVB_T2/DVBT2/fpga/project/memory.v                                ;         ;
; fsmc.v                           ; yes             ; User Verilog HDL File        ; E:/DVB_T2/DVBT2/fpga/project/fsmc.v                                  ;         ;
; define.v                         ; yes             ; User Verilog HDL File        ; E:/DVB_T2/DVBT2/fpga/project/define.v                                ;         ;
; pll.v                            ; yes             ; User Wizard-Generated File   ; E:/DVB_T2/DVBT2/fpga/project/pll.v                                   ; pll     ;
; pll/pll_0002.v                   ; yes             ; User Verilog HDL File        ; E:/DVB_T2/DVBT2/fpga/project/pll/pll_0002.v                          ; pll     ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_u8q1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/DVB_T2/DVBT2/fpga/project/db/altsyncram_u8q1.tdf                  ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 80        ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 139       ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 16        ;
;     -- 5 input functions                    ; 20        ;
;     -- 4 input functions                    ; 19        ;
;     -- <=3 input functions                  ; 83        ;
;                                             ;           ;
; Dedicated logic registers                   ; 50        ;
;                                             ;           ;
; I/O pins                                    ; 131       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 16400     ;
; Total DSP Blocks                            ; 0         ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; ale~input ;
; Maximum fan-out                             ; 40        ;
; Total fan-out                               ; 1115      ;
; Average fan-out                             ; 2.01      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                            ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
; |T2MI                                     ; 139 (0)           ; 50 (0)       ; 16400             ; 0          ; 131  ; 0            ; |T2MI                                                                          ; work         ;
;    |fsmc:fsmc_inst|                       ; 139 (139)         ; 50 (50)      ; 0                 ; 0          ; 0    ; 0            ; |T2MI|fsmc:fsmc_inst                                                           ; work         ;
;    |memory:memory_inst|                   ; 0 (0)             ; 0 (0)        ; 16400             ; 0          ; 0    ; 0            ; |T2MI|memory:memory_inst                                                       ; work         ;
;       |altsyncram:bufer_rtl_0|            ; 0 (0)             ; 0 (0)        ; 16400             ; 0          ; 0    ; 0            ; |T2MI|memory:memory_inst|altsyncram:bufer_rtl_0                                ; work         ;
;          |altsyncram_u8q1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16400             ; 0          ; 0    ; 0            ; |T2MI|memory:memory_inst|altsyncram:bufer_rtl_0|altsyncram_u8q1:auto_generated ; work         ;
;    |pll:pll_inst|                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |T2MI|pll:pll_inst                                                             ; pll          ;
;       |pll_0002:pll_inst|                 ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |T2MI|pll:pll_inst|pll_0002:pll_inst                                           ; pll          ;
;          |altera_pll:altera_pll_i|        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |T2MI|pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                         ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; memory:memory_inst|altsyncram:bufer_rtl_0|altsyncram_u8q1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1025         ; 16           ; 1025         ; 16           ; 16400 ; None ;
+-------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                   ;
+--------+--------------+---------+--------------+--------------+--------------------+------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance    ; IP Include File                    ;
+--------+--------------+---------+--------------+--------------+--------------------+------------------------------------+
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |T2MI|pll:pll_inst ; E:/DVB_T2/DVBT2/fpga/project/pll.v ;
+--------+--------------+---------+--------------+--------------+--------------------+------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |T2MI|fsmc:fsmc_inst|avtomat                                                                                       ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; Name             ; avtomat.00000011 ; avtomat.00000010 ; avtomat.00000001 ; avtomat.00000000 ; avtomat.00001011 ; avtomat.00000101 ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
; avtomat.00000000 ; 0                ; 0                ; 0                ; 0                ; 0                ; 0                ;
; avtomat.00000001 ; 0                ; 0                ; 1                ; 1                ; 0                ; 0                ;
; avtomat.00000010 ; 0                ; 1                ; 0                ; 1                ; 0                ; 0                ;
; avtomat.00000011 ; 1                ; 0                ; 0                ; 1                ; 0                ; 0                ;
; avtomat.00000101 ; 0                ; 0                ; 0                ; 1                ; 0                ; 1                ;
; avtomat.00001011 ; 0                ; 0                ; 0                ; 1                ; 1                ; 0                ;
+------------------+------------------+------------------+------------------+------------------+------------------+------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; fsmc:fsmc_inst|bus_out_bufer[8..15]    ; Stuck at GND due to stuck port data_in      ;
; fsmc:fsmc_inst|bus_out_bufer[1..7]     ; Merged with fsmc:fsmc_inst|bus_out_bufer[0] ;
; fsmc:fsmc_inst|bus_out_bufer[0]        ; Stuck at GND due to stuck port data_in      ;
; fsmc:fsmc_inst|avtomat~5               ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat~6               ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat~9               ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat~10              ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat~11              ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat~12              ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat.00001011        ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat.00000000        ; Lost fanout                                 ;
; fsmc:fsmc_inst|avtomat.00000010        ; Stuck at GND due to stuck port data_in      ;
; fsmc:fsmc_inst|column_addr[11..15]     ; Lost fanout                                 ;
; fsmc:fsmc_inst|read_byte_cnt[11..15]   ; Lost fanout                                 ;
; Total Number of Removed Registers = 35 ;                                             ;
+----------------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                    ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+
; Register name                    ; Reason for Removal        ; Registers Removed due to This Register                          ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+
; fsmc:fsmc_inst|bus_out_bufer[15] ; Stuck at GND              ; fsmc:fsmc_inst|column_addr[15], fsmc:fsmc_inst|column_addr[14], ;
;                                  ; due to stuck port data_in ; fsmc:fsmc_inst|column_addr[13], fsmc:fsmc_inst|column_addr[12], ;
;                                  ;                           ; fsmc:fsmc_inst|column_addr[11]                                  ;
; fsmc:fsmc_inst|avtomat~5         ; Lost Fanouts              ; fsmc:fsmc_inst|avtomat.00000000                                 ;
; fsmc:fsmc_inst|avtomat~6         ; Lost Fanouts              ; fsmc:fsmc_inst|avtomat.00001011                                 ;
+----------------------------------+---------------------------+-----------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 50    ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                          ;
+-------------------------------+--------------------------------+------+
; Register Name                 ; Megafunction                   ; Type ;
+-------------------------------+--------------------------------+------+
; memory:memory_inst|out[0..15] ; memory:memory_inst|bufer_rtl_0 ; RAM  ;
+-------------------------------+--------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |T2MI|fsmc:fsmc_inst|column_addr[5] ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |T2MI|fsmc:fsmc_inst|avtomat        ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |T2MI|fsmc:fsmc_inst|avtomat        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for memory:memory_inst|altsyncram:bufer_rtl_0|altsyncram_u8q1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------+
; Parameter Name                       ; Value          ; Type                                        ;
+--------------------------------------+----------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                      ;
; fractional_vco_multiplier            ; false          ; String                                      ;
; pll_type                             ; General        ; String                                      ;
; pll_subtype                          ; General        ; String                                      ;
; number_of_clocks                     ; 1              ; Signed Integer                              ;
; operation_mode                       ; direct         ; String                                      ;
; deserialization_factor               ; 4              ; Signed Integer                              ;
; data_rate                            ; 0              ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                              ;
; output_clock_frequency0              ; 200.000000 MHz ; String                                      ;
; phase_shift0                         ; 0 ps           ; String                                      ;
; duty_cycle0                          ; 50             ; Signed Integer                              ;
; output_clock_frequency1              ; 0 MHz          ; String                                      ;
; phase_shift1                         ; 0 ps           ; String                                      ;
; duty_cycle1                          ; 50             ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz          ; String                                      ;
; phase_shift2                         ; 0 ps           ; String                                      ;
; duty_cycle2                          ; 50             ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz          ; String                                      ;
; phase_shift3                         ; 0 ps           ; String                                      ;
; duty_cycle3                          ; 50             ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz          ; String                                      ;
; phase_shift4                         ; 0 ps           ; String                                      ;
; duty_cycle4                          ; 50             ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz          ; String                                      ;
; phase_shift5                         ; 0 ps           ; String                                      ;
; duty_cycle5                          ; 50             ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz          ; String                                      ;
; phase_shift6                         ; 0 ps           ; String                                      ;
; duty_cycle6                          ; 50             ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz          ; String                                      ;
; phase_shift7                         ; 0 ps           ; String                                      ;
; duty_cycle7                          ; 50             ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz          ; String                                      ;
; phase_shift8                         ; 0 ps           ; String                                      ;
; duty_cycle8                          ; 50             ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz          ; String                                      ;
; phase_shift9                         ; 0 ps           ; String                                      ;
; duty_cycle9                          ; 50             ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz          ; String                                      ;
; phase_shift10                        ; 0 ps           ; String                                      ;
; duty_cycle10                         ; 50             ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz          ; String                                      ;
; phase_shift11                        ; 0 ps           ; String                                      ;
; duty_cycle11                         ; 50             ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz          ; String                                      ;
; phase_shift12                        ; 0 ps           ; String                                      ;
; duty_cycle12                         ; 50             ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz          ; String                                      ;
; phase_shift13                        ; 0 ps           ; String                                      ;
; duty_cycle13                         ; 50             ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz          ; String                                      ;
; phase_shift14                        ; 0 ps           ; String                                      ;
; duty_cycle14                         ; 50             ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz          ; String                                      ;
; phase_shift15                        ; 0 ps           ; String                                      ;
; duty_cycle15                         ; 50             ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz          ; String                                      ;
; phase_shift16                        ; 0 ps           ; String                                      ;
; duty_cycle16                         ; 50             ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz          ; String                                      ;
; phase_shift17                        ; 0 ps           ; String                                      ;
; duty_cycle17                         ; 50             ; Signed Integer                              ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false          ; String                                      ;
; m_cnt_odd_div_duty_en                ; false          ; String                                      ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false          ; String                                      ;
; n_cnt_odd_div_duty_en                ; false          ; String                                      ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false          ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                      ;
; c_cnt_prst0                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false          ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                      ;
; c_cnt_prst1                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false          ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                      ;
; c_cnt_prst2                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false          ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                      ;
; c_cnt_prst3                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false          ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                      ;
; c_cnt_prst4                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false          ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                      ;
; c_cnt_prst5                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false          ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                      ;
; c_cnt_prst6                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false          ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                      ;
; c_cnt_prst7                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false          ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                      ;
; c_cnt_prst8                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false          ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                      ;
; c_cnt_prst9                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false          ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                      ;
; c_cnt_prst10                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false          ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                      ;
; c_cnt_prst11                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false          ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                      ;
; c_cnt_prst12                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false          ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                      ;
; c_cnt_prst13                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false          ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                      ;
; c_cnt_prst14                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false          ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                      ;
; c_cnt_prst15                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false          ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                      ;
; c_cnt_prst16                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false          ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                      ;
; c_cnt_prst17                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                              ;
; pll_vco_div                          ; 1              ; Signed Integer                              ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                      ;
; pll_cp_current                       ; 0              ; Signed Integer                              ;
; pll_bwctrl                           ; 0              ; Signed Integer                              ;
; pll_fractional_division              ; 1              ; Signed Integer                              ;
; pll_fractional_cout                  ; 24             ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                      ;
; mimic_fbclk_type                     ; gclk           ; String                                      ;
; pll_fbclk_mux_1                      ; glb            ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                      ;
; pll_vcoph_div                        ; 1              ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz          ; String                                      ;
; pll_clkin_0_src                      ; clk_0          ; String                                      ;
; pll_clkin_1_src                      ; clk_0          ; String                                      ;
; pll_clk_loss_sw_en                   ; false          ; String                                      ;
; pll_auto_clk_sw_en                   ; false          ; String                                      ;
; pll_manu_clk_sw_en                   ; false          ; String                                      ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                              ;
+--------------------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: memory:memory_inst|altsyncram:bufer_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Untyped                        ;
; WIDTHAD_A                          ; 11                   ; Untyped                        ;
; NUMWORDS_A                         ; 1025                 ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 16                   ; Untyped                        ;
; WIDTHAD_B                          ; 11                   ; Untyped                        ;
; NUMWORDS_B                         ; 1025                 ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_u8q1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; memory:memory_inst|altsyncram:bufer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 1025                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 16                                        ;
;     -- NUMWORDS_B                         ; 1025                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fsmc:fsmc_inst"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; RESET_FSMC ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Aug 12 08:42:32 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off T2MI -c T2MI
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Warning (10238): Verilog Module Declaration warning at T2MI.v(114): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "T2MI"
Info (12021): Found 1 design units, including 1 entities, in source file t2mi.v
    Info (12023): Found entity 1: T2MI
Info (12021): Found 1 design units, including 1 entities, in source file project_fsmc.v
    Info (12023): Found entity 1: project_fsmc
Info (12021): Found 1 design units, including 1 entities, in source file memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file fsmc.v
    Info (12023): Found entity 1: fsmc
Info (12021): Found 0 design units, including 0 entities, in source file define.v
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12127): Elaborating entity "T2MI" for the top level hierarchy
Warning (10034): Output port "LED" at T2MI.v(132) has no driver
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:pll_inst|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:pll_inst|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "fsmc" for hierarchy "fsmc:fsmc_inst"
Warning (10036): Verilog HDL or VHDL warning at fsmc.v(37): object "in_byte" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at fsmc.v(157): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "memory" for hierarchy "memory:memory_inst"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory:memory_inst|bufer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 1025
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 1025
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
Info (12130): Elaborated megafunction instantiation "memory:memory_inst|altsyncram:bufer_rtl_0"
Info (12133): Instantiated megafunction "memory:memory_inst|altsyncram:bufer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "1025"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "1025"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u8q1.tdf
    Info (12023): Found entity 1: altsyncram_u8q1
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "GPIO0_0" has no driver
    Warning (13040): Bidir "GPIO0_1" has no driver
    Warning (13040): Bidir "GPIO0_10" has no driver
    Warning (13040): Bidir "GPIO0_11" has no driver
    Warning (13040): Bidir "GPIO0_12" has no driver
    Warning (13040): Bidir "GPIO0_13" has no driver
    Warning (13040): Bidir "GPIO0_14" has no driver
    Warning (13040): Bidir "GPIO0_15" has no driver
    Warning (13040): Bidir "GPIO0_16" has no driver
    Warning (13040): Bidir "GPIO0_17" has no driver
    Warning (13040): Bidir "GPIO0_18" has no driver
    Warning (13040): Bidir "GPIO0_19" has no driver
    Warning (13040): Bidir "GPIO0_2" has no driver
    Warning (13040): Bidir "GPIO0_20" has no driver
    Warning (13040): Bidir "GPIO0_21" has no driver
    Warning (13040): Bidir "GPIO0_22" has no driver
    Warning (13040): Bidir "GPIO0_23" has no driver
    Warning (13040): Bidir "GPIO0_24" has no driver
    Warning (13040): Bidir "GPIO0_25" has no driver
    Warning (13040): Bidir "GPIO0_26" has no driver
    Warning (13040): Bidir "GPIO0_27" has no driver
    Warning (13040): Bidir "GPIO0_28" has no driver
    Warning (13040): Bidir "GPIO0_29" has no driver
    Warning (13040): Bidir "GPIO0_3" has no driver
    Warning (13040): Bidir "GPIO0_30" has no driver
    Warning (13040): Bidir "GPIO0_31" has no driver
    Warning (13040): Bidir "GPIO0_32" has no driver
    Warning (13040): Bidir "GPIO0_33" has no driver
    Warning (13040): Bidir "GPIO0_34" has no driver
    Warning (13040): Bidir "GPIO0_35" has no driver
    Warning (13040): Bidir "GPIO0_4" has no driver
    Warning (13040): Bidir "GPIO0_5" has no driver
    Warning (13040): Bidir "GPIO0_6" has no driver
    Warning (13040): Bidir "GPIO0_7" has no driver
    Warning (13040): Bidir "GPIO0_8" has no driver
    Warning (13040): Bidir "GPIO0_9" has no driver
    Warning (13040): Bidir "GPIO1_0" has no driver
    Warning (13040): Bidir "GPIO1_1" has no driver
    Warning (13040): Bidir "GPIO1_10" has no driver
    Warning (13040): Bidir "GPIO1_11" has no driver
    Warning (13040): Bidir "GPIO1_12" has no driver
    Warning (13040): Bidir "GPIO1_13" has no driver
    Warning (13040): Bidir "GPIO1_14" has no driver
    Warning (13040): Bidir "GPIO1_15" has no driver
    Warning (13040): Bidir "GPIO1_16" has no driver
    Warning (13040): Bidir "GPIO1_17" has no driver
    Warning (13040): Bidir "GPIO1_18" has no driver
    Warning (13040): Bidir "GPIO1_19" has no driver
    Warning (13040): Bidir "GPIO1_2" has no driver
    Warning (13040): Bidir "GPIO1_20" has no driver
    Warning (13040): Bidir "GPIO1_21" has no driver
    Warning (13040): Bidir "GPIO1_22" has no driver
    Warning (13040): Bidir "GPIO1_23" has no driver
    Warning (13040): Bidir "GPIO1_24" has no driver
    Warning (13040): Bidir "GPIO1_25" has no driver
    Warning (13040): Bidir "GPIO1_26" has no driver
    Warning (13040): Bidir "GPIO1_27" has no driver
    Warning (13040): Bidir "GPIO1_28" has no driver
    Warning (13040): Bidir "GPIO1_29" has no driver
    Warning (13040): Bidir "GPIO1_3" has no driver
    Warning (13040): Bidir "GPIO1_30" has no driver
    Warning (13040): Bidir "GPIO1_31" has no driver
    Warning (13040): Bidir "GPIO1_32" has no driver
    Warning (13040): Bidir "GPIO1_33" has no driver
    Warning (13040): Bidir "GPIO1_34" has no driver
    Warning (13040): Bidir "GPIO1_35" has no driver
    Warning (13040): Bidir "GPIO1_4" has no driver
    Warning (13040): Bidir "GPIO1_5" has no driver
    Warning (13040): Bidir "GPIO1_6" has no driver
    Warning (13040): Bidir "GPIO1_7" has no driver
    Warning (13040): Bidir "GPIO1_8" has no driver
    Warning (13040): Bidir "GPIO1_9" has no driver
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[0]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[0]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[0]~1"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[1]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[1]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[1]~5"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[2]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[2]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[2]~9"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[3]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[3]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[3]~13"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[4]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[4]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[4]~17"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[5]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[5]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[5]~21"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[6]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[6]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[6]~25"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[7]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[7]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[7]~29"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[8]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[8]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[8]~33"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[9]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[9]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[9]~37"
    Warning (13310): Register "fsmc:fsmc_inst|read_byte_cnt[10]" is converted into an equivalent circuit using register "fsmc:fsmc_inst|read_byte_cnt[10]~_emulated" and latch "fsmc:fsmc_inst|read_byte_cnt[10]~41"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND
    Warning (13410): Pin "LED[1]" is stuck at GND
    Warning (13410): Pin "LED[2]" is stuck at GND
    Warning (13410): Pin "LED[3]" is stuck at GND
    Warning (13410): Pin "nwait" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 18 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/DVB_T2/DVBT2/fpga/project/T2MI.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 31 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "OSC_50_B4A"
    Warning (15610): No output dependent on input pin "OSC_50_B5B"
    Warning (15610): No output dependent on input pin "OSC_50_B8A"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "address[0]"
    Warning (15610): No output dependent on input pin "address[1]"
    Warning (15610): No output dependent on input pin "address[2]"
    Warning (15610): No output dependent on input pin "address[3]"
    Warning (15610): No output dependent on input pin "address[4]"
    Warning (15610): No output dependent on input pin "address[5]"
    Warning (15610): No output dependent on input pin "address[6]"
    Warning (15610): No output dependent on input pin "address[7]"
    Warning (15610): No output dependent on input pin "address[8]"
    Warning (15610): No output dependent on input pin "address[9]"
    Warning (15610): No output dependent on input pin "address[10]"
    Warning (15610): No output dependent on input pin "address[11]"
    Warning (15610): No output dependent on input pin "address[12]"
    Warning (15610): No output dependent on input pin "address[13]"
    Warning (15610): No output dependent on input pin "address[14]"
    Warning (15610): No output dependent on input pin "address[15]"
    Warning (15610): No output dependent on input pin "address[16]"
    Warning (15610): No output dependent on input pin "address[17]"
    Warning (15610): No output dependent on input pin "address[18]"
    Warning (15610): No output dependent on input pin "address[19]"
Info (21057): Implemented 312 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 38 input pins
    Info (21059): Implemented 5 output pins
    Info (21060): Implemented 88 bidirectional pins
    Info (21061): Implemented 164 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings
    Info: Peak virtual memory: 547 megabytes
    Info: Processing ended: Wed Aug 12 08:42:34 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/DVB_T2/DVBT2/fpga/project/T2MI.map.smsg.


