`include "defines.v"
module i_tcLoad(
	input [`tcAddrLen-1:0] tcAddr,
	input [`tcNumbers-1:0] dnIn, ttIn, cuIn, cdIn,
	input dnSel, ttSel, cuSel, cdSel,
	input [7:0] tcLoadOut,
	input DEFAULT_CLOCK, DEFAULT_RESET
);

assert property(@(posedge clk) (dnSel && ttSel) |-> (tcLoadOut[7:4] == 4'b0000)); assert property(@(posedge clk) (cuSel && cdSel) |-> (tcLoadOut[3:0] == 4'b0000)); assert property(@(posedge clk) (dnSel && ~ttSel) |-> (tcLoadOut[7:4] != 4'b0000)); assert property(@(posedge clk) (cuSel && ~cdSel) |-> (tcLoadOut[3:0] != 4'b0000));
endmodule