<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://llhd.io/" target="_blank">moore-parse</a></h3>
<pre class="test-passed">
description: Tests imported from hdlconv
rc: 0 (means success: 1)
should_fail: 0
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/verilog
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>
time_elapsed: 0.012s
ram usage: 9616 KB
</pre>
<pre class="log">

moore --dump-ast <a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>
[
    Svlog(
        Root {
            timeunits: Timeunit {
                unit: None,
                prec: None,
            },
            items: [
                Module(
                    ModDecl {
                        id: NodeId(
                            0,
                        ),
                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):386-1453,
                        lifetime: Static,
                        name: adder_implicit(3),
                        name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):393-407,
                        params: [],
                        ports: [
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):410-416,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):408-410,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):410-416,
                                    name: result(5),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):449-454,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):424-449,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):449-454,
                                    name: carry(7),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):490-492,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):463-490,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):490-492,
                                    name: r1(9),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):521-523,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):504-521,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):521-523,
                                    name: r2(11),
                                },
                                dims: [],
                                expr: None,
                            },
                            Named {
                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):553-555,
                                dir: None,
                                kind: None,
                                ty: Type {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):535-553,
                                    data: ImplicitType,
                                    sign: None,
                                    dims: [],
                                },
                                name: Identifier {
                                    id: NodeId(
                                        0,
                                    ),
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):553-555,
                                    name: ci(13),
                                },
                                dims: [],
                                expr: None,
                            },
                        ],
                        items: [
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):622-651,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):631-636,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):632-633,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):634-635,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):639-641,
                                            name: r1(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):639-641,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):652-681,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):661-666,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):662-663,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):664-665,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):669-671,
                                            name: r2(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):669-671,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):682-711,
                                    dir: Input,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):682-699,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):699-701,
                                            name: ci(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):699-701,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):741-770,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):750-755,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):751-752,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):753-754,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):757-763,
                                            name: result(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):757-763,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            PortDecl(
                                PortDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):771-800,
                                    dir: Output,
                                    net_type: None,
                                    var: false,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):771-787,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):787-792,
                                            name: carry(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):787-792,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):816-845,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):825-830,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):826-827,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):828-829,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):834-836,
                                            name: r1(9),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):834-836,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):846-875,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):855-860,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):856-857,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):858-859,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):864-866,
                                            name: r2(11),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):864-866,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):876-905,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):876-894,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):894-896,
                                            name: ci(13),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):894-896,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):906-935,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):915-920,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [
                                            Range(
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):916-917,
                                                    data: LiteralExpr(
                                                        Number(
                                                            3(15),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                                Expr {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):918-919,
                                                    data: LiteralExpr(
                                                        Number(
                                                            0(17),
                                                            None,
                                                        ),
                                                    ),
                                                },
                                            ),
                                        ],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):924-930,
                                            name: result(5),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):924-930,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):936-965,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):936-954,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):954-959,
                                            name: carry(7),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):954-959,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):989-1018,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):989-1007,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1007-1009,
                                            name: c1(19),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1007-1009,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1019-1048,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1019-1037,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1037-1039,
                                            name: c2(21),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1037-1039,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            NetDecl(
                                NetDecl {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1049-1078,
                                    net_type: Wire,
                                    strength: None,
                                    kind: None,
                                    ty: Type {
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1049-1067,
                                        data: ImplicitType,
                                        sign: None,
                                        dims: [],
                                    },
                                    delay: None,
                                    names: [
                                        VarDeclName {
                                            id: NodeId(
                                                0,
                                            ),
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1067-1069,
                                            name: c3(23),
                                            name_span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1067-1069,
                                            dims: [],
                                            init: None,
                                        },
                                    ],
                                },
                            ),
                            Inst(
                                Inst {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1100-1189,
                                    target: Identifier {
                                        id: NodeId(
                                            0,
                                        ),
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1100-1106,
                                        name: addbit(25),
                                    },
                                    params: [],
                                    names: [
                                        InstName {
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1107-1188,
                                            name: Identifier {
                                                id: NodeId(
                                                    0,
                                                ),
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1107-1109,
                                                name: u0(27),
                                            },
                                            dims: [],
                                            conns: [
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1112-1117,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1112-1117,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1112-1114,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1112-1114,
                                                                            name: r1(9),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1115-1116,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            0(17),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1130-1135,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1130-1135,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1130-1132,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1130-1132,
                                                                            name: r2(11),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1133-1134,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            0(17),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1148-1150,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1148-1150,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1148-1150,
                                                                    name: ci(13),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1166-1175,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1166-1175,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1166-1172,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1166-1172,
                                                                            name: result(5),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1173-1174,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            0(17),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1184-1186,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1184-1186,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1184-1186,
                                                                    name: c1(19),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                            ],
                                        },
                                    ],
                                },
                            ),
                            Inst(
                                Inst {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1191-1276,
                                    target: Identifier {
                                        id: NodeId(
                                            0,
                                        ),
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1191-1197,
                                        name: addbit(25),
                                    },
                                    params: [],
                                    names: [
                                        InstName {
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1198-1275,
                                            name: Identifier {
                                                id: NodeId(
                                                    0,
                                                ),
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1198-1200,
                                                name: u1(29),
                                            },
                                            dims: [],
                                            conns: [
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1203-1208,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1203-1208,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1203-1205,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1203-1205,
                                                                            name: r1(9),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1206-1207,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            1(31),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1220-1225,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1220-1225,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1220-1222,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1220-1222,
                                                                            name: r2(11),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1223-1224,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            1(31),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1237-1239,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1237-1239,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1237-1239,
                                                                    name: c1(19),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1254-1263,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1254-1263,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1254-1260,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1254-1260,
                                                                            name: result(5),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1261-1262,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            1(31),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1271-1273,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1271-1273,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1271-1273,
                                                                    name: c2(21),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                            ],
                                        },
                                    ],
                                },
                            ),
                            Inst(
                                Inst {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1278-1363,
                                    target: Identifier {
                                        id: NodeId(
                                            0,
                                        ),
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1278-1284,
                                        name: addbit(25),
                                    },
                                    params: [],
                                    names: [
                                        InstName {
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1285-1362,
                                            name: Identifier {
                                                id: NodeId(
                                                    0,
                                                ),
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1285-1287,
                                                name: u2(33),
                                            },
                                            dims: [],
                                            conns: [
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1290-1295,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1290-1295,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1290-1292,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1290-1292,
                                                                            name: r1(9),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1293-1294,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            2(35),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1307-1312,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1307-1312,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1307-1309,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1307-1309,
                                                                            name: r2(11),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1310-1311,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            2(35),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1324-1326,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1324-1326,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1324-1326,
                                                                    name: c2(21),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1341-1350,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1341-1350,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1341-1347,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1341-1347,
                                                                            name: result(5),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1348-1349,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            2(35),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1358-1360,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1358-1360,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1358-1360,
                                                                    name: c3(23),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                            ],
                                        },
                                    ],
                                },
                            ),
                            Inst(
                                Inst {
                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1365-1453,
                                    target: Identifier {
                                        id: NodeId(
                                            0,
                                        ),
                                        span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1365-1371,
                                        name: addbit(25),
                                    },
                                    params: [],
                                    names: [
                                        InstName {
                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1372-1452,
                                            name: Identifier {
                                                id: NodeId(
                                                    0,
                                                ),
                                                span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1372-1374,
                                                name: u3(37),
                                            },
                                            dims: [],
                                            conns: [
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1377-1382,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1377-1382,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1377-1379,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1377-1379,
                                                                            name: r1(9),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1380-1381,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            3(15),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1394-1399,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1394-1399,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1394-1396,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1394-1396,
                                                                            name: r2(11),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1397-1398,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            3(15),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1411-1413,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1411-1413,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1411-1413,
                                                                    name: c3(23),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1428-1437,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1428-1437,
                                                            data: IndexExpr {
                                                                indexee: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1428-1434,
                                                                    data: IdentExpr(
                                                                        Identifier {
                                                                            id: NodeId(
                                                                                0,
                                                                            ),
                                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1428-1434,
                                                                            name: result(5),
                                                                        },
                                                                    ),
                                                                },
                                                                index: Expr {
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1435-1436,
                                                                    data: LiteralExpr(
                                                                        Number(
                                                                            3(15),
                                                                            None,
                                                                        ),
                                                                    ),
                                                                },
                                                            },
                                                        },
                                                    ),
                                                },
                                                PortConn {
                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1445-1450,
                                                    kind: Positional(
                                                        Expr {
                                                            span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1445-1450,
                                                            data: IdentExpr(
                                                                Identifier {
                                                                    id: NodeId(
                                                                        0,
                                                                    ),
                                                                    span: Source(1; &#34;<a href="../../../../third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v.html" target="file-frame">third_party/tests/hdlconvertor/tests/verilog/adder_implicit.v</a>&#34;):1445-1450,
                                                                    name: carry(7),
                                                                },
                                                            ),
                                                        },
                                                    ),
                                                },
                                            ],
                                        },
                                    ],
                                },
                            ),
                        ],
                    },
                ),
            ],
        },
    ),
]

</pre>
</body>