$comment
	File created using the following command:
		vcd file trigger.msim.vcd -direction
$end
$date
	Mon Apr 24 19:58:06 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module trigger_vhd_vec_tst $end
$var wire 1 ! CLOCK $end
$var wire 1 " ENABLE $end
$var wire 1 # PULSE $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_CLOCK $end
$var wire 1 . ww_ENABLE $end
$var wire 1 / ww_PULSE $end
$var wire 1 0 \CLOCK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 1 \CLOCK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 2 \CLOCK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 3 \CLOCK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 4 \PULSE~output_o\ $end
$var wire 1 5 \CLOCK~input_o\ $end
$var wire 1 6 \CLOCK~inputclkctrl_outclk\ $end
$var wire 1 7 \ENABLE~input_o\ $end
$var wire 1 8 \counter~feeder_combout\ $end
$var wire 1 9 \counter~q\ $end
$var wire 1 : \pulse_value~0_combout\ $end
$var wire 1 ; \pulse_value~q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
1.
0/
04
x5
x6
x7
x8
09
x:
0;
10
11
12
x3
$end
#719
17
#836
05
03
#1009
06
#3882
18
#4197
1:
#500000
1!
1-
#500730
15
13
#500917
16
#503323
1;
19
#503720
0:
#506811
14
1/
1#
#1000000
