============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.28 - v14.20-s067_1
  Generated on:           Nov 30 2018  10:48:45 pm
  Module:                 dsc_mul
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area     Library   
----------------------------------------
AND2X1           3    7.039    gscl45nm 
AOI21X1          2    5.632    gscl45nm 
AOI22X1          3    9.855    gscl45nm 
BUFX2           25   58.662    gscl45nm 
DFFSR           18  185.843    gscl45nm 
HAX1            11   51.623    gscl45nm 
INVX1           24   33.790    gscl45nm 
MUX2X1          13   48.807    gscl45nm 
NAND2X1          2    3.754    gscl45nm 
NAND3X1          1    2.346    gscl45nm 
NOR3X1           1    2.816    gscl45nm 
OAI21X1          6   16.895    gscl45nm 
OR2X1            1    2.346    gscl45nm 
XNOR2X1          2    9.386    gscl45nm 
XOR2X1           3   14.079    gscl45nm 
----------------------------------------
total          115  452.875             


                                    
   Type    Instances   Area  Area % 
------------------------------------
sequential        18 185.843   41.0 
inverter          24  33.790    7.5 
buffer            25  58.662   13.0 
logic             48 174.580   38.5 
------------------------------------
total            115 452.874  100.0 

