// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new401.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new401::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new401::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new401::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new401::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new401::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new401::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new401::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new401::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new401::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_1 = "1";
const sc_lv<25> Conv1DMac_new401::ap_const_lv25_0 = "0000000000000000000000000";
const sc_lv<16> Conv1DMac_new401::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new401::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new401::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new401::ap_const_lv8_0 = "00000000";
const sc_lv<25> Conv1DMac_new401::ap_const_lv25_1000000 = "1000000000000000000000000";
const sc_lv<25> Conv1DMac_new401::ap_const_lv25_1 = "1";
const sc_lv<16> Conv1DMac_new401::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new401::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new401::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new401::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new401::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new401::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new401::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new401::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_E = "1110";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new401::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new401::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new401::ap_const_lv8_FD = "11111101";
const sc_lv<32> Conv1DMac_new401::ap_const_lv32_2 = "10";

Conv1DMac_new401::Conv1DMac_new401(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights12_m_weights_3_U = new Conv1DMac_new401_Aem("weights12_m_weights_3_U");
    weights12_m_weights_3_U->clk(ap_clk);
    weights12_m_weights_3_U->reset(ap_rst);
    weights12_m_weights_3_U->address0(weights12_m_weights_3_address0);
    weights12_m_weights_3_U->ce0(weights12_m_weights_3_ce0);
    weights12_m_weights_3_U->q0(weights12_m_weights_3_q0);
    weights12_m_weights_2_U = new Conv1DMac_new401_Bew("weights12_m_weights_2_U");
    weights12_m_weights_2_U->clk(ap_clk);
    weights12_m_weights_2_U->reset(ap_rst);
    weights12_m_weights_2_U->address0(weights12_m_weights_2_address0);
    weights12_m_weights_2_U->ce0(weights12_m_weights_2_ce0);
    weights12_m_weights_2_U->q0(weights12_m_weights_2_q0);
    weights12_m_weights_1_U = new Conv1DMac_new401_CeG("weights12_m_weights_1_U");
    weights12_m_weights_1_U->clk(ap_clk);
    weights12_m_weights_1_U->reset(ap_rst);
    weights12_m_weights_1_U->address0(weights12_m_weights_1_address0);
    weights12_m_weights_1_U->ce0(weights12_m_weights_1_ce0);
    weights12_m_weights_1_U->q0(weights12_m_weights_1_q0);
    weights12_m_weights_s_U = new Conv1DMac_new401_DeQ("weights12_m_weights_s_U");
    weights12_m_weights_s_U->clk(ap_clk);
    weights12_m_weights_s_U->reset(ap_rst);
    weights12_m_weights_s_U->address0(weights12_m_weights_s_address0);
    weights12_m_weights_s_U->ce0(weights12_m_weights_s_ce0);
    weights12_m_weights_s_U->q0(weights12_m_weights_s_q0);
    computeS3_mux_646yd2_x_U47 = new computeS3_mux_646yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_U47");
    computeS3_mux_646yd2_x_U47->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din16(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din17(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din19(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din26(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din47(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din53(ap_var_for_const1);
    computeS3_mux_646yd2_x_U47->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_U47->din64(nm_t_mid2_reg_1440_pp0_iter2_reg);
    computeS3_mux_646yd2_x_U47->dout(tmp_147_fu_838_p66);
    computeS3_mux_646yd2_x_U48 = new computeS3_mux_646yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_U48");
    computeS3_mux_646yd2_x_U48->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din15(ap_var_for_const1);
    computeS3_mux_646yd2_x_U48->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din25(ap_var_for_const2);
    computeS3_mux_646yd2_x_U48->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din40(ap_var_for_const2);
    computeS3_mux_646yd2_x_U48->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din42(ap_var_for_const1);
    computeS3_mux_646yd2_x_U48->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din61(ap_var_for_const1);
    computeS3_mux_646yd2_x_U48->din62(ap_var_for_const2);
    computeS3_mux_646yd2_x_U48->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_U48->din64(nm_t_mid2_reg_1440_pp0_iter2_reg);
    computeS3_mux_646yd2_x_U48->dout(tmp_148_fu_977_p66);
    computeS3_mux_646yd2_x_U49 = new computeS3_mux_646yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_U49");
    computeS3_mux_646yd2_x_U49->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din11(ap_var_for_const1);
    computeS3_mux_646yd2_x_U49->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din39(ap_var_for_const2);
    computeS3_mux_646yd2_x_U49->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din41(ap_var_for_const1);
    computeS3_mux_646yd2_x_U49->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din44(ap_var_for_const2);
    computeS3_mux_646yd2_x_U49->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din49(ap_var_for_const3);
    computeS3_mux_646yd2_x_U49->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din54(ap_var_for_const1);
    computeS3_mux_646yd2_x_U49->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din59(ap_var_for_const1);
    computeS3_mux_646yd2_x_U49->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_U49->din64(nm_t_mid2_reg_1440_pp0_iter2_reg);
    computeS3_mux_646yd2_x_U49->dout(tmp_149_fu_1116_p66);
    computeS3_mux_646yd2_x_U50 = new computeS3_mux_646yd2_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_U50");
    computeS3_mux_646yd2_x_U50->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din6(ap_var_for_const2);
    computeS3_mux_646yd2_x_U50->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din10(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din21(ap_var_for_const1);
    computeS3_mux_646yd2_x_U50->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din26(ap_var_for_const1);
    computeS3_mux_646yd2_x_U50->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din33(ap_var_for_const3);
    computeS3_mux_646yd2_x_U50->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_U50->din64(nm_t_mid2_reg_1440_pp0_iter2_reg);
    computeS3_mux_646yd2_x_U50->dout(tmp_150_fu_1255_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten_fu_287_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten1_fu_299_p2);
    sensitive << ( indvar_flatten_reg_222 );
    sensitive << ( exitcond_flatten_fu_287_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_287_p2);
    sensitive << ( indvar_flatten1_reg_211 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next1_fu_293_p2);
    sensitive << ( indvar_flatten1_reg_211 );

    SC_METHOD(thread_indvar_flatten_next_fu_431_p3);
    sensitive << ( exitcond_flatten1_fu_299_p2 );
    sensitive << ( indvar_flatten_op_fu_425_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_425_p2);
    sensitive << ( indvar_flatten_reg_222 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_756_p2);
    sensitive << ( tmp_140_reg_1492 );
    sensitive << ( tmp1_fu_750_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_775_p2);
    sensitive << ( tmp_142_reg_1507 );
    sensitive << ( tmp2_fu_769_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_794_p2);
    sensitive << ( tmp_144_reg_1522 );
    sensitive << ( tmp3_fu_788_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_813_p2);
    sensitive << ( tmp_146_reg_1537 );
    sensitive << ( tmp4_fu_807_p2 );

    SC_METHOD(thread_nm_2_fu_347_p2);
    sensitive << ( nm_mid_fu_305_p3 );

    SC_METHOD(thread_nm_mid2_fu_395_p3);
    sensitive << ( nm_mid_fu_305_p3 );
    sensitive << ( tmp_211_mid_fu_341_p2 );
    sensitive << ( nm_2_fu_347_p2 );

    SC_METHOD(thread_nm_mid_fu_305_p3);
    sensitive << ( nm_reg_233 );
    sensitive << ( exitcond_flatten1_fu_299_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_387_p3);
    sensitive << ( tmp_211_mid_fu_341_p2 );
    sensitive << ( tmp_979_fu_367_p1 );
    sensitive << ( nm_t_mid_fu_321_p3 );

    SC_METHOD(thread_nm_t_mid_fu_321_p3);
    sensitive << ( tmp_fu_275_p1 );
    sensitive << ( exitcond_flatten1_fu_299_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_329_p2);
    sensitive << ( exitcond_flatten1_fu_299_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );
    sensitive << ( p_Val2_s_reg_1552 );
    sensitive << ( p_Val2_23_1_reg_1557 );
    sensitive << ( p_Val2_23_2_reg_1562 );
    sensitive << ( p_Val2_23_3_reg_1567 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_203_reg_1458_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_fu_446_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_524_p0);
    sensitive << ( weights12_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_524_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_446_p1 );

    SC_METHOD(thread_p_Val2_1_fu_524_p2);
    sensitive << ( p_Val2_1_fu_524_p0 );
    sensitive << ( p_Val2_1_fu_524_p1 );

    SC_METHOD(thread_p_Val2_23_1_fu_1110_p2);
    sensitive << ( macRegisters_1_V_fu_775_p2 );
    sensitive << ( tmp_148_fu_977_p66 );

    SC_METHOD(thread_p_Val2_23_2_fu_1249_p2);
    sensitive << ( macRegisters_2_V_fu_794_p2 );
    sensitive << ( tmp_149_fu_1116_p66 );

    SC_METHOD(thread_p_Val2_23_3_fu_1388_p2);
    sensitive << ( macRegisters_3_V_fu_813_p2 );
    sensitive << ( tmp_150_fu_1255_p66 );

    SC_METHOD(thread_p_Val2_2_fu_594_p0);
    sensitive << ( weights12_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_594_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_446_p1 );

    SC_METHOD(thread_p_Val2_2_fu_594_p2);
    sensitive << ( p_Val2_2_fu_594_p0 );
    sensitive << ( p_Val2_2_fu_594_p1 );

    SC_METHOD(thread_p_Val2_3_fu_664_p0);
    sensitive << ( weights12_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_664_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_446_p1 );

    SC_METHOD(thread_p_Val2_3_fu_664_p2);
    sensitive << ( p_Val2_3_fu_664_p0 );
    sensitive << ( p_Val2_3_fu_664_p1 );

    SC_METHOD(thread_p_Val2_s_186_fu_454_p0);
    sensitive << ( weights12_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_186_fu_454_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_fu_446_p1 );

    SC_METHOD(thread_p_Val2_s_186_fu_454_p2);
    sensitive << ( p_Val2_s_186_fu_454_p0 );
    sensitive << ( p_Val2_s_186_fu_454_p1 );

    SC_METHOD(thread_p_Val2_s_fu_971_p2);
    sensitive << ( macRegisters_0_V_fu_756_p2 );
    sensitive << ( tmp_147_fu_838_p66 );

    SC_METHOD(thread_qb_assign_2_1_fu_761_p2);
    sensitive << ( tmp_984_reg_1512 );
    sensitive << ( tmp_279_1_reg_1517 );

    SC_METHOD(thread_qb_assign_2_2_fu_780_p2);
    sensitive << ( tmp_987_reg_1527 );
    sensitive << ( tmp_279_2_reg_1532 );

    SC_METHOD(thread_qb_assign_2_3_fu_799_p2);
    sensitive << ( tmp_990_reg_1542 );
    sensitive << ( tmp_279_3_reg_1547 );

    SC_METHOD(thread_qb_assign_2_fu_742_p2);
    sensitive << ( tmp_981_reg_1497 );
    sensitive << ( tmp_189_reg_1502 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_2_fu_419_p2);
    sensitive << ( sf_mid2_fu_359_p3 );

    SC_METHOD(thread_sf_cast1_fu_403_p1);
    sensitive << ( sf_mid2_fu_359_p3 );

    SC_METHOD(thread_sf_mid2_fu_359_p3);
    sensitive << ( sf_reg_244 );
    sensitive << ( tmp_861_fu_353_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_750_p2);
    sensitive << ( macRegisters_0_V_6_fu_130 );
    sensitive << ( tmp_190_fu_746_p1 );

    SC_METHOD(thread_tmp2_fu_769_p2);
    sensitive << ( macRegisters_1_V_6_fu_134 );
    sensitive << ( tmp_280_1_fu_765_p1 );

    SC_METHOD(thread_tmp3_fu_788_p2);
    sensitive << ( macRegisters_2_V_6_fu_138 );
    sensitive << ( tmp_280_2_fu_784_p1 );

    SC_METHOD(thread_tmp4_fu_807_p2);
    sensitive << ( macRegisters_3_V_6_fu_142 );
    sensitive << ( tmp_280_3_fu_803_p1 );

    SC_METHOD(thread_tmp_183_fu_407_p2);
    sensitive << ( sf_cast1_fu_403_p1 );
    sensitive << ( tmp_210_mid2_fu_379_p3 );

    SC_METHOD(thread_tmp_184_fu_439_p1);
    sensitive << ( tmp_183_reg_1453 );

    SC_METHOD(thread_tmp_186_fu_490_p2);
    sensitive << ( tmp_982_fu_486_p1 );
    sensitive << ( tmp_980_fu_460_p3 );

    SC_METHOD(thread_tmp_187_fu_496_p4);
    sensitive << ( p_Val2_s_186_fu_454_p2 );

    SC_METHOD(thread_tmp_188_fu_506_p3);
    sensitive << ( tmp_187_fu_496_p4 );
    sensitive << ( tmp_186_fu_490_p2 );

    SC_METHOD(thread_tmp_189_fu_514_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_188_fu_506_p3 );

    SC_METHOD(thread_tmp_190_fu_746_p1);
    sensitive << ( qb_assign_2_fu_742_p2 );

    SC_METHOD(thread_tmp_192_fu_560_p2);
    sensitive << ( tmp_985_fu_556_p1 );
    sensitive << ( tmp_983_fu_530_p3 );

    SC_METHOD(thread_tmp_193_fu_566_p4);
    sensitive << ( p_Val2_1_fu_524_p2 );

    SC_METHOD(thread_tmp_194_fu_576_p3);
    sensitive << ( tmp_193_fu_566_p4 );
    sensitive << ( tmp_192_fu_560_p2 );

    SC_METHOD(thread_tmp_196_fu_630_p2);
    sensitive << ( tmp_988_fu_626_p1 );
    sensitive << ( tmp_986_fu_600_p3 );

    SC_METHOD(thread_tmp_197_fu_636_p4);
    sensitive << ( p_Val2_2_fu_594_p2 );

    SC_METHOD(thread_tmp_198_fu_646_p3);
    sensitive << ( tmp_197_fu_636_p4 );
    sensitive << ( tmp_196_fu_630_p2 );

    SC_METHOD(thread_tmp_200_fu_700_p2);
    sensitive << ( tmp_991_fu_696_p1 );
    sensitive << ( tmp_989_fu_670_p3 );

    SC_METHOD(thread_tmp_201_fu_706_p4);
    sensitive << ( p_Val2_3_fu_664_p2 );

    SC_METHOD(thread_tmp_202_fu_716_p3);
    sensitive << ( tmp_201_fu_706_p4 );
    sensitive << ( tmp_200_fu_700_p2 );

    SC_METHOD(thread_tmp_203_fu_413_p2);
    sensitive << ( exitcond_flatten_fu_287_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_359_p3 );

    SC_METHOD(thread_tmp_210_mid1_fu_371_p3);
    sensitive << ( tmp_979_fu_367_p1 );

    SC_METHOD(thread_tmp_210_mid2_fu_379_p3);
    sensitive << ( tmp_211_mid_fu_341_p2 );
    sensitive << ( tmp_210_mid1_fu_371_p3 );
    sensitive << ( tmp_210_mid_fu_313_p3 );

    SC_METHOD(thread_tmp_210_mid_fu_313_p3);
    sensitive << ( exitcond_flatten1_fu_299_p2 );
    sensitive << ( tmp_s_fu_279_p3 );

    SC_METHOD(thread_tmp_211_mid_fu_341_p2);
    sensitive << ( tmp_886_fu_335_p2 );
    sensitive << ( not_exitcond_flatten_fu_329_p2 );

    SC_METHOD(thread_tmp_279_1_fu_584_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_194_fu_576_p3 );

    SC_METHOD(thread_tmp_279_2_fu_654_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_198_fu_646_p3 );

    SC_METHOD(thread_tmp_279_3_fu_724_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten_reg_1431_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_202_fu_716_p3 );

    SC_METHOD(thread_tmp_280_1_fu_765_p1);
    sensitive << ( qb_assign_2_1_fu_761_p2 );

    SC_METHOD(thread_tmp_280_2_fu_784_p1);
    sensitive << ( qb_assign_2_2_fu_780_p2 );

    SC_METHOD(thread_tmp_280_3_fu_803_p1);
    sensitive << ( qb_assign_2_3_fu_799_p2 );

    SC_METHOD(thread_tmp_861_fu_353_p2);
    sensitive << ( exitcond_flatten1_fu_299_p2 );
    sensitive << ( tmp_211_mid_fu_341_p2 );

    SC_METHOD(thread_tmp_886_fu_335_p2);
    sensitive << ( sf_reg_244 );
    sensitive << ( exitcond_flatten_fu_287_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_979_fu_367_p1);
    sensitive << ( nm_2_fu_347_p2 );

    SC_METHOD(thread_tmp_980_fu_460_p3);
    sensitive << ( p_Val2_s_186_fu_454_p2 );

    SC_METHOD(thread_tmp_982_fu_486_p1);
    sensitive << ( p_Val2_s_186_fu_454_p2 );

    SC_METHOD(thread_tmp_983_fu_530_p3);
    sensitive << ( p_Val2_1_fu_524_p2 );

    SC_METHOD(thread_tmp_985_fu_556_p1);
    sensitive << ( p_Val2_1_fu_524_p2 );

    SC_METHOD(thread_tmp_986_fu_600_p3);
    sensitive << ( p_Val2_2_fu_594_p2 );

    SC_METHOD(thread_tmp_988_fu_626_p1);
    sensitive << ( p_Val2_2_fu_594_p2 );

    SC_METHOD(thread_tmp_989_fu_670_p3);
    sensitive << ( p_Val2_3_fu_664_p2 );

    SC_METHOD(thread_tmp_991_fu_696_p1);
    sensitive << ( p_Val2_3_fu_664_p2 );

    SC_METHOD(thread_tmp_fu_275_p1);
    sensitive << ( nm_reg_233 );

    SC_METHOD(thread_tmp_s_fu_279_p3);
    sensitive << ( tmp_fu_275_p1 );

    SC_METHOD(thread_weights12_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_184_fu_439_p1 );

    SC_METHOD(thread_weights12_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights12_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_184_fu_439_p1 );

    SC_METHOD(thread_weights12_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights12_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_184_fu_439_p1 );

    SC_METHOD(thread_weights12_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights12_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_184_fu_439_p1 );

    SC_METHOD(thread_weights12_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten_fu_287_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new401_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights12_m_weights_3_address0, "weights12_m_weights_3_address0");
    sc_trace(mVcdFile, weights12_m_weights_3_ce0, "weights12_m_weights_3_ce0");
    sc_trace(mVcdFile, weights12_m_weights_3_q0, "weights12_m_weights_3_q0");
    sc_trace(mVcdFile, weights12_m_weights_2_address0, "weights12_m_weights_2_address0");
    sc_trace(mVcdFile, weights12_m_weights_2_ce0, "weights12_m_weights_2_ce0");
    sc_trace(mVcdFile, weights12_m_weights_2_q0, "weights12_m_weights_2_q0");
    sc_trace(mVcdFile, weights12_m_weights_1_address0, "weights12_m_weights_1_address0");
    sc_trace(mVcdFile, weights12_m_weights_1_ce0, "weights12_m_weights_1_ce0");
    sc_trace(mVcdFile, weights12_m_weights_1_q0, "weights12_m_weights_1_q0");
    sc_trace(mVcdFile, weights12_m_weights_s_address0, "weights12_m_weights_s_address0");
    sc_trace(mVcdFile, weights12_m_weights_s_ce0, "weights12_m_weights_s_ce0");
    sc_trace(mVcdFile, weights12_m_weights_s_q0, "weights12_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten_reg_1431, "exitcond_flatten_reg_1431");
    sc_trace(mVcdFile, exitcond_flatten_reg_1431_pp0_iter1_reg, "exitcond_flatten_reg_1431_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_203_reg_1458, "tmp_203_reg_1458");
    sc_trace(mVcdFile, tmp_203_reg_1458_pp0_iter3_reg, "tmp_203_reg_1458_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten1_reg_211, "indvar_flatten1_reg_211");
    sc_trace(mVcdFile, indvar_flatten_reg_222, "indvar_flatten_reg_222");
    sc_trace(mVcdFile, nm_reg_233, "nm_reg_233");
    sc_trace(mVcdFile, sf_reg_244, "sf_reg_244");
    sc_trace(mVcdFile, exitcond_flatten_fu_287_p2, "exitcond_flatten_fu_287_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next1_fu_293_p2, "indvar_flatten_next1_fu_293_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_387_p3, "nm_t_mid2_fu_387_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1440, "nm_t_mid2_reg_1440");
    sc_trace(mVcdFile, nm_t_mid2_reg_1440_pp0_iter1_reg, "nm_t_mid2_reg_1440_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1440_pp0_iter2_reg, "nm_t_mid2_reg_1440_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_395_p3, "nm_mid2_fu_395_p3");
    sc_trace(mVcdFile, tmp_183_fu_407_p2, "tmp_183_fu_407_p2");
    sc_trace(mVcdFile, tmp_183_reg_1453, "tmp_183_reg_1453");
    sc_trace(mVcdFile, tmp_203_fu_413_p2, "tmp_203_fu_413_p2");
    sc_trace(mVcdFile, tmp_203_reg_1458_pp0_iter1_reg, "tmp_203_reg_1458_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_203_reg_1458_pp0_iter2_reg, "tmp_203_reg_1458_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_2_fu_419_p2, "sf_2_fu_419_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_431_p3, "indvar_flatten_next_fu_431_p3");
    sc_trace(mVcdFile, tmp_140_reg_1492, "tmp_140_reg_1492");
    sc_trace(mVcdFile, tmp_981_reg_1497, "tmp_981_reg_1497");
    sc_trace(mVcdFile, tmp_189_fu_514_p2, "tmp_189_fu_514_p2");
    sc_trace(mVcdFile, tmp_189_reg_1502, "tmp_189_reg_1502");
    sc_trace(mVcdFile, tmp_142_reg_1507, "tmp_142_reg_1507");
    sc_trace(mVcdFile, tmp_984_reg_1512, "tmp_984_reg_1512");
    sc_trace(mVcdFile, tmp_279_1_fu_584_p2, "tmp_279_1_fu_584_p2");
    sc_trace(mVcdFile, tmp_279_1_reg_1517, "tmp_279_1_reg_1517");
    sc_trace(mVcdFile, tmp_144_reg_1522, "tmp_144_reg_1522");
    sc_trace(mVcdFile, tmp_987_reg_1527, "tmp_987_reg_1527");
    sc_trace(mVcdFile, tmp_279_2_fu_654_p2, "tmp_279_2_fu_654_p2");
    sc_trace(mVcdFile, tmp_279_2_reg_1532, "tmp_279_2_reg_1532");
    sc_trace(mVcdFile, tmp_146_reg_1537, "tmp_146_reg_1537");
    sc_trace(mVcdFile, tmp_990_reg_1542, "tmp_990_reg_1542");
    sc_trace(mVcdFile, tmp_279_3_fu_724_p2, "tmp_279_3_fu_724_p2");
    sc_trace(mVcdFile, tmp_279_3_reg_1547, "tmp_279_3_reg_1547");
    sc_trace(mVcdFile, p_Val2_s_fu_971_p2, "p_Val2_s_fu_971_p2");
    sc_trace(mVcdFile, p_Val2_s_reg_1552, "p_Val2_s_reg_1552");
    sc_trace(mVcdFile, p_Val2_23_1_fu_1110_p2, "p_Val2_23_1_fu_1110_p2");
    sc_trace(mVcdFile, p_Val2_23_1_reg_1557, "p_Val2_23_1_reg_1557");
    sc_trace(mVcdFile, p_Val2_23_2_fu_1249_p2, "p_Val2_23_2_fu_1249_p2");
    sc_trace(mVcdFile, p_Val2_23_2_reg_1562, "p_Val2_23_2_reg_1562");
    sc_trace(mVcdFile, p_Val2_23_3_fu_1388_p2, "p_Val2_23_3_fu_1388_p2");
    sc_trace(mVcdFile, p_Val2_23_3_reg_1567, "p_Val2_23_3_reg_1567");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_184_fu_439_p1, "tmp_184_fu_439_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_6_fu_130, "macRegisters_0_V_6_fu_130");
    sc_trace(mVcdFile, macRegisters_0_V_fu_756_p2, "macRegisters_0_V_fu_756_p2");
    sc_trace(mVcdFile, macRegisters_1_V_6_fu_134, "macRegisters_1_V_6_fu_134");
    sc_trace(mVcdFile, macRegisters_1_V_fu_775_p2, "macRegisters_1_V_fu_775_p2");
    sc_trace(mVcdFile, macRegisters_2_V_6_fu_138, "macRegisters_2_V_6_fu_138");
    sc_trace(mVcdFile, macRegisters_2_V_fu_794_p2, "macRegisters_2_V_fu_794_p2");
    sc_trace(mVcdFile, macRegisters_3_V_6_fu_142, "macRegisters_3_V_6_fu_142");
    sc_trace(mVcdFile, macRegisters_3_V_fu_813_p2, "macRegisters_3_V_fu_813_p2");
    sc_trace(mVcdFile, tmp_fu_275_p1, "tmp_fu_275_p1");
    sc_trace(mVcdFile, exitcond_flatten1_fu_299_p2, "exitcond_flatten1_fu_299_p2");
    sc_trace(mVcdFile, tmp_s_fu_279_p3, "tmp_s_fu_279_p3");
    sc_trace(mVcdFile, tmp_886_fu_335_p2, "tmp_886_fu_335_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_329_p2, "not_exitcond_flatten_fu_329_p2");
    sc_trace(mVcdFile, nm_mid_fu_305_p3, "nm_mid_fu_305_p3");
    sc_trace(mVcdFile, tmp_211_mid_fu_341_p2, "tmp_211_mid_fu_341_p2");
    sc_trace(mVcdFile, tmp_861_fu_353_p2, "tmp_861_fu_353_p2");
    sc_trace(mVcdFile, nm_2_fu_347_p2, "nm_2_fu_347_p2");
    sc_trace(mVcdFile, tmp_979_fu_367_p1, "tmp_979_fu_367_p1");
    sc_trace(mVcdFile, tmp_210_mid1_fu_371_p3, "tmp_210_mid1_fu_371_p3");
    sc_trace(mVcdFile, tmp_210_mid_fu_313_p3, "tmp_210_mid_fu_313_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_321_p3, "nm_t_mid_fu_321_p3");
    sc_trace(mVcdFile, sf_mid2_fu_359_p3, "sf_mid2_fu_359_p3");
    sc_trace(mVcdFile, sf_cast1_fu_403_p1, "sf_cast1_fu_403_p1");
    sc_trace(mVcdFile, tmp_210_mid2_fu_379_p3, "tmp_210_mid2_fu_379_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_425_p2, "indvar_flatten_op_fu_425_p2");
    sc_trace(mVcdFile, p_Val2_s_186_fu_454_p0, "p_Val2_s_186_fu_454_p0");
    sc_trace(mVcdFile, p_Val2_s_186_fu_454_p1, "p_Val2_s_186_fu_454_p1");
    sc_trace(mVcdFile, p_08_cast_fu_446_p1, "p_08_cast_fu_446_p1");
    sc_trace(mVcdFile, p_Val2_s_186_fu_454_p2, "p_Val2_s_186_fu_454_p2");
    sc_trace(mVcdFile, tmp_982_fu_486_p1, "tmp_982_fu_486_p1");
    sc_trace(mVcdFile, tmp_980_fu_460_p3, "tmp_980_fu_460_p3");
    sc_trace(mVcdFile, tmp_187_fu_496_p4, "tmp_187_fu_496_p4");
    sc_trace(mVcdFile, tmp_186_fu_490_p2, "tmp_186_fu_490_p2");
    sc_trace(mVcdFile, tmp_188_fu_506_p3, "tmp_188_fu_506_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_524_p0, "p_Val2_1_fu_524_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_524_p1, "p_Val2_1_fu_524_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_524_p2, "p_Val2_1_fu_524_p2");
    sc_trace(mVcdFile, tmp_985_fu_556_p1, "tmp_985_fu_556_p1");
    sc_trace(mVcdFile, tmp_983_fu_530_p3, "tmp_983_fu_530_p3");
    sc_trace(mVcdFile, tmp_193_fu_566_p4, "tmp_193_fu_566_p4");
    sc_trace(mVcdFile, tmp_192_fu_560_p2, "tmp_192_fu_560_p2");
    sc_trace(mVcdFile, tmp_194_fu_576_p3, "tmp_194_fu_576_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_594_p0, "p_Val2_2_fu_594_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_594_p1, "p_Val2_2_fu_594_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_594_p2, "p_Val2_2_fu_594_p2");
    sc_trace(mVcdFile, tmp_988_fu_626_p1, "tmp_988_fu_626_p1");
    sc_trace(mVcdFile, tmp_986_fu_600_p3, "tmp_986_fu_600_p3");
    sc_trace(mVcdFile, tmp_197_fu_636_p4, "tmp_197_fu_636_p4");
    sc_trace(mVcdFile, tmp_196_fu_630_p2, "tmp_196_fu_630_p2");
    sc_trace(mVcdFile, tmp_198_fu_646_p3, "tmp_198_fu_646_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_664_p0, "p_Val2_3_fu_664_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_664_p1, "p_Val2_3_fu_664_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_664_p2, "p_Val2_3_fu_664_p2");
    sc_trace(mVcdFile, tmp_991_fu_696_p1, "tmp_991_fu_696_p1");
    sc_trace(mVcdFile, tmp_989_fu_670_p3, "tmp_989_fu_670_p3");
    sc_trace(mVcdFile, tmp_201_fu_706_p4, "tmp_201_fu_706_p4");
    sc_trace(mVcdFile, tmp_200_fu_700_p2, "tmp_200_fu_700_p2");
    sc_trace(mVcdFile, tmp_202_fu_716_p3, "tmp_202_fu_716_p3");
    sc_trace(mVcdFile, qb_assign_2_fu_742_p2, "qb_assign_2_fu_742_p2");
    sc_trace(mVcdFile, tmp_190_fu_746_p1, "tmp_190_fu_746_p1");
    sc_trace(mVcdFile, tmp1_fu_750_p2, "tmp1_fu_750_p2");
    sc_trace(mVcdFile, qb_assign_2_1_fu_761_p2, "qb_assign_2_1_fu_761_p2");
    sc_trace(mVcdFile, tmp_280_1_fu_765_p1, "tmp_280_1_fu_765_p1");
    sc_trace(mVcdFile, tmp2_fu_769_p2, "tmp2_fu_769_p2");
    sc_trace(mVcdFile, qb_assign_2_2_fu_780_p2, "qb_assign_2_2_fu_780_p2");
    sc_trace(mVcdFile, tmp_280_2_fu_784_p1, "tmp_280_2_fu_784_p1");
    sc_trace(mVcdFile, tmp3_fu_788_p2, "tmp3_fu_788_p2");
    sc_trace(mVcdFile, qb_assign_2_3_fu_799_p2, "qb_assign_2_3_fu_799_p2");
    sc_trace(mVcdFile, tmp_280_3_fu_803_p1, "tmp_280_3_fu_803_p1");
    sc_trace(mVcdFile, tmp4_fu_807_p2, "tmp4_fu_807_p2");
    sc_trace(mVcdFile, tmp_147_fu_838_p66, "tmp_147_fu_838_p66");
    sc_trace(mVcdFile, tmp_148_fu_977_p66, "tmp_148_fu_977_p66");
    sc_trace(mVcdFile, tmp_149_fu_1116_p66, "tmp_149_fu_1116_p66");
    sc_trace(mVcdFile, tmp_150_fu_1255_p66, "tmp_150_fu_1255_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new401::~Conv1DMac_new401() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights12_m_weights_3_U;
    delete weights12_m_weights_2_U;
    delete weights12_m_weights_1_U;
    delete weights12_m_weights_s_U;
    delete computeS3_mux_646yd2_x_U47;
    delete computeS3_mux_646yd2_x_U48;
    delete computeS3_mux_646yd2_x_U49;
    delete computeS3_mux_646yd2_x_U50;
}

void Conv1DMac_new401::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new401::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_FF;
}

void Conv1DMac_new401::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_1;
}

void Conv1DMac_new401::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_FD;
}

void Conv1DMac_new401::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_287_p2.read()))) {
        indvar_flatten1_reg_211 = indvar_flatten_next1_fu_293_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten1_reg_211 = ap_const_lv25_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_287_p2.read()))) {
        indvar_flatten_reg_222 = indvar_flatten_next_fu_431_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_222 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_203_reg_1458_pp0_iter2_reg.read()))) {
        macRegisters_0_V_6_fu_130 = macRegisters_0_V_fu_756_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_203_reg_1458_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_6_fu_130 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_203_reg_1458_pp0_iter2_reg.read()))) {
        macRegisters_1_V_6_fu_134 = macRegisters_1_V_fu_775_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_203_reg_1458_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_6_fu_134 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_203_reg_1458_pp0_iter2_reg.read()))) {
        macRegisters_2_V_6_fu_138 = macRegisters_2_V_fu_794_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_203_reg_1458_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_6_fu_138 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_203_reg_1458_pp0_iter2_reg.read()))) {
        macRegisters_3_V_6_fu_142 = macRegisters_3_V_fu_813_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_203_reg_1458_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_6_fu_142 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_287_p2.read()))) {
        nm_reg_233 = nm_mid2_fu_395_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_233 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_287_p2.read()))) {
        sf_reg_244 = sf_2_fu_419_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_244 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten_reg_1431 = exitcond_flatten_fu_287_p2.read();
        exitcond_flatten_reg_1431_pp0_iter1_reg = exitcond_flatten_reg_1431.read();
        nm_t_mid2_reg_1440_pp0_iter1_reg = nm_t_mid2_reg_1440.read();
        tmp_203_reg_1458_pp0_iter1_reg = tmp_203_reg_1458.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten_fu_287_p2.read()))) {
        nm_t_mid2_reg_1440 = nm_t_mid2_fu_387_p3.read();
        tmp_183_reg_1453 = tmp_183_fu_407_p2.read();
        tmp_203_reg_1458 = tmp_203_fu_413_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1440_pp0_iter2_reg = nm_t_mid2_reg_1440_pp0_iter1_reg.read();
        tmp_203_reg_1458_pp0_iter2_reg = tmp_203_reg_1458_pp0_iter1_reg.read();
        tmp_203_reg_1458_pp0_iter3_reg = tmp_203_reg_1458_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_203_reg_1458_pp0_iter2_reg.read()))) {
        p_Val2_23_1_reg_1557 = p_Val2_23_1_fu_1110_p2.read();
        p_Val2_23_2_reg_1562 = p_Val2_23_2_fu_1249_p2.read();
        p_Val2_23_3_reg_1567 = p_Val2_23_3_fu_1388_p2.read();
        p_Val2_s_reg_1552 = p_Val2_s_fu_971_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_140_reg_1492 = p_Val2_s_186_fu_454_p2.read().range(14, 7);
        tmp_142_reg_1507 = p_Val2_1_fu_524_p2.read().range(14, 7);
        tmp_144_reg_1522 = p_Val2_2_fu_594_p2.read().range(14, 7);
        tmp_146_reg_1537 = p_Val2_3_fu_664_p2.read().range(14, 7);
        tmp_189_reg_1502 = tmp_189_fu_514_p2.read();
        tmp_279_1_reg_1517 = tmp_279_1_fu_584_p2.read();
        tmp_279_2_reg_1532 = tmp_279_2_fu_654_p2.read();
        tmp_279_3_reg_1547 = tmp_279_3_fu_724_p2.read();
        tmp_981_reg_1497 = p_Val2_s_186_fu_454_p2.read().range(6, 6);
        tmp_984_reg_1512 = p_Val2_1_fu_524_p2.read().range(6, 6);
        tmp_987_reg_1527 = p_Val2_2_fu_594_p2.read().range(6, 6);
        tmp_990_reg_1542 = p_Val2_3_fu_664_p2.read().range(6, 6);
    }
}

void Conv1DMac_new401::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new401::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new401::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new401::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new401::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new401::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new401::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new401::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new401::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new401::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new401::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new401::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new401::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new401::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten_fu_287_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new401::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new401::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new401::thread_exitcond_flatten1_fu_299_p2() {
    exitcond_flatten1_fu_299_p2 = (!indvar_flatten_reg_222.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_222.read() == ap_const_lv16_4000);
}

void Conv1DMac_new401::thread_exitcond_flatten_fu_287_p2() {
    exitcond_flatten_fu_287_p2 = (!indvar_flatten1_reg_211.read().is_01() || !ap_const_lv25_1000000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten1_reg_211.read() == ap_const_lv25_1000000);
}

void Conv1DMac_new401::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new401::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten_reg_1431_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_indvar_flatten_next1_fu_293_p2() {
    indvar_flatten_next1_fu_293_p2 = (!ap_const_lv25_1.is_01() || !indvar_flatten1_reg_211.read().is_01())? sc_lv<25>(): (sc_biguint<25>(ap_const_lv25_1) + sc_biguint<25>(indvar_flatten1_reg_211.read()));
}

void Conv1DMac_new401::thread_indvar_flatten_next_fu_431_p3() {
    indvar_flatten_next_fu_431_p3 = (!exitcond_flatten1_fu_299_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten1_fu_299_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_425_p2.read());
}

void Conv1DMac_new401::thread_indvar_flatten_op_fu_425_p2() {
    indvar_flatten_op_fu_425_p2 = (!indvar_flatten_reg_222.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_222.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new401::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_macRegisters_0_V_fu_756_p2() {
    macRegisters_0_V_fu_756_p2 = (!tmp_140_reg_1492.read().is_01() || !tmp1_fu_750_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_140_reg_1492.read()) + sc_biguint<8>(tmp1_fu_750_p2.read()));
}

void Conv1DMac_new401::thread_macRegisters_1_V_fu_775_p2() {
    macRegisters_1_V_fu_775_p2 = (!tmp_142_reg_1507.read().is_01() || !tmp2_fu_769_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_142_reg_1507.read()) + sc_biguint<8>(tmp2_fu_769_p2.read()));
}

void Conv1DMac_new401::thread_macRegisters_2_V_fu_794_p2() {
    macRegisters_2_V_fu_794_p2 = (!tmp_144_reg_1522.read().is_01() || !tmp3_fu_788_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_144_reg_1522.read()) + sc_biguint<8>(tmp3_fu_788_p2.read()));
}

void Conv1DMac_new401::thread_macRegisters_3_V_fu_813_p2() {
    macRegisters_3_V_fu_813_p2 = (!tmp_146_reg_1537.read().is_01() || !tmp4_fu_807_p2.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_146_reg_1537.read()) + sc_biguint<8>(tmp4_fu_807_p2.read()));
}

void Conv1DMac_new401::thread_nm_2_fu_347_p2() {
    nm_2_fu_347_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_305_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_305_p3.read()));
}

void Conv1DMac_new401::thread_nm_mid2_fu_395_p3() {
    nm_mid2_fu_395_p3 = (!tmp_211_mid_fu_341_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_211_mid_fu_341_p2.read()[0].to_bool())? nm_2_fu_347_p2.read(): nm_mid_fu_305_p3.read());
}

void Conv1DMac_new401::thread_nm_mid_fu_305_p3() {
    nm_mid_fu_305_p3 = (!exitcond_flatten1_fu_299_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten1_fu_299_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_233.read());
}

void Conv1DMac_new401::thread_nm_t_mid2_fu_387_p3() {
    nm_t_mid2_fu_387_p3 = (!tmp_211_mid_fu_341_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_211_mid_fu_341_p2.read()[0].to_bool())? tmp_979_fu_367_p1.read(): nm_t_mid_fu_321_p3.read());
}

void Conv1DMac_new401::thread_nm_t_mid_fu_321_p3() {
    nm_t_mid_fu_321_p3 = (!exitcond_flatten1_fu_299_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten1_fu_299_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_275_p1.read());
}

void Conv1DMac_new401::thread_not_exitcond_flatten_fu_329_p2() {
    not_exitcond_flatten_fu_329_p2 = (exitcond_flatten1_fu_299_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new401::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new401::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_23_3_reg_1567.read(), p_Val2_23_2_reg_1562.read()), p_Val2_23_1_reg_1557.read()), p_Val2_s_reg_1552.read());
}

void Conv1DMac_new401::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_203_reg_1458_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_p_08_cast_fu_446_p1() {
    p_08_cast_fu_446_p1 = esl_sext<15,8>(in_V_V_dout.read());
}

void Conv1DMac_new401::thread_p_Val2_1_fu_524_p0() {
    p_Val2_1_fu_524_p0 = weights12_m_weights_2_q0.read();
}

void Conv1DMac_new401::thread_p_Val2_1_fu_524_p1() {
    p_Val2_1_fu_524_p1 =  (sc_lv<8>) (p_08_cast_fu_446_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_1_fu_524_p2() {
    p_Val2_1_fu_524_p2 = (!p_Val2_1_fu_524_p0.read().is_01() || !p_Val2_1_fu_524_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_1_fu_524_p0.read()) * sc_bigint<8>(p_Val2_1_fu_524_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_23_1_fu_1110_p2() {
    p_Val2_23_1_fu_1110_p2 = (!macRegisters_1_V_fu_775_p2.read().is_01() || !tmp_148_fu_977_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_775_p2.read()) + sc_biguint<8>(tmp_148_fu_977_p66.read()));
}

void Conv1DMac_new401::thread_p_Val2_23_2_fu_1249_p2() {
    p_Val2_23_2_fu_1249_p2 = (!macRegisters_2_V_fu_794_p2.read().is_01() || !tmp_149_fu_1116_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_794_p2.read()) + sc_biguint<8>(tmp_149_fu_1116_p66.read()));
}

void Conv1DMac_new401::thread_p_Val2_23_3_fu_1388_p2() {
    p_Val2_23_3_fu_1388_p2 = (!macRegisters_3_V_fu_813_p2.read().is_01() || !tmp_150_fu_1255_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_813_p2.read()) + sc_biguint<8>(tmp_150_fu_1255_p66.read()));
}

void Conv1DMac_new401::thread_p_Val2_2_fu_594_p0() {
    p_Val2_2_fu_594_p0 = weights12_m_weights_1_q0.read();
}

void Conv1DMac_new401::thread_p_Val2_2_fu_594_p1() {
    p_Val2_2_fu_594_p1 =  (sc_lv<8>) (p_08_cast_fu_446_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_2_fu_594_p2() {
    p_Val2_2_fu_594_p2 = (!p_Val2_2_fu_594_p0.read().is_01() || !p_Val2_2_fu_594_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_2_fu_594_p0.read()) * sc_bigint<8>(p_Val2_2_fu_594_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_3_fu_664_p0() {
    p_Val2_3_fu_664_p0 = weights12_m_weights_s_q0.read();
}

void Conv1DMac_new401::thread_p_Val2_3_fu_664_p1() {
    p_Val2_3_fu_664_p1 =  (sc_lv<8>) (p_08_cast_fu_446_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_3_fu_664_p2() {
    p_Val2_3_fu_664_p2 = (!p_Val2_3_fu_664_p0.read().is_01() || !p_Val2_3_fu_664_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_3_fu_664_p0.read()) * sc_bigint<8>(p_Val2_3_fu_664_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_s_186_fu_454_p0() {
    p_Val2_s_186_fu_454_p0 = weights12_m_weights_3_q0.read();
}

void Conv1DMac_new401::thread_p_Val2_s_186_fu_454_p1() {
    p_Val2_s_186_fu_454_p1 =  (sc_lv<8>) (p_08_cast_fu_446_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_s_186_fu_454_p2() {
    p_Val2_s_186_fu_454_p2 = (!p_Val2_s_186_fu_454_p0.read().is_01() || !p_Val2_s_186_fu_454_p1.read().is_01())? sc_lv<15>(): sc_bigint<7>(p_Val2_s_186_fu_454_p0.read()) * sc_bigint<8>(p_Val2_s_186_fu_454_p1.read());
}

void Conv1DMac_new401::thread_p_Val2_s_fu_971_p2() {
    p_Val2_s_fu_971_p2 = (!macRegisters_0_V_fu_756_p2.read().is_01() || !tmp_147_fu_838_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_756_p2.read()) + sc_biguint<8>(tmp_147_fu_838_p66.read()));
}

void Conv1DMac_new401::thread_qb_assign_2_1_fu_761_p2() {
    qb_assign_2_1_fu_761_p2 = (tmp_279_1_reg_1517.read() & tmp_984_reg_1512.read());
}

void Conv1DMac_new401::thread_qb_assign_2_2_fu_780_p2() {
    qb_assign_2_2_fu_780_p2 = (tmp_279_2_reg_1532.read() & tmp_987_reg_1527.read());
}

void Conv1DMac_new401::thread_qb_assign_2_3_fu_799_p2() {
    qb_assign_2_3_fu_799_p2 = (tmp_279_3_reg_1547.read() & tmp_990_reg_1542.read());
}

void Conv1DMac_new401::thread_qb_assign_2_fu_742_p2() {
    qb_assign_2_fu_742_p2 = (tmp_189_reg_1502.read() & tmp_981_reg_1497.read());
}

void Conv1DMac_new401::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new401::thread_sf_2_fu_419_p2() {
    sf_2_fu_419_p2 = (!sf_mid2_fu_359_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_359_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new401::thread_sf_cast1_fu_403_p1() {
    sf_cast1_fu_403_p1 = esl_zext<14,9>(sf_mid2_fu_359_p3.read());
}

void Conv1DMac_new401::thread_sf_mid2_fu_359_p3() {
    sf_mid2_fu_359_p3 = (!tmp_861_fu_353_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_861_fu_353_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_244.read());
}

void Conv1DMac_new401::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new401::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_tmp1_fu_750_p2() {
    tmp1_fu_750_p2 = (!tmp_190_fu_746_p1.read().is_01() || !macRegisters_0_V_6_fu_130.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_190_fu_746_p1.read()) + sc_biguint<8>(macRegisters_0_V_6_fu_130.read()));
}

void Conv1DMac_new401::thread_tmp2_fu_769_p2() {
    tmp2_fu_769_p2 = (!tmp_280_1_fu_765_p1.read().is_01() || !macRegisters_1_V_6_fu_134.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_1_fu_765_p1.read()) + sc_biguint<8>(macRegisters_1_V_6_fu_134.read()));
}

void Conv1DMac_new401::thread_tmp3_fu_788_p2() {
    tmp3_fu_788_p2 = (!tmp_280_2_fu_784_p1.read().is_01() || !macRegisters_2_V_6_fu_138.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_2_fu_784_p1.read()) + sc_biguint<8>(macRegisters_2_V_6_fu_138.read()));
}

void Conv1DMac_new401::thread_tmp4_fu_807_p2() {
    tmp4_fu_807_p2 = (!tmp_280_3_fu_803_p1.read().is_01() || !macRegisters_3_V_6_fu_142.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_280_3_fu_803_p1.read()) + sc_biguint<8>(macRegisters_3_V_6_fu_142.read()));
}

void Conv1DMac_new401::thread_tmp_183_fu_407_p2() {
    tmp_183_fu_407_p2 = (!sf_cast1_fu_403_p1.read().is_01() || !tmp_210_mid2_fu_379_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_403_p1.read()) + sc_biguint<14>(tmp_210_mid2_fu_379_p3.read()));
}

void Conv1DMac_new401::thread_tmp_184_fu_439_p1() {
    tmp_184_fu_439_p1 = esl_zext<64,14>(tmp_183_reg_1453.read());
}

void Conv1DMac_new401::thread_tmp_186_fu_490_p2() {
    tmp_186_fu_490_p2 = (tmp_982_fu_486_p1.read() | tmp_980_fu_460_p3.read());
}

void Conv1DMac_new401::thread_tmp_187_fu_496_p4() {
    tmp_187_fu_496_p4 = p_Val2_s_186_fu_454_p2.read().range(5, 1);
}

void Conv1DMac_new401::thread_tmp_188_fu_506_p3() {
    tmp_188_fu_506_p3 = esl_concat<5,1>(tmp_187_fu_496_p4.read(), tmp_186_fu_490_p2.read());
}

void Conv1DMac_new401::thread_tmp_189_fu_514_p2() {
    tmp_189_fu_514_p2 = (!tmp_188_fu_506_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_188_fu_506_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new401::thread_tmp_190_fu_746_p1() {
    tmp_190_fu_746_p1 = esl_zext<8,1>(qb_assign_2_fu_742_p2.read());
}

void Conv1DMac_new401::thread_tmp_192_fu_560_p2() {
    tmp_192_fu_560_p2 = (tmp_985_fu_556_p1.read() | tmp_983_fu_530_p3.read());
}

void Conv1DMac_new401::thread_tmp_193_fu_566_p4() {
    tmp_193_fu_566_p4 = p_Val2_1_fu_524_p2.read().range(5, 1);
}

void Conv1DMac_new401::thread_tmp_194_fu_576_p3() {
    tmp_194_fu_576_p3 = esl_concat<5,1>(tmp_193_fu_566_p4.read(), tmp_192_fu_560_p2.read());
}

void Conv1DMac_new401::thread_tmp_196_fu_630_p2() {
    tmp_196_fu_630_p2 = (tmp_988_fu_626_p1.read() | tmp_986_fu_600_p3.read());
}

void Conv1DMac_new401::thread_tmp_197_fu_636_p4() {
    tmp_197_fu_636_p4 = p_Val2_2_fu_594_p2.read().range(5, 1);
}

void Conv1DMac_new401::thread_tmp_198_fu_646_p3() {
    tmp_198_fu_646_p3 = esl_concat<5,1>(tmp_197_fu_636_p4.read(), tmp_196_fu_630_p2.read());
}

void Conv1DMac_new401::thread_tmp_200_fu_700_p2() {
    tmp_200_fu_700_p2 = (tmp_991_fu_696_p1.read() | tmp_989_fu_670_p3.read());
}

void Conv1DMac_new401::thread_tmp_201_fu_706_p4() {
    tmp_201_fu_706_p4 = p_Val2_3_fu_664_p2.read().range(5, 1);
}

void Conv1DMac_new401::thread_tmp_202_fu_716_p3() {
    tmp_202_fu_716_p3 = esl_concat<5,1>(tmp_201_fu_706_p4.read(), tmp_200_fu_700_p2.read());
}

void Conv1DMac_new401::thread_tmp_203_fu_413_p2() {
    tmp_203_fu_413_p2 = (!sf_mid2_fu_359_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_359_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new401::thread_tmp_210_mid1_fu_371_p3() {
    tmp_210_mid1_fu_371_p3 = esl_concat<6,8>(tmp_979_fu_367_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new401::thread_tmp_210_mid2_fu_379_p3() {
    tmp_210_mid2_fu_379_p3 = (!tmp_211_mid_fu_341_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_211_mid_fu_341_p2.read()[0].to_bool())? tmp_210_mid1_fu_371_p3.read(): tmp_210_mid_fu_313_p3.read());
}

void Conv1DMac_new401::thread_tmp_210_mid_fu_313_p3() {
    tmp_210_mid_fu_313_p3 = (!exitcond_flatten1_fu_299_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten1_fu_299_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_279_p3.read());
}

void Conv1DMac_new401::thread_tmp_211_mid_fu_341_p2() {
    tmp_211_mid_fu_341_p2 = (tmp_886_fu_335_p2.read() & not_exitcond_flatten_fu_329_p2.read());
}

void Conv1DMac_new401::thread_tmp_279_1_fu_584_p2() {
    tmp_279_1_fu_584_p2 = (!tmp_194_fu_576_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_194_fu_576_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new401::thread_tmp_279_2_fu_654_p2() {
    tmp_279_2_fu_654_p2 = (!tmp_198_fu_646_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_198_fu_646_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new401::thread_tmp_279_3_fu_724_p2() {
    tmp_279_3_fu_724_p2 = (!tmp_202_fu_716_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_202_fu_716_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new401::thread_tmp_280_1_fu_765_p1() {
    tmp_280_1_fu_765_p1 = esl_zext<8,1>(qb_assign_2_1_fu_761_p2.read());
}

void Conv1DMac_new401::thread_tmp_280_2_fu_784_p1() {
    tmp_280_2_fu_784_p1 = esl_zext<8,1>(qb_assign_2_2_fu_780_p2.read());
}

void Conv1DMac_new401::thread_tmp_280_3_fu_803_p1() {
    tmp_280_3_fu_803_p1 = esl_zext<8,1>(qb_assign_2_3_fu_799_p2.read());
}

void Conv1DMac_new401::thread_tmp_861_fu_353_p2() {
    tmp_861_fu_353_p2 = (tmp_211_mid_fu_341_p2.read() | exitcond_flatten1_fu_299_p2.read());
}

void Conv1DMac_new401::thread_tmp_886_fu_335_p2() {
    tmp_886_fu_335_p2 = (!sf_reg_244.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_244.read() == ap_const_lv9_100);
}

void Conv1DMac_new401::thread_tmp_979_fu_367_p1() {
    tmp_979_fu_367_p1 = nm_2_fu_347_p2.read().range(6-1, 0);
}

void Conv1DMac_new401::thread_tmp_980_fu_460_p3() {
    tmp_980_fu_460_p3 = p_Val2_s_186_fu_454_p2.read().range(14, 14);
}

void Conv1DMac_new401::thread_tmp_982_fu_486_p1() {
    tmp_982_fu_486_p1 = p_Val2_s_186_fu_454_p2.read().range(1-1, 0);
}

void Conv1DMac_new401::thread_tmp_983_fu_530_p3() {
    tmp_983_fu_530_p3 = p_Val2_1_fu_524_p2.read().range(14, 14);
}

void Conv1DMac_new401::thread_tmp_985_fu_556_p1() {
    tmp_985_fu_556_p1 = p_Val2_1_fu_524_p2.read().range(1-1, 0);
}

void Conv1DMac_new401::thread_tmp_986_fu_600_p3() {
    tmp_986_fu_600_p3 = p_Val2_2_fu_594_p2.read().range(14, 14);
}

void Conv1DMac_new401::thread_tmp_988_fu_626_p1() {
    tmp_988_fu_626_p1 = p_Val2_2_fu_594_p2.read().range(1-1, 0);
}

void Conv1DMac_new401::thread_tmp_989_fu_670_p3() {
    tmp_989_fu_670_p3 = p_Val2_3_fu_664_p2.read().range(14, 14);
}

void Conv1DMac_new401::thread_tmp_991_fu_696_p1() {
    tmp_991_fu_696_p1 = p_Val2_3_fu_664_p2.read().range(1-1, 0);
}

void Conv1DMac_new401::thread_tmp_fu_275_p1() {
    tmp_fu_275_p1 = nm_reg_233.read().range(6-1, 0);
}

void Conv1DMac_new401::thread_tmp_s_fu_279_p3() {
    tmp_s_fu_279_p3 = esl_concat<6,8>(tmp_fu_275_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new401::thread_weights12_m_weights_1_address0() {
    weights12_m_weights_1_address0 =  (sc_lv<14>) (tmp_184_fu_439_p1.read());
}

void Conv1DMac_new401::thread_weights12_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights12_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights12_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_weights12_m_weights_2_address0() {
    weights12_m_weights_2_address0 =  (sc_lv<14>) (tmp_184_fu_439_p1.read());
}

void Conv1DMac_new401::thread_weights12_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights12_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights12_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_weights12_m_weights_3_address0() {
    weights12_m_weights_3_address0 =  (sc_lv<14>) (tmp_184_fu_439_p1.read());
}

void Conv1DMac_new401::thread_weights12_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights12_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights12_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_weights12_m_weights_s_address0() {
    weights12_m_weights_s_address0 =  (sc_lv<14>) (tmp_184_fu_439_p1.read());
}

void Conv1DMac_new401::thread_weights12_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights12_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights12_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new401::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten_fu_287_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten_fu_287_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

