// Seed: 2011319632
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_0 = 32'd90,
    parameter id_1 = 32'd59,
    parameter id_2 = 32'd63,
    parameter id_3 = 32'd26
) (
    input  wor   _id_0,
    output wire  _id_1,
    output wand  _id_2,
    input  tri   _id_3,
    input  uwire id_4
);
  parameter time id_6 = 1 == 1;
  wire  [id_2  >  (  1  ) : -1] id_7;
  logic [ id_1 : id_0  +  id_3] id_8;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_8,
      id_7,
      id_7,
      id_8,
      id_7
  );
endmodule
