

================================================================
== Vitis HLS Report for 'solve_3_Pipeline_VITIS_LOOP_143_12'
================================================================
* Date:           Tue Apr  4 19:45:30 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  2.106 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  1.020 us|  1.020 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_143_12  |       15|       15|         6|          5|          1|     3|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      84|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     185|    -|
|Register             |        -|     -|       69|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|       69|     269|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln143_fu_158_p2    |         +|   0|  0|  10|           3|           2|
    |add_ln147_1_fu_224_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln147_2_fu_193_p2  |         +|   0|  0|  12|           4|           2|
    |add_ln147_3_fu_204_p2  |         +|   0|  0|  12|           4|           3|
    |add_ln147_fu_214_p2    |         +|   0|  0|  12|           4|           2|
    |ap_condition_343       |       and|   0|  0|   2|           1|           1|
    |ap_condition_348       |       and|   0|  0|   2|           1|           1|
    |icmp_ln145_fu_169_p2   |      icmp|   0|  0|  20|          32|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  84|          54|          48|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |A_address0                   |  31|          6|    4|         24|
    |A_address1                   |  26|          5|    4|         20|
    |A_d0                         |  20|          4|   32|        128|
    |A_d1                         |  14|          3|   32|         96|
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_1         |   9|          2|    3|          6|
    |l_fu_40                      |   9|          2|    3|          6|
    |reg_129                      |   9|          2|   32|         64|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 185|         38|  115|        358|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |A_addr_4_reg_275             |   4|   0|    4|          0|
    |A_addr_6_reg_280             |   4|   0|    4|          0|
    |A_addr_8_reg_285             |   4|   0|    4|          0|
    |A_addr_reg_265               |   4|   0|    4|          0|
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln145_reg_255           |   1|   0|    1|          0|
    |l_fu_40                      |   3|   0|    3|          0|
    |reg_129                      |  32|   0|   32|          0|
    |tmp_reg_241                  |   1|   0|    1|          0|
    |trunc_ln147_1_reg_270        |   4|   0|    4|          0|
    |trunc_ln147_reg_259          |   4|   0|    4|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  69|   0|   69|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+----------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  solve<3>_Pipeline_VITIS_LOOP_143_12|  return value|
|indxr_address0  |  out|    2|   ap_memory|                                indxr|         array|
|indxr_ce0       |  out|    1|   ap_memory|                                indxr|         array|
|indxr_q0        |   in|   32|   ap_memory|                                indxr|         array|
|indxc_address0  |  out|    2|   ap_memory|                                indxc|         array|
|indxc_ce0       |  out|    1|   ap_memory|                                indxc|         array|
|indxc_q0        |   in|   32|   ap_memory|                                indxc|         array|
|A_address0      |  out|    4|   ap_memory|                                    A|         array|
|A_ce0           |  out|    1|   ap_memory|                                    A|         array|
|A_we0           |  out|    1|   ap_memory|                                    A|         array|
|A_d0            |  out|   32|   ap_memory|                                    A|         array|
|A_q0            |   in|   32|   ap_memory|                                    A|         array|
|A_address1      |  out|    4|   ap_memory|                                    A|         array|
|A_ce1           |  out|    1|   ap_memory|                                    A|         array|
|A_we1           |  out|    1|   ap_memory|                                    A|         array|
|A_d1            |  out|   32|   ap_memory|                                    A|         array|
|A_q1            |   in|   32|   ap_memory|                                    A|         array|
+----------------+-----+-----+------------+-------------------------------------+--------------+

