Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jan 14 22:23:22 2019
| Host         : LAPTOP-N0SGJDBA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file camera_top_module_control_sets_placed.rpt
| Design       : camera_top_module
| Device       : xc7z020
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              59 |           41 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              95 |           32 |
| Yes          | No                    | No                     |              98 |           43 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              88 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|                Clock Signal               |                        Enable Signal                       |                       Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+-------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+
|  camera_top_module/clock_divider/CLK_25   |                                                            | camera_top_module/vga1/vga_hsync0                           |                1 |              1 |
|  camera_top_module/clock_divider/CLK_25   |                                                            | camera_top_module/vga1/vga_vsync0                           |                1 |              1 |
|  camera_top_module/capture/S_out_reg[3]_0 |                                                            | camera_top_module/capture/S_out_reg[3]_1                    |                1 |              1 |
|  camera_top_module/clock_divider/CLK_25   |                                                            | camera_top_module/vga1/blank                                |                3 |              4 |
|  camera_top_module/clock_divider/CLK_50   |                                                            | camera_top_module/camera_controller/i2c/data_sr0_in[1]      |                2 |              7 |
|  camera_top_module/clock_divider/CLK_50   | camera_top_module/camera_controller/i2c/E[0]               | camera_top_module/btn_db/SR[0]                              |                2 |              8 |
|  camera_top_module/clock_divider/CLK_25   | camera_top_module/vga1/vCounter_1                          |                                                             |                4 |             10 |
|  camera_top_module/clock_divider/CLK_25   |                                                            |                                                             |                4 |             11 |
|  camera_top_module/clock_divider/CLK_50   | camera_top_module/camera_controller/i2c/busy_sr[0]_i_1_n_0 | camera_top_module/camera_controller/i2c/data_sr[30]_i_1_n_0 |                2 |             11 |
|  camera_top_module/clock_divider/CLK_50   |                                                            | camera_top_module/camera_controller/rg/sreg[15]_i_1_n_0     |                3 |             16 |
|  ov7670_pclk_IBUF_BUFG                    | camera_top_module/capture/wr_hold_reg_n_0_[1]              | ov7670_vsync_IBUF                                           |                5 |             19 |
|  camera_top_module/clock_divider/CLK_25   | camera_top_module/vga1/address[0]_i_2_n_0                  | camera_top_module/vga1/address[0]_i_1__0_n_0                |                5 |             19 |
|  ov7670_pclk_IBUF_BUFG                    |                                                            | camera_top_module/sobel_bitwise_1/bram_addr[18]_i_1_n_0     |                4 |             20 |
|  camera_top_module/clock_divider/CLK_50   | camera_top_module/camera_controller/i2c/busy_sr[0]_i_1_n_0 |                                                             |                7 |             20 |
|  ov7670_pclk_IBUF_BUFG                    |                                                            | ov7670_vsync_IBUF                                           |               11 |             21 |
|  camera_top_module/clock_divider/CLK_50   |                                                            |                                                             |               13 |             21 |
|  camera_top_module/clock_divider/CLK_50   |                                                            | camera_top_module/btn_db/clear                              |                6 |             24 |
|  ov7670_pclk_IBUF_BUFG                    |                                                            |                                                             |               24 |             27 |
|  ov7670_pclk_IBUF_BUFG                    | camera_top_module/capture/d_latch[15]_i_1_n_0              |                                                             |               14 |             28 |
|  camera_top_module/clock_divider/CLK_50   | camera_top_module/camera_controller/i2c/busy_sr[0]_i_1_n_0 | camera_top_module/camera_controller/i2c/busy_sr[31]_i_1_n_0 |                7 |             31 |
|  ov7670_pclk_IBUF_BUFG                    | camera_top_module/rgb2hls_1/capt_we                        |                                                             |              163 |            621 |
+-------------------------------------------+------------------------------------------------------------+-------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     3 |
| 4      |                     1 |
| 7      |                     1 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     2 |
| 16+    |                    12 |
+--------+-----------------------+


