Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate H:\Sterliclinic\Test\mi_nios.qsys --block-symbol-file --output-directory=H:\Sterliclinic\Test\mi_nios --family="MAX 10" --part=10M08DAF484C8GES
Progress: Loading Test/mi_nios.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 15.0]
Progress: Parameterizing module LED
Progress: Adding SW [altera_avalon_pio 15.0]
Progress: Parameterizing module SW
Progress: Adding bl_n [altera_avalon_pio 15.0]
Progress: Parameterizing module bl_n
Progress: Adding bl_p [altera_avalon_pio 15.0]
Progress: Parameterizing module bl_p
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding flash [BeMicro_Max10_serial_flash_controller 14.0]
Progress: Parameterizing module flash
Progress: Adding jtag [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag
Progress: Adding lcd32_data [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd32_data
Progress: Adding lcd_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_cs
Progress: Adding lcd_rd [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_rd
Progress: Adding lcd_rs [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_wr [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_wr
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding reset [altera_avalon_pio 15.0]
Progress: Parameterizing module reset
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding spi_touch [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_touch
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding touch_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_cs
Progress: Adding touch_irq [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_irq
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mi_nios.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi_nios.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: mi_nios.flash: This custom EPCS controller will work with the BeMicro Max 10.
Info: mi_nios.flash: Normal pins are used, signals are exported to top level design.
Info: mi_nios.lcd32_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mi_nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: mi_nios.touch_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi_nios.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate H:\Sterliclinic\Test\mi_nios.qsys --synthesis=VERILOG --output-directory=H:\Sterliclinic\Test\mi_nios\synthesis --family="MAX 10" --part=10M08DAF484C8GES
Progress: Loading Test/mi_nios.qsys
Progress: Reading input file
Progress: Adding LED [altera_avalon_pio 15.0]
Progress: Parameterizing module LED
Progress: Adding SW [altera_avalon_pio 15.0]
Progress: Parameterizing module SW
Progress: Adding bl_n [altera_avalon_pio 15.0]
Progress: Parameterizing module bl_n
Progress: Adding bl_p [altera_avalon_pio 15.0]
Progress: Parameterizing module bl_p
Progress: Adding clk_50 [clock_source 15.0]
Progress: Parameterizing module clk_50
Progress: Adding cpu [altera_nios2_qsys 15.0]
Progress: Parameterizing module cpu
Progress: Adding flash [BeMicro_Max10_serial_flash_controller 14.0]
Progress: Parameterizing module flash
Progress: Adding jtag [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module jtag
Progress: Adding lcd32_data [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd32_data
Progress: Adding lcd_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_cs
Progress: Adding lcd_rd [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_rd
Progress: Adding lcd_rs [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_rs
Progress: Adding lcd_wr [altera_avalon_pio 15.0]
Progress: Parameterizing module lcd_wr
Progress: Adding pll [altpll 15.0]
Progress: Parameterizing module pll
Progress: Adding reset [altera_avalon_pio 15.0]
Progress: Parameterizing module reset
Progress: Adding sdram [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module sdram
Progress: Adding spi_touch [altera_avalon_spi 15.0]
Progress: Parameterizing module spi_touch
Progress: Adding sysid [altera_avalon_sysid_qsys 15.0]
Progress: Parameterizing module sysid
Progress: Adding timer [altera_avalon_timer 15.0]
Progress: Parameterizing module timer
Progress: Adding touch_cs [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_cs
Progress: Adding touch_irq [altera_avalon_pio 15.0]
Progress: Parameterizing module touch_irq
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mi_nios.SW: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi_nios.cpu: Nios II Classic cores are now superseded by improved Gen 2 cores.
Info: mi_nios.flash: This custom EPCS controller will work with the BeMicro Max 10.
Info: mi_nios.flash: Normal pins are used, signals are exported to top level design.
Info: mi_nios.lcd32_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: mi_nios.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: mi_nios.sysid: Time stamp will be automatically updated when this component is generated.
Info: mi_nios.touch_irq: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: mi_nios.pll: pll.areset_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.locked_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: mi_nios.pll: pll.pll_slave must be connected to an Avalon-MM master
Info: mi_nios: Generating mi_nios "mi_nios" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0
Info: Inserting clock-crossing logic between cmd_demux.src5 and cmd_mux_005.sink0
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4
Info: Inserting clock-crossing logic between rsp_demux_005.src0 and rsp_mux.sink5
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: LED: Starting RTL generation for module 'mi_nios_LED'
Info: LED:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi_nios_LED --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0001_LED_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0001_LED_gen//mi_nios_LED_component_configuration.pl  --do_build_sim=0  ]
Info: LED: Done RTL generation for module 'mi_nios_LED'
Info: LED: "mi_nios" instantiated altera_avalon_pio "LED"
Info: SW: Starting RTL generation for module 'mi_nios_SW'
Info: SW:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi_nios_SW --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0002_SW_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0002_SW_gen//mi_nios_SW_component_configuration.pl  --do_build_sim=0  ]
Info: SW: Done RTL generation for module 'mi_nios_SW'
Info: SW: "mi_nios" instantiated altera_avalon_pio "SW"
Info: bl_n: Starting RTL generation for module 'mi_nios_bl_n'
Info: bl_n:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi_nios_bl_n --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0003_bl_n_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0003_bl_n_gen//mi_nios_bl_n_component_configuration.pl  --do_build_sim=0  ]
Info: bl_n: Done RTL generation for module 'mi_nios_bl_n'
Info: bl_n: "mi_nios" instantiated altera_avalon_pio "bl_n"
Info: cpu: Starting RTL generation for module 'mi_nios_cpu'
Info: cpu:   Generation command is [exec C:/altera/15.0/quartus/bin64/eperlcmd.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/15.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=mi_nios_cpu --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0004_cpu_gen/ --quartus_bindir=C:/altera/15.0/quartus/bin64 --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0004_cpu_gen//mi_nios_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2015.10.28 21:23:36 (*) Starting Nios II generation
Info: cpu: # 2015.10.28 21:23:36 (*)   Checking for plaintext license.
Info: cpu: # 2015.10.28 21:23:42 (*)   Plaintext license not found.
Info: cpu: # 2015.10.28 21:23:42 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2015.10.28 21:23:42 (*)   Elaborating CPU configuration settings
Info: cpu: # 2015.10.28 21:23:42 (*)   Creating all objects for CPU
Info: cpu: # 2015.10.28 21:23:46 (*)   Generating RTL from CPU objects
Info: cpu: # 2015.10.28 21:23:46 (*)   Creating plain-text RTL
Info: cpu: # 2015.10.28 21:23:52 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'mi_nios_cpu'
Info: cpu: "mi_nios" instantiated altera_nios2_qsys "cpu"
Info: flash: Starting RTL generation for module 'mi_nios_flash'
Info: flash:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I ./ -- .//generate_rtl.pl --name=mi_nios_flash --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0005_flash_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0005_flash_gen//mi_nios_flash_component_configuration.pl  --do_build_sim=0  ]
Info: flash: Done RTL generation for module 'mi_nios_flash'
Info: flash: "mi_nios" instantiated BeMicro_Max10_serial_flash_controller "flash"
Info: jtag: Starting RTL generation for module 'mi_nios_jtag'
Info: jtag:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mi_nios_jtag --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0006_jtag_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0006_jtag_gen//mi_nios_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'mi_nios_jtag'
Info: jtag: "mi_nios" instantiated altera_avalon_jtag_uart "jtag"
Info: lcd32_data: Starting RTL generation for module 'mi_nios_lcd32_data'
Info: lcd32_data:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi_nios_lcd32_data --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0007_lcd32_data_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0007_lcd32_data_gen//mi_nios_lcd32_data_component_configuration.pl  --do_build_sim=0  ]
Info: lcd32_data: Done RTL generation for module 'mi_nios_lcd32_data'
Info: lcd32_data: "mi_nios" instantiated altera_avalon_pio "lcd32_data"
Info: pll: "mi_nios" instantiated altpll "pll"
Info: sdram: Starting RTL generation for module 'mi_nios_sdram'
Info: sdram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mi_nios_sdram --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0010_sdram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0010_sdram_gen//mi_nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info: sdram: Done RTL generation for module 'mi_nios_sdram'
Info: sdram: "mi_nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info: spi_touch: Starting RTL generation for module 'mi_nios_spi_touch'
Info: spi_touch:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_spi/generate_rtl.pl --name=mi_nios_spi_touch --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0011_spi_touch_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0011_spi_touch_gen//mi_nios_spi_touch_component_configuration.pl  --do_build_sim=0  ]
Info: spi_touch: Done RTL generation for module 'mi_nios_spi_touch'
Info: spi_touch: "mi_nios" instantiated altera_avalon_spi "spi_touch"
Info: sysid: "mi_nios" instantiated altera_avalon_sysid_qsys "sysid"
Info: timer: Starting RTL generation for module 'mi_nios_timer'
Info: timer:   Generation command is [exec C:/altera/15.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64//perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=mi_nios_timer --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0013_timer_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0013_timer_gen//mi_nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'mi_nios_timer'
Info: timer: "mi_nios" instantiated altera_avalon_timer "timer"
Info: touch_irq: Starting RTL generation for module 'mi_nios_touch_irq'
Info: touch_irq:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mi_nios_touch_irq --dir=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0014_touch_irq_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/ADRIZC~1/AppData/Local/Temp/alt6737_9027132263989690556.dir/0014_touch_irq_gen//mi_nios_touch_irq_component_configuration.pl  --do_build_sim=0  ]
Info: touch_irq: Done RTL generation for module 'mi_nios_touch_irq'
Info: touch_irq: "mi_nios" instantiated altera_avalon_pio "touch_irq"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_015: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_016: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_017: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_018: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mi_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "mi_nios" instantiated altera_irq_mapper "irq_mapper"
Info: irq_synchronizer: "mi_nios" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info: rst_controller: "mi_nios" instantiated altera_reset_controller "rst_controller"
Info: cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info: jtag_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_avalon_jtag_slave_translator"
Info: cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info: jtag_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_avalon_jtag_slave_agent"
Info: jtag_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info: sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file H:/Sterliclinic/Test/mi_nios/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info: mi_nios: Done "mi_nios" with 44 modules, 68 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
