--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml dragonv5_main.twx dragonv5_main.ncd -o dragonv5_main.twr
dragonv5_main.pcf

Design file:              dragonv5_main.ncd
Physical constraint file: dragonv5_main.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_OSC = PERIOD TIMEGRP "OSC" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 2.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.430ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Logical resource: dcm_gmii/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y10.CLKIN
  Clock network: dcm_gmii/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.925ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_AD9222_DCO = PERIOD TIMEGRP "AD9222_DCO" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TL/I
  Logical resource: BUFIO2_ADC_TL/I
  Location pin: BUFIO2_X2Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_TR/I
  Logical resource: BUFIO2_ADC_TR/I
  Location pin: BUFIO2_X4Y28.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tbufper_I)
  Physical resource: BUFIO2_ADC_INV_TL/I
  Logical resource: BUFIO2_ADC_INV_TL/I
  Location pin: BUFIO2_X2Y29.I
  Clock network: adc_dco_ibufout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  32.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_BP_EXTCLK = PERIOD TIMEGRP "BP_EXTCLK" 100 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 22.330ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Logical resource: dcm_extclk/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 68.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 16.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Logical resource: dcm_extclk/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: dcm_extclk/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2236 paths analyzed, 1097 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.710ns.
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (SLICE_X72Y82.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               RX_SELECT (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Requirement:          0.500ns
  Data Path Delay:      0.536ns (Levels of Logic = 0)
  Clock Path Skew:      0.682ns (-0.250 - -0.932)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.501ns

  Clock Uncertainty:          0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.417ns
    Phase Error (PE):           0.257ns

  Maximum Data Path at Fast Process Corner: RX_SELECT to SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y82.AMUX    Tshcko                0.259   Maccum_RX_COUNT_lut<0>
                                                       RX_SELECT
    SLICE_X72Y82.DX      net (fanout=19)       0.182   RX_SELECT
    SLICE_X72Y82.CLK     Tdick                 0.095   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.354ns logic, 0.182ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv (SLICE_X25Y96.A2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.806 - 0.785)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M to SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.DQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X25Y96.A2      net (fanout=22)       5.866   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X25Y96.CLK     Tas                   0.322   SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv_rstpot
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (0.730ns logic, 5.866ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1 (SLICE_X48Y60.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.889ns (Levels of Logic = 1)
  Clock Path Skew:      -0.063ns (0.773 - 0.836)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv to SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y96.AQ      Tcko                  0.391   SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    SLICE_X49Y60.A6      net (fanout=10)       4.021   SiTCP/SiTCP/GMII/GMII_TXCNT/muxRv
    SLICE_X49Y60.A       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXCNT/_n0186
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/_n01861
    SLICE_X48Y60.SR      net (fanout=1)        0.811   SiTCP/SiTCP/GMII/GMII_TXCNT/_n0186
    SLICE_X48Y60.CLK     Tsrck                 0.407   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
    -------------------------------------------------  ---------------------------
    Total                                      5.889ns (1.057ns logic, 4.832ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.789ns (Levels of Logic = 1)
  Clock Path Skew:      -0.007ns (0.686 - 0.693)
  Source Clock:         int_ETH_TX_CLK rising at 0.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M to SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y82.DQ      Tcko                  0.408   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X49Y60.A4      net (fanout=22)       2.904   SiTCP/SiTCP/GMII/GMII_TXCNT/irGmii1000M
    SLICE_X49Y60.A       Tilo                  0.259   SiTCP/SiTCP/GMII/GMII_TXCNT/_n0186
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/_n01861
    SLICE_X48Y60.SR      net (fanout=1)        0.811   SiTCP/SiTCP/GMII/GMII_TXCNT/_n0186
    SLICE_X48Y60.CLK     Tsrck                 0.407   SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn<1>
                                                       SiTCP/SiTCP/GMII/GMII_TXCNT/muxTxEn_1
    -------------------------------------------------  ---------------------------
    Total                                      4.789ns (1.074ns logic, 3.715ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7 (SLICE_X1Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.317ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.SR       net (fanout=5)        0.214   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.CLK      Tcksr       (-Th)     0.131   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_7
    -------------------------------------------------  ---------------------------
    Total                                      0.317ns (0.103ns logic, 0.214ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8 (SLICE_X1Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.318ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.SR       net (fanout=5)        0.214   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.CLK      Tcksr       (-Th)     0.128   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_8
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.106ns logic, 0.214ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10 (SLICE_X1Y92.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet (FF)
  Destination:          SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.321ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         int_ETH_TX_CLK rising at 8.000ns
  Destination Clock:    int_ETH_TX_CLK rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet to SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y92.CQ       Tcko                  0.234   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.SR       net (fanout=5)        0.214   SiTCP/SiTCP/GMII/GMII_TXBUF/runtDet
    SLICE_X1Y92.CLK      Tcksr       (-Th)     0.127   SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr<10>
                                                       SiTCP/SiTCP/GMII/GMII_TXBUF/cmpWrAddr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.321ns (0.107ns logic, 0.214ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_gmii_clk0 = PERIOD TIMEGRP "dcm_gmii_clk0" TS_OSC HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y46.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK1/Mram_RAM/CLKB
  Location pin: RAMB16_X0Y48.CLKB
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXCNT/TX_FIFO/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y52.CLKA
  Clock network: int_ETH_TX_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 
0.266666667 PHASE         7.5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.906ns.
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X41Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.987ns (Levels of Logic = 0)
  Clock Path Skew:      -0.224ns (1.621 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X41Y134.SR     net (fanout=892)      5.283   rst_sync
    SLICE_X41Y134.CLK    Trck                  0.313   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      5.987ns (0.704ns logic, 5.283ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X41Y134.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     29.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          30.000ns
  Data Path Delay:      0.838ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 7.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.145ns

  Clock Uncertainty:          0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y134.DQ     Tcko                  0.391   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X41Y134.D6     net (fanout=2)        0.125   int_clk_33m_90
    SLICE_X41Y134.CLK    Tas                   0.322   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.838ns (0.713ns logic, 0.125ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X41Y134.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               int_clk_33m_90 (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_33m_90 rising at 37.500ns
  Destination Clock:    clk_33m_90 rising at 37.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: int_clk_33m_90 to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y134.DQ     Tcko                  0.198   int_clk_33m_90
                                                       int_clk_33m_90
    SLICE_X41Y134.D6     net (fanout=2)        0.023   int_clk_33m_90
    SLICE_X41Y134.CLK    Tah         (-Th)    -0.215   int_clk_33m_90
                                                       int_clk_33m_90_INV_81_o1_INV_0
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point int_clk_33m_90 (SLICE_X41Y134.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      10.702ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          int_clk_33m_90 (FF)
  Requirement:          7.500ns
  Data Path Delay:      3.668ns (Levels of Logic = 0)
  Clock Path Skew:      0.201ns (0.985 - 0.784)
  Source Clock:         clk rising at 15.000ns
  Destination Clock:    clk_33m_90 rising at 7.500ns
  Clock Uncertainty:    0.265ns

  Clock Uncertainty:          0.265ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.280ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: rst_sync to int_clk_33m_90
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X41Y134.SR     net (fanout=892)      3.320   rst_sync
    SLICE_X41Y134.CLK    Tremck      (-Th)    -0.150   int_clk_33m_90
                                                       int_clk_33m_90
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (0.348ns logic, 3.320ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout2 = PERIOD TIMEGRP "dcm_v5_clkout2" TS_OSC / 0.266666667 PHASE
        7.5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_v5/clkout3_buf/I0
  Logical resource: dcm_v5/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dcm_v5/clkout2
--------------------------------------------------------------------------------
Slack: 28.361ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: adc_clk/CLK0
  Logical resource: ODDR2_AD9222_CLK/CK0
  Location pin: OLOGIC_X8Y175.CLK0
  Clock network: clk_33m_90
--------------------------------------------------------------------------------
Slack: 28.597ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.403ns (712.758MHz) (Tockper)
  Physical resource: adc_clk/CLK1
  Logical resource: ODDR2_AD9222_CLK/CK1
  Location pin: OLOGIC_X8Y175.CLK1
  Clock network: clk_33m_90
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 
1.06666667 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 144097 paths analyzed, 27827 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.493ns.
--------------------------------------------------------------------------------

Paths for end point analog_trigger/rate_ipr2_reg_13 (SLICE_X22Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/rate_ipr2_reg_13 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.991ns (Levels of Logic = 0)
  Clock Path Skew:      -0.253ns (1.592 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/rate_ipr2_reg_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X22Y37.SR      net (fanout=892)      6.357   rst_sync
    SLICE_X22Y37.CLK     Trck                  0.243   analog_trigger/rate_ipr2_reg<15>
                                                       analog_trigger/rate_ipr2_reg_13
    -------------------------------------------------  ---------------------------
    Total                                      6.991ns (0.634ns logic, 6.357ns route)
                                                       (9.1% logic, 90.9% route)

--------------------------------------------------------------------------------

Paths for end point analog_trigger/rate_ipr2_reg_12 (SLICE_X22Y37.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.018ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          analog_trigger/rate_ipr2_reg_12 (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.980ns (Levels of Logic = 0)
  Clock Path Skew:      -0.253ns (1.592 - 1.845)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_sync to analog_trigger/rate_ipr2_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X22Y37.SR      net (fanout=892)      6.357   rst_sync
    SLICE_X22Y37.CLK     Trck                  0.232   analog_trigger/rate_ipr2_reg<15>
                                                       analog_trigger/rate_ipr2_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      6.980ns (0.623ns logic, 6.357ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X74Y72.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.975ns (Levels of Logic = 0)
  Clock Path Skew:      -0.255ns (1.559 - 1.814)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 7.500ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X74Y72.SR      net (fanout=598)      6.356   rst_read_sync
    SLICE_X74Y72.CLK     Trck                  0.228   DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      6.975ns (0.619ns logic, 6.356ns route)
                                                       (8.9% logic, 91.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X51Y70.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 0)
  Clock Path Skew:      0.192ns (0.930 - 0.738)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y71.BQ      Tcko                  0.198   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<6>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X51Y70.DX      net (fanout=1)        0.187   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X51Y70.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.257ns logic, 0.187ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11 (SLICE_X46Y108.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.940 - 0.752)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y108.CQ     Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<12>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_11
    SLICE_X46Y108.DX     net (fanout=1)        0.195   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<11>
    SLICE_X46Y108.CLK    Tckdi       (-Th)    -0.048   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (SLICE_X76Y80.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 (FF)
  Destination:          counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.442ns (Levels of Logic = 0)
  Clock Path Skew:      0.189ns (0.940 - 0.751)
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    clk_133m rising at 0.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9 to counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y79.BQ      Tcko                  0.200   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9
    SLICE_X76Y80.BX      net (fanout=1)        0.194   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<9>
    SLICE_X76Y80.CLK     Tckdi       (-Th)    -0.048   counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<9>
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.442ns (0.248ns logic, 0.194ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout0 = PERIOD TIMEGRP "dcm_v5_clkout0" TS_OSC / 1.06666667 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM1/CLKB
  Location pin: RAMB16_X1Y50.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Logical resource: SiTCP/SiTCP/GMII/GMII_RXBUF/RX_BUF/Mram_RAM2/CLKB
  Location pin: RAMB16_X0Y50.CLKB
  Clock network: clk_133m
--------------------------------------------------------------------------------
Slack: 4.376ns (period - min period limit)
  Period: 7.500ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Logical resource: SiTCP/SiTCP/GMII/GMII_TXBUF/BANK0/Mram_RAM/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: clk_133m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 
0.533333333 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 126140 paths analyzed, 16901 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  14.982ns.
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/dummy_rsrload (SLICE_X57Y137.D3), 208 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.997ns (Levels of Logic = 7)
  Clock Path Skew:      -0.245ns (1.552 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_1 to DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.BQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_1
    SLICE_X56Y115.B5     net (fanout=26)       1.327   rbcp_reg/regX91Data<1>
    SLICE_X56Y115.BMUX   Tilo                  0.251   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT1
    SLICE_X56Y115.C5     net (fanout=2)        0.383   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT1
    SLICE_X56Y115.COUT   Topcyc                0.295   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>2
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_2
    SLICE_X56Y116.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
    SLICE_X56Y116.COUT   Tbyp                  0.076   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y117.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y117.CMUX   Tcinc                 0.272   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y120.A4     net (fanout=3)        0.652   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y120.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X57Y137.A3     net (fanout=8)        2.242   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X57Y137.A      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X57Y137.D3     net (fanout=1)        0.316   N1020
    SLICE_X57Y137.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.997ns (2.071ns logic, 4.926ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.246ns (1.552 - 1.798)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_1 to DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y111.BQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_1
    SLICE_X56Y117.B3     net (fanout=20)       1.462   rbcp_reg/regX90Data<1>
    SLICE_X56Y117.BMUX   Tilo                  0.251   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y117.C5     net (fanout=2)        0.383   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT9
    SLICE_X56Y117.CMUX   Topcc                 0.392   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>10
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y120.A4     net (fanout=3)        0.652   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<10>
    SLICE_X56Y120.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X57Y137.A3     net (fanout=8)        2.242   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X57Y137.A      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X57Y137.D3     net (fanout=1)        0.316   N1020
    SLICE_X57Y137.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.875ns (1.820ns logic, 5.055ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/dummy_rsrload (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.870ns (Levels of Logic = 7)
  Clock Path Skew:      -0.245ns (1.552 - 1.797)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_1 to DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.BQ     Tcko                  0.391   rbcp_reg/regX91Data<3>
                                                       rbcp_reg/regX91Data_1
    SLICE_X56Y115.B5     net (fanout=26)       1.327   rbcp_reg/regX91Data<1>
    SLICE_X56Y115.BMUX   Tilo                  0.251   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT1
    SLICE_X56Y115.C5     net (fanout=2)        0.383   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT1
    SLICE_X56Y115.COUT   Topcyc                0.295   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_lut<0>2
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_2
    SLICE_X56Y116.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>3
    SLICE_X56Y116.COUT   Tbyp                  0.076   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_6
    SLICE_X56Y117.CIN    net (fanout=1)        0.003   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>7
    SLICE_X56Y117.DMUX   Tcind                 0.272   DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>11
                                                       DRS_READ_GEN[1].drs_read_i/Msub_GND_77_o_GND_77_o_sub_13_OUT_cy<0>_10
    SLICE_X56Y120.A6     net (fanout=3)        0.525   DRS_READ_GEN[1].drs_read_i/GND_77_o_GND_77_o_sub_13_OUT<11>
    SLICE_X56Y120.A      Tilo                  0.205   DRS_READ_GEN[1].drs_read_i/dfifo_din<11>
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o11
    SLICE_X57Y137.A3     net (fanout=8)        2.242   DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o1
    SLICE_X57Y137.A      Tilo                  0.259   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o3_SW2
    SLICE_X57Y137.D3     net (fanout=1)        0.316   N1020
    SLICE_X57Y137.CLK    Tas                   0.322   DRS_READ_GEN[1].drs_read_i/dummy_rsrload
                                                       DRS_READ_GEN[1].drs_read_i/drs_state[3]_dummy_rsrload_Select_132_o
                                                       DRS_READ_GEN[1].drs_read_i/dummy_rsrload
    -------------------------------------------------  ---------------------------
    Total                                      6.870ns (2.071ns logic, 4.799ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------

Paths for end point DRS_CAL_GEN[7].ODDR2_DRS_CAL (OLOGIC_X3Y175.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX99Data_1 (FF)
  Destination:          DRS_CAL_GEN[7].ODDR2_DRS_CAL (FF)
  Requirement:          7.500ns
  Data Path Delay:      7.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.285ns (2.094 - 1.809)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX99Data_1 to DRS_CAL_GEN[7].ODDR2_DRS_CAL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y141.BQ     Tcko                  0.447   rbcp_reg/regX99Data<1>
                                                       rbcp_reg/regX99Data_1
    SLICE_X49Y158.A6     net (fanout=2)        1.184   rbcp_reg/regX99Data<1>
    SLICE_X49Y158.A      Tilo                  0.259   DRS_CLKOUT_ENABLE[1]_INV_89_o
                                                       DRS_CLKOUT_ENABLE[1]_INV_89_o1_INV_0
    OLOGIC_X3Y175.D1     net (fanout=8)        4.872   DRS_CLKOUT_ENABLE[1]_INV_89_o
    OLOGIC_X3Y175.CLK0   Todck                 0.483   drs_cal<7>
                                                       DRS_CAL_GEN[7].ODDR2_DRS_CAL
    -------------------------------------------------  ---------------------------
    Total                                      7.245ns (1.189ns logic, 6.056ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_samp_end (SLICE_X69Y123.D3), 125 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.352ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_4 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      6.630ns (Levels of Logic = 3)
  Clock Path Skew:      -0.269ns (1.539 - 1.808)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_4 to DRS_READ_GEN[3].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.AQ      Tcko                  0.391   rbcp_reg/regX90Data<7>
                                                       rbcp_reg/regX90Data_4
    SLICE_X70Y124.A6     net (fanout=18)       3.757   rbcp_reg/regX90Data<4>
    SLICE_X70Y124.AMUX   Topaa                 0.370   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[7].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<12>5_INV_0
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X72Y123.A1     net (fanout=1)        0.689   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X72Y123.CMUX   Topac                 0.530   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X69Y123.D3     net (fanout=1)        0.571   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X69Y123.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      6.630ns (1.613ns logic, 5.017ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX90Data_0 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.421ns (Levels of Logic = 4)
  Clock Path Skew:      -0.259ns (1.539 - 1.798)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX90Data_0 to DRS_READ_GEN[3].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y111.AQ     Tcko                  0.391   rbcp_reg/regX90Data<3>
                                                       rbcp_reg/regX90Data_0
    SLICE_X70Y123.A1     net (fanout=20)       2.334   rbcp_reg/regX90Data<0>
    SLICE_X70Y123.COUT   Topcya                0.379   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<8>_INV_0
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X70Y124.CIN    net (fanout=1)        0.003   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X70Y124.AMUX   Tcina                 0.202   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X72Y123.A1     net (fanout=1)        0.689   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X72Y123.CMUX   Topac                 0.530   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X69Y123.D3     net (fanout=1)        0.571   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X69Y123.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      5.421ns (1.824ns logic, 3.597ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX91Data_5 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_samp_end (FF)
  Requirement:          7.500ns
  Data Path Delay:      5.356ns (Levels of Logic = 5)
  Clock Path Skew:      -0.257ns (1.539 - 1.796)
  Source Clock:         clk_133m rising at 7.500ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX91Data_5 to DRS_READ_GEN[3].drs_read_i/drs_samp_end
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y113.BQ     Tcko                  0.391   rbcp_reg/regX91Data<7>
                                                       rbcp_reg/regX91Data_5
    SLICE_X70Y122.B2     net (fanout=22)       2.189   rbcp_reg/regX91Data<5>
    SLICE_X70Y122.COUT   Topcyb                0.380   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_lut<5>_INV_0
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X70Y123.CIN    net (fanout=1)        0.003   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<7>
    SLICE_X70Y123.COUT   Tbyp                  0.076   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X70Y124.CIN    net (fanout=1)        0.003   DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_cy<11>
    SLICE_X70Y124.AMUX   Tcina                 0.202   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
                                                       DRS_READ_GEN[3].drs_read_i/Msub_DRS_READDEPTH[12]_GND_77_o_sub_97_OUT_xor<12>
    SLICE_X72Y123.A1     net (fanout=1)        0.689   DRS_READ_GEN[3].drs_read_i/DRS_READDEPTH[12]_GND_77_o_sub_97_OUT<12>
    SLICE_X72Y123.CMUX   Topac                 0.530   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/Mcompar_drs_samp_c[12]_DRS_READDEPTH[12]_equal_98_o_lut<4>
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o3_cy1
    SLICE_X69Y123.D3     net (fanout=1)        0.571   DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
    SLICE_X69Y123.CLK    Tas                   0.322   DRS_READ_GEN[3].drs_read_i/drs_samp_end
                                                       DRS_READ_GEN[3].drs_read_i/drs_state[3]_drs_samp_end_Select_126_o4
                                                       DRS_READ_GEN[3].drs_read_i/drs_samp_end
    -------------------------------------------------  ---------------------------
    Total                                      5.356ns (1.901ns logic, 3.455ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (SLICE_X88Y92.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 (FF)
  Destination:          DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.441ns (Levels of Logic = 0)
  Clock Path Skew:      0.191ns (0.980 - 0.789)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9 to DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y92.BQ      Tcko                  0.198   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9
    SLICE_X88Y92.AX      net (fanout=1)        0.195   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<9>
    SLICE_X88Y92.CLK     Tckdi       (-Th)    -0.048   DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<12>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_9
    -------------------------------------------------  ---------------------------
    Total                                      0.441ns (0.246ns logic, 0.195ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (SLICE_X55Y98.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.935 - 0.742)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y99.AQ      Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X55Y98.AX      net (fanout=1)        0.189   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<1>
    SLICE_X55Y98.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.257ns logic, 0.189ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------

Paths for end point DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (SLICE_X55Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.005ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.193ns (0.935 - 0.742)
  Source Clock:         clk_133m rising at 15.000ns
  Destination Clock:    clk rising at 15.000ns
  Clock Uncertainty:    0.249ns

  Clock Uncertainty:          0.249ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.247ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y99.CQ      Tcko                  0.198   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<6>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X55Y98.DX      net (fanout=1)        0.190   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<4>
    SLICE_X55Y98.CLK     Tckdi       (-Th)    -0.059   DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<4>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      0.447ns (0.257ns logic, 0.190ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_v5_clkout1 = PERIOD TIMEGRP "dcm_v5_clkout1" TS_OSC / 0.533333333 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y38.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y28.CLKA
  Clock network: clk
--------------------------------------------------------------------------------
Slack: 11.876ns (period - min period limit)
  Period: 15.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X3Y26.CLKA
  Clock network: clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv = PERIOD TIMEGRP "adc_ioclk_inv" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK1
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X18Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK1
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X14Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK1
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X16Y175.CLK1
  Clock network: adc_ioclk_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk = PERIOD TIMEGRP "adc_ioclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<0>/CLK0
  Logical resource: ADC_IF_GEN_TR[0].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X18Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<1>/CLK0
  Logical resource: ADC_IF_GEN_TR[1].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X14Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<2>/CLK0
  Logical resource: ADC_IF_GEN_TR[2].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X16Y175.CLK0
  Clock network: adc_ioclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1808 paths analyzed, 1646 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.962ns.
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_7 (SLICE_X38Y183.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.292ns (Levels of Logic = 0)
  Clock Path Skew:      0.365ns (2.544 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout1_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q3    Tickq                 0.728   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X38Y183.DX     net (fanout=1)        4.428   adc_ddrout1<7>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      5.292ns (0.864ns logic, 4.428ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_6 (SLICE_X38Y183.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[6].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_6 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.182ns (Levels of Logic = 0)
  Clock Path Skew:      0.365ns (2.544 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[6].IDDR2_AD9222 to adc_ddrout1_ir_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X9Y173.Q3     Tickq                 0.728   adc_ddrout1<6>
                                                       ADC_IF_GEN_TL[6].IDDR2_AD9222
    SLICE_X38Y183.CX     net (fanout=1)        4.318   adc_ddrout1<6>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_6
    -------------------------------------------------  ---------------------------
    Total                                      5.182ns (0.864ns logic, 4.318ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_5 (SLICE_X38Y183.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ADC_IF_GEN_TL[5].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_5 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 0)
  Clock Path Skew:      0.365ns (2.544 - 2.179)
  Source Clock:         adc_ioclk2 rising at 0.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ADC_IF_GEN_TL[5].IDDR2_AD9222 to adc_ddrout1_ir_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y173.Q3    Tickq                 0.728   adc_ddrout1<5>
                                                       ADC_IF_GEN_TL[5].IDDR2_AD9222
    SLICE_X38Y183.BX     net (fanout=1)        4.283   adc_ddrout1<5>
    SLICE_X38Y183.CLK    Tdick                 0.136   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_5
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (0.864ns logic, 4.283ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_ddrout1_ir_4 (SLICE_X38Y183.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.014ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[4].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout1_ir_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.595ns (Levels of Logic = 0)
  Clock Path Skew:      1.546ns (2.953 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: ADC_IF_GEN_TL[4].IDDR2_AD9222 to adc_ddrout1_ir_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X11Y175.Q3    Tickq                 0.685   adc_ddrout1<4>
                                                       ADC_IF_GEN_TL[4].IDDR2_AD9222
    SLICE_X38Y183.AX     net (fanout=1)        0.803   adc_ddrout1<4>
    SLICE_X38Y183.CLK    Tckdi       (-Th)    -0.107   adc_ddrout1_ir<7>
                                                       adc_ddrout1_ir_4
    -------------------------------------------------  ---------------------------
    Total                                      1.595ns (0.792ns logic, 0.803ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_ddrout0_ir_7 (SLICE_X21Y186.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.097ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ADC_IF_GEN_TL[7].IDDR2_AD9222 (FF)
  Destination:          adc_ddrout0_ir_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 0)
  Clock Path Skew:      0.830ns (1.718 - 0.888)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: ADC_IF_GEN_TL[7].IDDR2_AD9222 to adc_ddrout0_ir_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X10Y175.Q4    Tickq                 0.591   adc_ddrout1<7>
                                                       ADC_IF_GEN_TL[7].IDDR2_AD9222
    SLICE_X21Y186.DX     net (fanout=1)        0.312   adc_ddrout0<7>
    SLICE_X21Y186.CLK    Tckdi       (-Th)    -0.059   adc_ddrout0_ir<7>
                                                       adc_ddrout0_ir_7
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.650ns logic, 0.312ns route)
                                                       (67.6% logic, 32.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_fcoddrout1_ir (SLICE_X44Y187.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IDDR2_ADCFCO (FF)
  Destination:          adc_fcoddrout1_ir (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.666ns (Levels of Logic = 0)
  Clock Path Skew:      1.495ns (2.902 - 1.407)
  Source Clock:         adc_ioclk2 rising at 5.000ns
  Destination Clock:    adc_dco rising at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: IDDR2_ADCFCO to adc_fcoddrout1_ir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y173.Q3    Tickq                 0.685   adc_fcoddrout1
                                                       IDDR2_ADCFCO
    SLICE_X44Y187.DX     net (fanout=1)        0.931   adc_fcoddrout1
    SLICE_X44Y187.CLK    Tckdi       (-Th)    -0.050   adc_fcoddrout1_ir
                                                       adc_fcoddrout1_ir
    -------------------------------------------------  ---------------------------
    Total                                      1.666ns (0.735ns logic, 0.931ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_divclk = PERIOD TIMEGRP "adc_divclk" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: adc_dco_bufg/I0
  Logical resource: adc_dco_bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: adc_divclk
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<77>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA/CLK
  Location pin: SLICE_X44Y145.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/_n0014<77>/CLK
  Logical resource: adc_buf_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM13_RAMA_D1/CLK
  Location pin: SLICE_X44Y145.CLK
  Clock network: adc_dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.818ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk2 = PERIOD TIMEGRP "adc_ioclk2" TS_AD9222_DCO HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK0
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X11Y175.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK0
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X10Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------
Slack: 4.182ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.818ns (1222.494MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK0
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK0
  Location pin: ILOGIC_X9Y173.CLK0
  Clock network: adc_ioclk2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" 
TS_AD9222_DCO PHASE 2.5 ns         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.814ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_adc_ioclk_inv2 = PERIOD TIMEGRP "adc_ioclk_inv2" TS_AD9222_DCO PHASE 2.5 ns
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<4>/CLK1
  Logical resource: ADC_IF_GEN_TL[4].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X11Y175.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<5>/CLK1
  Logical resource: ADC_IF_GEN_TL[5].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X10Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------
Slack: 4.186ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.814ns (1228.501MHz) (Tickper)
  Physical resource: adc_ddrout1<6>/CLK1
  Logical resource: ADC_IF_GEN_TL[6].IDDR2_AD9222/CLK1
  Location pin: ILOGIC_X9Y173.CLK1
  Clock network: adc_ioclk_inv2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" 
TS_BP_EXTCLK / 4 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clkfx = PERIOD TIMEGRP "dcm_extclk_clkfx" TS_BP_EXTCLK / 4 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 23.270ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout2_buf/I0
  Logical resource: dcm_extclk/clkout2_buf/I0
  Location pin: BUFGMUX_X3Y14.I0
  Clock network: dcm_extclk/clkfx
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_h/CLK0
  Logical resource: ODDR2_DRS_TAG_H/CK0
  Location pin: OLOGIC_X4Y173.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------
Slack: 23.361ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: drs_tag_l/CLK0
  Logical resource: ODDR2_DRS_TAG_L/CK0
  Location pin: OLOGIC_X2Y175.CLK0
  Clock network: clk_ext40m
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" 
TS_BP_EXTCLK PHASE         50 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 41266 paths analyzed, 692 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.332ns.
--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_13 (SLICE_X46Y74.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.668ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_12 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.140ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_12 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.DQ      Tcko                  0.408   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_12
    SLICE_X46Y70.A1      net (fanout=2)        1.478   scb/scb_tpext_width_c<12>
    SLICE_X46Y70.BMUX    Topab                 0.469   scb/scb_tpext_width_c<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<4>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      6.140ns (1.525ns logic, 4.615ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.275 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X46Y69.A3      net (fanout=1)        0.917   scb/scb_tpext_width_reg<0>
    SLICE_X46Y69.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (1.712ns logic, 4.057ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_8 (FF)
  Destination:          scb/scb_tpext_width_c_13 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.772ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_8 to scb/scb_tpext_width_c_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.DQ      Tcko                  0.408   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_8
    SLICE_X46Y69.C2      net (fanout=2)        1.059   scb/scb_tpext_width_c<8>
    SLICE_X46Y69.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.335   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_13
    -------------------------------------------------  ---------------------------
    Total                                      5.772ns (1.573ns logic, 4.199ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_15 (SLICE_X46Y74.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_12 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.119ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_12 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.DQ      Tcko                  0.408   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_12
    SLICE_X46Y70.A1      net (fanout=2)        1.478   scb/scb_tpext_width_c<12>
    SLICE_X46Y70.BMUX    Topab                 0.469   scb/scb_tpext_width_c<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<4>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      6.119ns (1.504ns logic, 4.615ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.275 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X46Y69.A3      net (fanout=1)        0.917   scb/scb_tpext_width_reg<0>
    SLICE_X46Y69.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      5.748ns (1.691ns logic, 4.057ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_8 (FF)
  Destination:          scb/scb_tpext_width_c_15 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.751ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_8 to scb/scb_tpext_width_c_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.DQ      Tcko                  0.408   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_8
    SLICE_X46Y69.C2      net (fanout=2)        1.059   scb/scb_tpext_width_c<8>
    SLICE_X46Y69.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.314   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_15
    -------------------------------------------------  ---------------------------
    Total                                      5.751ns (1.552ns logic, 4.199ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_width_c_14 (SLICE_X46Y74.CE), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     93.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_12 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      6.101ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.146 - 0.153)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_12 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y73.DQ      Tcko                  0.408   scb/scb_tpext_width_c<12>
                                                       scb/scb_tpext_width_c_12
    SLICE_X46Y70.A1      net (fanout=2)        1.478   scb/scb_tpext_width_c<12>
    SLICE_X46Y70.BMUX    Topab                 0.469   scb/scb_tpext_width_c<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<4>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      6.101ns (1.486ns logic, 4.615ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_reg_0 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.730ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.275 - 0.288)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_reg_0 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.AQ      Tcko                  0.447   scb/scb_tpext_width_reg<3>
                                                       scb/scb_tpext_width_reg_0
    SLICE_X46Y69.A3      net (fanout=1)        0.917   scb/scb_tpext_width_reg<0>
    SLICE_X46Y69.COUT    Topcya                0.395   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<0>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      5.730ns (1.673ns logic, 4.057ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     94.077ns (requirement - (data path - clock path skew + uncertainty))
  Source:               scb/scb_tpext_width_c_8 (FF)
  Destination:          scb/scb_tpext_width_c_14 (FF)
  Requirement:          100.000ns
  Data Path Delay:      5.733ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.146 - 0.151)
  Source Clock:         clk_ext10m rising at 50.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: scb/scb_tpext_width_c_8 to scb/scb_tpext_width_c_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y72.DQ      Tcko                  0.408   scb/scb_tpext_width_c<8>
                                                       scb/scb_tpext_width_c_8
    SLICE_X46Y69.C2      net (fanout=2)        1.059   scb/scb_tpext_width_c<8>
    SLICE_X46Y69.COUT    Topcyc                0.295   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_lut<2>
                                                       scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.CIN     net (fanout=1)        0.003   scb/Mcompar_scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o_cy<3>
    SLICE_X46Y70.BMUX    Tcinb                 0.222   scb/scb_tpext_width_c<0>
                                                       scb/Mcount_scb_tpext_width_c_cy<0>
    SLICE_X37Y63.B3      net (fanout=3)        1.332   scb/scb_tpext_width_c[15]_scb_tpext_width_reg[15]_equal_134_o
    SLICE_X37Y63.BMUX    Tilo                  0.313   scb/scb_tpext_trig
                                                       scb/_n1696_inv1
    SLICE_X46Y74.CE      net (fanout=5)        1.805   scb/_n1696_inv
    SLICE_X46Y74.CLK     Tceck                 0.296   scb/scb_tpext_width_c<15>
                                                       scb/scb_tpext_width_c_14
    -------------------------------------------------  ---------------------------
    Total                                      5.733ns (1.534ns logic, 4.199ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM (SLICE_X45Y104.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM (FF)
  Destination:          drs_refclkTenM (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM to drs_refclkTenM
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y104.AQ     Tcko                  0.198   drs_refclkTenM
                                                       drs_refclkTenM
    SLICE_X45Y104.A6     net (fanout=2)        0.021   drs_refclkTenM
    SLICE_X45Y104.CLK    Tah         (-Th)    -0.215   drs_refclkTenM
                                                       drs_refclkTenM_rstpot
                                                       drs_refclkTenM
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_refclkTenM_c_7 (SLICE_X42Y100.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               drs_refclkTenM_c_7 (FF)
  Destination:          drs_refclkTenM_c_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.459ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: drs_refclkTenM_c_7 to drs_refclkTenM_c_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y100.DQ     Tcko                  0.200   drs_refclkTenM_c<7>
                                                       drs_refclkTenM_c_7
    SLICE_X42Y100.D6     net (fanout=2)        0.022   drs_refclkTenM_c<7>
    SLICE_X42Y100.CLK    Tah         (-Th)    -0.237   drs_refclkTenM_c<7>
                                                       Mcount_drs_refclkTenM_c_lut<7>
                                                       Mcount_drs_refclkTenM_c_xor<7>
                                                       drs_refclkTenM_c_7
    -------------------------------------------------  ---------------------------
    Total                                      0.459ns (0.437ns logic, 0.022ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point scb/scb_tpext_trig (SLICE_X37Y63.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scb/scb_tpext_trig (FF)
  Destination:          scb/scb_tpext_trig (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ext10m rising at 150.000ns
  Destination Clock:    clk_ext10m rising at 150.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scb/scb_tpext_trig to scb/scb_tpext_trig
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y63.BQ      Tcko                  0.198   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig
    SLICE_X37Y63.B5      net (fanout=2)        0.075   scb/scb_tpext_trig
    SLICE_X37Y63.CLK     Tah         (-Th)    -0.215   scb/scb_tpext_trig
                                                       scb/scb_tpext_trig_rstpot
                                                       scb/scb_tpext_trig
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.413ns logic, 0.075ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_extclk_clk180 = PERIOD TIMEGRP "dcm_extclk_clk180" TS_BP_EXTCLK PHASE
        50 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 98.270ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_extclk/clkout1_buf/I0
  Logical resource: dcm_extclk/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: dcm_extclk/clk180
--------------------------------------------------------------------------------
Slack: 99.570ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: drs_refclkTenM_c<3>/CLK
  Logical resource: drs_refclkTenM_c_0/CK
  Location pin: SLICE_X42Y99.CLK
  Clock network: clk_ext10m
--------------------------------------------------------------------------------
Slack: 99.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: drs_refclkTenM_c<3>/SR
  Logical resource: drs_refclkTenM_c_0/SR
  Location pin: SLICE_X42Y99.SR
  Clock network: rst_refclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.628ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X58Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.871ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.628ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y83.C3      net (fanout=598)      3.876   rst_read_sync
    SLICE_X59Y83.CMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X58Y83.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X58Y83.CLK     Trck                  0.229   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (0.933ns logic, 4.695ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.538ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.961ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X59Y83.C5      net (fanout=4)        1.192   rbcp_reg/regXCDData<6>
    SLICE_X59Y83.CMUX    Tilo                  0.313   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X58Y83.SR      net (fanout=2)        0.819   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X58Y83.CLK     Trck                  0.229   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (0.950ns logic, 2.011ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X58Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.666ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.833ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y83.C3      net (fanout=598)      3.876   rst_read_sync
    SLICE_X59Y83.C       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X58Y83.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      4.833ns (0.650ns logic, 4.183ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.333ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.166ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.CQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X59Y83.C5      net (fanout=4)        1.192   rbcp_reg/regXCDData<6>
    SLICE_X59Y83.C       Tilo                  0.259   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X58Y83.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.166ns (0.667ns logic, 1.499ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_14_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_14_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X58Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.635ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.635ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X59Y83.C5      net (fanout=4)        0.711   rbcp_reg/regXCDData<6>
    SLICE_X59Y83.CMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X58Y83.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X58Y83.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.497ns logic, 1.138ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.354ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y83.C3      net (fanout=598)      2.432   rst_read_sync
    SLICE_X59Y83.CMUX    Tilo                  0.203   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o1
    SLICE_X58Y83.SR      net (fanout=2)        0.427   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_817_o
    SLICE_X58Y83.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_14_LDC
                                                       trig_offset_reg_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.495ns logic, 2.859ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X58Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.229ns (data path)
  Source:               rbcp_reg/regXCDData_6 (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_6 to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.CQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_6
    SLICE_X59Y83.C5      net (fanout=4)        0.711   rbcp_reg/regXCDData<6>
    SLICE_X59Y83.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X58Y83.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.356ns logic, 0.873ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_14_LDC (SLICE_X58Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.948ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_14_LDC (LATCH)
  Data Path Delay:      2.948ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y83.C3      net (fanout=598)      2.432   rst_read_sync
    SLICE_X59Y83.C       Tilo                  0.156   trig_offset_reg_14_C_14
                                                       rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o1
    SLICE_X58Y83.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[14]_AND_816_o
    -------------------------------------------------  ---------------------------
    Total                                      2.948ns (0.354ns logic, 2.594ns route)
                                                       (12.0% logic, 88.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.402ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X58Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y84.B2      net (fanout=598)      4.024   rst_read_sync
    SLICE_X60Y84.BMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X58Y84.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X58Y84.CLK     Trck                  0.215   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.402ns (0.857ns logic, 4.545ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.783ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X60Y84.B4      net (fanout=4)        1.405   rbcp_reg/regXCDData<3>
    SLICE_X60Y84.BMUX    Tilo                  0.251   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X58Y84.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X58Y84.CLK     Trck                  0.215   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.783ns (0.857ns logic, 1.926ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X58Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.568ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.931ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y84.B2      net (fanout=598)      4.024   rst_read_sync
    SLICE_X60Y84.B       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X58Y84.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      4.931ns (0.596ns logic, 4.335ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.187ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.312ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.DQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X60Y84.B4      net (fanout=4)        1.405   rbcp_reg/regXCDData<3>
    SLICE_X60Y84.B       Tilo                  0.205   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X58Y84.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.596ns logic, 1.716ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_11_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_11_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X58Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.589ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.589ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X60Y84.B4      net (fanout=4)        0.844   rbcp_reg/regXCDData<3>
    SLICE_X60Y84.BMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X58Y84.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X58Y84.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.466ns logic, 1.123ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.256ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.256ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y84.B2      net (fanout=598)      2.511   rst_read_sync
    SLICE_X60Y84.BMUX    Tilo                  0.183   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o1
    SLICE_X58Y84.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_823_o
    SLICE_X58Y84.CLK     Tremck      (-Th)    -0.085   trig_offset_reg_11_LDC
                                                       trig_offset_reg_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (0.466ns logic, 2.790ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X58Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.308ns (data path)
  Source:               rbcp_reg/regXCDData_3 (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      1.308ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_3 to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.DQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_3
    SLICE_X60Y84.B4      net (fanout=4)        0.844   rbcp_reg/regXCDData<3>
    SLICE_X60Y84.B       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X58Y84.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      1.308ns (0.340ns logic, 0.968ns route)
                                                       (26.0% logic, 74.0% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_11_LDC (SLICE_X58Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.975ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_11_LDC (LATCH)
  Data Path Delay:      2.975ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X60Y84.B2      net (fanout=598)      2.511   rst_read_sync
    SLICE_X60Y84.B       Tilo                  0.142   trig_offset_reg_11_C_11
                                                       rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o1
    SLICE_X58Y84.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[11]_AND_822_o
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (0.340ns logic, 2.635ns route)
                                                       (11.4% logic, 88.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.098ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X55Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y85.C4      net (fanout=598)      2.924   rst_read_sync
    SLICE_X54Y85.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X55Y85.SR      net (fanout=2)        1.252   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X55Y85.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.098ns (0.922ns logic, 4.176ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X54Y85.C1      net (fanout=4)        1.283   rbcp_reg/regXCDData<5>
    SLICE_X54Y85.CMUX    Tilo                  0.251   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X55Y85.SR      net (fanout=2)        1.252   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X55Y85.CLK     Trck                  0.280   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.474ns (0.939ns logic, 2.535ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X55Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.505ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.994ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y85.C4      net (fanout=598)      2.924   rst_read_sync
    SLICE_X54Y85.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X55Y85.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      3.994ns (0.596ns logic, 3.398ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.129ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.370ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.BQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X54Y85.C1      net (fanout=4)        1.283   rbcp_reg/regXCDData<5>
    SLICE_X54Y85.C       Tilo                  0.205   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X55Y85.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (0.613ns logic, 1.757ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_13_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_13_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X55Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.084ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X54Y85.C1      net (fanout=4)        0.756   rbcp_reg/regXCDData<5>
    SLICE_X54Y85.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X55Y85.SR      net (fanout=2)        0.790   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X55Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.084ns (0.538ns logic, 1.546ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.052ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.052ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y85.C4      net (fanout=598)      1.726   rst_read_sync
    SLICE_X54Y85.CMUX    Tilo                  0.183   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o1
    SLICE_X55Y85.SR      net (fanout=2)        0.790   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_819_o
    SLICE_X55Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_13_LDC
                                                       trig_offset_reg_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.536ns logic, 2.516ns route)
                                                       (17.6% logic, 82.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X55Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.389ns (data path)
  Source:               rbcp_reg/regXCDData_5 (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      1.389ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_5 to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.BQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_5
    SLICE_X54Y85.C1      net (fanout=4)        0.756   rbcp_reg/regXCDData<5>
    SLICE_X54Y85.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X55Y85.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      1.389ns (0.342ns logic, 1.047ns route)
                                                       (24.6% logic, 75.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_13_LDC (SLICE_X55Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.357ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_13_LDC (LATCH)
  Data Path Delay:      2.357ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X54Y85.C4      net (fanout=598)      1.726   rst_read_sync
    SLICE_X54Y85.C       Tilo                  0.142   trig_offset_reg_13_C_13
                                                       rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o1
    SLICE_X55Y85.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[13]_AND_818_o
    -------------------------------------------------  ---------------------------
    Total                                      2.357ns (0.340ns logic, 2.017ns route)
                                                       (14.4% logic, 85.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.713ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X59Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y87.B3      net (fanout=598)      3.233   rst_read_sync
    SLICE_X57Y87.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X59Y87.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X59Y87.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.713ns (0.984ns logic, 3.729ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X57Y87.B2      net (fanout=4)        1.928   rbcp_reg/regXCDData<4>
    SLICE_X57Y87.BMUX    Tilo                  0.313   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X59Y87.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X59Y87.CLK     Trck                  0.280   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.001ns logic, 2.424ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X59Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.123ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.376ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y87.B3      net (fanout=598)      3.233   rst_read_sync
    SLICE_X57Y87.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X59Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      4.376ns (0.650ns logic, 3.726ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.411ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.088ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.AQ      Tcko                  0.408   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X57Y87.B2      net (fanout=4)        1.928   rbcp_reg/regXCDData<4>
    SLICE_X57Y87.B       Tilo                  0.259   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X59Y87.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (0.667ns logic, 2.421ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_12_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_12_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X59Y87.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      2.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.025ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X57Y87.B2      net (fanout=4)        1.193   rbcp_reg/regXCDData<4>
    SLICE_X57Y87.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X59Y87.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X59Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.025ns (0.558ns logic, 1.467ns route)
                                                       (27.6% logic, 72.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.875ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.875ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y87.B3      net (fanout=598)      2.045   rst_read_sync
    SLICE_X57Y87.BMUX    Tilo                  0.203   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o1
    SLICE_X59Y87.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_821_o
    SLICE_X59Y87.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_12_LDC
                                                       trig_offset_reg_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.875ns (0.556ns logic, 2.319ns route)
                                                       (19.3% logic, 80.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X59Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.818ns (data path)
  Source:               rbcp_reg/regXCDData_4 (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      1.818ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_4 to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y78.AQ      Tcko                  0.200   rbcp_reg/regXCDData<7>
                                                       rbcp_reg/regXCDData_4
    SLICE_X57Y87.B2      net (fanout=4)        1.193   rbcp_reg/regXCDData<4>
    SLICE_X57Y87.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X59Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.356ns logic, 1.462ns route)
                                                       (19.6% logic, 80.4% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_12_LDC (SLICE_X59Y87.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.668ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_12_LDC (LATCH)
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X57Y87.B3      net (fanout=598)      2.045   rst_read_sync
    SLICE_X57Y87.B       Tilo                  0.156   trig_offset_reg_12_C_12
                                                       rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o1
    SLICE_X59Y87.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[12]_AND_820_o
    -------------------------------------------------  ---------------------------
    Total                                      2.668ns (0.354ns logic, 2.314ns route)
                                                       (13.3% logic, 86.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.460ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X64Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y83.B5      net (fanout=598)      4.030   rst_read_sync
    SLICE_X63Y83.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X64Y83.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.460ns (0.934ns logic, 4.526ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.581ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.918ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X63Y83.B3      net (fanout=4)        1.488   rbcp_reg/regXCDData<0>
    SLICE_X63Y83.BMUX    Tilo                  0.313   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X64Y83.CLK     Trck                  0.230   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.918ns (0.934ns logic, 1.984ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X64Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.326ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.173ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y83.B5      net (fanout=598)      4.030   rst_read_sync
    SLICE_X63Y83.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      5.173ns (0.650ns logic, 4.523ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.868ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.631ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.AQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X63Y83.B3      net (fanout=4)        1.488   rbcp_reg/regXCDData<0>
    SLICE_X63Y83.B       Tilo                  0.259   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (0.650ns logic, 1.981ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_8_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_8_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X64Y83.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.681ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.681ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X63Y83.B3      net (fanout=4)        0.899   rbcp_reg/regXCDData<0>
    SLICE_X63Y83.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X64Y83.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.681ns (0.508ns logic, 1.173ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.296ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y83.B5      net (fanout=598)      2.514   rst_read_sync
    SLICE_X63Y83.BMUX    Tilo                  0.203   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o1
    SLICE_X64Y83.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_829_o
    SLICE_X64Y83.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_8_LDC
                                                       trig_offset_reg_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (0.508ns logic, 2.788ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X64Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.522ns (data path)
  Source:               rbcp_reg/regXCDData_0 (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      1.522ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_0 to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.AQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_0
    SLICE_X63Y83.B3      net (fanout=4)        0.899   rbcp_reg/regXCDData<0>
    SLICE_X63Y83.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.354ns logic, 1.168ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_8_LDC (SLICE_X64Y83.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.137ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_8_LDC (LATCH)
  Data Path Delay:      3.137ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y83.B5      net (fanout=598)      2.514   rst_read_sync
    SLICE_X63Y83.B       Tilo                  0.156   trig_offset_reg_8_C_8
                                                       rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o1
    SLICE_X64Y83.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[8]_AND_828_o
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (0.354ns logic, 2.783ns route)
                                                       (11.3% logic, 88.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.018ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X63Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.481ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.018ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y84.B1      net (fanout=598)      4.538   rst_read_sync
    SLICE_X65Y84.BMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X63Y84.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X63Y84.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.018ns (0.984ns logic, 5.034ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.079ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X65Y84.B5      net (fanout=4)        1.599   rbcp_reg/regXCDData<2>
    SLICE_X65Y84.BMUX    Tilo                  0.313   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X63Y84.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X63Y84.CLK     Trck                  0.280   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.079ns (0.984ns logic, 2.095ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X63Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.000ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.499ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y84.B1      net (fanout=598)      4.538   rst_read_sync
    SLICE_X65Y84.B       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X63Y84.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      5.499ns (0.650ns logic, 4.849ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.939ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.CQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X65Y84.B5      net (fanout=4)        1.599   rbcp_reg/regXCDData<2>
    SLICE_X65Y84.B       Tilo                  0.259   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X63Y84.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.650ns logic, 1.910ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_10_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_10_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X63Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.794ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.794ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X65Y84.B5      net (fanout=4)        0.964   rbcp_reg/regXCDData<2>
    SLICE_X65Y84.BMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X63Y84.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X63Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.794ns (0.556ns logic, 1.238ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.655ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y84.B1      net (fanout=598)      2.825   rst_read_sync
    SLICE_X65Y84.BMUX    Tilo                  0.203   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o1
    SLICE_X63Y84.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_825_o
    SLICE_X63Y84.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_10_LDC
                                                       trig_offset_reg_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (0.556ns logic, 3.099ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X63Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.442ns (data path)
  Source:               rbcp_reg/regXCDData_2 (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_2 to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.CQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_2
    SLICE_X65Y84.B5      net (fanout=4)        0.964   rbcp_reg/regXCDData<2>
    SLICE_X65Y84.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X63Y84.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.354ns logic, 1.088ns route)
                                                       (24.5% logic, 75.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_10_LDC (SLICE_X63Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.303ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_10_LDC (LATCH)
  Data Path Delay:      3.303ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X65Y84.B1      net (fanout=598)      2.825   rst_read_sync
    SLICE_X65Y84.B       Tilo                  0.156   trig_offset_reg_10_C_10
                                                       rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o1
    SLICE_X63Y84.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[10]_AND_824_o
    -------------------------------------------------  ---------------------------
    Total                                      3.303ns (0.354ns logic, 2.949ns route)
                                                       (10.7% logic, 89.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.938ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X54Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.938ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y84.C4      net (fanout=598)      3.083   rst_read_sync
    SLICE_X55Y84.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X54Y84.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X54Y84.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.938ns (0.934ns logic, 4.004ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X55Y84.C2      net (fanout=4)        1.091   rbcp_reg/regXCDData<1>
    SLICE_X55Y84.CMUX    Tilo                  0.313   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X54Y84.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X54Y84.CLK     Trck                  0.230   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.934ns logic, 2.012ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X54Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.459ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.040ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y84.C4      net (fanout=598)      3.083   rst_read_sync
    SLICE_X55Y84.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X54Y84.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      4.040ns (0.650ns logic, 3.390ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.451ns (requirement - data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.048ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.391   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X55Y84.C2      net (fanout=4)        1.091   rbcp_reg/regXCDData<1>
    SLICE_X55Y84.C       Tilo                  0.259   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X54Y84.CLK     net (fanout=2)        0.307   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (0.650ns logic, 1.398ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_9_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_9_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X54Y84.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.684ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.684ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X55Y84.C2      net (fanout=4)        0.671   rbcp_reg/regXCDData<1>
    SLICE_X55Y84.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X54Y84.SR      net (fanout=2)        0.505   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X54Y84.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.684ns (0.508ns logic, 1.176ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.831ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y84.C4      net (fanout=598)      1.818   rst_read_sync
    SLICE_X55Y84.CMUX    Tilo                  0.203   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o1
    SLICE_X54Y84.SR      net (fanout=2)        0.505   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_827_o
    SLICE_X54Y84.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_9_LDC
                                                       trig_offset_reg_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.508ns logic, 2.323ns route)
                                                       (17.9% logic, 82.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X54Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.187ns (data path)
  Source:               rbcp_reg/regXCDData_1 (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      1.187ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCDData_1 to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y78.BQ      Tcko                  0.198   rbcp_reg/regXCDData<3>
                                                       rbcp_reg/regXCDData_1
    SLICE_X55Y84.C2      net (fanout=4)        0.671   rbcp_reg/regXCDData<1>
    SLICE_X55Y84.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X54Y84.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.354ns logic, 0.833ns route)
                                                       (29.8% logic, 70.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_9_LDC (SLICE_X54Y84.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.334ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_9_LDC (LATCH)
  Data Path Delay:      2.334ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X55Y84.C4      net (fanout=598)      1.818   rst_read_sync
    SLICE_X55Y84.C       Tilo                  0.156   trig_offset_reg_9_C_9
                                                       rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o1
    SLICE_X54Y84.CLK     net (fanout=2)        0.162   rst_read_TRIGGER_FREQ_OFFSET[9]_AND_826_o
    -------------------------------------------------  ---------------------------
    Total                                      2.334ns (0.354ns logic, 1.980ns route)
                                                       (15.2% logic, 84.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.693ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X62Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.693ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y82.B1      net (fanout=598)      4.264   rst_read_sync
    SLICE_X61Y82.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X62Y82.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X62Y82.CLK     Trck                  0.229   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.693ns (0.933ns logic, 4.760ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.379ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X61Y82.B5      net (fanout=4)        0.950   rbcp_reg/regXCEData<5>
    SLICE_X61Y82.BMUX    Tilo                  0.313   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X62Y82.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X62Y82.CLK     Trck                  0.229   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.933ns logic, 1.446ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X62Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.092ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.407ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y82.B1      net (fanout=598)      4.264   rst_read_sync
    SLICE_X61Y82.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X62Y82.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      5.407ns (0.650ns logic, 4.757ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.406ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.093ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.BQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X61Y82.B5      net (fanout=4)        0.950   rbcp_reg/regXCEData<5>
    SLICE_X61Y82.B       Tilo                  0.259   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X62Y82.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      2.093ns (0.650ns logic, 1.443ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_5_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X62Y82.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X61Y82.B5      net (fanout=4)        0.560   rbcp_reg/regXCEData<5>
    SLICE_X61Y82.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X62Y82.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X62Y82.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.495ns logic, 0.834ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.470ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y82.B1      net (fanout=598)      2.701   rst_read_sync
    SLICE_X61Y82.BMUX    Tilo                  0.203   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o1
    SLICE_X62Y82.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_835_o
    SLICE_X62Y82.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_5_LDC
                                                       trig_offset_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.470ns (0.495ns logic, 2.975ns route)
                                                       (14.3% logic, 85.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X62Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.183ns (data path)
  Source:               rbcp_reg/regXCEData_5 (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      1.183ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_5 to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.BQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_5
    SLICE_X61Y82.B5      net (fanout=4)        0.560   rbcp_reg/regXCEData<5>
    SLICE_X61Y82.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X62Y82.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.354ns logic, 0.829ns route)
                                                       (29.9% logic, 70.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_5_LDC (SLICE_X62Y82.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.324ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_5_LDC (LATCH)
  Data Path Delay:      3.324ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y82.B1      net (fanout=598)      2.701   rst_read_sync
    SLICE_X61Y82.B       Tilo                  0.156   trig_offset_reg_5_C_5
                                                       rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o1
    SLICE_X62Y82.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[5]_AND_834_o
    -------------------------------------------------  ---------------------------
    Total                                      3.324ns (0.354ns logic, 2.970ns route)
                                                       (10.6% logic, 89.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.005ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X55Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      6.005ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y80.B3      net (fanout=598)      4.152   rst_read_sync
    SLICE_X58Y80.BMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X55Y80.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X55Y80.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.005ns (0.932ns logic, 5.073ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.006ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X58Y80.B2      net (fanout=4)        1.153   rbcp_reg/regXCEData<7>
    SLICE_X58Y80.BMUX    Tilo                  0.261   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X55Y80.SR      net (fanout=2)        0.921   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X55Y80.CLK     Trck                  0.280   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.006ns (0.932ns logic, 2.074ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X55Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  1.938ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.561ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y80.B3      net (fanout=598)      4.152   rst_read_sync
    SLICE_X58Y80.B       Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X55Y80.CLK     net (fanout=2)        0.815   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      5.561ns (0.594ns logic, 4.967ns route)
                                                       (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.937ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.DQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X58Y80.B2      net (fanout=4)        1.153   rbcp_reg/regXCEData<7>
    SLICE_X58Y80.B       Tilo                  0.203   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X55Y80.CLK     net (fanout=2)        0.815   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.594ns logic, 1.968ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_7_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X55Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X58Y80.B2      net (fanout=4)        0.688   rbcp_reg/regXCEData<7>
    SLICE_X58Y80.BMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X55Y80.SR      net (fanout=2)        0.579   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X55Y80.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.544ns logic, 1.267ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.706ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y80.B3      net (fanout=598)      2.583   rst_read_sync
    SLICE_X58Y80.BMUX    Tilo                  0.191   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o1
    SLICE_X55Y80.SR      net (fanout=2)        0.579   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_831_o
    SLICE_X55Y80.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_7_LDC
                                                       trig_offset_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.706ns (0.544ns logic, 3.162ns route)
                                                       (14.7% logic, 85.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X55Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.512ns (data path)
  Source:               rbcp_reg/regXCEData_7 (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      1.512ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_7 to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.DQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_7
    SLICE_X58Y80.B2      net (fanout=4)        0.688   rbcp_reg/regXCEData<7>
    SLICE_X58Y80.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X55Y80.CLK     net (fanout=2)        0.470   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.354ns logic, 1.158ns route)
                                                       (23.4% logic, 76.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_7_LDC (SLICE_X55Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.407ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_7_LDC (LATCH)
  Data Path Delay:      3.407ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X58Y80.B3      net (fanout=598)      2.583   rst_read_sync
    SLICE_X58Y80.B       Tilo                  0.156   trig_offset_reg_7_C_7
                                                       rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o1
    SLICE_X55Y80.CLK     net (fanout=2)        0.470   rst_read_TRIGGER_FREQ_OFFSET[7]_AND_830_o
    -------------------------------------------------  ---------------------------
    Total                                      3.407ns (0.354ns logic, 3.053ns route)
                                                       (10.4% logic, 89.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.344ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X62Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.344ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y86.A5      net (fanout=598)      3.887   rst_read_sync
    SLICE_X63Y86.AMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X62Y86.SR      net (fanout=2)        0.524   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X62Y86.CLK     Trck                  0.229   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (0.933ns logic, 4.411ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.199ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X63Y86.A4      net (fanout=4)        1.742   rbcp_reg/regXCEData<6>
    SLICE_X63Y86.AMUX    Tilo                  0.313   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X62Y86.SR      net (fanout=2)        0.524   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X62Y86.CLK     Trck                  0.229   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.199ns (0.933ns logic, 2.266ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X62Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.488ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.011ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y86.A5      net (fanout=598)      3.887   rst_read_sync
    SLICE_X63Y86.A       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X62Y86.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      5.011ns (0.650ns logic, 4.361ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.633ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.CQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X63Y86.A4      net (fanout=4)        1.742   rbcp_reg/regXCEData<6>
    SLICE_X63Y86.A       Tilo                  0.259   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X62Y86.CLK     net (fanout=2)        0.474   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.650ns logic, 2.216ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_6_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X62Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.780ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X63Y86.A4      net (fanout=4)        1.033   rbcp_reg/regXCEData<6>
    SLICE_X63Y86.AMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X62Y86.SR      net (fanout=2)        0.252   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X62Y86.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.780ns (0.495ns logic, 1.285ns route)
                                                       (27.8% logic, 72.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y86.A5      net (fanout=598)      2.395   rst_read_sync
    SLICE_X63Y86.AMUX    Tilo                  0.203   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o1
    SLICE_X62Y86.SR      net (fanout=2)        0.252   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_833_o
    SLICE_X62Y86.CLK     Tremck      (-Th)    -0.094   trig_offset_reg_6_LDC
                                                       trig_offset_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (0.495ns logic, 2.647ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X62Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.678ns (data path)
  Source:               rbcp_reg/regXCEData_6 (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      1.678ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_6 to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.CQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_6
    SLICE_X63Y86.A4      net (fanout=4)        1.033   rbcp_reg/regXCEData<6>
    SLICE_X63Y86.A       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X62Y86.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      1.678ns (0.354ns logic, 1.324ns route)
                                                       (21.1% logic, 78.9% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_6_LDC (SLICE_X62Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.040ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_6_LDC (LATCH)
  Data Path Delay:      3.040ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y86.A5      net (fanout=598)      2.395   rst_read_sync
    SLICE_X63Y86.A       Tilo                  0.156   trig_offset_reg_6_C_6
                                                       rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o1
    SLICE_X62Y86.CLK     net (fanout=2)        0.291   rst_read_TRIGGER_FREQ_OFFSET[6]_AND_832_o
    -------------------------------------------------  ---------------------------
    Total                                      3.040ns (0.354ns logic, 2.686ns route)
                                                       (11.6% logic, 88.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.826ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X50Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.673ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.826ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y85.A3      net (fanout=598)      2.603   rst_read_sync
    SLICE_X51Y85.AMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X50Y86.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X50Y86.CLK     Trck                  0.230   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.826ns (0.934ns logic, 2.892ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X51Y85.A4      net (fanout=4)        0.851   rbcp_reg/regXCEData<4>
    SLICE_X51Y85.AMUX    Tilo                  0.313   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X50Y86.SR      net (fanout=2)        0.289   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X50Y86.CLK     Trck                  0.230   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.074ns (0.934ns logic, 1.140ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X50Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.778ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.721ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y85.A3      net (fanout=598)      2.603   rst_read_sync
    SLICE_X51Y85.A       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X50Y86.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      3.721ns (0.650ns logic, 3.071ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.530ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      1.969ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.391   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X51Y85.A4      net (fanout=4)        0.851   rbcp_reg/regXCEData<4>
    SLICE_X51Y85.A       Tilo                  0.259   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X50Y86.CLK     net (fanout=2)        0.468   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.969ns (0.650ns logic, 1.319ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_4_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X50Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.080ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.080ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X51Y85.A4      net (fanout=4)        0.453   rbcp_reg/regXCEData<4>
    SLICE_X51Y85.AMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X50Y86.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X50Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.080ns (0.508ns logic, 0.572ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.221ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y85.A3      net (fanout=598)      1.594   rst_read_sync
    SLICE_X51Y85.AMUX    Tilo                  0.203   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o1
    SLICE_X50Y86.SR      net (fanout=2)        0.119   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_837_o
    SLICE_X50Y86.CLK     Tremck      (-Th)    -0.107   trig_offset_reg_4_LDC
                                                       trig_offset_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (0.508ns logic, 1.713ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X50Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.066ns (data path)
  Source:               rbcp_reg/regXCEData_4 (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      1.066ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_4 to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y79.AQ      Tcko                  0.198   rbcp_reg/regXCEData<7>
                                                       rbcp_reg/regXCEData_4
    SLICE_X51Y85.A4      net (fanout=4)        0.453   rbcp_reg/regXCEData<4>
    SLICE_X51Y85.A       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X50Y86.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      1.066ns (0.354ns logic, 0.712ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_4_LDC (SLICE_X50Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.207ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_4_LDC (LATCH)
  Data Path Delay:      2.207ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X51Y85.A3      net (fanout=598)      1.594   rst_read_sync
    SLICE_X51Y85.A       Tilo                  0.156   trig_offset_reg_4_C_4
                                                       rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o1
    SLICE_X50Y86.CLK     net (fanout=2)        0.259   rst_read_TRIGGER_FREQ_OFFSET[4]_AND_836_o
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.354ns logic, 1.853ns route)
                                                       (16.0% logic, 84.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.804ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X63Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.804ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y85.B2      net (fanout=598)      4.361   rst_read_sync
    SLICE_X64Y85.BMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X63Y85.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X63Y85.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.804ns (0.922ns logic, 4.882ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X64Y85.B3      net (fanout=4)        1.645   rbcp_reg/regXCEData<3>
    SLICE_X64Y85.BMUX    Tilo                  0.251   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X63Y85.SR      net (fanout=2)        0.521   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X63Y85.CLK     Trck                  0.280   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.939ns logic, 2.166ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X63Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.231ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.268ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y85.B2      net (fanout=598)      4.361   rst_read_sync
    SLICE_X64Y85.B       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X63Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      5.268ns (0.596ns logic, 4.672ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  4.930ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.569ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.DQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X64Y85.B3      net (fanout=4)        1.645   rbcp_reg/regXCEData<3>
    SLICE_X64Y85.B       Tilo                  0.205   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X63Y85.CLK     net (fanout=2)        0.311   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      2.569ns (0.613ns logic, 1.956ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_3_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X63Y85.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.826ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.826ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X64Y85.B3      net (fanout=4)        1.009   rbcp_reg/regXCEData<3>
    SLICE_X64Y85.BMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X63Y85.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X63Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.826ns (0.538ns logic, 1.288ns route)
                                                       (29.5% logic, 70.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.511ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y85.B2      net (fanout=598)      2.696   rst_read_sync
    SLICE_X64Y85.BMUX    Tilo                  0.183   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o1
    SLICE_X63Y85.SR      net (fanout=2)        0.279   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_839_o
    SLICE_X63Y85.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_3_LDC
                                                       trig_offset_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.511ns (0.536ns logic, 2.975ns route)
                                                       (15.3% logic, 84.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X63Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.475ns (data path)
  Source:               rbcp_reg/regXCEData_3 (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      1.475ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_3 to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.DQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_3
    SLICE_X64Y85.B3      net (fanout=4)        1.009   rbcp_reg/regXCEData<3>
    SLICE_X64Y85.B       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X63Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.342ns logic, 1.133ns route)
                                                       (23.2% logic, 76.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_3_LDC (SLICE_X63Y85.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.160ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_3_LDC (LATCH)
  Data Path Delay:      3.160ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X64Y85.B2      net (fanout=598)      2.696   rst_read_sync
    SLICE_X64Y85.B       Tilo                  0.142   trig_offset_reg_3_C_3
                                                       rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o1
    SLICE_X63Y85.CLK     net (fanout=2)        0.124   rst_read_TRIGGER_FREQ_OFFSET[3]_AND_838_o
    -------------------------------------------------  ---------------------------
    Total                                      3.160ns (0.340ns logic, 2.820ns route)
                                                       (10.8% logic, 89.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.532ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X59Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y81.C3      net (fanout=598)      4.077   rst_read_sync
    SLICE_X59Y81.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X59Y80.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X59Y80.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.532ns (0.984ns logic, 4.548ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.571ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X59Y81.C5      net (fanout=4)        1.099   rbcp_reg/regXCEData<2>
    SLICE_X59Y81.CMUX    Tilo                  0.313   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X59Y80.SR      net (fanout=2)        0.471   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X59Y80.CLK     Trck                  0.280   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.571ns (1.001ns logic, 1.570ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X59Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.305ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.194ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y81.C3      net (fanout=598)      4.077   rst_read_sync
    SLICE_X59Y81.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X59Y80.CLK     net (fanout=2)        0.467   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      5.194ns (0.650ns logic, 4.544ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.266ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.CQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X59Y81.C5      net (fanout=4)        1.099   rbcp_reg/regXCEData<2>
    SLICE_X59Y81.C       Tilo                  0.259   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X59Y80.CLK     net (fanout=2)        0.467   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.667ns logic, 1.566ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_2_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X59Y80.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.507ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X59Y81.C5      net (fanout=4)        0.685   rbcp_reg/regXCEData<2>
    SLICE_X59Y81.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X59Y80.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X59Y80.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.507ns (0.558ns logic, 0.949ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.377ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y81.C3      net (fanout=598)      2.557   rst_read_sync
    SLICE_X59Y81.CMUX    Tilo                  0.203   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o1
    SLICE_X59Y80.SR      net (fanout=2)        0.264   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_841_o
    SLICE_X59Y80.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_2_LDC
                                                       trig_offset_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.377ns (0.556ns logic, 2.821ns route)
                                                       (16.5% logic, 83.5% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X59Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.299ns (data path)
  Source:               rbcp_reg/regXCEData_2 (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      1.299ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_2 to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.CQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_2
    SLICE_X59Y81.C5      net (fanout=4)        0.685   rbcp_reg/regXCEData<2>
    SLICE_X59Y81.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X59Y80.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      1.299ns (0.356ns logic, 0.943ns route)
                                                       (27.4% logic, 72.6% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_2_LDC (SLICE_X59Y80.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.169ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_2_LDC (LATCH)
  Data Path Delay:      3.169ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X59Y81.C3      net (fanout=598)      2.557   rst_read_sync
    SLICE_X59Y81.C       Tilo                  0.156   trig_offset_reg_2_C_2
                                                       rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o1
    SLICE_X59Y80.CLK     net (fanout=2)        0.258   rst_read_TRIGGER_FREQ_OFFSET[2]_AND_840_o
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (0.354ns logic, 2.815ns route)
                                                       (11.2% logic, 88.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.057ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X51Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    3.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      4.057ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y86.C4      net (fanout=598)      2.601   rst_read_sync
    SLICE_X52Y86.CMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X51Y86.SR      net (fanout=2)        0.524   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X51Y86.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.057ns (0.932ns logic, 3.125ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y86.C3      net (fanout=4)        0.990   rbcp_reg/regXCEData<1>
    SLICE_X52Y86.CMUX    Tilo                  0.261   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X51Y86.SR      net (fanout=2)        0.524   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X51Y86.CLK     Trck                  0.280   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.463ns (0.949ns logic, 1.514ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X51Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  3.810ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      3.689ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y86.C4      net (fanout=598)      2.601   rst_read_sync
    SLICE_X52Y86.C       Tilo                  0.204   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X51Y86.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (0.595ns logic, 3.094ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.404ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.095ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.BQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y86.C3      net (fanout=4)        0.990   rbcp_reg/regXCEData<1>
    SLICE_X52Y86.C       Tilo                  0.204   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X51Y86.CLK     net (fanout=2)        0.493   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.095ns (0.612ns logic, 1.483ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_1_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X51Y86.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.419ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y86.C3      net (fanout=4)        0.591   rbcp_reg/regXCEData<1>
    SLICE_X52Y86.CMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X51Y86.SR      net (fanout=2)        0.282   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X51Y86.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.419ns (0.546ns logic, 0.873ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.436ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y86.C4      net (fanout=598)      1.610   rst_read_sync
    SLICE_X52Y86.CMUX    Tilo                  0.191   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o1
    SLICE_X51Y86.SR      net (fanout=2)        0.282   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_843_o
    SLICE_X51Y86.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_1_LDC
                                                       trig_offset_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (0.544ns logic, 1.892ns route)
                                                       (22.3% logic, 77.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X51Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.216ns (data path)
  Source:               rbcp_reg/regXCEData_1 (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      1.216ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_1 to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.BQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_1
    SLICE_X52Y86.C3      net (fanout=4)        0.591   rbcp_reg/regXCEData<1>
    SLICE_X52Y86.C       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X51Y86.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      1.216ns (0.356ns logic, 0.860ns route)
                                                       (29.3% logic, 70.7% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_1_LDC (SLICE_X51Y86.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.233ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_1_LDC (LATCH)
  Data Path Delay:      2.233ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X52Y86.C4      net (fanout=598)      1.610   rst_read_sync
    SLICE_X52Y86.C       Tilo                  0.156   trig_offset_reg_1_C_1
                                                       rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o1
    SLICE_X51Y86.CLK     net (fanout=2)        0.269   rst_read_TRIGGER_FREQ_OFFSET[1]_AND_842_o
    -------------------------------------------------  ---------------------------
    Total                                      2.233ns (0.354ns logic, 1.879ns route)
                                                       (15.9% logic, 84.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.775ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X43Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X42Y94.D5      net (fanout=892)      1.518   rst_sync
    SLICE_X42Y94.DMUX    Tilo                  0.251   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X43Y94.SR      net (fanout=2)        0.335   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X43Y94.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.775ns (0.922ns logic, 1.853ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X42Y94.D1      net (fanout=5)        1.037   rbcp_reg/regX94Data<7>
    SLICE_X42Y94.DMUX    Tilo                  0.251   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X43Y94.SR      net (fanout=2)        0.335   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X43Y94.CLK     Trck                  0.280   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.350ns (0.978ns logic, 1.372ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X43Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.412ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.588ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X42Y94.D5      net (fanout=892)      1.518   rst_sync
    SLICE_X42Y94.D       Tilo                  0.205   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X43Y94.CLK     net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.588ns (0.596ns logic, 1.992ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.837ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.163ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X42Y94.D1      net (fanout=5)        1.037   rbcp_reg/regX94Data<7>
    SLICE_X42Y94.D       Tilo                  0.205   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X43Y94.CLK     net (fanout=2)        0.474   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (0.652ns logic, 1.511ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_7_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_7_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X43Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.357ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.357ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X42Y94.D1      net (fanout=5)        0.613   rbcp_reg/regX94Data<7>
    SLICE_X42Y94.DMUX    Tilo                  0.183   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X43Y94.SR      net (fanout=2)        0.172   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X43Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.572ns logic, 0.785ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.608ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.608ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[7]_AND_782_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X42Y94.D5      net (fanout=892)      0.900   rst_sync
    SLICE_X42Y94.DMUX    Tilo                  0.183   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_783_o1
    SLICE_X43Y94.SR      net (fanout=2)        0.172   rst_DRS_SAMP_FREQ[7]_AND_783_o
    SLICE_X43Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_7_LDC
                                                       drs_sampfreq_reg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.608ns (0.536ns logic, 1.072ns route)
                                                       (33.3% logic, 66.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X43Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.280ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.280ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X42Y94.D1      net (fanout=5)        0.613   rbcp_reg/regX94Data<7>
    SLICE_X42Y94.D       Tilo                  0.142   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X43Y94.CLK     net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.280ns (0.376ns logic, 0.904ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_7_LDC (SLICE_X43Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_7_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X42Y94.D5      net (fanout=892)      0.900   rst_sync
    SLICE_X42Y94.D       Tilo                  0.142   data_formatter/fmt_c2<15>
                                                       rst_DRS_SAMP_FREQ[7]_AND_782_o1
    SLICE_X43Y94.CLK     net (fanout=2)        0.291   rst_DRS_SAMP_FREQ[7]_AND_782_o
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.340ns logic, 1.191ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.221ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X39Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.779ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y97.A1      net (fanout=892)      1.709   rst_sync
    SLICE_X38Y97.A       Tilo                  0.205   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X39Y97.CLK     net (fanout=2)        0.916   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.596ns logic, 2.625ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.593ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.407ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y97.A5      net (fanout=5)        0.839   rbcp_reg/regX94Data<6>
    SLICE_X38Y97.A       Tilo                  0.205   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X39Y97.CLK     net (fanout=2)        0.916   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      2.407ns (0.652ns logic, 1.755ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X39Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y97.A1      net (fanout=892)      1.709   rst_sync
    SLICE_X38Y97.AMUX    Tilo                  0.251   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X39Y97.SR      net (fanout=2)        0.497   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X39Y97.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (0.922ns logic, 2.206ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.314ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y97.A5      net (fanout=5)        0.839   rbcp_reg/regX94Data<6>
    SLICE_X38Y97.AMUX    Tilo                  0.251   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X39Y97.SR      net (fanout=2)        0.497   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X39Y97.CLK     Trck                  0.280   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.314ns (0.978ns logic, 1.336ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_6_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_6_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X39Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.337ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y97.A5      net (fanout=5)        0.469   rbcp_reg/regX94Data<6>
    SLICE_X38Y97.AMUX    Tilo                  0.183   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X39Y97.SR      net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X39Y97.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.337ns (0.572ns logic, 0.765ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.901ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.901ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[6]_AND_784_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y97.A1      net (fanout=892)      1.069   rst_sync
    SLICE_X38Y97.AMUX    Tilo                  0.183   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_785_o1
    SLICE_X39Y97.SR      net (fanout=2)        0.296   rst_DRS_SAMP_FREQ[6]_AND_785_o
    SLICE_X39Y97.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_6_LDC
                                                       drs_sampfreq_reg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.901ns (0.536ns logic, 1.365ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X39Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.343ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.343ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X38Y97.A5      net (fanout=5)        0.469   rbcp_reg/regX94Data<6>
    SLICE_X38Y97.A       Tilo                  0.142   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X39Y97.CLK     net (fanout=2)        0.498   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.343ns (0.376ns logic, 0.967ns route)
                                                       (28.0% logic, 72.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_6_LDC (SLICE_X39Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.907ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_6_LDC (LATCH)
  Data Path Delay:      1.907ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y97.A1      net (fanout=892)      1.069   rst_sync
    SLICE_X38Y97.A       Tilo                  0.142   drs_sampfreq_reg_6_C_6
                                                       rst_DRS_SAMP_FREQ[6]_AND_784_o1
    SLICE_X39Y97.CLK     net (fanout=2)        0.498   rst_DRS_SAMP_FREQ[6]_AND_784_o
    -------------------------------------------------  ---------------------------
    Total                                      1.907ns (0.340ns logic, 1.567ns route)
                                                       (17.8% logic, 82.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.955ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X36Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.045ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y97.A3      net (fanout=892)      1.358   rst_sync
    SLICE_X37Y97.A       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X36Y97.CLK     net (fanout=2)        0.947   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.650ns logic, 2.305ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.731ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.269ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y97.A4      net (fanout=5)        0.672   rbcp_reg/regX94Data<3>
    SLICE_X37Y97.A       Tilo                  0.259   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X36Y97.CLK     net (fanout=2)        0.947   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      2.269ns (0.650ns logic, 1.619ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X36Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.746ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y97.A3      net (fanout=892)      1.358   rst_sync
    SLICE_X37Y97.AMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X36Y97.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X36Y97.CLK     Trck                  0.215   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.746ns (0.919ns logic, 1.827ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.060ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y97.A4      net (fanout=5)        0.672   rbcp_reg/regX94Data<3>
    SLICE_X37Y97.AMUX    Tilo                  0.313   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X36Y97.SR      net (fanout=2)        0.469   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X36Y97.CLK     Trck                  0.215   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.060ns (0.919ns logic, 1.141ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_3_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_3_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X36Y97.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.123ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y97.A4      net (fanout=5)        0.349   rbcp_reg/regX94Data<3>
    SLICE_X37Y97.AMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X36Y97.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X36Y97.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.123ns (0.486ns logic, 0.637ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.636ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.636ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[3]_AND_790_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y97.A3      net (fanout=892)      0.862   rst_sync
    SLICE_X37Y97.AMUX    Tilo                  0.203   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_791_o1
    SLICE_X36Y97.SR      net (fanout=2)        0.288   rst_DRS_SAMP_FREQ[3]_AND_791_o
    SLICE_X36Y97.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_reg_3_LDC
                                                       drs_sampfreq_reg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.636ns (0.486ns logic, 1.150ns route)
                                                       (29.7% logic, 70.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X36Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.206ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.206ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X37Y97.A4      net (fanout=5)        0.349   rbcp_reg/regX94Data<3>
    SLICE_X37Y97.A       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X36Y97.CLK     net (fanout=2)        0.503   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.206ns (0.354ns logic, 0.852ns route)
                                                       (29.4% logic, 70.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_3_LDC (SLICE_X36Y97.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.719ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_3_LDC (LATCH)
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y97.A3      net (fanout=892)      0.862   rst_sync
    SLICE_X37Y97.A       Tilo                  0.156   drs_sampfreq_reg_3_C_3
                                                       rst_DRS_SAMP_FREQ[3]_AND_790_o1
    SLICE_X36Y97.CLK     net (fanout=2)        0.503   rst_DRS_SAMP_FREQ[3]_AND_790_o
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.354ns logic, 1.365ns route)
                                                       (20.6% logic, 79.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.601ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.601ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y94.A3      net (fanout=892)      1.174   rst_sync
    SLICE_X38Y94.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y94.SR      net (fanout=2)        0.505   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y94.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.601ns (0.922ns logic, 1.679ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.637ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X38Y94.A1      net (fanout=5)        0.880   rbcp_reg/regX94Data<5>
    SLICE_X38Y94.AMUX    Tilo                  0.251   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y94.SR      net (fanout=2)        0.505   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y94.CLK     Trck                  0.280   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.363ns (0.978ns logic, 1.385ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.549ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.451ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X38Y94.A3      net (fanout=892)      1.174   rst_sync
    SLICE_X38Y94.A       Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y94.CLK     net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.451ns (0.596ns logic, 1.855ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.787ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X38Y94.A1      net (fanout=5)        0.880   rbcp_reg/regX94Data<5>
    SLICE_X38Y94.A       Tilo                  0.205   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y94.CLK     net (fanout=2)        0.681   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.652ns logic, 1.561ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_5_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_5_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.391ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X38Y94.A1      net (fanout=5)        0.515   rbcp_reg/regX94Data<5>
    SLICE_X38Y94.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y94.SR      net (fanout=2)        0.304   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.391ns (0.572ns logic, 0.819ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[5]_AND_786_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y94.A3      net (fanout=892)      0.712   rst_sync
    SLICE_X38Y94.AMUX    Tilo                  0.183   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_787_o1
    SLICE_X39Y94.SR      net (fanout=2)        0.304   rst_DRS_SAMP_FREQ[5]_AND_787_o
    SLICE_X39Y94.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_5_LDC
                                                       drs_sampfreq_reg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.536ns logic, 1.016ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.245ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X38Y94.A1      net (fanout=5)        0.515   rbcp_reg/regX94Data<5>
    SLICE_X38Y94.A       Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y94.CLK     net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.376ns logic, 0.869ns route)
                                                       (30.2% logic, 69.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_5_LDC (SLICE_X39Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.406ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_5_LDC (LATCH)
  Data Path Delay:      1.406ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X38Y94.A3      net (fanout=892)      0.712   rst_sync
    SLICE_X38Y94.A       Tilo                  0.142   drs_sampfreq_TenMreg_7_LDC
                                                       rst_DRS_SAMP_FREQ[5]_AND_786_o1
    SLICE_X39Y94.CLK     net (fanout=2)        0.354   rst_DRS_SAMP_FREQ[5]_AND_786_o
    -------------------------------------------------  ---------------------------
    Total                                      1.406ns (0.340ns logic, 1.066ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.700ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X34Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.300ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.700ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X37Y95.B2      net (fanout=5)        1.214   rbcp_reg/regX94Data<4>
    SLICE_X37Y95.BMUX    Tilo                  0.313   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X34Y95.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X34Y95.CLK     Trck                  0.230   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.700ns (0.990ns logic, 1.710ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.599ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y95.B4      net (fanout=892)      1.169   rst_sync
    SLICE_X37Y95.BMUX    Tilo                  0.313   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X34Y95.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X34Y95.CLK     Trck                  0.230   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.599ns (0.934ns logic, 1.665ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X34Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.769ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.231ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X37Y95.B2      net (fanout=5)        1.214   rbcp_reg/regX94Data<4>
    SLICE_X37Y95.B       Tilo                  0.259   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X34Y95.CLK     net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.231ns (0.706ns logic, 1.525ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.870ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.130ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y95.B4      net (fanout=892)      1.169   rst_sync
    SLICE_X37Y95.B       Tilo                  0.259   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X34Y95.CLK     net (fanout=2)        0.311   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.650ns logic, 1.480ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_4_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_4_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X34Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.445ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.445ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y95.B4      net (fanout=892)      0.663   rst_sync
    SLICE_X37Y95.BMUX    Tilo                  0.203   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X34Y95.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X34Y95.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.445ns (0.508ns logic, 0.937ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[4]_AND_788_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X37Y95.B2      net (fanout=5)        0.732   rbcp_reg/regX94Data<4>
    SLICE_X37Y95.BMUX    Tilo                  0.203   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_789_o1
    SLICE_X34Y95.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[4]_AND_789_o
    SLICE_X34Y95.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_4_LDC
                                                       drs_sampfreq_reg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.544ns logic, 1.006ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X34Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.141ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.141ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y95.B4      net (fanout=892)      0.663   rst_sync
    SLICE_X37Y95.B       Tilo                  0.156   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X34Y95.CLK     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.354ns logic, 0.787ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_4_LDC (SLICE_X34Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.246ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_reg_4_LDC (LATCH)
  Data Path Delay:      1.246ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_reg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X37Y95.B2      net (fanout=5)        0.732   rbcp_reg/regX94Data<4>
    SLICE_X37Y95.B       Tilo                  0.156   drs_sampfreq_reg_4_C_4
                                                       rst_DRS_SAMP_FREQ[4]_AND_788_o1
    SLICE_X34Y95.CLK     net (fanout=2)        0.124   rst_DRS_SAMP_FREQ[4]_AND_788_o
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.390ns logic, 0.856ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.588ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X43Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.412ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X40Y99.A1      net (fanout=892)      2.135   rst_sync
    SLICE_X40Y99.AMUX    Tilo                  0.261   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X43Y99.CLK     Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.932ns logic, 2.656ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.881ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y99.A5      net (fanout=5)        0.428   rbcp_reg/regX94Data<0>
    SLICE_X40Y99.AMUX    Tilo                  0.261   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X43Y99.CLK     Trck                  0.280   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.881ns (0.932ns logic, 0.949ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.961ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X40Y99.A1      net (fanout=892)      2.135   rst_sync
    SLICE_X40Y99.A       Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (0.594ns logic, 2.445ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.668ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y99.A5      net (fanout=5)        0.428   rbcp_reg/regX94Data<0>
    SLICE_X40Y99.A       Tilo                  0.203   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.310   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.594ns logic, 0.738ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_0_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X43Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.018ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.018ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y99.A5      net (fanout=5)        0.195   rbcp_reg/regX94Data<0>
    SLICE_X40Y99.AMUX    Tilo                  0.191   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X43Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.018ns (0.544ns logic, 0.474ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.170ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[0]_AND_796_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X40Y99.A1      net (fanout=892)      1.347   rst_sync
    SLICE_X40Y99.AMUX    Tilo                  0.191   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_797_o1
    SLICE_X43Y99.SR      net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[0]_AND_797_o
    SLICE_X43Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_0_LDC
                                                       drs_sampfreq_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.170ns (0.544ns logic, 1.626ns route)
                                                       (25.1% logic, 74.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.672ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      0.672ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X40Y99.A5      net (fanout=5)        0.195   rbcp_reg/regX94Data<0>
    SLICE_X40Y99.A       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      0.672ns (0.354ns logic, 0.318ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_0_LDC (SLICE_X43Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.824ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_0_LDC (LATCH)
  Data Path Delay:      1.824ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X40Y99.A1      net (fanout=892)      1.347   rst_sync
    SLICE_X40Y99.A       Tilo                  0.156   drs_sampfreq_reg_0_C_0
                                                       rst_DRS_SAMP_FREQ[0]_AND_796_o1
    SLICE_X43Y99.CLK     net (fanout=2)        0.123   rst_DRS_SAMP_FREQ[0]_AND_796_o
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.354ns logic, 1.470ns route)
                                                       (19.4% logic, 80.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.949ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X34Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.051ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.949ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y98.A3      net (fanout=892)      1.519   rst_sync
    SLICE_X37Y98.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X34Y98.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X34Y98.CLK     Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.949ns (0.934ns logic, 2.015ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X37Y98.A4      net (fanout=5)        0.498   rbcp_reg/regX94Data<2>
    SLICE_X37Y98.AMUX    Tilo                  0.313   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X34Y98.SR      net (fanout=2)        0.496   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X34Y98.CLK     Trck                  0.230   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.934ns logic, 0.994ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X34Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.339ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.661ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X37Y98.A3      net (fanout=892)      1.519   rst_sync
    SLICE_X37Y98.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X34Y98.CLK     net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      2.661ns (0.650ns logic, 2.011ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.360ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X37Y98.A4      net (fanout=5)        0.498   rbcp_reg/regX94Data<2>
    SLICE_X37Y98.A       Tilo                  0.259   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X34Y98.CLK     net (fanout=2)        0.492   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.650ns logic, 0.990ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_2_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_2_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X34Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.036ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.036ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X37Y98.A4      net (fanout=5)        0.254   rbcp_reg/regX94Data<2>
    SLICE_X37Y98.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X34Y98.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X34Y98.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.508ns logic, 0.528ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.741ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[2]_AND_792_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y98.A3      net (fanout=892)      0.959   rst_sync
    SLICE_X37Y98.AMUX    Tilo                  0.203   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_793_o1
    SLICE_X34Y98.SR      net (fanout=2)        0.274   rst_DRS_SAMP_FREQ[2]_AND_793_o
    SLICE_X34Y98.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_reg_2_LDC
                                                       drs_sampfreq_reg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.508ns logic, 1.233ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X34Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.876ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      0.876ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X37Y98.A4      net (fanout=5)        0.254   rbcp_reg/regX94Data<2>
    SLICE_X37Y98.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X34Y98.CLK     net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      0.876ns (0.354ns logic, 0.522ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_2_LDC (SLICE_X34Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.581ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_2_LDC (LATCH)
  Data Path Delay:      1.581ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X37Y98.A3      net (fanout=892)      0.959   rst_sync
    SLICE_X37Y98.A       Tilo                  0.156   drs_sampfreq_reg_2_C_2
                                                       rst_DRS_SAMP_FREQ[2]_AND_792_o1
    SLICE_X34Y98.CLK     net (fanout=2)        0.268   rst_DRS_SAMP_FREQ[2]_AND_792_o
    -------------------------------------------------  ---------------------------
    Total                                      1.581ns (0.354ns logic, 1.227ns route)
                                                       (22.4% logic, 77.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP 
"TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.991ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.991ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X36Y99.A4      net (fanout=892)      1.538   rst_sync
    SLICE_X36Y99.AMUX    Tilo                  0.261   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y99.SR      net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y99.CLK     Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.991ns (0.932ns logic, 2.059ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y99.A1      net (fanout=5)        0.683   rbcp_reg/regX94Data<1>
    SLICE_X36Y99.AMUX    Tilo                  0.261   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y99.SR      net (fanout=2)        0.521   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y99.CLK     Trck                  0.280   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.136ns (0.932ns logic, 1.204ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.375ns (requirement - data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.625ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.391   rst_sync
                                                       rst_sync
    SLICE_X36Y99.A4      net (fanout=892)      1.538   rst_sync
    SLICE_X36Y99.A       Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y99.CLK     net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      2.625ns (0.594ns logic, 2.031ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.230ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      1.770ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y99.A1      net (fanout=5)        0.683   rbcp_reg/regX94Data<1>
    SLICE_X36Y99.A       Tilo                  0.203   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y99.CLK     net (fanout=2)        0.493   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.770ns (0.594ns logic, 1.176ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_reg_1_LDC = MAXDELAY TO TIMEGRP "TO_drs_sampfreq_reg_1_LDC"         TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y99.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y99.A1      net (fanout=5)        0.394   rbcp_reg/regX94Data<1>
    SLICE_X36Y99.AMUX    Tilo                  0.191   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y99.SR      net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.544ns logic, 0.673ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.756ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.756ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_DRS_SAMP_FREQ[1]_AND_794_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X36Y99.A4      net (fanout=892)      0.933   rst_sync
    SLICE_X36Y99.AMUX    Tilo                  0.191   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_795_o1
    SLICE_X35Y99.SR      net (fanout=2)        0.279   rst_DRS_SAMP_FREQ[1]_AND_795_o
    SLICE_X35Y99.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_reg_1_LDC
                                                       drs_sampfreq_reg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.544ns logic, 1.212ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.017ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.017ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X36Y99.A1      net (fanout=5)        0.394   rbcp_reg/regX94Data<1>
    SLICE_X36Y99.A       Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y99.CLK     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.017ns (0.354ns logic, 0.663ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_reg_1_LDC (SLICE_X35Y99.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.556ns (data path)
  Source:               rst_sync (FF)
  Destination:          drs_sampfreq_reg_1_LDC (LATCH)
  Data Path Delay:      1.556ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_sync to drs_sampfreq_reg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y95.DQ      Tcko                  0.198   rst_sync
                                                       rst_sync
    SLICE_X36Y99.A4      net (fanout=892)      0.933   rst_sync
    SLICE_X36Y99.A       Tilo                  0.156   drs_sampfreq_reg_1_C_1
                                                       rst_DRS_SAMP_FREQ[1]_AND_794_o1
    SLICE_X35Y99.CLK     net (fanout=2)        0.269   rst_DRS_SAMP_FREQ[1]_AND_794_o
    -------------------------------------------------  ---------------------------
    Total                                      1.556ns (0.354ns logic, 1.202ns route)
                                                       (22.8% logic, 77.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.201ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X38Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.D3      net (fanout=12)       1.550   rst_refclk
    SLICE_X40Y92.DMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X38Y94.SR      net (fanout=2)        0.713   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X38Y94.CLK     Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (0.938ns logic, 2.263ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.321ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y92.D2      net (fanout=5)        0.670   rbcp_reg/regX94Data<7>
    SLICE_X40Y92.DMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X38Y94.SR      net (fanout=2)        0.713   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X38Y94.CLK     Trck                  0.230   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.321ns (0.938ns logic, 1.383ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X38Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.169ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.831ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.D3      net (fanout=12)       1.550   rst_refclk
    SLICE_X40Y92.D       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X38Y94.CLK     net (fanout=2)        0.631   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.650ns logic, 2.181ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.049ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.951ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y92.D2      net (fanout=5)        0.670   rbcp_reg/regX94Data<7>
    SLICE_X40Y92.D       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X38Y94.CLK     net (fanout=2)        0.631   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.951ns (0.650ns logic, 1.301ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_7_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X38Y94.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.325ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.325ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y92.D2      net (fanout=5)        0.398   rbcp_reg/regX94Data<7>
    SLICE_X40Y92.DMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X38Y94.SR      net (fanout=2)        0.395   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X38Y94.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.325ns (0.532ns logic, 0.793ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.D3      net (fanout=12)       1.100   rst_refclk
    SLICE_X40Y92.DMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o1
    SLICE_X38Y94.SR      net (fanout=2)        0.395   rst_refclk_DRS_SAMP_FREQ[7]_AND_799_o
    SLICE_X38Y94.CLK     Tremck      (-Th)    -0.107   drs_sampfreq_TenMreg_7_LDC
                                                       drs_sampfreq_TenMreg_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.532ns logic, 1.495ns route)
                                                       (26.2% logic, 73.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X38Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.104ns (data path)
  Source:               rbcp_reg/regX94Data_7 (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.104ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_7 to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.DQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_7
    SLICE_X40Y92.D2      net (fanout=5)        0.398   rbcp_reg/regX94Data<7>
    SLICE_X40Y92.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X38Y94.CLK     net (fanout=2)        0.316   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.390ns logic, 0.714ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_7_LDC (SLICE_X38Y94.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.806ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_7_LDC (LATCH)
  Data Path Delay:      1.806ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.D3      net (fanout=12)       1.100   rst_refclk
    SLICE_X40Y92.D       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o1
    SLICE_X38Y94.CLK     net (fanout=2)        0.316   rst_refclk_DRS_SAMP_FREQ[7]_AND_798_o
    -------------------------------------------------  ---------------------------
    Total                                      1.806ns (0.390ns logic, 1.416ns route)
                                                       (21.6% logic, 78.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.803ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.197ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.803ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y95.A1      net (fanout=12)       1.234   rst_refclk
    SLICE_X40Y95.A       Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.803ns (0.650ns logic, 2.153ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.739ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.261ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X40Y95.A4      net (fanout=5)        0.692   rbcp_reg/regX94Data<4>
    SLICE_X40Y95.A       Tilo                  0.203   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.919   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      2.261ns (0.650ns logic, 1.611ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X40Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.341ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y95.A1      net (fanout=12)       1.234   rst_refclk
    SLICE_X40Y95.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X40Y95.CLK     Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.923ns logic, 1.736ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.883ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X40Y95.A4      net (fanout=5)        0.692   rbcp_reg/regX94Data<4>
    SLICE_X40Y95.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.502   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X40Y95.CLK     Trck                  0.215   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.923ns logic, 1.194ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_4_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X40Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.167ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X40Y95.A4      net (fanout=5)        0.356   rbcp_reg/regX94Data<4>
    SLICE_X40Y95.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X40Y95.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.510ns logic, 0.657ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y95.A1      net (fanout=12)       0.741   rst_refclk
    SLICE_X40Y95.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o1
    SLICE_X40Y95.SR      net (fanout=2)        0.301   rst_refclk_DRS_SAMP_FREQ[4]_AND_805_o
    SLICE_X40Y95.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_4_LDC
                                                       drs_sampfreq_TenMreg_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.510ns logic, 1.042ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.247ns (data path)
  Source:               rbcp_reg/regX94Data_4 (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.247ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_4 to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.AQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_4
    SLICE_X40Y95.A4      net (fanout=5)        0.356   rbcp_reg/regX94Data<4>
    SLICE_X40Y95.A       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.390ns logic, 0.857ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_4_LDC (SLICE_X40Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.632ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_4_LDC (LATCH)
  Data Path Delay:      1.632ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y95.A1      net (fanout=12)       0.741   rst_refclk
    SLICE_X40Y95.A       Tilo                  0.156   drs_sampfreq_TenMreg_4_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o1
    SLICE_X40Y95.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[4]_AND_804_o
    -------------------------------------------------  ---------------------------
    Total                                      1.632ns (0.390ns logic, 1.242ns route)
                                                       (23.9% logic, 76.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.190ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X41Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X40Y92.C4      net (fanout=5)        0.712   rbcp_reg/regX94Data<6>
    SLICE_X40Y92.CMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.490   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X41Y93.CLK     Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.190ns (0.988ns logic, 1.202ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.805ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.C3      net (fanout=12)       0.327   rst_refclk
    SLICE_X40Y92.CMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.490   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X41Y93.CLK     Trck                  0.280   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.805ns (0.988ns logic, 0.817ns route)
                                                       (54.7% logic, 45.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.167ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X40Y92.C4      net (fanout=5)        0.712   rbcp_reg/regX94Data<6>
    SLICE_X40Y92.C       Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (0.651ns logic, 1.182ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.552ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.448ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.C3      net (fanout=12)       0.327   rst_refclk
    SLICE_X40Y92.C       Tilo                  0.204   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.448ns (0.651ns logic, 0.797ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_6_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X41Y93.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.031ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.031ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.C3      net (fanout=12)       0.188   rst_refclk
    SLICE_X40Y92.CMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X41Y93.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.031ns (0.580ns logic, 0.451ns route)
                                                       (56.3% logic, 43.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.273ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X40Y92.C4      net (fanout=5)        0.430   rbcp_reg/regX94Data<6>
    SLICE_X40Y92.CMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o1
    SLICE_X41Y93.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[6]_AND_801_o
    SLICE_X41Y93.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_6_LDC
                                                       drs_sampfreq_TenMreg_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.580ns logic, 0.693ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.839ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      0.839ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.C3      net (fanout=12)       0.188   rst_refclk
    SLICE_X40Y92.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      0.839ns (0.390ns logic, 0.449ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_6_LDC (SLICE_X41Y93.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.081ns (data path)
  Source:               rbcp_reg/regX94Data_6 (FF)
  Destination:          drs_sampfreq_TenMreg_6_LDC (LATCH)
  Data Path Delay:      1.081ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_6 to drs_sampfreq_TenMreg_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.CQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_6
    SLICE_X40Y92.C4      net (fanout=5)        0.430   rbcp_reg/regX94Data<6>
    SLICE_X40Y92.C       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o1
    SLICE_X41Y93.CLK     net (fanout=2)        0.261   rst_refclk_DRS_SAMP_FREQ[6]_AND_800_o
    -------------------------------------------------  ---------------------------
    Total                                      1.081ns (0.390ns logic, 0.691ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.380ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X43Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.620ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.380ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.A3      net (fanout=12)       0.871   rst_refclk
    SLICE_X40Y92.AMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X43Y92.SR      net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X43Y92.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.380ns (0.988ns logic, 1.392ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X40Y92.A2      net (fanout=5)        0.639   rbcp_reg/regX94Data<5>
    SLICE_X40Y92.AMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X43Y92.SR      net (fanout=2)        0.521   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X43Y92.CLK     Trck                  0.280   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.148ns (0.988ns logic, 1.160ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X43Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  98.168ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.832ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.A3      net (fanout=12)       0.871   rst_refclk
    SLICE_X40Y92.A       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X43Y92.CLK     net (fanout=2)        0.311   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.832ns (0.650ns logic, 1.182ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.400ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.600ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.447   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X40Y92.A2      net (fanout=5)        0.639   rbcp_reg/regX94Data<5>
    SLICE_X40Y92.A       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X43Y92.CLK     net (fanout=2)        0.311   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.600ns (0.650ns logic, 0.950ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_5_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X43Y92.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X40Y92.A2      net (fanout=5)        0.374   rbcp_reg/regX94Data<5>
    SLICE_X40Y92.AMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X43Y92.SR      net (fanout=2)        0.279   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X43Y92.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.580ns logic, 0.653ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.351ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.A3      net (fanout=12)       0.492   rst_refclk
    SLICE_X40Y92.AMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o1
    SLICE_X43Y92.SR      net (fanout=2)        0.279   rst_refclk_DRS_SAMP_FREQ[5]_AND_803_o
    SLICE_X43Y92.CLK     Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_5_LDC
                                                       drs_sampfreq_TenMreg_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.351ns (0.580ns logic, 0.771ns route)
                                                       (42.9% logic, 57.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X43Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.888ns (data path)
  Source:               rbcp_reg/regX94Data_5 (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      0.888ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_5 to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y90.BQ      Tcko                  0.234   rbcp_reg/regX94Data<7>
                                                       rbcp_reg/regX94Data_5
    SLICE_X40Y92.A2      net (fanout=5)        0.374   rbcp_reg/regX94Data<5>
    SLICE_X40Y92.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X43Y92.CLK     net (fanout=2)        0.124   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      0.888ns (0.390ns logic, 0.498ns route)
                                                       (43.9% logic, 56.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_5_LDC (SLICE_X43Y92.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.006ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_5_LDC (LATCH)
  Data Path Delay:      1.006ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.A3      net (fanout=12)       0.492   rst_refclk
    SLICE_X40Y92.A       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o1
    SLICE_X43Y92.CLK     net (fanout=2)        0.124   rst_refclk_DRS_SAMP_FREQ[5]_AND_802_o
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.390ns logic, 0.616ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.037ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.037ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y98.A2      net (fanout=12)       1.609   rst_refclk
    SLICE_X40Y98.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X40Y98.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X40Y98.CLK     Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.037ns (0.923ns logic, 2.114ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.902ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y98.A3      net (fanout=5)        0.530   rbcp_reg/regX94Data<3>
    SLICE_X40Y98.AMUX    Tilo                  0.261   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X40Y98.SR      net (fanout=2)        0.505   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X40Y98.CLK     Trck                  0.215   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.902ns (0.867ns logic, 1.035ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.124ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y98.A2      net (fanout=12)       1.609   rst_refclk
    SLICE_X40Y98.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X40Y98.CLK     net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.650ns logic, 2.226ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.259ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.741ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y98.A3      net (fanout=5)        0.530   rbcp_reg/regX94Data<3>
    SLICE_X40Y98.A       Tilo                  0.203   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X40Y98.CLK     net (fanout=2)        0.617   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.741ns (0.594ns logic, 1.147ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_3_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.075ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.075ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y98.A3      net (fanout=5)        0.297   rbcp_reg/regX94Data<3>
    SLICE_X40Y98.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X40Y98.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X40Y98.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.474ns logic, 0.601ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.785ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.785ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y98.A2      net (fanout=12)       0.971   rst_refclk
    SLICE_X40Y98.AMUX    Tilo                  0.191   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o1
    SLICE_X40Y98.SR      net (fanout=2)        0.304   rst_refclk_DRS_SAMP_FREQ[3]_AND_807_o
    SLICE_X40Y98.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_3_LDC
                                                       drs_sampfreq_TenMreg_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.785ns (0.510ns logic, 1.275ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.981ns (data path)
  Source:               rbcp_reg/regX94Data_3 (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_3 to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.DQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_3
    SLICE_X40Y98.A3      net (fanout=5)        0.297   rbcp_reg/regX94Data<3>
    SLICE_X40Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X40Y98.CLK     net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.354ns logic, 0.627ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_3_LDC (SLICE_X40Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.691ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_3_LDC (LATCH)
  Data Path Delay:      1.691ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y98.A2      net (fanout=12)       0.971   rst_refclk
    SLICE_X40Y98.A       Tilo                  0.156   drs_sampfreq_TenMreg_3_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o1
    SLICE_X40Y98.CLK     net (fanout=2)        0.330   rst_refclk_DRS_SAMP_FREQ[3]_AND_806_o
    -------------------------------------------------  ---------------------------
    Total                                      1.691ns (0.390ns logic, 1.301ns route)
                                                       (23.1% logic, 76.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.684ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X40Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    97.316ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.684ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y92.B4      net (fanout=5)        0.942   rbcp_reg/regX94Data<2>
    SLICE_X40Y92.BMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.875   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X40Y96.CLK     Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.684ns (0.867ns logic, 1.817ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.B2      net (fanout=12)       0.473   rst_refclk
    SLICE_X40Y92.BMUX    Tilo                  0.261   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.875   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X40Y96.CLK     Trck                  0.215   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.271ns (0.923ns logic, 1.348ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  97.560ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.440ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y92.B4      net (fanout=5)        0.942   rbcp_reg/regX94Data<2>
    SLICE_X40Y92.B       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.904   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      2.440ns (0.594ns logic, 1.846ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.973ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.B2      net (fanout=12)       0.473   rst_refclk
    SLICE_X40Y92.B       Tilo                  0.203   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.904   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.650ns logic, 1.377ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_2_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X40Y96.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.263ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.B2      net (fanout=12)       0.245   rst_refclk
    SLICE_X40Y92.BMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.508   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X40Y96.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.263ns (0.510ns logic, 0.753ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.519ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.519ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y92.B4      net (fanout=5)        0.537   rbcp_reg/regX94Data<2>
    SLICE_X40Y92.BMUX    Tilo                  0.191   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o1
    SLICE_X40Y96.SR      net (fanout=2)        0.508   rst_refclk_DRS_SAMP_FREQ[2]_AND_809_o
    SLICE_X40Y96.CLK     Tremck      (-Th)    -0.085   drs_sampfreq_TenMreg_2_LDC
                                                       drs_sampfreq_TenMreg_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.519ns (0.474ns logic, 1.045ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X40Y92.B2      net (fanout=12)       0.245   rst_refclk
    SLICE_X40Y92.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.390ns logic, 0.746ns route)
                                                       (34.3% logic, 65.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_2_LDC (SLICE_X40Y96.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.392ns (data path)
  Source:               rbcp_reg/regX94Data_2 (FF)
  Destination:          drs_sampfreq_TenMreg_2_LDC (LATCH)
  Data Path Delay:      1.392ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_2 to drs_sampfreq_TenMreg_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.CQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_2
    SLICE_X40Y92.B4      net (fanout=5)        0.537   rbcp_reg/regX94Data<2>
    SLICE_X40Y92.B       Tilo                  0.156   rst_refclk
                                                       rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o1
    SLICE_X40Y96.CLK     net (fanout=2)        0.501   rst_refclk_DRS_SAMP_FREQ[2]_AND_808_o
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.354ns logic, 1.038ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.311ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X41Y100.A1     net (fanout=12)       1.802   rst_refclk
    SLICE_X41Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X41Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X41Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.311ns (1.040ns logic, 2.271ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    98.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.871ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y100.A5     net (fanout=5)        0.418   rbcp_reg/regX94Data<1>
    SLICE_X41Y100.AMUX   Tilo                  0.313   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X41Y100.SR     net (fanout=2)        0.469   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X41Y100.CLK    Trck                  0.280   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.871ns (0.984ns logic, 0.887ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.811ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.189ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X41Y100.A1     net (fanout=12)       1.802   rst_refclk
    SLICE_X41Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X41Y100.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      3.189ns (0.706ns logic, 2.483ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  98.251ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      1.749ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y100.A5     net (fanout=5)        0.418   rbcp_reg/regX94Data<1>
    SLICE_X41Y100.A      Tilo                  0.259   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X41Y100.CLK    net (fanout=2)        0.681   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.749ns (0.650ns logic, 1.099ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_1_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.070ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.070ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y100.A5     net (fanout=5)        0.226   rbcp_reg/regX94Data<1>
    SLICE_X41Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X41Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X41Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.070ns (0.556ns logic, 0.514ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.972ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.972ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X41Y100.A1     net (fanout=12)       1.092   rst_refclk
    SLICE_X41Y100.AMUX   Tilo                  0.203   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o1
    SLICE_X41Y100.SR     net (fanout=2)        0.288   rst_refclk_DRS_SAMP_FREQ[1]_AND_811_o
    SLICE_X41Y100.CLK    Tremck      (-Th)    -0.155   drs_sampfreq_TenMreg_1_LDC
                                                       drs_sampfreq_TenMreg_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.972ns (0.592ns logic, 1.380ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.934ns (data path)
  Source:               rbcp_reg/regX94Data_1 (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      0.934ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_1 to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.BQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_1
    SLICE_X41Y100.A5     net (fanout=5)        0.226   rbcp_reg/regX94Data<1>
    SLICE_X41Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X41Y100.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      0.934ns (0.354ns logic, 0.580ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_1_LDC (SLICE_X41Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.836ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_1_LDC (LATCH)
  Data Path Delay:      1.836ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X41Y100.A1     net (fanout=12)       1.092   rst_refclk
    SLICE_X41Y100.A      Tilo                  0.156   drs_sampfreq_TenMreg_1_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o1
    SLICE_X41Y100.CLK    net (fanout=2)        0.354   rst_refclk_DRS_SAMP_FREQ[1]_AND_810_o
    -------------------------------------------------  ---------------------------
    Total                                      1.836ns (0.390ns logic, 1.446ns route)
                                                       (21.2% logic, 78.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP       
  "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.162ns.
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X41Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    96.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X41Y98.D2      net (fanout=12)       1.606   rst_refclk
    SLICE_X41Y98.DMUX    Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X41Y98.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X41Y98.CLK     Trck                  0.326   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (1.086ns logic, 2.076ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    97.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X41Y98.D3      net (fanout=5)        0.543   rbcp_reg/regX94Data<0>
    SLICE_X41Y98.DMUX    Tilo                  0.313   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X41Y98.SR      net (fanout=2)        0.470   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X41Y98.CLK     Trck                  0.326   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (1.030ns logic, 1.013ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X41Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  96.843ns (requirement - data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      3.157ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Maximum Data Path at Slow Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.447   rst_refclk
                                                       rst_refclk
    SLICE_X41Y98.D2      net (fanout=12)       1.606   rst_refclk
    SLICE_X41Y98.D       Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X41Y98.CLK     net (fanout=2)        0.845   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.706ns logic, 2.451ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  97.962ns (requirement - data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          100.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.391   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X41Y98.D3      net (fanout=5)        0.543   rbcp_reg/regX94Data<0>
    SLICE_X41Y98.D       Tilo                  0.259   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X41Y98.CLK     net (fanout=2)        0.845   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.650ns logic, 1.388ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_sampfreq_TenMreg_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_sampfreq_TenMreg_0_LDC" TS_dcm_extclk_clk180 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X41Y98.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X41Y98.D3      net (fanout=5)        0.322   rbcp_reg/regX94Data<0>
    SLICE_X41Y98.DMUX    Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X41Y98.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X41Y98.CLK     Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.560ns logic, 0.585ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.841ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.841ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         pps rising
  Destination Clock:    rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X41Y98.D2      net (fanout=12)       0.982   rst_refclk
    SLICE_X41Y98.DMUX    Tilo                  0.203   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o1
    SLICE_X41Y98.SR      net (fanout=2)        0.263   rst_refclk_DRS_SAMP_FREQ[0]_AND_813_o
    SLICE_X41Y98.CLK     Tremck      (-Th)    -0.159   drs_sampfreq_TenMreg_0_LDC
                                                       drs_sampfreq_TenMreg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.841ns (0.596ns logic, 1.245ns route)
                                                       (32.4% logic, 67.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X41Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.115ns (data path)
  Source:               rbcp_reg/regX94Data_0 (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.115ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regX94Data_0 to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y99.AQ      Tcko                  0.198   rbcp_reg/regX94Data<3>
                                                       rbcp_reg/regX94Data_0
    SLICE_X41Y98.D3      net (fanout=5)        0.322   rbcp_reg/regX94Data<0>
    SLICE_X41Y98.D       Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X41Y98.CLK     net (fanout=2)        0.439   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.115ns (0.354ns logic, 0.761ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

Paths for end point drs_sampfreq_TenMreg_0_LDC (SLICE_X41Y98.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.811ns (data path)
  Source:               rst_refclk (FF)
  Destination:          drs_sampfreq_TenMreg_0_LDC (LATCH)
  Data Path Delay:      1.811ns (Levels of Logic = 1)
  Source Clock:         pps rising

  Minimum Data Path at Fast Process Corner: rst_refclk to drs_sampfreq_TenMreg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y92.AQ      Tcko                  0.234   rst_refclk
                                                       rst_refclk
    SLICE_X41Y98.D2      net (fanout=12)       0.982   rst_refclk
    SLICE_X41Y98.D       Tilo                  0.156   drs_sampfreq_TenMreg_0_LDC
                                                       rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o1
    SLICE_X41Y98.CLK     net (fanout=2)        0.439   rst_refclk_DRS_SAMP_FREQ[0]_AND_812_o
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.390ns logic, 1.421ns route)
                                                       (21.5% logic, 78.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP 
"TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.623ns.
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X63Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.623ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y81.B3      net (fanout=598)      4.143   rst_read_sync
    SLICE_X61Y81.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X63Y81.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X63Y81.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.623ns (0.984ns logic, 4.639ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X61Y81.B5      net (fanout=4)        1.099   rbcp_reg/regXCEData<0>
    SLICE_X61Y81.BMUX    Tilo                  0.313   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X63Y81.SR      net (fanout=2)        0.496   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X63Y81.CLK     Trck                  0.280   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (1.001ns logic, 1.595ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X63Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  2.214ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      5.285ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y81.B3      net (fanout=598)      4.143   rst_read_sync
    SLICE_X61Y81.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X63Y81.CLK     net (fanout=2)        0.492   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      5.285ns (0.650ns logic, 4.635ns route)
                                                       (12.3% logic, 87.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  5.241ns (requirement - data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          7.499ns
  Data Path Delay:      2.258ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.AQ      Tcko                  0.408   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X61Y81.B5      net (fanout=4)        1.099   rbcp_reg/regXCEData<0>
    SLICE_X61Y81.B       Tilo                  0.259   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X63Y81.CLK     net (fanout=2)        0.492   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      2.258ns (0.667ns logic, 1.591ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_trig_offset_reg_0_LDC = MAXDELAY TO TIMEGRP "TO_trig_offset_reg_0_LDC"         TS_dcm_v5_clkout0 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X63Y81.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_133m rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X61Y81.B5      net (fanout=4)        0.661   rbcp_reg/regXCEData<0>
    SLICE_X61Y81.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X63Y81.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X63Y81.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.558ns logic, 0.935ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.429ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y81.B3      net (fanout=598)      2.599   rst_read_sync
    SLICE_X61Y81.BMUX    Tilo                  0.203   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o1
    SLICE_X63Y81.SR      net (fanout=2)        0.274   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_845_o
    SLICE_X63Y81.CLK     Tremck      (-Th)    -0.155   trig_offset_reg_0_LDC
                                                       trig_offset_reg_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.556ns logic, 2.873ns route)
                                                       (16.2% logic, 83.8% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X63Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.285ns (data path)
  Source:               rbcp_reg/regXCEData_0 (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      1.285ns (Levels of Logic = 1)
  Source Clock:         clk_133m rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rbcp_reg/regXCEData_0 to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y79.AQ      Tcko                  0.200   rbcp_reg/regXCEData<3>
                                                       rbcp_reg/regXCEData_0
    SLICE_X61Y81.B5      net (fanout=4)        0.661   rbcp_reg/regXCEData<0>
    SLICE_X61Y81.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X63Y81.CLK     net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.356ns logic, 0.929ns route)
                                                       (27.7% logic, 72.3% route)
--------------------------------------------------------------------------------

Paths for end point trig_offset_reg_0_LDC (SLICE_X63Y81.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.221ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          trig_offset_reg_0_LDC (LATCH)
  Data Path Delay:      3.221ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to trig_offset_reg_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X61Y81.B3      net (fanout=598)      2.599   rst_read_sync
    SLICE_X61Y81.B       Tilo                  0.156   trig_offset_reg_0_C_0
                                                       rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o1
    SLICE_X63Y81.CLK     net (fanout=2)        0.268   rst_read_TRIGGER_FREQ_OFFSET[0]_AND_844_o
    -------------------------------------------------  ---------------------------
    Total                                      3.221ns (0.354ns logic, 2.867ns route)
                                                       (11.0% logic, 89.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP        
 "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.548ns.
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X78Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  9.452ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.548ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y95.A3      net (fanout=598)      4.149   rst_read_sync
    SLICE_X79Y95.A       Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X78Y95.CLK     net (fanout=2)        0.749   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      5.548ns (0.650ns logic, 4.898ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  11.769ns (requirement - data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.231ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y85.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X79Y95.A5      net (fanout=4)        1.815   cfifo_progfull
    SLICE_X79Y95.A       Tilo                  0.259   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X78Y95.CLK     net (fanout=2)        0.749   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.231ns (0.667ns logic, 2.564ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X78Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    9.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      5.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y95.A3      net (fanout=598)      4.149   rst_read_sync
    SLICE_X79Y95.AMUX    Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X78Y95.SR      net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X78Y95.CLK     Trck                  0.215   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.537ns (0.919ns logic, 4.618ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    11.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.220ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y85.CQ      Tcko                  0.408   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X79Y95.A5      net (fanout=4)        1.815   cfifo_progfull
    SLICE_X79Y95.AMUX    Tilo                  0.313   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X78Y95.SR      net (fanout=2)        0.469   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X78Y95.CLK     Trck                  0.215   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.220ns (0.936ns logic, 2.284ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_cfifo_progfull_ir_LDC = MAXDELAY TO TIMEGRP         "TO_drs_cfifo_progfull_ir_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X78Y95.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.854ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.854ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y85.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X79Y95.A5      net (fanout=4)        1.078   cfifo_progfull
    SLICE_X79Y95.AMUX    Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X78Y95.SR      net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X78Y95.CLK     Tremck      (-Th)    -0.085   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.854ns (0.488ns logic, 1.366ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      3.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      3.432ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_cfifo_progfull_AND_850_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y95.A3      net (fanout=598)      2.658   rst_read_sync
    SLICE_X79Y95.AMUX    Tilo                  0.203   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_851_o1
    SLICE_X78Y95.SR      net (fanout=2)        0.288   rst_read_drs_cfifo_progfull_AND_851_o
    SLICE_X78Y95.CLK     Tremck      (-Th)    -0.085   drs_cfifo_progfull_ir_LDC
                                                       drs_cfifo_progfull_ir_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.432ns (0.486ns logic, 2.946ns route)
                                                       (14.2% logic, 85.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X78Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.856ns (data path)
  Source:               counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      1.856ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y85.CQ      Tcko                  0.200   cfifo_progfull
                                                       counter_read/counter_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X79Y95.A5      net (fanout=4)        1.078   cfifo_progfull
    SLICE_X79Y95.A       Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X78Y95.CLK     net (fanout=2)        0.422   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      1.856ns (0.356ns logic, 1.500ns route)
                                                       (19.2% logic, 80.8% route)
--------------------------------------------------------------------------------

Paths for end point drs_cfifo_progfull_ir_LDC (SLICE_X78Y95.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   3.434ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_cfifo_progfull_ir_LDC (LATCH)
  Data Path Delay:      3.434ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_cfifo_progfull_ir_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X79Y95.A3      net (fanout=598)      2.658   rst_read_sync
    SLICE_X79Y95.A       Tilo                  0.156   drs_cfifo_progfull_ir_C
                                                       rst_read_drs_cfifo_progfull_AND_850_o1
    SLICE_X78Y95.CLK     net (fanout=2)        0.422   rst_read_drs_cfifo_progfull_AND_850_o
    -------------------------------------------------  ---------------------------
    Total                                      3.434ns (0.354ns logic, 3.080ns route)
                                                       (10.3% logic, 89.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.952ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y102.B4     net (fanout=598)      2.731   rst_read_sync
    SLICE_X71Y102.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y102.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.919ns logic, 3.033ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.689ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y102.B1     net (fanout=4)        1.034   dfifo_progfull<0>
    SLICE_X71Y102.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y102.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (0.975ns logic, 1.336ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.309ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.691ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y102.B4     net (fanout=598)      2.731   rst_read_sync
    SLICE_X71Y102.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y102.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      3.691ns (0.650ns logic, 3.041ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.950ns (requirement - data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.050ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.447   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y102.B1     net (fanout=4)        1.034   dfifo_progfull<0>
    SLICE_X71Y102.B      Tilo                  0.259   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y102.CLK    net (fanout=2)        0.310   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.050ns (0.706ns logic, 1.344ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_0_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_0_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.321ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y102.B1     net (fanout=4)        0.640   dfifo_progfull<0>
    SLICE_X71Y102.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y102.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.321ns (0.522ns logic, 0.799ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.319ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[0]_AND_866_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y102.B4     net (fanout=598)      1.674   rst_read_sync
    SLICE_X71Y102.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_867_o1
    SLICE_X70Y102.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[0]_AND_867_o
    SLICE_X70Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_0_LDC
                                                       drs_dfifo_progfull_ir_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (0.486ns logic, 1.833ns route)
                                                       (21.0% logic, 79.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.195ns (data path)
  Source:               DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      1.195ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y106.AQ     Tcko                  0.234   dfifo_progfull<0>
                                                       DRS_READ_GEN[0].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y102.B1     net (fanout=4)        0.640   dfifo_progfull<0>
    SLICE_X71Y102.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y102.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      1.195ns (0.390ns logic, 0.805ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_0_LDC (SLICE_X70Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.193ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_0_LDC (LATCH)
  Data Path Delay:      2.193ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y102.B4     net (fanout=598)      1.674   rst_read_sync
    SLICE_X71Y102.B      Tilo                  0.156   drs_dfifo_progfull_ir_0_C_0
                                                       rst_read_drs_dfifo_progfull[0]_AND_866_o1
    SLICE_X70Y102.CLK    net (fanout=2)        0.165   rst_read_drs_dfifo_progfull[0]_AND_866_o
    -------------------------------------------------  ---------------------------
    Total                                      2.193ns (0.354ns logic, 1.839ns route)
                                                       (16.1% logic, 83.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.195ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X73Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y104.B3     net (fanout=598)      2.943   rst_read_sync
    SLICE_X72Y104.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X73Y104.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X73Y104.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (0.922ns logic, 3.273ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y104.B5     net (fanout=4)        0.922   dfifo_progfull<3>
    SLICE_X72Y104.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X73Y104.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X73Y104.CLK    Trck                  0.280   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (0.939ns logic, 1.252ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X73Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.984ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.016ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y104.B3     net (fanout=598)      2.943   rst_read_sync
    SLICE_X72Y104.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X73Y104.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      4.016ns (0.596ns logic, 3.420ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.988ns (requirement - data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.012ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.AQ     Tcko                  0.408   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y104.B5     net (fanout=4)        0.922   dfifo_progfull<3>
    SLICE_X72Y104.B      Tilo                  0.205   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X73Y104.CLK    net (fanout=2)        0.477   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.012ns (0.613ns logic, 1.399ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_3_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_3_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X73Y104.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.277ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y104.B5     net (fanout=4)        0.572   dfifo_progfull<3>
    SLICE_X72Y104.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X73Y104.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X73Y104.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.538ns logic, 0.739ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.562ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.562ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[3]_AND_860_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y104.B3     net (fanout=598)      1.859   rst_read_sync
    SLICE_X72Y104.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_861_o1
    SLICE_X73Y104.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[3]_AND_861_o
    SLICE_X73Y104.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_3_LDC
                                                       drs_dfifo_progfull_ir_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.562ns (0.536ns logic, 2.026ns route)
                                                       (20.9% logic, 79.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X73Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.208ns (data path)
  Source:               DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X76Y105.AQ     Tcko                  0.200   dfifo_progfull<3>
                                                       DRS_READ_GEN[3].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X72Y104.B5     net (fanout=4)        0.572   dfifo_progfull<3>
    SLICE_X72Y104.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X73Y104.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.342ns logic, 0.866ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_3_LDC (SLICE_X73Y104.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.493ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_3_LDC (LATCH)
  Data Path Delay:      2.493ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X72Y104.B3     net (fanout=598)      1.859   rst_read_sync
    SLICE_X72Y104.B      Tilo                  0.142   drs_dfifo_progfull_ir_3_C_3
                                                       rst_read_drs_dfifo_progfull[3]_AND_860_o1
    SLICE_X73Y104.CLK    net (fanout=2)        0.294   rst_read_drs_dfifo_progfull[3]_AND_860_o
    -------------------------------------------------  ---------------------------
    Total                                      2.493ns (0.340ns logic, 2.153ns route)
                                                       (13.6% logic, 86.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.387ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X70Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.387ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y107.D4     net (fanout=598)      3.006   rst_read_sync
    SLICE_X71Y107.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X70Y107.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X70Y107.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.387ns (0.919ns logic, 3.468ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.862ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y107.D5     net (fanout=4)        1.425   dfifo_progfull<1>
    SLICE_X71Y107.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X70Y107.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X70Y107.CLK    Trck                  0.215   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.862ns (0.975ns logic, 1.887ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X70Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.870ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y107.D4     net (fanout=598)      3.006   rst_read_sync
    SLICE_X71Y107.D      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X70Y107.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.650ns logic, 3.480ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.395ns (requirement - data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.605ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.AQ     Tcko                  0.447   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y107.D5     net (fanout=4)        1.425   dfifo_progfull<1>
    SLICE_X71Y107.D      Tilo                  0.259   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X70Y107.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.605ns (0.706ns logic, 1.899ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_1_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_1_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X70Y107.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.574ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y107.D5     net (fanout=4)        0.797   dfifo_progfull<1>
    SLICE_X71Y107.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X70Y107.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X70Y107.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.574ns (0.522ns logic, 1.052ns route)
                                                       (33.2% logic, 66.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.616ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.616ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[1]_AND_864_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y107.D4     net (fanout=598)      1.875   rst_read_sync
    SLICE_X71Y107.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_865_o1
    SLICE_X70Y107.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[1]_AND_865_o
    SLICE_X70Y107.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_1_LDC
                                                       drs_dfifo_progfull_ir_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.486ns logic, 2.130ns route)
                                                       (18.6% logic, 81.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X70Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.478ns (data path)
  Source:               DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      1.478ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y106.AQ     Tcko                  0.234   dfifo_progfull<1>
                                                       DRS_READ_GEN[1].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y107.D5     net (fanout=4)        0.797   dfifo_progfull<1>
    SLICE_X71Y107.D      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X70Y107.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      1.478ns (0.390ns logic, 1.088ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_1_LDC (SLICE_X70Y107.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.520ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_1_LDC (LATCH)
  Data Path Delay:      2.520ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y107.D4     net (fanout=598)      1.875   rst_read_sync
    SLICE_X71Y107.D      Tilo                  0.156   drs_dfifo_progfull_ir_1_C_1
                                                       rst_read_drs_dfifo_progfull[1]_AND_864_o1
    SLICE_X70Y107.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[1]_AND_864_o
    -------------------------------------------------  ---------------------------
    Total                                      2.520ns (0.354ns logic, 2.166ns route)
                                                       (14.0% logic, 86.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.756ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X66Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y102.D5     net (fanout=598)      2.375   rst_read_sync
    SLICE_X67Y102.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X66Y102.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X66Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.919ns logic, 2.837ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y102.D2     net (fanout=4)        1.422   dfifo_progfull<2>
    SLICE_X67Y102.DMUX   Tilo                  0.313   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X66Y102.SR     net (fanout=2)        0.462   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X66Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.859ns (0.975ns logic, 1.884ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X66Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.501ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.499ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y102.D5     net (fanout=598)      2.375   rst_read_sync
    SLICE_X67Y102.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X66Y102.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      3.499ns (0.650ns logic, 2.849ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.398ns (requirement - data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.AQ     Tcko                  0.447   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y102.D2     net (fanout=4)        1.422   dfifo_progfull<2>
    SLICE_X67Y102.D      Tilo                  0.259   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X66Y102.CLK    net (fanout=2)        0.474   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.706ns logic, 1.896ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_2_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_2_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X66Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.667ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y102.D2     net (fanout=4)        0.890   dfifo_progfull<2>
    SLICE_X67Y102.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X66Y102.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X66Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.522ns logic, 1.145ns route)
                                                       (31.3% logic, 68.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.213ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[2]_AND_862_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y102.D5     net (fanout=598)      1.472   rst_read_sync
    SLICE_X67Y102.DMUX   Tilo                  0.203   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_863_o1
    SLICE_X66Y102.SR     net (fanout=2)        0.255   rst_read_drs_dfifo_progfull[2]_AND_863_o
    SLICE_X66Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_2_LDC
                                                       drs_dfifo_progfull_ir_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (0.486ns logic, 1.727ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X66Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.571ns (data path)
  Source:               DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      1.571ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y110.AQ     Tcko                  0.234   dfifo_progfull<2>
                                                       DRS_READ_GEN[2].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y102.D2     net (fanout=4)        0.890   dfifo_progfull<2>
    SLICE_X67Y102.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X66Y102.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      1.571ns (0.390ns logic, 1.181ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_2_LDC (SLICE_X66Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.117ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_2_LDC (LATCH)
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y102.D5     net (fanout=598)      1.472   rst_read_sync
    SLICE_X67Y102.D      Tilo                  0.156   drs_dfifo_progfull_ir_2_C_2
                                                       rst_read_drs_dfifo_progfull[2]_AND_862_o1
    SLICE_X66Y102.CLK    net (fanout=2)        0.291   rst_read_drs_dfifo_progfull[2]_AND_862_o
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (0.354ns logic, 1.763ns route)
                                                       (16.7% logic, 83.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.105ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.105ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y100.A4     net (fanout=598)      2.626   rst_read_sync
    SLICE_X67Y100.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y100.SR     net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y100.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.105ns (0.984ns logic, 3.121ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y98.AQ      Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y100.A5     net (fanout=4)        1.010   dfifo_progfull<6>
    SLICE_X67Y100.AMUX   Tilo                  0.313   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y100.SR     net (fanout=2)        0.495   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y100.CLK    Trck                  0.280   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (1.040ns logic, 1.505ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.413ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.587ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y100.A4     net (fanout=598)      2.626   rst_read_sync
    SLICE_X67Y100.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y100.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      3.587ns (0.650ns logic, 2.937ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.973ns (requirement - data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y98.AQ      Tcko                  0.447   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y100.A5     net (fanout=4)        1.010   dfifo_progfull<6>
    SLICE_X67Y100.A      Tilo                  0.259   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y100.CLK    net (fanout=2)        0.311   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (0.706ns logic, 1.321ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_6_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_6_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y100.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.470ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y98.AQ      Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y100.A5     net (fanout=4)        0.605   dfifo_progfull<6>
    SLICE_X67Y100.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y100.SR     net (fanout=2)        0.273   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y100.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.470ns (0.592ns logic, 0.878ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.462ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.462ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[6]_AND_854_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y100.A4     net (fanout=598)      1.633   rst_read_sync
    SLICE_X67Y100.AMUX   Tilo                  0.203   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_855_o1
    SLICE_X69Y100.SR     net (fanout=2)        0.273   rst_read_drs_dfifo_progfull[6]_AND_855_o
    SLICE_X69Y100.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_6_LDC
                                                       drs_dfifo_progfull_ir_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (0.556ns logic, 1.906ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.119ns (data path)
  Source:               DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      1.119ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y98.AQ      Tcko                  0.234   dfifo_progfull<6>
                                                       DRS_READ_GEN[6].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X67Y100.A5     net (fanout=4)        0.605   dfifo_progfull<6>
    SLICE_X67Y100.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y100.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      1.119ns (0.390ns logic, 0.729ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_6_LDC (SLICE_X69Y100.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.111ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_6_LDC (LATCH)
  Data Path Delay:      2.111ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X67Y100.A4     net (fanout=598)      1.633   rst_read_sync
    SLICE_X67Y100.A      Tilo                  0.156   drs_dfifo_progfull_ir_6_P_6
                                                       rst_read_drs_dfifo_progfull[6]_AND_854_o1
    SLICE_X69Y100.CLK    net (fanout=2)        0.124   rst_read_drs_dfifo_progfull[6]_AND_854_o
    -------------------------------------------------  ---------------------------
    Total                                      2.111ns (0.354ns logic, 1.757ns route)
                                                       (16.8% logic, 83.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.175ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X62Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.175ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y102.B3     net (fanout=598)      1.954   rst_read_sync
    SLICE_X63Y102.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X62Y102.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X62Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (0.919ns logic, 2.256ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.316ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y97.AQ      Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y102.B1     net (fanout=4)        1.039   dfifo_progfull<4>
    SLICE_X63Y102.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X62Y102.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X62Y102.CLK    Trck                  0.215   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.316ns (0.975ns logic, 1.341ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X62Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.089ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.911ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y102.B3     net (fanout=598)      1.954   rst_read_sync
    SLICE_X63Y102.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X62Y102.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.911ns (0.650ns logic, 2.261ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.948ns (requirement - data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.052ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y97.AQ      Tcko                  0.447   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y102.B1     net (fanout=4)        1.039   dfifo_progfull<4>
    SLICE_X63Y102.B      Tilo                  0.259   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X62Y102.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      2.052ns (0.706ns logic, 1.346ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_4_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_4_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X62Y102.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y97.AQ      Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y102.B1     net (fanout=4)        0.633   dfifo_progfull<4>
    SLICE_X63Y102.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X62Y102.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X62Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.522ns logic, 0.792ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.884ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.884ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[4]_AND_858_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y102.B3     net (fanout=598)      1.239   rst_read_sync
    SLICE_X63Y102.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_859_o1
    SLICE_X62Y102.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[4]_AND_859_o
    SLICE_X62Y102.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_4_LDC
                                                       drs_dfifo_progfull_ir_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.884ns (0.486ns logic, 1.398ns route)
                                                       (25.8% logic, 74.2% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X62Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.185ns (data path)
  Source:               DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.185ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y97.AQ      Tcko                  0.234   dfifo_progfull<4>
                                                       DRS_READ_GEN[4].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X63Y102.B1     net (fanout=4)        0.633   dfifo_progfull<4>
    SLICE_X63Y102.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X62Y102.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.390ns logic, 0.795ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_4_LDC (SLICE_X62Y102.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.755ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_4_LDC (LATCH)
  Data Path Delay:      1.755ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X63Y102.B3     net (fanout=598)      1.239   rst_read_sync
    SLICE_X63Y102.B      Tilo                  0.156   drs_dfifo_progfull_ir_4_C_4
                                                       rst_read_drs_dfifo_progfull[4]_AND_858_o1
    SLICE_X62Y102.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[4]_AND_858_o
    -------------------------------------------------  ---------------------------
    Total                                      1.755ns (0.354ns logic, 1.401ns route)
                                                       (20.2% logic, 79.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.908ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X69Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.908ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y101.B4     net (fanout=598)      2.656   rst_read_sync
    SLICE_X68Y101.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X69Y101.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X69Y101.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.922ns logic, 2.986ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.812ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y101.B2     net (fanout=4)        1.543   dfifo_progfull<5>
    SLICE_X68Y101.BMUX   Tilo                  0.251   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X69Y101.SR     net (fanout=2)        0.330   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X69Y101.CLK    Trck                  0.280   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.812ns (0.939ns logic, 1.873ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X69Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.275ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.725ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y101.B4     net (fanout=598)      2.656   rst_read_sync
    SLICE_X68Y101.B      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X69Y101.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      3.725ns (0.596ns logic, 3.129ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.371ns (requirement - data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.629ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.408   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y101.B2     net (fanout=4)        1.543   dfifo_progfull<5>
    SLICE_X68Y101.B      Tilo                  0.205   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X69Y101.CLK    net (fanout=2)        0.473   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.629ns (0.613ns logic, 2.016ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_5_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_5_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X69Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.628ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y101.B2     net (fanout=4)        0.923   dfifo_progfull<5>
    SLICE_X68Y101.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X69Y101.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X69Y101.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.538ns logic, 1.090ns route)
                                                       (33.0% logic, 67.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.375ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.375ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[5]_AND_856_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y101.B4     net (fanout=598)      1.672   rst_read_sync
    SLICE_X68Y101.BMUX   Tilo                  0.183   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_857_o1
    SLICE_X69Y101.SR     net (fanout=2)        0.167   rst_read_drs_dfifo_progfull[5]_AND_857_o
    SLICE_X69Y101.CLK    Tremck      (-Th)    -0.155   drs_dfifo_progfull_ir_5_LDC
                                                       drs_dfifo_progfull_ir_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.375ns (0.536ns logic, 1.839ns route)
                                                       (22.6% logic, 77.4% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X69Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.555ns (data path)
  Source:               DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      1.555ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y99.AQ      Tcko                  0.200   dfifo_progfull<5>
                                                       DRS_READ_GEN[5].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X68Y101.B2     net (fanout=4)        0.923   dfifo_progfull<5>
    SLICE_X68Y101.B      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X69Y101.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      1.555ns (0.342ns logic, 1.213ns route)
                                                       (22.0% logic, 78.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_5_LDC (SLICE_X69Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.302ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_5_LDC (LATCH)
  Data Path Delay:      2.302ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X68Y101.B4     net (fanout=598)      1.672   rst_read_sync
    SLICE_X68Y101.B      Tilo                  0.142   drs_dfifo_progfull_ir_5_C_5
                                                       rst_read_drs_dfifo_progfull[5]_AND_856_o1
    SLICE_X69Y101.CLK    net (fanout=2)        0.290   rst_read_drs_dfifo_progfull[5]_AND_856_o
    -------------------------------------------------  ---------------------------
    Total                                      2.302ns (0.340ns logic, 1.962ns route)
                                                       (14.8% logic, 85.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP      
   "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 4 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.157ns.
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X70Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      4.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y101.B4     net (fanout=598)      2.936   rst_read_sync
    SLICE_X71Y101.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X70Y101.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X70Y101.CLK    Trck                  0.215   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.157ns (0.919ns logic, 3.238ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.360ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y101.B1     net (fanout=4)        1.122   dfifo_progfull<7>
    SLICE_X71Y101.BMUX   Tilo                  0.313   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X70Y101.SR     net (fanout=2)        0.302   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X70Y101.CLK    Trck                  0.215   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (0.936ns logic, 1.424ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X70Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.107ns (requirement - data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      3.893ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.391   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y101.B4     net (fanout=598)      2.936   rst_read_sync
    SLICE_X71Y101.B      Tilo                  0.259   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X70Y101.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      3.893ns (0.650ns logic, 3.243ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.904ns (requirement - data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          15.000ns
  Data Path Delay:      2.096ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Maximum Data Path at Slow Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.408   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y101.B1     net (fanout=4)        1.122   dfifo_progfull<7>
    SLICE_X71Y101.B      Tilo                  0.259   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X70Y101.CLK    net (fanout=2)        0.307   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.096ns (0.667ns logic, 1.429ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_drs_dfifo_progfull_ir_7_LDC = MAXDELAY TO TIMEGRP         "TO_drs_dfifo_progfull_ir_7_LDC" TS_dcm_v5_clkout1 DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X70Y101.SR), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y101.B1     net (fanout=4)        0.711   dfifo_progfull<7>
    SLICE_X71Y101.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X70Y101.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X70Y101.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.488ns logic, 0.870ns route)
                                                       (35.9% logic, 64.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.427ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk rising at 0.000ns
  Destination Clock:    rst_read_drs_dfifo_progfull[7]_AND_852_o falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y101.B4     net (fanout=598)      1.782   rst_read_sync
    SLICE_X71Y101.BMUX   Tilo                  0.203   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_853_o1
    SLICE_X70Y101.SR     net (fanout=2)        0.159   rst_read_drs_dfifo_progfull[7]_AND_853_o
    SLICE_X70Y101.CLK    Tremck      (-Th)    -0.085   drs_dfifo_progfull_ir_7_LDC
                                                       drs_dfifo_progfull_ir_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.427ns (0.486ns logic, 1.941ns route)
                                                       (20.0% logic, 80.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X70Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.229ns (data path)
  Source:               DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      1.229ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y97.AQ      Tcko                  0.200   dfifo_progfull<7>
                                                       DRS_READ_GEN[7].drs_read_i/drs_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gpf.wrpf/prog_full_i
    SLICE_X71Y101.B1     net (fanout=4)        0.711   dfifo_progfull<7>
    SLICE_X71Y101.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X70Y101.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      1.229ns (0.356ns logic, 0.873ns route)
                                                       (29.0% logic, 71.0% route)
--------------------------------------------------------------------------------

Paths for end point drs_dfifo_progfull_ir_7_LDC (SLICE_X70Y101.CLK), 2 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.298ns (data path)
  Source:               rst_read_sync (FF)
  Destination:          drs_dfifo_progfull_ir_7_LDC (LATCH)
  Data Path Delay:      2.298ns (Levels of Logic = 1)
  Source Clock:         clk rising at 0.000ns

  Minimum Data Path at Fast Process Corner: rst_read_sync to drs_dfifo_progfull_ir_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.AQ     Tcko                  0.198   rst_read_sync
                                                       rst_read_sync
    SLICE_X71Y101.B4     net (fanout=598)      1.782   rst_read_sync
    SLICE_X71Y101.B      Tilo                  0.156   drs_dfifo_progfull_ir_7_C_7
                                                       rst_read_drs_dfifo_progfull[7]_AND_852_o1
    SLICE_X70Y101.CLK    net (fanout=2)        0.162   rst_read_drs_dfifo_progfull[7]_AND_852_o
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.354ns logic, 1.944ns route)
                                                       (15.4% logic, 84.6% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_OSC
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_OSC                         |      8.000ns|      5.340ns|      7.993ns|            0|            0|            0|       272603|
| TS_dcm_gmii_clk0              |      8.000ns|      6.710ns|          N/A|            0|            0|         2236|            0|
| TS_dcm_v5_clkout2             |     30.000ns|     25.906ns|          N/A|            0|            0|            2|            0|
| TS_dcm_v5_clkout0             |      7.500ns|      7.493ns|      6.018ns|            0|            0|       144097|           60|
|  TS_TO_trig_offset_reg_14_LDC |      7.500ns|      5.628ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_11_LDC |      7.500ns|      5.402ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_13_LDC |      7.500ns|      5.098ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_12_LDC |      7.500ns|      4.713ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_8_LDC  |      7.500ns|      5.460ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_10_LDC |      7.500ns|      6.018ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_9_LDC  |      7.500ns|      4.938ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_5_LDC  |      7.500ns|      5.693ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_7_LDC  |      7.500ns|      6.005ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_6_LDC  |      7.500ns|      5.344ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_4_LDC  |      7.500ns|      3.826ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_3_LDC  |      7.500ns|      5.804ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_2_LDC  |      7.500ns|      5.532ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_1_LDC  |      7.500ns|      4.057ns|          N/A|            0|            0|            4|            0|
|  TS_TO_trig_offset_reg_0_LDC  |      7.500ns|      5.623ns|          N/A|            0|            0|            4|            0|
| TS_dcm_v5_clkout1             |     15.000ns|     14.982ns|      5.548ns|            0|            0|       126140|           68|
|  TS_TO_drs_sampfreq_reg_7_LDC |     15.000ns|      2.775ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_6_LDC |     15.000ns|      3.221ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_3_LDC |     15.000ns|      2.955ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_5_LDC |     15.000ns|      2.601ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_4_LDC |     15.000ns|      2.700ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_0_LDC |     15.000ns|      3.588ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_2_LDC |     15.000ns|      2.949ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_sampfreq_reg_1_LDC |     15.000ns|      2.991ns|          N/A|            0|            0|            4|            0|
|  TS_TO_drs_cfifo_progfull_ir_L|     15.000ns|      5.548ns|          N/A|            0|            0|            4|            0|
|  DC                           |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_0|     15.000ns|      3.952ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_3|     15.000ns|      4.195ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_1|     15.000ns|      4.387ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_2|     15.000ns|      3.756ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_6|     15.000ns|      4.105ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_4|     15.000ns|      3.175ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_5|     15.000ns|      3.908ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
|  TS_TO_drs_dfifo_progfull_ir_7|     15.000ns|      4.157ns|          N/A|            0|            0|            4|            0|
|  _LDC                         |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_AD9222_DCO
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_AD9222_DCO                  |      5.000ns|      0.925ns|      4.962ns|            0|            0|            0|         1808|
| TS_adc_ioclk_inv              |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk                  |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_divclk                 |      5.000ns|      4.962ns|          N/A|            0|            0|         1808|            0|
| TS_adc_ioclk2                 |      5.000ns|      0.818ns|          N/A|            0|            0|            0|            0|
| TS_adc_ioclk_inv2             |      5.000ns|      0.814ns|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_BP_EXTCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_BP_EXTCLK                   |    100.000ns|     32.000ns|      6.920ns|            0|            0|            0|        41298|
| TS_dcm_extclk_clkfx           |     25.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_dcm_extclk_clk180          |    100.000ns|      6.332ns|      3.311ns|            0|            0|        41266|           32|
|  TS_TO_drs_sampfreq_TenMreg_7_|    100.000ns|      3.201ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_4_|    100.000ns|      2.803ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_6_|    100.000ns|      2.190ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_5_|    100.000ns|      2.380ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_3_|    100.000ns|      3.037ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_2_|    100.000ns|      2.684ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_1_|    100.000ns|      3.311ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
|  TS_TO_drs_sampfreq_TenMreg_0_|    100.000ns|      3.162ns|          N/A|            0|            0|            4|            0|
|  LDC                          |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock AD9222_DCO_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.962|         |         |         |
AD9222_DCO_P   |    4.962|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock AD9222_DCO_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
AD9222_DCO_N   |    4.962|         |         |         |
AD9222_DCO_P   |    4.962|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_N
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.332|         |         |         |
BP_EXTCLK_P    |    6.332|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock BP_EXTCLK_P
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BP_EXTCLK_N    |    6.332|         |         |         |
BP_EXTCLK_P    |    6.332|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ETH_TX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.710|         |         |         |
OSC            |    6.710|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ETH_TX_CLK     |    6.710|         |         |         |
OSC            |   12.125|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 315709 paths, 0 nets, and 51975 connections

Design statistics:
   Minimum period:  32.000ns{1}   (Maximum frequency:  31.250MHz)
   Maximum path delay from/to any node:   6.018ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed TUE 6 FEB 23:31:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 649 MB



