// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_H__
#define __dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 633;
  static const unsigned AddressRange = 5;
  static const unsigned AddressWidth = 3;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_ram) {
        ram[0] = "0b010001100000000000000110100000000010000010000000100010110000000000110000000000000100101110000000010010001111111111001010111111110010011001111111110100110111111110110101100000000010000001111111111011011111111111111100000000000100111101111111010001000000000000110110100000000100100010000000010001001000000001100010100000000010110100000000001110111111111111100011000000000001100101111111111101101000000000111011000000000100011000000000101100111000000000000100011111111100110101111111110111010111111111010101100000000000100111111111111000101000000001001000011111110110011011111111101101011111111111001011011111111011001100000000101111010";
        ram[1] = "0b000101010000000001011010111111111110111101111111110111011111111111100010000000000100100110000000000000101000000000010100111111111111100000000000100000010111111110111111111111111100101110000000010110111111111111111010011111111101000000000000010011111111111111011101000000000001001110000000001100110111111111001101111111111011001101111111110000001111111111100100111111111000110011111111100101010000000000010000011111111111100111111111110001010000000000110101000000000101100100000000010101011000000000001000000000000000101011111111110111101111111110010001011111111100110100000000000111000111111111100000111111111110110011111111111001000";
        ram[2] = "0b111010011000000000111000100000000000001110000000001001010000000000001001100000000100001001111111111101001111111110100110111111111101010111111111110000110000000001000111100000000000110000000000001000011111111111110000100000000110101010000000010001000000000000000010000000000001001001111111111001100111111111100101100000000000100010000000000111000111111111101000011111111101110000000000010001101111111110111010011111111000001001111111110101100111111111111100100000000101001100000000000111001000000001011000000000000010010111111111111100100000000000101110111111111011111111111111101111111000000000011010100000000010100001111111111111011";
        ram[3] = "0b110100101111111111111101011111111111111101111111110010001000000000001101000000000001001001111111111001110111111111100100011111111100111011111111010101001000000000100100111111111010000111111111110001101111111111010011000000000111001000000000001010100000000000010000000000000100110001111111110101010111111111011100100000000011110011111111111100001000000000110111000000000000111101111111111100010000000001101010011111111110111101111111110001110111111111010001011111111111111000000000000110011111111111001001011111111011111111111111100111110000000001001000000000000101001100000000000000000000000000001100100000000011010000000000000000101";
        ram[4] = "0b111011100000000000110100011111111100000110000000000001001111111111111110011111111111101111111111111011111000000000111111111111111001101100000000000111010000000000000110011111111111110010000000000000111111111111011111000000000111010000000000000001000000000001001000100000000011000111111111110111101000000000110010000000000000111110000000000110111000000000001010111111111100000101111111110000111000000000011010111111111101101110000000010011001111111111110000011111111111100101111111110110011000000000111100011111111011110011111111110000000000000001000111011111111001011011111111110101000111111111100101000000000010100011111111101011111";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V) {


static const unsigned DataWidth = 633;
static const unsigned AddressRange = 5;
static const unsigned AddressWidth = 3;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_ram* meminst;


SC_CTOR(dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V) {
meminst = new dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_ram("dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~dense_resource_ap_fixed_ap_fixed_16_8_5_3_0_config9_s_w9_V() {
    delete meminst;
}


};//endmodule
#endif
