#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002b5d48a4e20 .scope module, "Lab3TestBench" "Lab3TestBench" 2 81;
 .timescale 0 0;
v000002b5d49325d0_0 .var "a", 0 0;
v000002b5d4932b70_0 .var "b", 0 0;
v000002b5d4932710_0 .var "c", 0 0;
v000002b5d4932f30_0 .var "d", 0 0;
v000002b5d4931c70_0 .net "fiveMaxterm", 0 0, L_000002b5d4933fb0;  1 drivers
v000002b5d4932170_0 .net "fiveMinterm", 0 0, L_000002b5d49343a0;  1 drivers
v000002b5d4932210_0 .net "oneMaxterm", 0 0, L_000002b5d4934090;  1 drivers
v000002b5d4931090_0 .net "oneMinterm", 0 0, L_000002b5d48c2480;  1 drivers
S_000002b5d48997d0 .scope module, "P1Max" "part1Maxterm" 2 86, 2 19 0, S_000002b5d48a4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_000002b5d48c23a0 .functor NOT 1, v000002b5d49325d0_0, C4<0>, C4<0>, C4<0>;
L_000002b5d48c24f0 .functor NOT 1, v000002b5d4932b70_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933bc0 .functor NOT 1, v000002b5d4932710_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933f40 .functor OR 1, L_000002b5d48c23a0, v000002b5d4932b70_0, v000002b5d4932710_0, C4<0>;
L_000002b5d49346b0 .functor OR 1, L_000002b5d48c24f0, L_000002b5d4933bc0, C4<0>, C4<0>;
L_000002b5d4934090 .functor AND 1, L_000002b5d4933f40, L_000002b5d49346b0, C4<1>, C4<1>;
v000002b5d4899110_0 .net "a", 0 0, v000002b5d49325d0_0;  1 drivers
v000002b5d4898850_0 .net "b", 0 0, v000002b5d4932b70_0;  1 drivers
v000002b5d48991b0_0 .net "c", 0 0, v000002b5d4932710_0;  1 drivers
v000002b5d48988f0_0 .net "i", 0 0, L_000002b5d4934090;  alias, 1 drivers
v000002b5d4898710_0 .net "notA", 0 0, L_000002b5d48c23a0;  1 drivers
v000002b5d4898990_0 .net "notABC", 0 0, L_000002b5d4933f40;  1 drivers
v000002b5d48987b0_0 .net "notB", 0 0, L_000002b5d48c24f0;  1 drivers
v000002b5d4898a30_0 .net "notBnotC", 0 0, L_000002b5d49346b0;  1 drivers
v000002b5d4898ad0_0 .net "notC", 0 0, L_000002b5d4933bc0;  1 drivers
S_000002b5d48cdaf0 .scope module, "P1Min" "part1minterm" 2 85, 2 1 0, S_000002b5d48a4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "i";
L_000002b5d48c1d10 .functor NOT 1, v000002b5d49325d0_0, C4<0>, C4<0>, C4<0>;
L_000002b5d48c1e60 .functor NOT 1, v000002b5d4932b70_0, C4<0>, C4<0>, C4<0>;
L_000002b5d48c2330 .functor NOT 1, v000002b5d4932710_0, C4<0>, C4<0>, C4<0>;
L_000002b5d48c17d0 .functor AND 1, v000002b5d4932b70_0, L_000002b5d48c2330, C4<1>, C4<1>;
L_000002b5d48c1f40 .functor AND 1, L_000002b5d48c1e60, v000002b5d4932710_0, C4<1>, C4<1>;
L_000002b5d48c1fb0 .functor AND 1, L_000002b5d48c1d10, L_000002b5d48c1e60, C4<1>, C4<1>;
L_000002b5d48c2480 .functor OR 1, L_000002b5d48c1fb0, L_000002b5d48c1f40, L_000002b5d48c17d0, C4<0>;
v000002b5d4898b70_0 .net "BnotC", 0 0, L_000002b5d48c17d0;  1 drivers
v000002b5d4898d50_0 .net "a", 0 0, v000002b5d49325d0_0;  alias, 1 drivers
v000002b5d4932d50_0 .net "b", 0 0, v000002b5d4932b70_0;  alias, 1 drivers
v000002b5d49320d0_0 .net "c", 0 0, v000002b5d4932710_0;  alias, 1 drivers
v000002b5d49328f0_0 .net "i", 0 0, L_000002b5d48c2480;  alias, 1 drivers
v000002b5d49316d0_0 .net "notA", 0 0, L_000002b5d48c1d10;  1 drivers
v000002b5d4932530_0 .net "notAnotB", 0 0, L_000002b5d48c1fb0;  1 drivers
v000002b5d4932df0_0 .net "notB", 0 0, L_000002b5d48c1e60;  1 drivers
v000002b5d4931f90_0 .net "notBC", 0 0, L_000002b5d48c1f40;  1 drivers
v000002b5d4931590_0 .net "notC", 0 0, L_000002b5d48c2330;  1 drivers
S_000002b5d48cdc80 .scope module, "P5Max" "part5Maxterm" 2 88, 2 58 0, S_000002b5d48a4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_000002b5d4933990 .functor NOT 1, v000002b5d49325d0_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933d10 .functor NOT 1, v000002b5d4932b70_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4934790 .functor NOT 1, v000002b5d4932710_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933a00 .functor OR 1, L_000002b5d4933990, L_000002b5d4933d10, L_000002b5d4934790, C4<0>;
L_000002b5d4934170 .functor OR 1, L_000002b5d4933990, v000002b5d4932b70_0, v000002b5d4932710_0, C4<0>;
L_000002b5d4933a70 .functor OR 1, v000002b5d49325d0_0, L_000002b5d4933d10, v000002b5d4932f30_0, C4<0>;
L_000002b5d4933d80 .functor OR 1, v000002b5d49325d0_0, v000002b5d4932b70_0, L_000002b5d4934790, C4<0>;
L_000002b5d4934640 .functor OR 1, L_000002b5d4934790, v000002b5d4932f30_0, C4<0>, C4<0>;
L_000002b5d4933fb0/0/0 .functor AND 1, L_000002b5d4933a00, L_000002b5d4934170, L_000002b5d4933a70, L_000002b5d4933d80;
L_000002b5d4933fb0/0/4 .functor AND 1, L_000002b5d4934640, C4<1>, C4<1>, C4<1>;
L_000002b5d4933fb0 .functor AND 1, L_000002b5d4933fb0/0/0, L_000002b5d4933fb0/0/4, C4<1>, C4<1>;
v000002b5d49313b0_0 .net "ABnotC", 0 0, L_000002b5d4933d80;  1 drivers
v000002b5d4931130_0 .net "AnotBD", 0 0, L_000002b5d4933a70;  1 drivers
v000002b5d49314f0_0 .net "a", 0 0, v000002b5d49325d0_0;  alias, 1 drivers
v000002b5d49311d0_0 .net "b", 0 0, v000002b5d4932b70_0;  alias, 1 drivers
v000002b5d4932670_0 .net "c", 0 0, v000002b5d4932710_0;  alias, 1 drivers
v000002b5d4931270_0 .net "d", 0 0, v000002b5d4932f30_0;  1 drivers
v000002b5d4932e90_0 .net "i", 0 0, L_000002b5d4933fb0;  alias, 1 drivers
v000002b5d4931630_0 .net "notA", 0 0, L_000002b5d4933990;  1 drivers
v000002b5d4931a90_0 .net "notABC", 0 0, L_000002b5d4934170;  1 drivers
v000002b5d4931450_0 .net "notAnotBnotC", 0 0, L_000002b5d4933a00;  1 drivers
v000002b5d49323f0_0 .net "notB", 0 0, L_000002b5d4933d10;  1 drivers
v000002b5d4931810_0 .net "notC", 0 0, L_000002b5d4934790;  1 drivers
v000002b5d49322b0_0 .net "notCD", 0 0, L_000002b5d4934640;  1 drivers
S_000002b5d489bbd0 .scope module, "P5Min" "part5Minterm" 2 87, 2 36 0, S_000002b5d48a4e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "i";
L_000002b5d4933ca0 .functor NOT 1, v000002b5d49325d0_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933920 .functor NOT 1, v000002b5d4932b70_0, C4<0>, C4<0>, C4<0>;
L_000002b5d4933b50 .functor NOT 1, v000002b5d4932710_0, C4<0>, C4<0>, C4<0>;
L_000002b5d49338b0 .functor AND 1, L_000002b5d4933ca0, L_000002b5d4933b50, L_000002b5d4933920, C4<1>;
L_000002b5d4933c30 .functor AND 1, L_000002b5d4933ca0, v000002b5d4932f30_0, v000002b5d4932b70_0, C4<1>;
L_000002b5d4934330 .functor AND 1, L_000002b5d4933ca0, v000002b5d4932f30_0, L_000002b5d4933b50, C4<1>;
L_000002b5d4934720 .functor AND 1, v000002b5d49325d0_0, L_000002b5d4933920, v000002b5d4932710_0, v000002b5d4932f30_0;
L_000002b5d4933df0 .functor AND 1, v000002b5d49325d0_0, v000002b5d4932b70_0, L_000002b5d4933b50, C4<1>;
L_000002b5d49343a0/0/0 .functor OR 1, L_000002b5d49338b0, L_000002b5d4933c30, L_000002b5d4934330, L_000002b5d4934720;
L_000002b5d49343a0/0/4 .functor OR 1, L_000002b5d4933df0, C4<0>, C4<0>, C4<0>;
L_000002b5d49343a0 .functor OR 1, L_000002b5d49343a0/0/0, L_000002b5d49343a0/0/4, C4<0>, C4<0>;
v000002b5d4932c10_0 .net "ABnotC", 0 0, L_000002b5d4933df0;  1 drivers
v000002b5d4932030_0 .net "AnotBCD", 0 0, L_000002b5d4934720;  1 drivers
v000002b5d4931b30_0 .net "a", 0 0, v000002b5d49325d0_0;  alias, 1 drivers
v000002b5d49318b0_0 .net "b", 0 0, v000002b5d4932b70_0;  alias, 1 drivers
v000002b5d4931310_0 .net "c", 0 0, v000002b5d4932710_0;  alias, 1 drivers
v000002b5d4931770_0 .net "d", 0 0, v000002b5d4932f30_0;  alias, 1 drivers
v000002b5d4931950_0 .net "i", 0 0, L_000002b5d49343a0;  alias, 1 drivers
v000002b5d49319f0_0 .net "notA", 0 0, L_000002b5d4933ca0;  1 drivers
v000002b5d4932350_0 .net "notADB", 0 0, L_000002b5d4933c30;  1 drivers
v000002b5d4932990_0 .net "notADnotC", 0 0, L_000002b5d4934330;  1 drivers
v000002b5d4931bd0_0 .net "notAnotCnotB", 0 0, L_000002b5d49338b0;  1 drivers
v000002b5d4932ad0_0 .net "notB", 0 0, L_000002b5d4933920;  1 drivers
v000002b5d4932490_0 .net "notC", 0 0, L_000002b5d4933b50;  1 drivers
    .scope S_000002b5d48a4e20;
T_0 ;
    %vpi_call 2 92 "$dumpfile", "experiment3.vcd" {0 0 0};
    %vpi_call 2 93 "$dumpvars", 32'sb11111111111111111111111111111111, S_000002b5d48cdaf0, S_000002b5d48997d0, S_000002b5d489bbd0, S_000002b5d48cdc80 {0 0 0};
    %vpi_call 2 94 "$monitor", "%b", v000002b5d4931090_0, v000002b5d4932210_0, v000002b5d4932170_0, v000002b5d4931c70_0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000002b5d48a4e20;
T_1 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %vpi_call 2 100 "$display", "part1 minterm: !A!B + !BC + B!C" {0 0 0};
    %vpi_call 2 101 "$monitor", "a=%b, b=%b, c=%b : i=%b", v000002b5d49325d0_0, v000002b5d4932b70_0, v000002b5d4932710_0, v000002b5d4931090_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %vpi_call 2 112 "$display", "\012part1 maxterm: (!A+B+C)(!B+!C)" {0 0 0};
    %vpi_call 2 113 "$monitor", "a=%b, b=%b, c=%b : i1=%b", v000002b5d49325d0_0, v000002b5d4932b70_0, v000002b5d4932710_0, v000002b5d4932210_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %vpi_call 2 123 "$display", "\012part2 minterm: (A+B+!C+D)( A+B+!C+!D)( A+!B+C+D)( A+!B+!C+D)( !A+B+C+D)( !A+B+C+!D)( !A+B+!C+D)( !A+!B+!C+D)( !A+!B+!C+!D)" {0 0 0};
    %vpi_call 2 124 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v000002b5d49325d0_0, v000002b5d4932b70_0, v000002b5d4932710_0, v000002b5d4932f30_0, v000002b5d4932170_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %vpi_call 2 142 "$display", "\012part2 maxterm:!A!B!C!D+!A!B!CD+!AB!CD+!ABCD+ A!BCD+ AB!C!D+ AB!CD" {0 0 0};
    %vpi_call 2 143 "$monitor", "a=%b, b=%b, c=%b, d=%b : i1=%b", v000002b5d49325d0_0, v000002b5d4932b70_0, v000002b5d4932710_0, v000002b5d4932f30_0, v000002b5d4931c70_0 {0 0 0};
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d49325d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932b70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002b5d4932f30_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "experiment3.v";
