# VPOPCNT

Return the Count of Number of Bits Set to 1 in BYTE/WORD/DWORD/QWORD

This instruction counts the number of bits set to one in each byte, word, dword or qword element of its source (e.g., zmm2 or memory) and places the results in the destinat

## Exceptions

- SIMD Floating-Point Exceptions
  > None.

## Operation

```C
VPOPCNTB(KL, VL) = (16, 128), (32, 256), (64, 512)FOR j := 0 TO KL-1:IF MaskBit(j) OR *no writemask*:DEST.byte[j] := POPCNT(SRC.byte[j])ELSE IF *merging-masking*:*DEST.byte[j] remains unchanged*ELSE:DEST.byte[j] := 0DEST[MAX_VL-1:VL] := 0VPOPCNTW(KL, VL) = (8, 128), (16, 256), (32, 512)FOR j := 0 TO KL-1:IF MaskBit(j) OR *no writemask*:DEST.word[j] := POPCNT(SRC.word[j])ELSE IF *merging-masking*:*DEST.word[j] remains unchanged*ELSE:DEST.word[j] := 0DEST[MAX_VL-1:VL] := 0VPOPCNTD(KL, VL) = (4, 128), (8, 256), (16, 512)FOR j := 0 TO KL-1:IF MaskBit(j) OR *no writemask*:IF SRC is broadcast memop:t := SRC.dword[0]ELSE:t := SRC.dword[j]DEST.dword[j] := POPCNT(t)ELSE IF *merging-masking*:*DEST..dword[j] remains unchanged*ELSE:DEST..dword[j] := 0DEST[MAX_VL-1:VL] := 0VPOPCNTQ(KL, VL) = (2, 128), (4, 256), (8, 512)FOR j := 0 TO KL-1:IF MaskBit(j) OR *no writemask*:IF SRC is broadcast memop:t := SRC.qword[0]ELSE:t := SRC.qword[j]DEST.qword[j] := POPCNT(t)ELSE IF *merging-masking*:*DEST..qword[j] remains unchanged*ELSE:Intel C/C++ Compiler Intrinsic EquivalentVPOPCNTW __m128i _mm_popcnt_epi16(__m128i);VPOPCNTW __m128i _mm_mask_popcnt_epi16(__m128i, __mmask8, __m128i);VPOPCNTW __m128i _mm_maskz_popcnt_epi16(__mmask8, __m128i);VPOPCNTW __m256i _mm256_popcnt_epi16(__m256i);VPOPCNTW __m256i _mm256_mask_popcnt_epi16(__m256i, __mmask16, __m256i);VPOPCNTW __m256i _mm256_maskz_popcnt_epi16(__mmask16, __m256i);VPOPCNTW __m512i _mm512_popcnt_epi16(__m512i);VPOPCNTW __m512i _mm512_mask_popcnt_epi16(__m512i, __mmask32, __m512i);VPOPCNTW __m512i  _mm512_maskz_popcnt_epi16(__mmask32, __m512i);VPOPCNTQ __m128i  _mm_popcnt_epi64(__m128i);VPOPCNTQ __m128i  _mm_mask_popcnt_epi64(__m128i, __mmask8, __m128i);VPOPCNTQ __m128i  _mm_maskz_popcnt_epi64(__mmask8, __m128i);VPOPCNTQ __m256i  _mm256_popcnt_epi64(__m256i);VPOPCNTQ __m256i  _mm256_mask_popcnt_epi64(__m256i, __mmask8, __m256i);VPOPCNTQ __m256i  _mm256_maskz_popcnt_epi64(__mmask8, __m256i);VPOPCNTQ __m512i  _mm512_popcnt_epi64(__m512i);VPOPCNTQ __m512i  _mm512_mask_popcnt_epi64(__m512i, __mmask8, __m512i);VPOPCNTQ __m512i  _mm512_maskz_popcnt_epi64(__mmask8, __m512i);VPOPCNTD __m128i  _mm_popcnt_epi32(__m128i);VPOPCNTD __m128i  _mm_mask_popcnt_epi32(__m128i, __mmask8, __m128i);VPOPCNTD __m128i  _mm_maskz_popcnt_epi32(__mmask8, __m128i);VPOPCNTD __m256i  _mm256_popcnt_epi32(__m256i);VPOPCNTD __m256i  _mm256_mask_popcnt_epi32(__m256i, __mmask8, __m256i);VPOPCNTD __m256i  _mm256_maskz_popcnt_epi32(__mmask8, __m256i);VPOPCNTD __m512i  _mm512_popcnt_epi32(__m512i);VPOPCNTD __m512i  _mm512_mask_popcnt_epi32(__m512i, __mmask16, __m512i);VPOPCNTD __m512i  _mm512_maskz_popcnt_epi32(__mmask16, __m512i);VPOPCNTB __m128i  _mm_popcnt_epi8(__m128i);VPOPCNTB __m128i  _mm_mask_popcnt_epi8(__m128i, __mmask16, __m128i);VPOPCNTB __m128i  _mm_maskz_popcnt_epi8(__mmask16, __m128i);VPOPCNTB __m256i  _mm256_popcnt_epi8(__m256i);VPOPCNTB __m256i  _mm256_mask_popcnt_epi8(__m256i, __mmask32, __m256i);VPOPCNTB __m256i  _mm256_maskz_popcnt_epi8(__mmask32, __m256i);VPOPCNTB __m512i  _mm512_popcnt_epi8(__m512i);VPOPCNTB __m512i  _mm512_mask_popcnt_epi8(__m512i, __mmask64, __m512i);VPOPCNTB __m512i  _mm512_maskz_popcnt_epi8(__mmask64, __m512i);
```
