TimeQuest Timing Analyzer report for DE2_115_CAMERA
Thu Jan 17 12:55:24 2019
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Setup: 'CLOCK2_50'
 17. Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'CLOCK2_50'
 22. Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 26. Slow 1200mV 85C Model Recovery: 'CLOCK2_50'
 27. Slow 1200mV 85C Model Removal: 'CLOCK2_50'
 28. Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 30. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Propagation Delay
 43. Minimum Propagation Delay
 44. Output Enable Times
 45. Minimum Output Enable Times
 46. Output Disable Times
 47. Minimum Output Disable Times
 48. Slow 1200mV 85C Model Metastability Summary
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 56. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 57. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Setup: 'CLOCK2_50'
 59. Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 61. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'CLOCK2_50'
 64. Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 65. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 66. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 67. Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Recovery: 'CLOCK2_50'
 69. Slow 1200mV 0C Model Removal: 'CLOCK2_50'
 70. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 71. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Propagation Delay
 85. Minimum Propagation Delay
 86. Output Enable Times
 87. Minimum Output Enable Times
 88. Output Disable Times
 89. Minimum Output Disable Times
 90. Slow 1200mV 0C Model Metastability Summary
 91. Fast 1200mV 0C Model Setup Summary
 92. Fast 1200mV 0C Model Hold Summary
 93. Fast 1200mV 0C Model Recovery Summary
 94. Fast 1200mV 0C Model Removal Summary
 95. Fast 1200mV 0C Model Minimum Pulse Width Summary
 96. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 97. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 99. Fast 1200mV 0C Model Setup: 'CLOCK2_50'
100. Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
101. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
102. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
104. Fast 1200mV 0C Model Hold: 'CLOCK2_50'
105. Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
106. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
107. Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Recovery: 'CLOCK2_50'
110. Fast 1200mV 0C Model Removal: 'CLOCK2_50'
111. Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
112. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
113. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
114. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
115. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'
116. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
117. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
118. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'
119. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'
121. Setup Times
122. Hold Times
123. Clock to Output Times
124. Minimum Clock to Output Times
125. Propagation Delay
126. Minimum Propagation Delay
127. Output Enable Times
128. Minimum Output Enable Times
129. Output Disable Times
130. Minimum Output Disable Times
131. Fast 1200mV 0C Model Metastability Summary
132. Multicorner Timing Analysis Summary
133. Setup Times
134. Hold Times
135. Clock to Output Times
136. Minimum Clock to Output Times
137. Propagation Delay
138. Minimum Propagation Delay
139. Board Trace Model Assignments
140. Input Transition Times
141. Signal Integrity Metrics (Slow 1200mv 0c Model)
142. Signal Integrity Metrics (Slow 1200mv 85c Model)
143. Signal Integrity Metrics (Fast 1200mv 0c Model)
144. Setup Transfers
145. Hold Transfers
146. Recovery Transfers
147. Removal Transfers
148. Report TCCS
149. Report RSKM
150. Unconstrained Paths
151. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                      ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Thu Jan 17 12:55:18 2019 ;
+---------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; Clock Name                                       ; Type      ; Period    ; Frequency ; Rise   ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                             ; Targets                                              ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+
; CLOCK2_50                                        ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK2_50 }                                        ;
; CLOCK3_50                                        ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK3_50 }                                        ;
; CLOCK_50                                         ; Base      ; 20.000    ; 50.0 MHz  ; 0.000  ; 10.000    ;            ;           ;             ;        ;        ;           ;            ;          ;           ;                                                    ; { CLOCK_50 }                                         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 166.666   ; 6.0 MHz   ; 0.000  ; 83.333    ; 50.00      ; 25        ; 3           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20000.000 ; 0.05 MHz  ; 0.000  ; 10000.000 ; 50.00      ; 1000      ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50  ; pll0|altpll_component|auto_generated|pll1|inclk[0] ; { pll0|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; Generated ; 10.000    ; 100.0 MHz ; 0.000  ; 5.000     ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[0] }   ;
; u6|altpll_component|auto_generated|pll1|clk[1]   ; Generated ; 10.000    ; 100.0 MHz ; -2.916 ; 2.084     ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[1] }   ;
; u6|altpll_component|auto_generated|pll1|clk[2]   ; Generated ; 40.000    ; 25.0 MHz  ; 0.000  ; 20.000    ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[2] }   ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; Generated ; 25.000    ; 40.0 MHz  ; 0.000  ; 12.500    ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK2_50 ; u6|altpll_component|auto_generated|pll1|inclk[0]   ; { u6|altpll_component|auto_generated|pll1|clk[4] }   ;
+--------------------------------------------------+-----------+-----------+-----------+--------+-----------+------------+-----------+-------------+--------+--------+-----------+------------+----------+-----------+----------------------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 22.78 MHz  ; 22.78 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;      ;
; 131.93 MHz ; 131.93 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 141.72 MHz ; 141.72 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 191.35 MHz ; 191.35 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 201.05 MHz ; 201.05 MHz      ; CLOCK2_50                                        ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -18.905   ; -17227.013    ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.987    ; -42.858       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.027     ; 0.000         ;
; CLOCK2_50                                        ; 15.026    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19994.774 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                       ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.367 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.385 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; CLOCK2_50                                        ; 0.402 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.405 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -4.291 ; -4416.540     ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 2.998  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.142  ; 0.000         ;
; CLOCK2_50                                        ; 13.755 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                    ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 1.519 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.959 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 5.152 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 5.168 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.687    ; 0.000         ;
; CLOCK2_50                                        ; 9.686    ; 0.000         ;
; CLOCK_50                                         ; 9.819    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.194   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.040   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.707 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                         ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -18.905 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.809     ;
; -18.905 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.809     ;
; -18.903 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.807     ;
; -18.902 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.806     ;
; -18.900 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.804     ;
; -18.899 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.803     ;
; -18.897 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.801     ;
; -18.896 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.800     ;
; -18.895 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.799     ;
; -18.894 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.798     ;
; -18.873 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.775     ;
; -18.818 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.722     ;
; -18.818 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.722     ;
; -18.816 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.720     ;
; -18.815 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.719     ;
; -18.813 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.717     ;
; -18.812 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.716     ;
; -18.810 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.714     ;
; -18.809 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.713     ;
; -18.808 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.712     ;
; -18.807 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.282     ;
; -18.807 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.282     ;
; -18.807 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.711     ;
; -18.805 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.280     ;
; -18.804 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.279     ;
; -18.802 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.277     ;
; -18.801 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.276     ;
; -18.799 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.274     ;
; -18.798 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.273     ;
; -18.797 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.272     ;
; -18.796 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.271     ;
; -18.786 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.688     ;
; -18.775 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.525     ; 43.248     ;
; -18.774 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.678     ;
; -18.774 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.678     ;
; -18.772 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.676     ;
; -18.771 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.675     ;
; -18.769 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.673     ;
; -18.768 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.672     ;
; -18.766 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.670     ;
; -18.765 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.669     ;
; -18.764 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.668     ;
; -18.763 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.667     ;
; -18.742 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.644     ;
; -18.720 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.195     ;
; -18.720 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.195     ;
; -18.718 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.193     ;
; -18.717 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.192     ;
; -18.715 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.190     ;
; -18.714 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.189     ;
; -18.712 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.187     ;
; -18.711 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.186     ;
; -18.710 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.185     ;
; -18.709 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.184     ;
; -18.688 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.525     ; 43.161     ;
; -18.687 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.591     ;
; -18.687 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.591     ;
; -18.685 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.589     ;
; -18.684 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.588     ;
; -18.682 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.586     ;
; -18.681 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.585     ;
; -18.679 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.583     ;
; -18.678 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.582     ;
; -18.677 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.581     ;
; -18.676 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.580     ;
; -18.674 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.149     ;
; -18.674 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.149     ;
; -18.672 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.147     ;
; -18.671 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.146     ;
; -18.669 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.144     ;
; -18.668 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.143     ;
; -18.666 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.141     ;
; -18.665 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.140     ;
; -18.664 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.139     ;
; -18.663 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.523     ; 43.138     ;
; -18.655 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.557     ;
; -18.645 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.549     ;
; -18.645 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.549     ;
; -18.643 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.547     ;
; -18.642 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.546     ;
; -18.642 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.525     ; 43.115     ;
; -18.640 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.544     ;
; -18.639 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.543     ;
; -18.637 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.541     ;
; -18.636 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.540     ;
; -18.635 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.539     ;
; -18.634 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.094     ; 43.538     ;
; -18.625 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.526     ;
; -18.624 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.525     ;
; -18.624 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.525     ;
; -18.624 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.525     ;
; -18.624 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.525     ;
; -18.623 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.525     ;
; -18.623 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.524     ;
; -18.623 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[15] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.525     ;
; -18.622 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.524     ;
; -18.622 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.523     ;
; -18.622 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.097     ; 43.523     ;
; -18.621 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[14] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.523     ;
; -18.621 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.096     ; 43.523     ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                            ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.987 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.744      ;
; -2.901 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.627      ;
; -2.882 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.640      ;
; -2.846 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.603      ;
; -2.829 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.555      ;
; -2.815 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 5.088      ;
; -2.799 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.525      ;
; -2.786 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.543      ;
; -2.776 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.502      ;
; -2.772 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 5.076      ;
; -2.766 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 5.039      ;
; -2.763 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.520      ;
; -2.756 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.512      ;
; -2.753 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 5.057      ;
; -2.732 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.459      ;
; -2.724 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.451      ;
; -2.719 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.477      ;
; -2.717 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 5.021      ;
; -2.716 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 5.089      ;
; -2.716 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.442      ;
; -2.707 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 5.048      ;
; -2.705 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.978      ;
; -2.692 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.419      ;
; -2.692 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 4.996      ;
; -2.691 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 5.033      ;
; -2.682 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 5.055      ;
; -2.679 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.437      ;
; -2.675 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.401      ;
; -2.673 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.430      ;
; -2.673 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.946      ;
; -2.665 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.938      ;
; -2.664 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 4.968      ;
; -2.657 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.414      ;
; -2.650 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.376      ;
; -2.649 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.407      ;
; -2.646 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 5.019      ;
; -2.645 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.402      ;
; -2.640 ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.366      ;
; -2.635 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.362      ;
; -2.635 ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.392      ;
; -2.617 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.342      ;
; -2.611 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.338      ;
; -2.603 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.328      ;
; -2.603 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 4.907      ;
; -2.599 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.325      ;
; -2.592 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.934      ;
; -2.591 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.348      ;
; -2.590 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.346      ;
; -2.590 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.932      ;
; -2.589 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.314      ;
; -2.586 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.343      ;
; -2.583 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.310      ;
; -2.579 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.305      ;
; -2.576 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.332      ;
; -2.572 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.298      ;
; -2.570 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.328      ;
; -2.570 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.194     ; 4.874      ;
; -2.568 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.260      ; 5.326      ;
; -2.567 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.324      ;
; -2.564 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.290      ;
; -2.562 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.288      ;
; -2.559 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.832      ;
; -2.557 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.314      ;
; -2.545 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.271      ;
; -2.544 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.269      ;
; -2.541 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.267      ;
; -2.539 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.295      ;
; -2.531 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.257      ;
; -2.530 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.872      ;
; -2.528 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.253      ;
; -2.525 ; Object_Detector:u11|mNote_r[36] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.250      ;
; -2.522 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.249      ;
; -2.520 ; Object_Detector:u11|mNote_r[36] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.276      ;
; -2.518 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.275      ;
; -2.516 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 4.889      ;
; -2.514 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.271      ;
; -2.511 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.237      ;
; -2.507 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.232      ;
; -2.503 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.845      ;
; -2.502 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.259      ;
; -2.502 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.227      ;
; -2.502 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.258      ;
; -2.498 ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.840      ;
; -2.498 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.255      ;
; -2.485 ; Object_Detector:u11|mNote_r[11] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.242      ;
; -2.475 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.201      ;
; -2.473 ; Object_Detector:u11|mNote_r[54] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.227      ; 5.198      ;
; -2.463 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.189      ;
; -2.460 ; Object_Detector:u11|mNote_r[54] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.216      ;
; -2.459 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.229      ; 5.186      ;
; -2.457 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.730      ;
; -2.450 ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.792      ;
; -2.450 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.259      ; 5.207      ;
; -2.447 ; Object_Detector:u11|mNote_r[58] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.789      ;
; -2.446 ; Object_Detector:u11|mNote_r[53] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.156     ; 4.788      ;
; -2.445 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.225     ; 4.718      ;
; -2.444 ; Object_Detector:u11|mNote_r[46] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.170      ;
; -2.442 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.228      ; 5.168      ;
; -2.442 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.258      ; 5.198      ;
; -2.441 ; Object_Detector:u11|mNote_r[53] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.125     ; 4.814      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                 ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.027 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.689      ;
; 0.041 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.675      ;
; 0.041 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.675      ;
; 0.059 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.657      ;
; 0.079 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.643      ;
; 0.094 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.628      ;
; 0.147 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.569      ;
; 0.152 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.570      ;
; 0.167 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.555      ;
; 0.170 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.546      ;
; 0.170 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.546      ;
; 0.188 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.528      ;
; 0.258 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.464      ;
; 0.273 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.449      ;
; 0.324 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.392      ;
; 0.324 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.392      ;
; 0.344 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.378      ;
; 0.359 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.478     ; 2.363      ;
; 0.392 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.327      ;
; 0.400 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.317      ;
; 0.402 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.314      ;
; 0.404 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.313      ;
; 0.420 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.299      ;
; 0.428 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 2.279      ;
; 0.430 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 2.277      ;
; 0.431 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.286      ;
; 0.438 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 2.269      ;
; 0.439 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.277      ;
; 0.441 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.276      ;
; 0.441 ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.275      ;
; 0.442 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 2.274      ;
; 0.444 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.273      ;
; 0.458 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.259      ;
; 0.463 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.257      ;
; 0.513 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.206      ;
; 0.533 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.184      ;
; 0.559 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.158      ;
; 0.565 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 2.152      ;
; 0.569 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.151      ;
; 0.579 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.140      ;
; 0.599 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.496     ; 2.105      ;
; 0.614 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.105      ;
; 0.642 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.487     ; 2.071      ;
; 0.657 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.485     ; 2.058      ;
; 0.669 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.480     ; 2.051      ;
; 0.675 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.495     ; 2.030      ;
; 0.699 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 2.020      ;
; 0.746 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.064     ; 2.390      ;
; 0.786 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.930      ;
; 0.830 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.886      ;
; 0.833 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.883      ;
; 0.835 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.881      ;
; 0.836 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.880      ;
; 0.842 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.492     ; 1.866      ;
; 0.895 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.822      ;
; 0.896 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.820      ;
; 0.906 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.811      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.911 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.067     ; 2.222      ;
; 0.925 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.782      ;
; 0.925 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.782      ;
; 0.932 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.784      ;
; 0.934 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.773      ;
; 0.935 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.782      ;
; 0.937 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.780      ;
; 0.938 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.778      ;
; 0.941 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.775      ;
; 0.964 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.496     ; 1.740      ;
; 0.987 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.730      ;
; 1.020 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 1.699      ;
; 1.024 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.481     ; 1.695      ;
; 1.025 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.692      ;
; 1.032 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.487     ; 1.681      ;
; 1.049 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.668      ;
; 1.100 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.617      ;
; 1.103 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.613      ;
; 1.104 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.613      ;
; 1.112 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.595      ;
; 1.121 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.586      ;
; 1.126 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.581      ;
; 1.132 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.585      ;
; 1.132 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.584      ;
; 1.133 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.493     ; 1.574      ;
; 1.135 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.581      ;
; 1.135 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.582      ;
; 1.136 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.484     ; 1.580      ;
; 1.137 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.483     ; 1.580      ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK2_50'                                                                                                               ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.891      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.891      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.891      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.891      ;
; 15.026 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.891      ;
; 15.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.889      ;
; 15.030 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.889      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.881      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.881      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.881      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.881      ;
; 15.036 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.881      ;
; 15.040 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.879      ;
; 15.040 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.879      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.838      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.838      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.838      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.838      ;
; 15.078 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.838      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.836      ;
; 15.082 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.836      ;
; 15.142 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.775      ;
; 15.142 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.775      ;
; 15.142 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.775      ;
; 15.142 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.775      ;
; 15.142 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.775      ;
; 15.146 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.773      ;
; 15.146 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.773      ;
; 15.235 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.681      ;
; 15.235 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.681      ;
; 15.235 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.681      ;
; 15.235 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.681      ;
; 15.235 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.681      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.678      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.678      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.678      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.678      ;
; 15.238 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.678      ;
; 15.239 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.679      ;
; 15.239 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.679      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.676      ;
; 15.242 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.676      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.668      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.668      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.668      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.668      ;
; 15.248 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.668      ;
; 15.252 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.666      ;
; 15.252 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.666      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.270 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.652      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.280 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.076     ; 4.642      ;
; 15.284 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.633      ;
; 15.284 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.633      ;
; 15.284 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.633      ;
; 15.284 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.633      ;
; 15.284 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.081     ; 4.633      ;
; 15.288 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.631      ;
; 15.288 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.079     ; 4.631      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.322 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.077     ; 4.599      ;
; 15.343 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.573      ;
; 15.343 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.573      ;
; 15.343 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.573      ;
; 15.343 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.573      ;
; 15.343 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.573      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.572      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.572      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.572      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.572      ;
; 15.344 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.572      ;
; 15.347 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.571      ;
; 15.347 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.571      ;
; 15.348 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.570      ;
; 15.348 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.570      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.564      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.564      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.564      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.564      ;
; 15.352 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.564      ;
; 15.355 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.561      ;
; 15.355 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.561      ;
; 15.355 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.561      ;
; 15.355 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.561      ;
; 15.355 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.082     ; 4.561      ;
; 15.356 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.562      ;
; 15.356 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.080     ; 4.562      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                     ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.774 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.137      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.817 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 5.094      ;
; 19994.931 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.991      ;
; 19994.931 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.991      ;
; 19994.931 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.991      ;
; 19994.960 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.962      ;
; 19994.960 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.962      ;
; 19994.960 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.962      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.013 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.898      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.028 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.879      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.036 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.871      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.111 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.087     ; 4.800      ;
; 19995.190 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.730      ;
; 19995.203 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.717      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.698      ;
; 19995.249 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.658      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.267 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.640      ;
; 19995.286 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.636      ;
; 19995.286 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.636      ;
; 19995.286 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.076     ; 4.636      ;
; 19995.365 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.542      ;
; 19995.365 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.542      ;
; 19995.365 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.542      ;
; 19995.365 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.542      ;
; 19995.365 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.091     ; 4.542      ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.367 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.029      ;
; 0.377 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.040      ;
; 0.388 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.458      ; 1.068      ;
; 0.388 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.050      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.037      ;
; 0.389 ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 1.052      ;
; 0.402 ; Music_Controller:u9|signal_r                                                                                                                                                         ; Music_Controller:u9|signal_r                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.065      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Music_Controller:u9|rst_r                                                                                                                                                            ; Music_Controller:u9|rst_r                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.407 ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.674      ;
; 0.410 ; SramReader:player|data_r[34]                                                                                                                                                         ; Music_Controller:u9|note_r[34]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.508      ; 1.256      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.074      ;
; 0.416 ; SramReader:player|data_r[44]                                                                                                                                                         ; Music_Controller:u9|note_r[44]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.508      ; 1.262      ;
; 0.419 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.685      ;
; 0.423 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.688      ;
; 0.424 ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.069      ;
; 0.427 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                     ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ; Sdram_Control:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.363      ; 1.015      ;
; 0.435 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.701      ;
; 0.437 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                       ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.704      ;
; 0.438 ; Sdram_Control:u7|mDATAOUT[27]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.086      ;
; 0.439 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.372      ; 1.033      ;
; 0.439 ; SramReader:player|data_r[10]                                                                                                                                                         ; Music_Controller:u9|note_r[10]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.485      ; 1.262      ;
; 0.443 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.105      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.385 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.669      ;
; 0.386 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.386 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.669      ;
; 0.387 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.387 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.096      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.388 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.095      ; 0.669      ;
; 0.389 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.669      ;
; 0.389 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.094      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.669      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.695      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.412 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.696      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.098      ; 0.697      ;
; 0.413 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.097      ; 0.696      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.079      ; 0.686      ;
; 0.422 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.080      ; 0.688      ;
; 0.425 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.018      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.371      ; 1.029      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                    ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.401 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SramWriter:recorder|write_r        ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.674      ;
; 0.452 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.488      ; 1.274      ;
; 0.497 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.321      ;
; 0.526 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.492      ; 1.352      ;
; 0.530 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.354      ;
; 0.537 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.362      ;
; 0.539 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.362      ;
; 0.554 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.378      ;
; 0.560 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.384      ;
; 0.561 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.384      ;
; 0.562 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.385      ;
; 0.562 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.385      ;
; 0.562 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.387      ;
; 0.563 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.388      ;
; 0.564 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.378      ;
; 0.565 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.388      ;
; 0.565 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.388      ;
; 0.566 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.389      ;
; 0.566 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.389      ;
; 0.570 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.384      ;
; 0.577 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.391      ;
; 0.593 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.492      ; 1.419      ;
; 0.599 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.424      ;
; 0.600 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.424      ;
; 0.603 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.479      ; 1.416      ;
; 0.605 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.428      ;
; 0.626 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.440      ;
; 0.629 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.443      ;
; 0.643 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[7]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.911      ;
; 0.644 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[8]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.912      ;
; 0.647 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[9]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.915      ;
; 0.653 ; SramWriter:recorder|counter_r[15]  ; SramWriter:recorder|counter_r[15]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; SramWriter:recorder|counter_r[13]  ; SramWriter:recorder|counter_r[13]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; SramWriter:recorder|counter_r[5]   ; SramWriter:recorder|counter_r[5]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.653 ; SramWriter:recorder|counter_r[3]   ; SramWriter:recorder|counter_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.921      ;
; 0.654 ; SramWriter:recorder|counter_r[11]  ; SramWriter:recorder|counter_r[11]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.922      ;
; 0.654 ; SramWriter:recorder|counter_r[1]   ; SramWriter:recorder|counter_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; SramWriter:recorder|counter_r[29]  ; SramWriter:recorder|counter_r[29]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; SramWriter:recorder|counter_r[21]  ; SramWriter:recorder|counter_r[21]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; SramWriter:recorder|counter_r[19]  ; SramWriter:recorder|counter_r[19]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; SramWriter:recorder|counter_r[27]  ; SramWriter:recorder|counter_r[27]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; SramWriter:recorder|counter_r[17]  ; SramWriter:recorder|counter_r[17]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; SramWriter:recorder|counter_r[9]   ; SramWriter:recorder|counter_r[9]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; SramWriter:recorder|counter_r[7]   ; SramWriter:recorder|counter_r[7]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; SramWriter:recorder|counter_r[6]   ; SramWriter:recorder|counter_r[6]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; SramWriter:recorder|counter_r[31]  ; SramWriter:recorder|counter_r[31]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; SramWriter:recorder|counter_r[22]  ; SramWriter:recorder|counter_r[22]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; SramWriter:recorder|counter_r[25]  ; SramWriter:recorder|counter_r[25]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; SramWriter:recorder|counter_r[23]  ; SramWriter:recorder|counter_r[23]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; SramWriter:recorder|counter_r[14]  ; SramWriter:recorder|counter_r[14]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; SramWriter:recorder|counter_r[2]   ; SramWriter:recorder|counter_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.926      ;
; 0.659 ; SramWriter:recorder|counter_r[16]  ; SramWriter:recorder|counter_r[16]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; SramWriter:recorder|counter_r[12]  ; SramWriter:recorder|counter_r[12]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; SramWriter:recorder|counter_r[10]  ; SramWriter:recorder|counter_r[10]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; SramWriter:recorder|counter_r[8]   ; SramWriter:recorder|counter_r[8]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.659 ; SramWriter:recorder|counter_r[4]   ; SramWriter:recorder|counter_r[4]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.927      ;
; 0.660 ; SramWriter:recorder|counter_r[20]  ; SramWriter:recorder|counter_r[20]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; SramWriter:recorder|counter_r[18]  ; SramWriter:recorder|counter_r[18]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; SramWriter:recorder|counter_r[30]  ; SramWriter:recorder|counter_r[30]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; SramWriter:recorder|counter_r[28]  ; SramWriter:recorder|counter_r[28]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; SramWriter:recorder|counter_r[26]  ; SramWriter:recorder|counter_r[26]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; SramWriter:recorder|counter_r[24]  ; SramWriter:recorder|counter_r[24]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.928      ;
; 0.666 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.489      ;
; 0.667 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.492      ;
; 0.674 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|addr_r[12]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.674 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|addr_r[14]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.941      ;
; 0.680 ; SramWriter:recorder|counter_r[0]   ; SramWriter:recorder|counter_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.948      ;
; 0.686 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.500      ;
; 0.731 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.745 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.569      ;
; 0.745 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.568      ;
; 0.747 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.572      ;
; 0.751 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.574      ;
; 0.752 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.486      ; 1.572      ;
; 0.752 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.575      ;
; 0.752 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.020      ;
; 0.753 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.567      ;
; 0.763 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.586      ;
; 0.766 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.492      ; 1.592      ;
; 0.770 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.584      ;
; 0.780 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.480      ; 1.594      ;
; 0.782 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.607      ;
; 0.786 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.491      ; 1.611      ;
; 0.790 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.477      ; 1.601      ;
; 0.794 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.617      ;
; 0.795 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.619      ;
; 0.797 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.490      ; 1.621      ;
; 0.805 ; SramReader:player|finish_r         ; SramReader:player|finish_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.072      ;
; 0.813 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.489      ; 1.636      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK2_50'                                                                                                                           ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.674      ;
; 0.429 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.694      ;
; 0.431 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.696      ;
; 0.440 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.043      ; 0.669      ;
; 0.601 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.866      ;
; 0.603 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.868      ;
; 0.634 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.901      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.640 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.906      ;
; 0.641 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.907      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.907      ;
; 0.642 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.908      ;
; 0.642 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.908      ;
; 0.643 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.644 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.910      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.645 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.911      ;
; 0.646 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.912      ;
; 0.646 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.913      ;
; 0.648 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.913      ;
; 0.654 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.923      ;
; 0.656 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.923      ;
; 0.656 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.656 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.657 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.923      ;
; 0.658 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.926      ;
; 0.658 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.926      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.925      ;
; 0.660 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.928      ;
; 0.660 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.927      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.929      ;
; 0.664 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 0.929      ;
; 0.670 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 0.936      ;
; 0.672 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 0.939      ;
; 0.839 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.107      ;
; 0.951 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.218      ;
; 0.958 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.224      ;
; 0.959 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.225      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.226      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.225      ;
; 0.960 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.226      ;
; 0.961 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.227      ;
; 0.962 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.228      ;
; 0.963 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.079      ; 1.228      ;
; 0.964 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.231      ;
; 0.969 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
; 0.969 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.236      ;
; 0.971 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.237      ;
; 0.972 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.080      ; 1.238      ;
; 0.972 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.240      ;
; 0.972 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.082      ; 1.240      ;
; 0.973 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.081      ; 1.240      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.669      ;
; 0.410 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.674      ;
; 0.422 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.686      ;
; 0.422 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.686      ;
; 0.423 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.687      ;
; 0.424 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.688      ;
; 0.432 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.696      ;
; 0.433 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.698      ;
; 0.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.709      ;
; 0.450 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.714      ;
; 0.451 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.715      ;
; 0.453 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.717      ;
; 0.482 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.746      ;
; 0.488 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.752      ;
; 0.514 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.778      ;
; 0.516 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.780      ;
; 0.517 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.781      ;
; 0.517 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.781      ;
; 0.522 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.786      ;
; 0.523 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.787      ;
; 0.523 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.787      ;
; 0.524 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.788      ;
; 0.529 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.793      ;
; 0.555 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.819      ;
; 0.558 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.822      ;
; 0.561 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.825      ;
; 0.584 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.848      ;
; 0.588 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.850      ;
; 0.595 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.859      ;
; 0.597 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.861      ;
; 0.602 ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.864      ;
; 0.602 ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.864      ;
; 0.624 ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.886      ;
; 0.624 ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.886      ;
; 0.625 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.891      ;
; 0.627 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.893      ;
; 0.627 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.893      ;
; 0.627 ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.889      ;
; 0.638 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.902      ;
; 0.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.903      ;
; 0.642 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.642 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.906      ;
; 0.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.907      ;
; 0.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.907      ;
; 0.658 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.922      ;
; 0.658 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.922      ;
; 0.659 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.923      ;
; 0.659 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.923      ;
; 0.660 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.924      ;
; 0.668 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.932      ;
; 0.668 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.932      ;
; 0.669 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.933      ;
; 0.669 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.933      ;
; 0.670 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.934      ;
; 0.671 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.935      ;
; 0.713 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.979      ;
; 0.722 ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.984      ;
; 0.732 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.996      ;
; 0.735 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 0.999      ;
; 0.736 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.000      ;
; 0.738 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.002      ;
; 0.741 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.005      ;
; 0.742 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.006      ;
; 0.749 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.013      ;
; 0.753 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.017      ;
; 0.769 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.033      ;
; 0.773 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.037      ;
; 0.773 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.037      ;
; 0.774 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.038      ;
; 0.774 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.038      ;
; 0.774 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.038      ;
; 0.776 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.040      ;
; 0.777 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.041      ;
; 0.778 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.042      ;
; 0.779 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.043      ;
; 0.781 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.045      ;
; 0.794 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.058      ;
; 0.798 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.062      ;
; 0.809 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.075      ;
; 0.810 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.074      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                   ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.232     ; 3.507      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.231     ; 3.508      ;
; -4.291 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.233     ; 3.506      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.290 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.230     ; 3.508      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -4.276 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -3.217     ; 3.507      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.937 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.863     ; 3.522      ;
; -3.917 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.878     ; 3.487      ;
; -3.917 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.878     ; 3.487      ;
; -3.917 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.878     ; 3.487      ;
; -3.915 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.858     ; 3.505      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.839     ; 3.511      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.838     ; 3.512      ;
; -3.902 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.837     ; 3.513      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 2.998 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.948     ; 3.926      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.000 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.963     ; 3.909      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.957     ; 3.917      ;
; 3.114 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.942     ; 3.932      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.238     ; 3.467      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.243 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.239     ; 3.466      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
; 3.244 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -3.249     ; 3.455      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.577     ; 6.149      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.577     ; 6.149      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.577     ; 6.149      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.577     ; 6.149      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.571     ; 6.155      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.573     ; 6.153      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.142 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.569     ; 6.157      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.558     ; 6.166      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.558     ; 6.166      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.558     ; 6.166      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.558     ; 6.166      ;
; 3.144 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.560     ; 6.164      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK2_50'                                                                                                         ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 13.755 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.125     ; 6.118      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.085 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.855      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.095 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.845      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.137 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.802      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.201 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.058     ; 5.739      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.294 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.645      ;
; 14.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.642      ;
; 14.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.642      ;
; 14.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.642      ;
; 14.297 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.059     ; 5.642      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK2_50'                                                                                                                        ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.519 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.377      ; 2.082      ;
; 1.827 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.377      ; 2.390      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 2.638      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.593 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 2.879      ;
; 2.684 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.249      ;
; 2.807 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.372      ;
; 2.892 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.457      ;
; 2.895 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.460      ;
; 2.895 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.460      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 2.901 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.100      ; 3.187      ;
; 3.005 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.570      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.302      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.302      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.302      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.064      ; 3.302      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.052 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.062      ; 3.301      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.300      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.300      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.300      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.300      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.061      ; 3.300      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.302      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.063      ; 3.302      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.053 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.065      ; 3.304      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.103 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.102      ; 3.391      ;
; 3.168 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.379      ; 3.733      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 5.706      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 5.706      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 5.706      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.398      ; 5.693      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.396      ; 5.691      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.400      ; 5.695      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.411      ; 5.706      ;
; 4.959 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.409      ; 5.704      ;
; 4.960 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 5.688      ;
; 4.960 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 5.688      ;
; 4.960 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 5.688      ;
; 4.960 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.392      ; 5.688      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.177     ; 3.261      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.152 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.176     ; 3.262      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.287      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.166     ; 3.287      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.286      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.286      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.286      ;
; 5.167 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.167     ; 3.286      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.178 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.188     ; 3.276      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.263      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.263      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.263      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.263      ;
; 5.183 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.206     ; 3.263      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.262      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.237     ; 3.262      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.627     ; 3.269      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 3.276      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 3.276      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 3.276      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 3.276      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.620     ; 3.276      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.621     ; 3.275      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.632     ; 3.268      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.633     ; 3.267      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.339     ; 3.651      ;
; 5.708 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.335     ; 3.695      ;
; 5.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.357     ; 3.638      ;
; 5.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.357     ; 3.638      ;
; 5.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.357     ; 3.638      ;
; 5.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.357     ; 3.638      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.264      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.264      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.264      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.264      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.174     ; 3.280      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.174     ; 3.280      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.174     ; 3.280      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.174     ; 3.280      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.174     ; 3.280      ;
; 5.168 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.190     ; 3.264      ;
; 5.184 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.213     ; 3.257      ;
; 5.213 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.236     ; 3.263      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 3.256      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 3.256      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 3.256      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 3.256      ;
; 5.219 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 3.256      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.286      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.287      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.286      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.286      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.609     ; 3.286      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.287      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.287      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.287      ;
; 5.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.608     ; 3.287      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.275      ;
; 5.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 3.275      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.611 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.612 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.614     ; 3.284      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.618     ; 3.281      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.613 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 3.280      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.261      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.261      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.261      ;
; 5.614 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.261      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 3.257      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 3.257      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.255      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.255      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 3.257      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.256      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.256      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.256      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.256      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.255      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.645     ; 3.256      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.646     ; 3.255      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.639     ; 3.262      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 3.257      ;
; 5.615 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.644     ; 3.257      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.687 ; 4.907        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.693 ; 4.913        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[40]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[41]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[42]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[43]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[44]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[45]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[46]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[47]                                                                                                                                                       ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SevenHexDecoder:u10|count_r[48]                                                                                                                                                       ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[0] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[1] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[2] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[5] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[10]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[18]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[23]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[26]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                         ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[7]                                                                                                                                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[8]                                                                                                                                                          ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[9]                                                                                                                                                          ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[1] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                      ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                          ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                           ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                 ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                 ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                       ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                        ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]                    ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]                     ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                                  ;
; 9.687 ; 9.875        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]                     ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                  ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                   ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                                    ;
; 9.688 ; 9.876        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                                    ;
; 9.761 ; 9.949        ; 0.188          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                          ;
; 9.818 ; 9.818        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                        ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.820 ; 9.820        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|observablevcoout ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                          ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.819  ; 9.819        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.820  ; 9.820        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.837  ; 9.837        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.162 ; 10.162       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.178 ; 10.178       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.181 ; 10.181       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.194 ; 12.414       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.198 ; 12.418       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.200 ; 12.420       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.201 ; 12.421       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.202 ; 12.422       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.205 ; 12.425       ; 0.220          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.241 ; 12.429       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ;
; 12.241 ; 12.429       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ;
; 12.241 ; 12.429       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ;
; 12.244 ; 12.479       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.246 ; 12.434       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ;
; 12.246 ; 12.481       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ;
; 12.247 ; 12.435       ; 0.188          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ;
; 12.247 ; 12.482       ; 0.235          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK3_50'                                  ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[2]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[3]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[4]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[5]        ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[0]   ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[1]   ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[2]   ;
; 83.040 ; 83.260       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[3]   ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]          ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[21]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[29]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[49]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[51]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[53]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[54]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[58]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[61]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[62]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[3]         ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[0]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[15]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[16]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[1]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[6]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[7]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[8]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[9]        ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[0] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[1] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[2] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[4] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[5] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[6] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[7] ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[0]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[1]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[2]       ;
; 83.041 ; 83.261       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|write_r          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[26]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[30]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[32]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[33]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[38]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[3]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[40]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[41]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[46]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[47]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[48]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[56]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[57]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[59]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[60]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[63]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[7]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[8]          ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r           ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]         ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]       ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]       ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]       ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]       ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[0]     ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[10]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[11]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[12]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[13]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[14]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[15]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[16]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[17]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[18]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[19]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[1]     ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[20]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[21]    ;
; 83.042 ; 83.262       ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[22]    ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                             ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.707 ; 9999.927     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.709 ; 9999.929     ; 0.220          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.883 ; 10000.071    ; 0.188          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 8.992  ; 9.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 8.992  ; 9.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 7.176  ; 7.714  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.334  ; 7.976  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.623  ; 7.259  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.764  ; 7.352  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.573  ; 7.164  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.334  ; 7.976  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.878  ; 7.495  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.698  ; 7.257  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.557  ; 7.159  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.820  ; 7.422  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.627  ; 7.117  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.114  ; 6.625  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.937  ; 7.411  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.321  ; 6.849  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.091  ; 7.665  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.538  ; 7.139  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.998  ; 7.530  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.313  ; 7.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 10.675 ; 11.337 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 10.052 ; 10.651 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.973  ; 7.543  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 7.209  ; 7.817  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 7.524  ; 8.076  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 7.552  ; 8.085  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.767  ; 7.318  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.847  ; 7.401  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 7.234  ; 7.809  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 7.543  ; 8.152  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 10.036 ; 10.724 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 9.802  ; 10.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 10.675 ; 11.337 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 10.140 ; 10.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 10.046 ; 10.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 10.350 ; 10.946 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.154 ; 10.645 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 10.581 ; 11.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.406  ; 5.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.190  ; 5.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.300  ; 5.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.168  ; 5.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.965  ; 5.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.806  ; 5.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.740  ; 5.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.045  ; 5.406  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.107  ; 5.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.263  ; 5.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.165  ; 5.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.518  ; 4.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.406  ; 5.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.887  ; 4.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.419  ; 4.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.834  ; 4.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.294  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.944  ; 5.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.520  ; 4.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.274  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.156  ; 5.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.727  ; 5.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.178  ; 5.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.722  ; 5.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.916  ; 5.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.865  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 8.657  ; 9.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 8.169  ; 8.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 8.657  ; 9.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 12.122 ; 12.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 12.122 ; 12.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 10.085 ; 10.675 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 10.329 ; 10.953 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 10.430 ; 10.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 10.031 ; 10.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 10.143 ; 10.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 10.447 ; 10.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 10.481 ; 10.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 10.332 ; 10.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.863 ; -5.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -5.586 ; -6.155 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -4.863 ; -5.333 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.915 ; -5.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -5.406 ; -5.999 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -5.514 ; -6.092 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -5.365 ; -5.953 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -5.362 ; -5.985 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -5.347 ; -5.949 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -5.323 ; -5.889 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -5.385 ; -5.988 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -5.333 ; -5.937 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.974 ; -5.484 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.915 ; -5.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.995 ; -5.507 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -5.186 ; -5.710 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -5.395 ; -5.952 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -5.609 ; -6.188 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -5.489 ; -6.044 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -5.287 ; -5.893 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -5.803 ; -6.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -5.926 ; -6.538 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -6.003 ; -6.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -6.229 ; -6.773 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -6.499 ; -7.030 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -6.529 ; -7.040 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -5.803 ; -6.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -5.886 ; -6.424 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -6.251 ; -6.798 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -6.550 ; -7.128 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -6.801 ; -7.367 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -6.618 ; -7.162 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -7.285 ; -7.842 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -6.829 ; -7.361 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -6.857 ; -7.370 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -7.151 ; -7.660 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -6.894 ; -7.371 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -7.246 ; -7.759 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -4.358 ; -4.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -4.450 ; -4.758 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -4.336 ; -4.736 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -4.142 ; -4.571 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.975 ; -4.391 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.913 ; -4.320 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -4.204 ; -4.545 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -4.265 ; -4.623 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -4.430 ; -4.849 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -4.319 ; -4.736 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.712 ; -4.102 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.554 ; -4.940 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -3.096 ; -3.493 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.604 ; -3.986 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -3.041 ; -3.438 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.482 ; -3.837 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -4.123 ; -4.526 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.715 ; -4.099 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -3.463 ; -3.816 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -4.309 ; -4.761 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.898 ; -4.322 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -4.333 ; -4.799 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.895 ; -4.297 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -4.080 ; -4.524 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.978 ; -3.377 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -4.032 ; -4.464 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -5.320 ; -5.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -5.812 ; -6.456 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -5.320 ; -5.853 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -6.513 ; -7.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -6.513 ; -7.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -6.914 ; -7.501 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -7.135 ; -7.736 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -7.243 ; -7.768 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -6.863 ; -7.389 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -6.982 ; -7.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -7.276 ; -7.743 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -7.207 ; -7.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -7.104 ; -7.598 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 15.854 ; 15.720 ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 9.228  ; 9.105  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 10.149 ; 10.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.950  ; 8.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.807  ; 8.802  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.827  ; 8.822  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 8.788  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 8.697  ; 8.632  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 10.149 ; 10.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 8.778  ; 8.770  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 8.950  ; 8.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.229 ; 10.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.096 ; 10.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.975  ; 9.868  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.034 ; 9.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.697  ; 8.684  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.674 ; 10.592 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.662  ; 9.518  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.055 ; 10.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.532  ; 7.599  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.978  ; 10.019 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.007 ; 9.563  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.457 ; 10.488 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.452  ; 7.499  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.229 ; 10.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.274  ; 7.270  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.080  ; 8.011  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.910 ; 10.497 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.934  ; 7.854  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.568 ; 10.547 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.051  ; 9.049  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.127 ; 9.764  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.272  ; 9.310  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.218  ; 9.102  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.745  ; 8.692  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.950  ; 8.793  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.973  ; 8.993  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.966  ; 7.073  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.845  ; 8.727  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.272  ; 9.310  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.122  ; 7.999  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.933  ; 5.935  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.936  ; 6.866  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.566  ; 8.468  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.543  ; 8.510  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.331  ; 8.193  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.150  ; 7.200  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.133  ; 8.058  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.989  ; 6.054  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.376  ; 9.474  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 7.662  ; 7.776  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.490  ; 4.586  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 5.416  ; 5.500  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.955  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.648  ; 4.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.281  ; 5.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.782  ; 4.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.918  ; 4.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.047  ; 4.998  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.236  ; 5.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.164  ; 5.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.955  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.040  ; 4.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.320  ; 5.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.115  ; 4.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.939  ; 4.880  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.126  ; 5.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.126  ; 5.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.495  ; 4.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.308  ; 5.239  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 5.164  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.228  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.802  ; 8.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.228  ; 7.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.814  ; 6.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.638  ; 6.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.956  ; 6.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.130  ; 7.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.850  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.024  ; 6.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.868  ; 7.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.730  ; 6.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.698  ; 6.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.037  ; 6.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.620  ; 7.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.784  ; 6.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.947  ; 6.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.545  ; 6.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.692  ; 6.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.802  ; 8.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.464  ; 8.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.945  ; 7.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.974  ; 7.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.393  ; 8.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.071  ; 7.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.986  ; 7.804  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.566  ; 8.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.437  ; 6.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.564  ; 7.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.726  ; 7.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.175  ; 7.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.347  ; 7.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.557  ; 7.473  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.024  ; 6.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.852  ; 6.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.188  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.358  ; 4.276  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.188  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.945  ; 4.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.814  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.325  ; 4.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.820  ; 4.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 10.673 ; 10.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 10.673 ; 10.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 10.147 ; 10.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 9.389  ; 9.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 9.413  ; 9.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 9.831  ; 9.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 9.808  ; 9.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 9.394  ; 9.604  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 10.067 ; 9.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 8.614  ; 8.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 7.966  ; 7.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 7.915  ; 7.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 9.469  ; 9.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 7.958  ; 7.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 10.067 ; 9.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 8.150  ; 8.323  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 10.007 ; 9.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 8.131  ; 8.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 8.347  ; 8.235  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 10.007 ; 9.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 6.928  ; 7.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 6.058  ; 6.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 7.207  ; 7.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 6.365  ; 6.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 7.639  ; 7.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 6.466  ; 6.412  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.426  ; 6.322  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.782  ; 5.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.307  ; 6.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.473  ; 6.373  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.711  ; 6.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.853  ; 5.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 7.639  ; 7.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.711  ; 5.694  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 5.978  ; 5.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.845  ; 5.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.299  ; 5.229  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.978  ; 5.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.766  ; 5.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.882  ; 5.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.158  ; 5.118  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.470  ; 5.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.731  ; 5.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 7.110  ; 7.029  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 7.034  ; 6.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.409  ; 6.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 6.312  ; 6.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.200  ; 6.136  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.975  ; 5.965  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.666  ; 5.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.034  ; 6.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.633  ; 6.600  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.833  ; 5.731  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 6.319  ; 6.208  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 15.260 ; 15.127 ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 8.903  ; 8.780  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.293  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 7.909  ; 7.845  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.151  ; 8.061  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.014  ; 8.007  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.034  ; 8.027  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 7.996  ; 7.986  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 7.909  ; 7.845  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 9.356  ; 9.453  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 7.986  ; 7.976  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 8.151  ; 8.061  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.976  ; 5.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.931  ; 8.913  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 8.462  ; 8.416  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.671  ; 8.513  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 7.138  ; 7.194  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.487  ; 9.442  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.615  ; 8.442  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.631  ; 8.616  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 6.334  ; 6.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 8.548  ; 8.564  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 8.277  ; 7.840  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.842  ; 8.924  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.609  ; 6.631  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.243 ; 9.994  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.976  ; 5.939  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.130  ; 7.095  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.037 ; 9.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.989  ; 6.869  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.538  ; 9.505  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 8.095  ; 8.081  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.260  ; 8.875  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 5.256  ; 5.254  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.408  ; 8.292  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.953  ; 7.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.150  ; 7.995  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.172  ; 8.187  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.245  ; 6.344  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.049  ; 7.932  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.460  ; 8.492  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.354  ; 7.233  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.256  ; 5.254  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.218  ; 6.147  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.782  ; 7.685  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.760  ; 7.725  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.557  ; 7.420  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.423  ; 6.466  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.366  ; 7.289  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.308  ; 5.367  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 7.389  ; 7.444  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.908  ; 7.022  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.176  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.866  ; 3.962  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 4.754  ; 4.839  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.502  ; 3.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.020  ; 3.941  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.628  ; 4.526  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.143  ; 4.061  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.281  ; 4.200  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.403  ; 4.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.585  ; 4.507  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.510  ; 4.412  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.270  ; 5.181  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.397  ; 4.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.666  ; 4.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.502  ; 3.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.300  ; 4.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.873  ; 3.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.473  ; 4.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.873  ; 3.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.654  ; 4.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.516  ; 4.435  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.618  ; 3.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.560  ; 4.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.918  ; 5.739  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.780  ; 5.625  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.601  ; 5.450  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.796  ; 5.700  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.655  ; 5.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.496  ; 5.340  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.630  ; 5.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.922  ; 5.745  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.560  ; 4.415  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.913  ; 4.763  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 5.296  ; 5.101  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 5.389  ; 5.197  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 5.044  ; 4.865  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 5.205  ; 5.021  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.596  ; 5.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.910  ; 4.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.499  ; 6.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 6.230  ; 6.080  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 6.076  ; 5.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 6.272  ; 6.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 6.111  ; 5.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.483  ; 6.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 6.150  ; 5.996  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.917  ; 6.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.909  ; 4.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.614  ; 5.463  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 6.153  ; 6.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.875  ; 5.738  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.931  ; 5.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.625  ; 5.443  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.926  ; 5.761  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.438  ; 5.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.744  ; 3.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.744  ; 3.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.539  ; 4.446  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.306  ; 4.216  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.174  ; 4.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.710  ; 3.631  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.186  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 7.727  ; 7.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 9.135  ; 8.817  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 8.511  ; 8.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 7.735  ; 7.769  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 7.742  ; 7.607  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 8.127  ; 7.936  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 8.131  ; 7.951  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 7.727  ; 7.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 6.839  ; 6.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 7.477  ; 7.323  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 6.875  ; 6.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 6.839  ; 6.658  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 8.298  ; 8.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 6.848  ; 6.677  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 8.970  ; 8.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 7.067  ; 7.278  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 5.376  ; 5.406  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 7.369  ; 7.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 7.574  ; 7.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 9.169  ; 9.118  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 6.211  ; 6.297  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 5.376  ; 5.406  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 6.479  ; 6.406  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 5.673  ; 5.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.639 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.793 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.306  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.153  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.288  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 5.109  ; 4.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.767  ; 5.711  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.729  ; 5.625  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.109  ; 4.993  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.614  ; 5.503  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.774  ; 5.674  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.001  ; 5.892  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.177  ; 5.061  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.892  ; 6.782  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.041  ; 5.021  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.134  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 4.512  ; 4.469  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.169  ; 5.086  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.644  ; 4.573  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.298  ; 5.207  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.092  ; 5.108  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.206  ; 5.079  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.512  ; 4.469  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.809  ; 4.707  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.061  ; 4.933  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 6.384  ; 6.301  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 4.997  ; 4.914  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.710  ; 5.674  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.618  ; 5.449  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.511  ; 5.445  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.294  ; 5.280  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.997  ; 4.914  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.311  ; 6.166  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.926  ; 5.889  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.157  ; 5.055  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.626  ; 5.516  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; LEDG[0]       ; 13.984 ;        ;        ; 14.777 ;
; SW[0]      ; LEDG[1]       ;        ; 17.214 ; 17.953 ;        ;
; SW[0]      ; LEDG[2]       ;        ; 12.621 ; 13.180 ;        ;
; SW[0]      ; LEDG[3]       ;        ; 13.552 ; 14.278 ;        ;
; SW[0]      ; LEDG[4]       ;        ; 12.845 ; 13.498 ;        ;
; SW[0]      ; LEDG[5]       ;        ; 12.082 ; 12.877 ;        ;
; SW[0]      ; LEDG[6]       ;        ; 15.153 ; 16.070 ;        ;
; SW[0]      ; LEDG[7]       ;        ; 13.888 ; 14.686 ;        ;
; SW[0]      ; LEDG[8]       ;        ; 12.036 ; 12.772 ;        ;
; SW[0]      ; LEDR[10]      ;        ; 12.958 ; 13.736 ;        ;
; SW[0]      ; LEDR[11]      ;        ; 12.902 ; 13.593 ;        ;
; SW[0]      ; LEDR[12]      ;        ; 12.922 ; 13.613 ;        ;
; SW[0]      ; LEDR[13]      ;        ; 12.880 ; 13.574 ;        ;
; SW[0]      ; LEDR[14]      ;        ; 12.732 ; 13.483 ;        ;
; SW[0]      ; LEDR[15]      ;        ; 14.348 ; 14.935 ;        ;
; SW[0]      ; LEDR[16]      ;        ; 12.870 ; 13.564 ;        ;
; SW[0]      ; LEDR[17]      ;        ; 12.958 ; 13.736 ;        ;
; SW[0]      ; SRAM_ADDR[0]  ; 16.020 ; 16.027 ; 16.744 ; 16.637 ;
; SW[0]      ; SRAM_ADDR[1]  ; 15.071 ; 15.023 ; 15.788 ; 15.611 ;
; SW[0]      ; SRAM_ADDR[2]  ; 14.404 ; 14.198 ; 15.038 ; 14.869 ;
; SW[0]      ; SRAM_ADDR[3]  ; 14.424 ; 14.404 ; 15.045 ; 15.062 ;
; SW[0]      ; SRAM_ADDR[4]  ; 16.623 ; 16.609 ; 17.385 ; 17.229 ;
; SW[0]      ; SRAM_ADDR[5]  ; 14.456 ; 14.248 ; 15.091 ; 14.921 ;
; SW[0]      ; SRAM_ADDR[6]  ; 14.441 ; 14.359 ; 15.078 ; 14.987 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.863 ; 12.829 ; 13.491 ; 13.495 ;
; SW[0]      ; SRAM_ADDR[8]  ; 15.073 ; 15.043 ; 15.773 ; 15.777 ;
; SW[0]      ; SRAM_ADDR[9]  ; 14.616 ; 14.112 ; 15.253 ; 14.777 ;
; SW[0]      ; SRAM_ADDR[10] ; 15.831 ; 15.916 ; 16.591 ; 16.547 ;
; SW[0]      ; SRAM_ADDR[11] ; 12.173 ; 12.170 ; 12.777 ; 12.812 ;
; SW[0]      ; SRAM_ADDR[12] ; 15.858 ; 15.566 ; 16.494 ; 16.240 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.895 ; 11.820 ; 12.529 ; 12.506 ;
; SW[0]      ; SRAM_ADDR[14] ; 12.678 ; 12.599 ; 13.282 ; 13.241 ;
; SW[0]      ; SRAM_ADDR[15] ; 15.689 ; 15.219 ; 16.293 ; 15.861 ;
; SW[0]      ; SRAM_ADDR[16] ; 12.521 ; 12.375 ; 13.123 ; 13.014 ;
; SW[0]      ; SRAM_ADDR[17] ; 15.259 ; 15.196 ; 15.864 ; 15.839 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.817 ; 13.878 ; 14.544 ; 14.428 ;
; SW[0]      ; SRAM_ADDR[19] ; 14.889 ; 14.470 ; 15.493 ; 15.112 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.970  ; 8.817  ; 9.578  ; 9.425  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.929  ; 8.776  ; 9.542  ; 9.389  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.939  ; 8.786  ; 9.551  ; 9.398  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.939  ; 8.786  ; 9.551  ; 9.398  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.943  ; 8.790  ; 9.555  ; 9.402  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.924  ; 8.771  ; 9.537  ; 9.384  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.924  ; 8.771  ; 9.537  ; 9.384  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.914  ; 8.761  ; 9.514  ; 9.361  ;
; SW[0]      ; SRAM_DQ[8]    ; 10.024 ; 9.879  ; 10.674 ; 10.529 ;
; SW[0]      ; SRAM_DQ[9]    ; 10.062 ; 9.917  ; 10.701 ; 10.556 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.426  ; 9.281  ; 10.094 ; 9.949  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.691  ; 9.546  ; 10.345 ; 10.200 ;
; SW[0]      ; SRAM_DQ[12]   ; 9.431  ; 9.286  ; 10.088 ; 9.943  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.916  ; 8.763  ; 9.528  ; 9.375  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.943  ; 8.790  ; 9.555  ; 9.402  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.916  ; 8.763  ; 9.528  ; 9.375  ;
; UART_RXD   ; UART_TXD      ; 8.996  ;        ;        ; 9.009  ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; LEDG[0]       ; 13.399 ;        ;        ; 14.147 ;
; SW[0]      ; LEDG[1]       ;        ; 16.574 ; 17.287 ;        ;
; SW[0]      ; LEDG[2]       ;        ; 12.166 ; 12.706 ;        ;
; SW[0]      ; LEDG[3]       ;        ; 12.990 ; 13.692 ;        ;
; SW[0]      ; LEDG[4]       ;        ; 12.380 ; 13.013 ;        ;
; SW[0]      ; LEDG[5]       ;        ; 11.624 ; 12.379 ;        ;
; SW[0]      ; LEDG[6]       ;        ; 14.596 ; 15.481 ;        ;
; SW[0]      ; LEDG[7]       ;        ; 13.313 ; 14.082 ;        ;
; SW[0]      ; LEDG[8]       ;        ; 11.579 ; 12.276 ;        ;
; SW[0]      ; LEDR[10]      ;        ; 12.487 ; 13.239 ;        ;
; SW[0]      ; LEDR[11]      ;        ; 12.433 ; 13.102 ;        ;
; SW[0]      ; LEDR[12]      ;        ; 12.453 ; 13.122 ;        ;
; SW[0]      ; LEDR[13]      ;        ; 12.412 ; 13.084 ;        ;
; SW[0]      ; LEDR[14]      ;        ; 12.271 ; 12.997 ;        ;
; SW[0]      ; LEDR[15]      ;        ; 13.879 ; 14.444 ;        ;
; SW[0]      ; LEDR[16]      ;        ; 12.402 ; 13.074 ;        ;
; SW[0]      ; LEDR[17]      ;        ; 12.487 ; 13.239 ;        ;
; SW[0]      ; SRAM_ADDR[0]  ; 15.385 ; 15.364 ; 16.074 ; 15.974 ;
; SW[0]      ; SRAM_ADDR[1]  ; 14.495 ; 14.433 ; 15.186 ; 15.010 ;
; SW[0]      ; SRAM_ADDR[2]  ; 13.873 ; 13.671 ; 14.486 ; 14.320 ;
; SW[0]      ; SRAM_ADDR[3]  ; 13.892 ; 13.869 ; 14.492 ; 14.504 ;
; SW[0]      ; SRAM_ADDR[4]  ; 15.988 ; 15.963 ; 16.709 ; 16.562 ;
; SW[0]      ; SRAM_ADDR[5]  ; 13.924 ; 13.721 ; 14.537 ; 14.370 ;
; SW[0]      ; SRAM_ADDR[6]  ; 13.910 ; 13.827 ; 14.525 ; 14.434 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.395 ; 12.358 ; 13.002 ; 13.001 ;
; SW[0]      ; SRAM_ADDR[8]  ; 14.460 ; 14.442 ; 15.153 ; 15.125 ;
; SW[0]      ; SRAM_ADDR[9]  ; 14.141 ; 13.641 ; 14.732 ; 14.273 ;
; SW[0]      ; SRAM_ADDR[10] ; 15.227 ; 15.293 ; 15.959 ; 15.911 ;
; SW[0]      ; SRAM_ADDR[11] ; 11.734 ; 11.728 ; 12.317 ; 12.347 ;
; SW[0]      ; SRAM_ADDR[12] ; 15.349 ; 15.053 ; 15.963 ; 15.703 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.451 ; 11.380 ; 12.052 ; 12.022 ;
; SW[0]      ; SRAM_ADDR[14] ; 12.218 ; 12.139 ; 12.802 ; 12.759 ;
; SW[0]      ; SRAM_ADDR[15] ; 15.191 ; 14.723 ; 15.775 ; 15.343 ;
; SW[0]      ; SRAM_ADDR[16] ; 12.064 ; 11.920 ; 12.647 ; 12.539 ;
; SW[0]      ; SRAM_ADDR[17] ; 14.694 ; 14.630 ; 15.278 ; 15.250 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.309 ; 13.355 ; 13.994 ; 13.888 ;
; SW[0]      ; SRAM_ADDR[19] ; 14.417 ; 13.999 ; 15.000 ; 14.618 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.631  ; 8.478  ; 9.219  ; 9.066  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.592  ; 8.439  ; 9.185  ; 9.032  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.602  ; 8.449  ; 9.193  ; 9.040  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.602  ; 8.449  ; 9.193  ; 9.040  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.605  ; 8.452  ; 9.197  ; 9.044  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.587  ; 8.434  ; 9.179  ; 9.026  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.587  ; 8.434  ; 9.179  ; 9.026  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.577  ; 8.424  ; 9.157  ; 9.004  ;
; SW[0]      ; SRAM_DQ[8]    ; 9.678  ; 9.533  ; 10.305 ; 10.160 ;
; SW[0]      ; SRAM_DQ[9]    ; 9.714  ; 9.569  ; 10.332 ; 10.187 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.104  ; 8.959  ; 9.748  ; 9.603  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.358  ; 9.213  ; 9.989  ; 9.844  ;
; SW[0]      ; SRAM_DQ[12]   ; 9.109  ; 8.964  ; 9.742  ; 9.597  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.580  ; 8.427  ; 9.171  ; 9.018  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.605  ; 8.452  ; 9.197  ; 9.044  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.580  ; 8.427  ; 9.171  ; 9.018  ;
; UART_RXD   ; UART_TXD      ; 8.757  ;        ;        ; 8.761  ;
+------------+---------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.351 ; 5.198 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.614 ; 4.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.738 ; 5.593 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.420 ; 5.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.046 ; 4.901 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.413 ; 5.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.046 ; 4.901 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 5.041 ; 4.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 5.041 ; 4.896 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.937 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.547 ; 5.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.547 ; 5.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.413 ; 5.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.578 ; 5.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.413 ; 5.268 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.712 ; 5.567 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.592 ; 5.454 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.547 ; 5.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.355 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.996 ; 4.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.985 ; 4.840 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.349 ; 5.204 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.349 ; 5.204 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.347 ; 5.202 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.355 ; 5.210 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.352 ; 5.207 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.547 ; 5.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.990 ; 4.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.990 ; 4.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.990 ; 4.845 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.937 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.614 ; 4.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.937 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 5.008 ; 4.863 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.669 ; 4.516 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.997 ; 3.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.075 ; 4.930 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.771 ; 4.626 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.412 ; 4.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.764 ; 4.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.412 ; 4.267 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.407 ; 4.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.407 ; 4.262 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.307 ; 4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.893 ; 4.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.893 ; 4.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.764 ; 4.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.922 ; 4.777 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.764 ; 4.619 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.051 ; 4.906 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.930 ; 4.792 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.893 ; 4.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.708 ; 4.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.363 ; 4.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.353 ; 4.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.702 ; 4.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.702 ; 4.557 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.701 ; 4.556 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.708 ; 4.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.705 ; 4.560 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.893 ; 4.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.358 ; 4.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.358 ; 4.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.358 ; 4.213 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.307 ; 4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.997 ; 3.852 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.307 ; 4.162 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.375 ; 4.230 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 5.165     ; 5.318     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.457     ; 4.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.607     ; 5.752     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 5.257     ; 5.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.891     ; 5.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.231     ; 5.376     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.891     ; 5.036     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.864     ; 5.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.864     ; 5.009     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.774     ; 4.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.386     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.386     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.249     ; 5.394     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.418     ; 5.563     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 5.249     ; 5.394     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.579     ; 5.724     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.466     ; 5.604     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.386     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 5.226     ; 5.371     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.875     ; 5.020     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.858     ; 5.003     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 5.220     ; 5.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 5.220     ; 5.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 5.208     ; 5.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 5.226     ; 5.371     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 5.220     ; 5.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.386     ; 5.531     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.828     ; 4.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.828     ; 4.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.828     ; 4.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.774     ; 4.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.457     ; 4.602     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.774     ; 4.919     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.846     ; 4.991     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.484     ; 4.637     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.840     ; 3.985     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.944     ; 5.089     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.608     ; 4.753     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.257     ; 4.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.583     ; 4.728     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.257     ; 4.402     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.230     ; 4.375     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.230     ; 4.375     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.145     ; 4.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.732     ; 4.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.732     ; 4.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.601     ; 4.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.763     ; 4.908     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.601     ; 4.746     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.917     ; 5.062     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.803     ; 4.941     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.732     ; 4.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.578     ; 4.723     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.242     ; 4.387     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.226     ; 4.371     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.572     ; 4.717     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.572     ; 4.717     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.561     ; 4.706     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.578     ; 4.723     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.573     ; 4.718     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.732     ; 4.877     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.197     ; 4.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.197     ; 4.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.197     ; 4.342     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.145     ; 4.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.840     ; 3.985     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.145     ; 4.290     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.214     ; 4.359     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 13.837 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                      ;
+------------+-----------------+--------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                       ; Note ;
+------------+-----------------+--------------------------------------------------+------+
; 25.21 MHz  ; 25.21 MHz       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;      ;
; 144.24 MHz ; 144.24 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 155.18 MHz ; 155.18 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0]   ;      ;
; 208.72 MHz ; 208.72 MHz      ; pll0|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 217.68 MHz ; 217.68 MHz      ; CLOCK2_50                                        ;      ;
+------------+-----------------+--------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -14.670   ; -13052.120    ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.519    ; -29.865       ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.344     ; 0.000         ;
; CLOCK2_50                                        ; 15.406    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19995.209 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.338 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.341 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.352 ; 0.000         ;
; CLOCK2_50                                        ; 0.353 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.356 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -3.549 ; -3581.551     ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 3.773  ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 3.852  ; 0.000         ;
; CLOCK2_50                                        ; 14.311 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 1.362 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 4.516 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.528 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 4.534 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.679    ; 0.000         ;
; CLOCK2_50                                        ; 9.692    ; 0.000         ;
; CLOCK_50                                         ; 9.799    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.184   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.031   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.710 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                          ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                      ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -14.670 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.588     ;
; -14.670 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.588     ;
; -14.642 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.558     ;
; -14.609 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.527     ;
; -14.609 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.527     ;
; -14.606 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.524     ;
; -14.605 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.523     ;
; -14.604 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.522     ;
; -14.603 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.521     ;
; -14.602 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.520     ;
; -14.601 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.519     ;
; -14.595 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.513     ;
; -14.595 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.513     ;
; -14.586 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.125     ;
; -14.586 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.125     ;
; -14.567 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.483     ;
; -14.558 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.462     ; 39.095     ;
; -14.555 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.473     ;
; -14.555 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.473     ;
; -14.534 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.452     ;
; -14.534 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.452     ;
; -14.531 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.449     ;
; -14.530 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.448     ;
; -14.529 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.447     ;
; -14.528 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.446     ;
; -14.527 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.443     ;
; -14.527 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.445     ;
; -14.526 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.444     ;
; -14.525 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.064     ;
; -14.525 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.064     ;
; -14.522 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.061     ;
; -14.521 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.060     ;
; -14.520 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.059     ;
; -14.519 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.058     ;
; -14.518 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.057     ;
; -14.517 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.056     ;
; -14.511 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.050     ;
; -14.511 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.050     ;
; -14.494 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.412     ;
; -14.494 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.412     ;
; -14.491 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.409     ;
; -14.490 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.408     ;
; -14.489 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.407     ;
; -14.488 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.406     ;
; -14.487 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.405     ;
; -14.486 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.404     ;
; -14.483 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.462     ; 39.020     ;
; -14.479 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.397     ;
; -14.479 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.397     ;
; -14.470 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.009     ;
; -14.470 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 39.009     ;
; -14.451 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.367     ;
; -14.450 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.989     ;
; -14.450 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.989     ;
; -14.447 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.986     ;
; -14.446 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.985     ;
; -14.445 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.984     ;
; -14.444 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.983     ;
; -14.443 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.361     ;
; -14.443 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.361     ;
; -14.443 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.982     ;
; -14.442 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.462     ; 38.979     ;
; -14.442 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.981     ;
; -14.418 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.336     ;
; -14.418 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.336     ;
; -14.415 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.331     ;
; -14.415 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.333     ;
; -14.414 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.332     ;
; -14.413 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.331     ;
; -14.412 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.330     ;
; -14.411 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.329     ;
; -14.410 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.081     ; 39.328     ;
; -14.409 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.948     ;
; -14.409 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.948     ;
; -14.406 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.945     ;
; -14.405 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.944     ;
; -14.404 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.943     ;
; -14.403 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.942     ;
; -14.402 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.941     ;
; -14.401 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.940     ;
; -14.396 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[49] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.220      ; 39.615     ;
; -14.395 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[51] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.220      ; 39.614     ;
; -14.394 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[53] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.220      ; 39.613     ;
; -14.394 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[52] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.220      ; 39.613     ;
; -14.393 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[50] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.220      ; 39.612     ;
; -14.391 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.307     ;
; -14.391 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.307     ;
; -14.391 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.307     ;
; -14.390 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.306     ;
; -14.390 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.306     ;
; -14.390 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.306     ;
; -14.390 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[15] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.306     ;
; -14.389 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[14] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.305     ;
; -14.389 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.305     ;
; -14.389 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.305     ;
; -14.389 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.305     ;
; -14.389 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.305     ;
; -14.388 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[13] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.304     ;
; -14.388 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[10] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.083     ; 39.304     ;
; -14.387 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.460     ; 38.926     ;
+---------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -2.519 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 5.270      ;
; -2.454 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 5.175      ;
; -2.417 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 5.170      ;
; -2.358 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 5.079      ;
; -2.354 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 5.106      ;
; -2.344 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.667      ;
; -2.333 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 5.053      ;
; -2.319 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 5.039      ;
; -2.311 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 5.063      ;
; -2.310 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 5.060      ;
; -2.303 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 5.023      ;
; -2.296 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 5.047      ;
; -2.288 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.611      ;
; -2.287 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 5.009      ;
; -2.276 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.998      ;
; -2.275 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.629      ;
; -2.272 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.595      ;
; -2.268 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.988      ;
; -2.267 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.621      ;
; -2.261 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.085     ; 4.675      ;
; -2.248 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.571      ;
; -2.246 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.131     ; 4.614      ;
; -2.245 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.967      ;
; -2.245 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.599      ;
; -2.240 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.993      ;
; -2.218 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.601      ;
; -2.213 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.536      ;
; -2.211 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.933      ;
; -2.209 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.085     ; 4.623      ;
; -2.208 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.961      ;
; -2.206 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.928      ;
; -2.204 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.558      ;
; -2.202 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.585      ;
; -2.201 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.922      ;
; -2.189 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.940      ;
; -2.183 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.934      ;
; -2.182 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.902      ;
; -2.181 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.934      ;
; -2.180 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.899      ;
; -2.180 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.534      ;
; -2.177 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.085     ; 4.591      ;
; -2.176 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 4.928      ;
; -2.176 ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.896      ;
; -2.174 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.894      ;
; -2.173 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.893      ;
; -2.173 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.924      ;
; -2.168 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.887      ;
; -2.164 ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.915      ;
; -2.160 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.879      ;
; -2.156 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.510      ;
; -2.149 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.871      ;
; -2.144 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.527      ;
; -2.144 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.863      ;
; -2.142 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.145     ; 4.496      ;
; -2.141 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.863      ;
; -2.135 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.886      ;
; -2.122 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.872      ;
; -2.121 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.871      ;
; -2.120 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.840      ;
; -2.115 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.834      ;
; -2.110 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.863      ;
; -2.108 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.828      ;
; -2.107 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.828      ;
; -2.106 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.827      ;
; -2.105 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.826      ;
; -2.104 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.825      ;
; -2.101 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 4.853      ;
; -2.100 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 4.852      ;
; -2.097 ; Object_Detector:u11|mNote_r[36] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.816      ;
; -2.093 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.476      ;
; -2.087 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.840      ;
; -2.087 ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.470      ;
; -2.084 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.805      ;
; -2.081 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.802      ;
; -2.079 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.462      ;
; -2.078 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.828      ;
; -2.077 ; Object_Detector:u11|mNote_r[11] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 4.829      ;
; -2.076 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.796      ;
; -2.073 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.824      ;
; -2.073 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.792      ;
; -2.072 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.085     ; 4.486      ;
; -2.070 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.176     ; 4.393      ;
; -2.060 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.811      ;
; -2.056 ; Object_Detector:u11|mNote_r[36] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.806      ;
; -2.053 ; Object_Detector:u11|mNote_r[54] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.772      ;
; -2.051 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.772      ;
; -2.050 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.769      ;
; -2.046 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.796      ;
; -2.044 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.252      ; 4.795      ;
; -2.043 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.253      ; 4.795      ;
; -2.039 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.223      ; 4.761      ;
; -2.035 ; Object_Detector:u11|mNote_r[46] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.221      ; 4.755      ;
; -2.035 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.754      ;
; -2.033 ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.416      ;
; -2.032 ; Object_Detector:u11|mNote_r[58] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.415      ;
; -2.028 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.116     ; 4.411      ;
; -2.018 ; Object_Detector:u11|mNote_r[14] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.222      ; 4.739      ;
; -2.014 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.251      ; 4.764      ;
; -2.012 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.220      ; 4.731      ;
; -2.011 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.254      ; 4.764      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.344 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.431      ;
; 0.356 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.419      ;
; 0.356 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.419      ;
; 0.372 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.403      ;
; 0.389 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.392      ;
; 0.418 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.363      ;
; 0.444 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.331      ;
; 0.455 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.326      ;
; 0.456 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.319      ;
; 0.456 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.319      ;
; 0.472 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.303      ;
; 0.484 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.297      ;
; 0.542 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.239      ;
; 0.551 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.427     ; 2.223      ;
; 0.551 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.427     ; 2.223      ;
; 0.571 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.210      ;
; 0.626 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.155      ;
; 0.655 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.420     ; 2.126      ;
; 0.666 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 2.113      ;
; 0.668 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 2.111      ;
; 0.703 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 2.072      ;
; 0.710 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.421     ; 2.070      ;
; 0.711 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.065      ;
; 0.713 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.063      ;
; 0.713 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.063      ;
; 0.733 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 2.032      ;
; 0.734 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 2.031      ;
; 0.739 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.037      ;
; 0.740 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 2.025      ;
; 0.740 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 2.039      ;
; 0.746 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.030      ;
; 0.746 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.030      ;
; 0.746 ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.030      ;
; 0.748 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.028      ;
; 0.750 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 2.026      ;
; 0.791 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.985      ;
; 0.791 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.421     ; 1.989      ;
; 0.804 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.972      ;
; 0.804 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.972      ;
; 0.830 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.949      ;
; 0.840 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.939      ;
; 0.849 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.913      ;
; 0.863 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.899      ;
; 0.866 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.431     ; 1.904      ;
; 0.889 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.421     ; 1.891      ;
; 0.908 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 1.867      ;
; 0.939 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.422     ; 1.840      ;
; 0.980 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.040     ; 2.181      ;
; 1.018 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.758      ;
; 1.073 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 1.702      ;
; 1.076 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 1.699      ;
; 1.076 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 1.699      ;
; 1.081 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.434     ; 1.686      ;
; 1.086 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.426     ; 1.689      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.114 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.045     ; 2.042      ;
; 1.123 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.653      ;
; 1.127 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.649      ;
; 1.131 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.645      ;
; 1.155 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.610      ;
; 1.165 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.600      ;
; 1.167 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.609      ;
; 1.168 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.597      ;
; 1.171 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.605      ;
; 1.175 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.601      ;
; 1.178 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.598      ;
; 1.179 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.439     ; 1.583      ;
; 1.179 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.597      ;
; 1.183 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.424     ; 1.594      ;
; 1.196 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.580      ;
; 1.211 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.565      ;
; 1.226 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.550      ;
; 1.229 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.547      ;
; 1.240 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.431     ; 1.530      ;
; 1.302 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.463      ;
; 1.305 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.471      ;
; 1.308 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.468      ;
; 1.308 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.468      ;
; 1.319 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.457      ;
; 1.327 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.449      ;
; 1.338 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.427      ;
; 1.342 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.423      ;
; 1.346 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.436     ; 1.419      ;
; 1.347 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.429      ;
; 1.350 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.426      ;
; 1.351 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.425      ;
; 1.351 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.425     ; 1.425      ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.521      ;
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.521      ;
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.521      ;
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.521      ;
; 15.406 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.521      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.519      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.519      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.517      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.517      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.517      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.517      ;
; 15.410 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.517      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.515      ;
; 15.414 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.515      ;
; 15.490 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.437      ;
; 15.490 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.437      ;
; 15.490 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.437      ;
; 15.490 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.437      ;
; 15.490 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.437      ;
; 15.494 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.435      ;
; 15.494 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.435      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.416      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.416      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.416      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.416      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.416      ;
; 15.515 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.414      ;
; 15.515 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.414      ;
; 15.605 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.322      ;
; 15.605 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.322      ;
; 15.605 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.322      ;
; 15.605 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.322      ;
; 15.605 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.322      ;
; 15.609 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.320      ;
; 15.609 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.320      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.653 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.278      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.657 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.274      ;
; 15.683 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.244      ;
; 15.683 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.244      ;
; 15.683 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.244      ;
; 15.683 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.244      ;
; 15.683 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.244      ;
; 15.685 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.242      ;
; 15.685 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.242      ;
; 15.685 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.242      ;
; 15.685 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.242      ;
; 15.685 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.242      ;
; 15.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.242      ;
; 15.687 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.242      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.238      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.238      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.238      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.238      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.238      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.240      ;
; 15.689 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.240      ;
; 15.693 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.236      ;
; 15.693 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.236      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.737 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.194      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.758 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.068     ; 4.173      ;
; 15.764 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.163      ;
; 15.764 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.163      ;
; 15.764 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.163      ;
; 15.764 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.163      ;
; 15.764 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.163      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.159      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.159      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.159      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.159      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.159      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.768 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.070     ; 4.161      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
; 15.771 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 4.156      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.209 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.712      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.228 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.693      ;
; 19995.340 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.592      ;
; 19995.340 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.592      ;
; 19995.340 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.592      ;
; 19995.363 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.569      ;
; 19995.363 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.569      ;
; 19995.363 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.569      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.419 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.502      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.445 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.472      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.464 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.453      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.509 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.078     ; 4.412      ;
; 19995.639 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.278      ;
; 19995.642 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.287      ;
; 19995.646 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.070     ; 4.283      ;
; 19995.653 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.279      ;
; 19995.653 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.279      ;
; 19995.653 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.067     ; 4.279      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.655 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.262      ;
; 19995.658 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.259      ;
; 19995.745 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.172      ;
; 19995.745 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.172      ;
; 19995.745 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.172      ;
; 19995.745 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.172      ;
; 19995.745 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.082     ; 4.172      ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.338 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.338 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.597      ;
; 0.339 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.340 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.086      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.085      ; 0.597      ;
; 0.342 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.342 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.084      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.597      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.622      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.639      ;
; 0.380 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.087      ; 0.639      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.640      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.625      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.088      ; 0.641      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.646      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.071      ; 0.656      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.341 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 0.597      ;
; 0.353 ; Music_Controller:u9|signal_r                                                                                                                                                         ; Music_Controller:u9|signal_r                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|rst_r                                                                                                                                                            ; Music_Controller:u9|rst_r                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.358 ; SramReader:player|data_r[34]                                                                                                                                                         ; Music_Controller:u9|note_r[34]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.452      ; 1.133      ;
; 0.365 ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.366 ; SramReader:player|data_r[44]                                                                                                                                                         ; Music_Controller:u9|note_r[44]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.452      ; 1.141      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 0.966      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.622      ;
; 0.381 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 0.978      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.624      ;
; 0.384 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 0.979      ;
; 0.387 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 0.999      ;
; 0.387 ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.981      ;
; 0.390 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.379      ; 0.970      ;
; 0.393 ; SramReader:player|data_r[10]                                                                                                                                                         ; Music_Controller:u9|note_r[10]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.425      ; 1.141      ;
; 0.394 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ; Sdram_Control:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                     ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.401 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.644      ;
; 0.403 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                       ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.647      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.002      ;
; 0.407 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.652      ;
; 0.409 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.651      ;
; 0.409 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.651      ;
; 0.411 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.007      ;
; 0.413 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.655      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.352 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.597      ;
; 0.353 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|write_r        ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.365 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.410 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.166      ;
; 0.455 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.212      ;
; 0.456 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.212      ;
; 0.463 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.219      ;
; 0.475 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.231      ;
; 0.478 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.234      ;
; 0.478 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.235      ;
; 0.479 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.235      ;
; 0.480 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.236      ;
; 0.480 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.236      ;
; 0.483 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.239      ;
; 0.484 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.229      ;
; 0.485 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.241      ;
; 0.486 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.243      ;
; 0.487 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.243      ;
; 0.489 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.234      ;
; 0.490 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.246      ;
; 0.493 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.238      ;
; 0.495 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.439      ; 1.253      ;
; 0.501 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.257      ;
; 0.509 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.266      ;
; 0.511 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.267      ;
; 0.514 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.270      ;
; 0.541 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.286      ;
; 0.542 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.299      ;
; 0.553 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.424      ; 1.296      ;
; 0.553 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.298      ;
; 0.581 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.338      ;
; 0.581 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[7]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.825      ;
; 0.582 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[8]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.826      ;
; 0.584 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.340      ;
; 0.584 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[9]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.828      ;
; 0.597 ; SramWriter:recorder|counter_r[15]  ; SramWriter:recorder|counter_r[15]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; SramWriter:recorder|counter_r[13]  ; SramWriter:recorder|counter_r[13]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.597 ; SramWriter:recorder|counter_r[3]   ; SramWriter:recorder|counter_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.841      ;
; 0.598 ; SramWriter:recorder|counter_r[11]  ; SramWriter:recorder|counter_r[11]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; SramWriter:recorder|counter_r[5]   ; SramWriter:recorder|counter_r[5]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; SramWriter:recorder|counter_r[29]  ; SramWriter:recorder|counter_r[29]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; SramWriter:recorder|counter_r[21]  ; SramWriter:recorder|counter_r[21]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; SramWriter:recorder|counter_r[19]  ; SramWriter:recorder|counter_r[19]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; SramWriter:recorder|counter_r[6]   ; SramWriter:recorder|counter_r[6]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; SramWriter:recorder|counter_r[31]  ; SramWriter:recorder|counter_r[31]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; SramWriter:recorder|counter_r[27]  ; SramWriter:recorder|counter_r[27]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; SramWriter:recorder|counter_r[1]   ; SramWriter:recorder|counter_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; SramWriter:recorder|counter_r[22]  ; SramWriter:recorder|counter_r[22]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; SramWriter:recorder|counter_r[17]  ; SramWriter:recorder|counter_r[17]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; SramWriter:recorder|counter_r[9]   ; SramWriter:recorder|counter_r[9]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; SramWriter:recorder|counter_r[7]   ; SramWriter:recorder|counter_r[7]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; SramWriter:recorder|counter_r[14]  ; SramWriter:recorder|counter_r[14]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; SramWriter:recorder|counter_r[2]   ; SramWriter:recorder|counter_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; SramWriter:recorder|counter_r[25]  ; SramWriter:recorder|counter_r[25]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; SramWriter:recorder|counter_r[23]  ; SramWriter:recorder|counter_r[23]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; SramWriter:recorder|counter_r[16]  ; SramWriter:recorder|counter_r[16]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; SramWriter:recorder|counter_r[12]  ; SramWriter:recorder|counter_r[12]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; SramWriter:recorder|counter_r[10]  ; SramWriter:recorder|counter_r[10]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; SramWriter:recorder|counter_r[8]   ; SramWriter:recorder|counter_r[8]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; SramWriter:recorder|counter_r[4]   ; SramWriter:recorder|counter_r[4]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; SramWriter:recorder|counter_r[30]  ; SramWriter:recorder|counter_r[30]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; SramWriter:recorder|counter_r[20]  ; SramWriter:recorder|counter_r[20]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; SramWriter:recorder|counter_r[18]  ; SramWriter:recorder|counter_r[18]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; SramWriter:recorder|counter_r[28]  ; SramWriter:recorder|counter_r[28]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; SramWriter:recorder|counter_r[26]  ; SramWriter:recorder|counter_r[26]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; SramWriter:recorder|counter_r[24]  ; SramWriter:recorder|counter_r[24]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.848      ;
; 0.615 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.360      ;
; 0.622 ; SramWriter:recorder|counter_r[0]   ; SramWriter:recorder|counter_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.622 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|addr_r[12]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.622 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|addr_r[14]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.865      ;
; 0.645 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.401      ;
; 0.665 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.909      ;
; 0.666 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.422      ;
; 0.668 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.424      ;
; 0.672 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.429      ;
; 0.673 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.430      ;
; 0.673 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.418      ;
; 0.675 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.431      ;
; 0.677 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.433      ;
; 0.679 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.424      ;
; 0.680 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.432      ; 1.431      ;
; 0.682 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.426      ; 1.427      ;
; 0.683 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|addr_r[2]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.686 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.442      ;
; 0.696 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.439      ; 1.454      ;
; 0.699 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.438      ; 1.456      ;
; 0.708 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.464      ;
; 0.709 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.437      ; 1.465      ;
; 0.713 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.423      ; 1.455      ;
; 0.744 ; SramReader:player|finish_r         ; SramReader:player|finish_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.988      ;
; 0.750 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.994      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.597      ;
; 0.364 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.608      ;
; 0.386 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.629      ;
; 0.387 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.597      ;
; 0.396 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.639      ;
; 0.548 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.791      ;
; 0.550 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.793      ;
; 0.581 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.824      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.827      ;
; 0.585 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.829      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.828      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.829      ;
; 0.588 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.832      ;
; 0.589 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.833      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.591 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.833      ;
; 0.592 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.834      ;
; 0.598 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.842      ;
; 0.599 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.599 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.843      ;
; 0.600 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.844      ;
; 0.601 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.601 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.846      ;
; 0.603 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.605 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.848      ;
; 0.613 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 0.855      ;
; 0.617 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 0.861      ;
; 0.770 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.074      ; 1.015      ;
; 0.868 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.111      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.113      ;
; 0.871 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.115      ;
; 0.872 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.114      ;
; 0.873 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.115      ;
; 0.873 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.117      ;
; 0.874 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.117      ;
; 0.875 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.119      ;
; 0.876 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.119      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.071      ; 1.120      ;
; 0.878 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.073      ; 1.122      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.597      ;
; 0.367 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.608      ;
; 0.383 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.623      ;
; 0.383 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.623      ;
; 0.383 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.623      ;
; 0.384 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.624      ;
; 0.399 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.639      ;
; 0.400 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.400 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.640      ;
; 0.401 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.641      ;
; 0.402 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.642      ;
; 0.403 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.644      ;
; 0.406 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.647      ;
; 0.409 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.649      ;
; 0.411 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.652      ;
; 0.440 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.681      ;
; 0.443 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.684      ;
; 0.465 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.705      ;
; 0.467 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.707      ;
; 0.468 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.708      ;
; 0.468 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.708      ;
; 0.473 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.713      ;
; 0.474 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.714      ;
; 0.474 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.714      ;
; 0.482 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.722      ;
; 0.487 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.727      ;
; 0.510 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.750      ;
; 0.511 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.751      ;
; 0.513 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.753      ;
; 0.541 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.781      ;
; 0.543 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.783      ;
; 0.548 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.786      ;
; 0.552 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.792      ;
; 0.557 ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.795      ;
; 0.559 ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.797      ;
; 0.576 ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.814      ;
; 0.576 ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.814      ;
; 0.578 ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.816      ;
; 0.579 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.821      ;
; 0.581 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.823      ;
; 0.581 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 0.823      ;
; 0.584 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.824      ;
; 0.585 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.825      ;
; 0.588 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.828      ;
; 0.589 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.829      ;
; 0.589 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.829      ;
; 0.590 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.830      ;
; 0.590 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.830      ;
; 0.596 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.836      ;
; 0.596 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.836      ;
; 0.596 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.836      ;
; 0.597 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.837      ;
; 0.597 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.837      ;
; 0.597 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.837      ;
; 0.598 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.838      ;
; 0.601 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.841      ;
; 0.610 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.851      ;
; 0.611 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.851      ;
; 0.612 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.852      ;
; 0.612 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 0.853      ;
; 0.612 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.852      ;
; 0.613 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.853      ;
; 0.661 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.904      ;
; 0.673 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.913      ;
; 0.674 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.914      ;
; 0.675 ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.913      ;
; 0.681 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.921      ;
; 0.682 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.922      ;
; 0.686 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.926      ;
; 0.689 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.929      ;
; 0.692 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.932      ;
; 0.694 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.934      ;
; 0.705 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.945      ;
; 0.705 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.945      ;
; 0.706 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.946      ;
; 0.707 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.947      ;
; 0.708 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.948      ;
; 0.709 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.949      ;
; 0.709 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.949      ;
; 0.711 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.951      ;
; 0.717 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.957      ;
; 0.718 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.958      ;
; 0.718 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.958      ;
; 0.726 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.966      ;
; 0.737 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.977      ;
; 0.739 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.979      ;
; 0.744 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 0.984      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                    ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.549 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.833     ; 3.164      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.834     ; 3.163      ;
; -3.548 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.835     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.537 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.824     ; 3.162      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.238 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.510     ; 3.177      ;
; -3.220 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.526     ; 3.143      ;
; -3.220 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.526     ; 3.143      ;
; -3.220 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.526     ; 3.143      ;
; -3.215 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.504     ; 3.160      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[59]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.480     ; 3.177      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.489     ; 3.168      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.491     ; 3.166      ;
; -3.208 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.490     ; 3.167      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.580     ; 3.528      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.775 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.596     ; 3.510      ;
; 3.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.575     ; 3.528      ;
; 3.879 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.591     ; 3.510      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.988 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.837     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                      ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.836     ; 3.124      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 3.128      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 3.134      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.129      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.826     ; 3.134      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.129      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.832     ; 3.128      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.129      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.129      ;
; 3.989 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.831     ; 3.129      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.503     ; 5.514      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.503     ; 5.514      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.503     ; 5.514      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.515     ; 5.502      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.513     ; 5.504      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.503     ; 5.514      ;
; 3.852 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.505     ; 5.512      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.853 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 5.499      ;
; 3.854 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.520     ; 5.495      ;
; 3.854 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.520     ; 5.495      ;
; 3.854 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.520     ; 5.495      ;
; 3.854 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.520     ; 5.495      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.311 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.113     ; 5.575      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.546 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.406      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.550 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.402      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.630 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.322      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.651 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.301      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.745 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.207      ;
; 14.823 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.129      ;
; 14.823 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.129      ;
; 14.823 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.129      ;
; 14.823 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.047     ; 5.129      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 1.906      ;
; 1.652 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.373      ; 2.196      ;
; 1.819 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 2.365      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.316 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.582      ;
; 2.440 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 2.986      ;
; 2.562 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.108      ;
; 2.565 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.111      ;
; 2.641 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.187      ;
; 2.644 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.190      ;
; 2.670 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.216      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.671 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.095      ; 2.937      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.049      ; 2.942      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.051      ; 2.944      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.722 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.053      ; 2.946      ;
; 2.723 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.942      ;
; 2.723 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.942      ;
; 2.723 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.942      ;
; 2.723 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.942      ;
; 2.723 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.048      ; 2.942      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.773 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.097      ; 3.041      ;
; 2.824 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.375      ; 3.370      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.879     ; 2.908      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.516 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.878     ; 2.909      ;
; 4.529 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.867     ; 2.933      ;
; 4.529 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.867     ; 2.933      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.933      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.933      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.933      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.868     ; 2.933      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.890     ; 2.924      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.910      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.910      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.910      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.910      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.908     ; 2.910      ;
; 4.577 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.909      ;
; 4.577 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.939     ; 2.909      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.294     ; 2.917      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.287     ; 2.924      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.287     ; 2.924      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.287     ; 2.924      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.287     ; 2.924      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.287     ; 2.924      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.288     ; 2.923      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.298     ; 2.915      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 4.942 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.299     ; 2.914      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.040 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.042     ; 3.266      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.059     ; 3.252      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.059     ; 3.252      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.059     ; 3.252      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.059     ; 3.252      ;
; 5.043 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.059     ; 3.252      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.924      ;
; 4.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.924      ;
; 4.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.924      ;
; 4.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.924      ;
; 4.528 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.875     ; 2.924      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.909      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.909      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.909      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.909      ;
; 4.530 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.892     ; 2.909      ;
; 4.547 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.915     ; 2.903      ;
; 4.577 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.938     ; 2.910      ;
; 4.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.902      ;
; 4.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.902      ;
; 4.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.902      ;
; 4.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.902      ;
; 4.581 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.902      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.933      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.933      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.933      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.933      ;
; 4.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.275     ; 2.933      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.933      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.933      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.933      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.282     ; 2.927      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.276     ; 2.933      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.279     ; 2.930      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.283     ; 2.926      ;
; 4.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 2.931      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.923      ;
; 4.940 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.288     ; 2.923      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.306     ; 2.908      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.306     ; 2.908      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.305     ; 2.909      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.311     ; 2.903      ;
; 4.943 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.312     ; 2.902      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 5.193      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 5.193      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.356      ; 5.211      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.356      ; 5.211      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.356      ; 5.211      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 5.193      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.338      ; 5.193      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 5.200      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.356      ; 5.211      ;
; 4.534 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 5.209      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.343      ; 5.199      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
; 4.535 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.341      ; 5.197      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.679 ; 4.897        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ;
; 4.684 ; 4.902        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[1]                                                                                                                                                      ;
; 4.685 ; 4.903        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[2]                                                                                                                                                      ;
; 4.686 ; 4.904        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[0]                                                                                                                                                      ;
; 4.688 ; 4.906        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|r_state_r[3]                                                                                                                                                      ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[13]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[19]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[20]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[22]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[24]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[25]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[28]                                                                                                                                                         ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[2]                                                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[3]                                                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[4]                                                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[5]                                                                                                                                                          ;
; 4.703 ; 4.921        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mDATAOUT[6]                                                                                                                                                          ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[12]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[34]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[44]                                                                                                                                                        ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Music_Controller:u9|note_r[5]                                                                                                                                                         ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                                ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ;
; 4.704 ; 4.922        ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                          ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                 ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                 ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                          ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                           ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]                    ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]                     ;
; 9.693 ; 9.879        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]                     ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                       ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                        ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                          ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                                  ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                   ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                                    ;
; 9.694 ; 9.880        ; 0.186          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                                    ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.803 ; 9.803        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828 ; 9.828        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.799  ; 9.799        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.828  ; 9.828        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.843  ; 9.843        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.156 ; 10.156       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.172 ; 10.172       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.200 ; 10.200       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.184 ; 12.402       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.185 ; 12.403       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ;
; 12.186 ; 12.404       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ;
; 12.204 ; 12.422       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ;
; 12.205 ; 12.423       ; 0.218          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ;
; 12.225 ; 12.411       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ;
; 12.225 ; 12.411       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ;
; 12.225 ; 12.411       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[5]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_B[6]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[6]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[7]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[8]                                                                                                                                                          ;
; 12.228 ; 12.414       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_G[9]                                                                                                                                                          ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[12][0]                                                                                                                                              ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[12][10]                                                                                                                                             ;
; 12.229 ; 12.415       ; 0.186          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[12][11]                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------+
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[0]        ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[10]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[11]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[12]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[13]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[14]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[15]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[16]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[17]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[18]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[19]       ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[1]        ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[2]        ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[8]        ;
; 83.031 ; 83.249       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[9]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]        ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[3]       ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[0]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[1]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[6]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[7]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[8]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[9]      ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[0]     ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[1]     ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|state_r[2]     ;
; 83.042 ; 83.260       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|write_r        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[0]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[10]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[14]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[16]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[26]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[30]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[32]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[33]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[38]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[3]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[40]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[41]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[46]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[47]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[49]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[51]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[58]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[62]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[6]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[7]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[8]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[9]        ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r         ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]       ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[15]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[16]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]     ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[2]      ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[3]      ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[4]      ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[5]      ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[0] ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[1] ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[2] ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|bar_count_r[3] ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[0]   ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[10]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[11]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[12]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[13]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[14]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[15]  ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[1]   ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[2]   ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[3]   ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[4]   ;
; 83.043 ; 83.261       ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|counter_r[5]   ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.710 ; 9999.928     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.712 ; 9999.930     ; 0.218          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.881 ; 10000.067    ; 0.186          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 8.055  ; 8.436  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 8.055  ; 8.436  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 6.364  ; 6.786  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.536  ; 7.005  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 5.884  ; 6.335  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.012  ; 6.415  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 5.842  ; 6.250  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.536  ; 7.005  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.128  ; 6.554  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 5.955  ; 6.329  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 5.815  ; 6.238  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.062  ; 6.489  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 5.895  ; 6.205  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 5.416  ; 5.764  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.179  ; 6.465  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.608  ; 5.970  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.320  ; 6.703  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 5.796  ; 6.230  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.228  ; 6.573  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.523  ; 6.876  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 9.590  ; 9.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 9.095  ; 9.383  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.189  ; 6.576  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 6.401  ; 6.834  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 6.694  ; 7.050  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 6.721  ; 7.056  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.002  ; 6.379  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.075  ; 6.458  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 6.433  ; 6.822  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 6.718  ; 7.127  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 9.045  ; 9.420  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 8.836  ; 9.189  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 9.590  ; 9.979  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 9.101  ; 9.464  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 9.062  ; 9.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 9.340  ; 9.634  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 9.119  ; 9.451  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 9.495  ; 9.879  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.768  ; 5.030  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.553  ; 4.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.655  ; 4.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.539  ; 4.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.350  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.202  ; 4.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.146  ; 4.447  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.424  ; 4.662  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.476  ; 4.741  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.628  ; 4.937  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.536  ; 4.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 3.925  ; 4.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.768  ; 5.030  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.342  ; 3.678  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.843  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.288  ; 3.624  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 3.722  ; 3.992  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.320  ; 4.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 3.921  ; 4.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 3.705  ; 3.974  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.523  ; 4.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.126  ; 4.449  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.551  ; 4.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.123  ; 4.420  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.296  ; 4.640  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.227  ; 3.566  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.258  ; 4.586  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 7.717  ; 8.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 7.331  ; 7.648  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 7.717  ; 8.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 10.964 ; 11.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 10.964 ; 11.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 9.120  ; 9.394  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 9.343  ; 9.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 9.440  ; 9.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 9.068  ; 9.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 9.195  ; 9.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 9.474  ; 9.609  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 9.508  ; 9.847  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 9.362  ; 9.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -4.284 ; -4.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -4.945 ; -5.336 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -4.284 ; -4.594 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -4.332 ; -4.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -4.787 ; -5.215 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -4.887 ; -5.296 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -4.756 ; -5.172 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -4.742 ; -5.219 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -4.738 ; -5.172 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -4.713 ; -5.112 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -4.772 ; -5.208 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -4.718 ; -5.165 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -4.392 ; -4.755 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -4.332 ; -4.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -4.411 ; -4.775 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -4.583 ; -4.964 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -4.780 ; -5.174 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -4.974 ; -5.380 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -4.866 ; -5.249 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -4.676 ; -5.116 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -5.147 ; -5.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -5.271 ; -5.681 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -5.328 ; -5.678 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -5.530 ; -5.920 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -5.789 ; -6.133 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -5.819 ; -6.142 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -5.147 ; -5.514 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -5.221 ; -5.596 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -5.556 ; -5.927 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -5.833 ; -6.223 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -6.086 ; -6.412 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -5.923 ; -6.232 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -6.494 ; -6.847 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -6.077 ; -6.414 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -6.153 ; -6.423 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -6.421 ; -6.690 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -6.114 ; -6.428 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -6.423 ; -6.774 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -3.814 ; -4.098 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -3.898 ; -4.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -3.801 ; -4.073 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -3.620 ; -3.929 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -3.464 ; -3.759 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -3.410 ; -3.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -3.676 ; -3.899 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -3.727 ; -3.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -3.887 ; -4.186 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -3.783 ; -4.070 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -3.211 ; -3.515 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -4.008 ; -4.254 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -2.641 ; -2.957 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -3.119 ; -3.396 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -2.586 ; -2.902 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -3.002 ; -3.255 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -3.592 ; -3.897 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -3.207 ; -3.508 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -2.985 ; -3.237 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -3.770 ; -4.086 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -3.389 ; -3.693 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -3.799 ; -4.117 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -3.387 ; -3.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -3.554 ; -3.878 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -2.524 ; -2.844 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -3.519 ; -3.828 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -4.702 ; -5.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -5.171 ; -5.612 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -4.702 ; -5.080 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -5.818 ; -6.250 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -5.818 ; -6.250 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -6.199 ; -6.536 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -6.401 ; -6.744 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -6.442 ; -6.790 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -6.089 ; -6.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -6.279 ; -6.494 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -6.548 ; -6.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -6.392 ; -6.711 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -6.290 ; -6.630 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.625 ; 14.160 ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 8.425  ; 8.241  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.599  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 9.343  ; 9.203  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.304  ; 8.017  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.170  ; 7.972  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.190  ; 7.992  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 8.153  ; 7.952  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 8.066  ; 7.823  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 9.343  ; 9.203  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 8.143  ; 7.942  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 8.304  ; 8.017  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 10.358 ; 9.842  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 9.441  ; 9.184  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.332  ; 8.947  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 9.391  ; 8.991  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.135  ; 7.875  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 9.955  ; 9.543  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.042  ; 8.640  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 9.352  ; 9.019  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.006  ; 6.839  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.310  ; 9.096  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 9.276  ; 8.553  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 9.732  ; 9.458  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.901  ; 6.755  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 10.358 ; 9.842  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 6.746  ; 6.568  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 7.520  ; 7.212  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.055 ; 9.404  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.398  ; 7.139  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 9.880  ; 9.557  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 8.443  ; 8.228  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 9.346  ; 8.731  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 8.675  ; 8.453  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 8.648  ; 8.265  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.194  ; 7.901  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.387  ; 8.006  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.386  ; 8.174  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.501  ; 6.445  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.275  ; 7.955  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 8.675  ; 8.453  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 7.598  ; 7.290  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.503  ; 5.366  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.445  ; 6.204  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.010  ; 7.631  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.962  ; 7.671  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.767  ; 7.394  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.677  ; 6.562  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 7.586  ; 7.358  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.588  ; 5.532  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 8.513  ; 8.797  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.986  ; 7.269  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.456  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.121  ; 4.271  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 4.953  ; 5.127  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.566  ; 5.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.283  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.880  ; 4.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.456  ; 4.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.554  ; 4.367  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.651  ; 4.513  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.845  ; 4.656  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.815  ; 4.641  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.566  ; 5.345  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.649  ; 4.509  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.916  ; 4.720  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.836  ; 3.704  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.563  ; 4.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 4.783  ; 4.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.783  ; 4.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.151  ; 3.970  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.905  ; 4.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.786  ; 4.585  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.905  ; 3.738  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.172  ; 7.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 6.693  ; 6.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.235  ; 6.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.119  ; 5.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.438  ; 6.227  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 6.586  ; 6.366  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.268  ; 6.087  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 6.511  ; 6.244  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.302  ; 6.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.235  ; 6.016  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.207  ; 5.948  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 6.508  ; 6.224  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.058  ; 6.750  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.254  ; 6.012  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.397  ; 6.164  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.060  ; 5.821  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.206  ; 5.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.172  ; 7.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 7.877  ; 7.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.381  ; 7.116  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.339  ; 7.060  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 7.798  ; 7.433  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 7.415  ; 7.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.418  ; 7.102  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 7.967  ; 7.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 5.954  ; 5.734  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.003  ; 6.646  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.157  ; 6.773  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 6.640  ; 6.337  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 6.810  ; 6.553  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.013  ; 6.724  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 6.502  ; 6.217  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.332  ; 6.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 4.810  ; 4.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.017  ; 3.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.810  ; 4.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.580  ; 4.379  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.491  ; 4.351  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.982  ; 3.837  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.467  ; 4.279  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 9.923  ; 9.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 9.923  ; 9.636  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 9.461  ; 9.196  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 8.578  ; 8.531  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 8.698  ; 8.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 9.065  ; 8.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 9.078  ; 8.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 8.700  ; 8.800  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 9.250  ; 8.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 8.023  ; 7.831  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 7.422  ; 7.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 7.362  ; 7.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 8.821  ; 8.523  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 7.406  ; 7.100  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 9.250  ; 8.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 7.548  ; 7.708  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 9.304  ; 9.018  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 7.538  ; 7.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 7.735  ; 7.481  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 9.304  ; 9.018  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 6.399  ; 6.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 5.600  ; 5.527  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 6.682  ; 6.465  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 5.887  ; 5.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.286 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.449 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.659  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.495  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.642  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 7.084  ; 6.817  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.989  ; 5.814  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.951  ; 5.738  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.338  ; 5.152  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.845  ; 5.622  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.997  ; 5.789  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.207  ; 5.992  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.411  ; 5.228  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 7.084  ; 6.817  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.285  ; 5.184  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.481  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 5.531  ; 5.360  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.410  ; 5.239  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.891  ; 4.759  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.531  ; 5.360  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.328  ; 5.259  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.444  ; 5.243  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.764  ; 4.667  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.052  ; 4.884  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.304  ; 5.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 6.600  ; 6.377  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 6.516  ; 6.263  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.930  ; 5.777  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.840  ; 5.580  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.754  ; 5.579  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.525  ; 5.416  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.232  ; 5.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 6.516  ; 6.263  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.145  ; 5.985  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.401  ; 5.211  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.856  ; 5.664  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 14.061 ; 13.610 ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 8.113  ; 7.933  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.102  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 7.340  ; 7.104  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 7.568  ; 7.290  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 7.440  ; 7.247  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 7.460  ; 7.267  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 7.422  ; 7.227  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 7.340  ; 7.104  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 8.613  ; 8.478  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 7.412  ; 7.217  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 7.568  ; 7.290  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 5.550  ; 5.355  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 8.366  ; 8.085  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 7.916  ; 7.635  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 8.133  ; 7.724  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 6.681  ; 6.532  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 8.857  ; 8.502  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 8.081  ; 7.668  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 8.029  ; 7.765  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 5.900  ; 5.724  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 7.998  ; 7.777  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 7.666  ; 6.997  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 8.233  ; 8.047  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 6.125  ; 5.977  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 9.445  ; 8.948  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 5.550  ; 5.355  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 6.639  ; 6.374  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 9.244  ; 8.596  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 6.524  ; 6.230  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 8.926  ; 8.620  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 7.557  ; 7.341  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 8.547  ; 7.936  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.882  ; 4.745  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 7.899  ; 7.528  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 7.463  ; 7.178  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 7.648  ; 7.279  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 7.647  ; 7.440  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 5.837  ; 5.779  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 7.540  ; 7.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 7.925  ; 7.708  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 6.890  ; 6.590  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 4.882  ; 4.745  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 5.786  ; 5.550  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 7.288  ; 6.919  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 7.241  ; 6.958  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 7.055  ; 6.692  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 6.008  ; 5.893  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 6.878  ; 6.656  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 4.961  ; 4.904  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 6.711  ; 6.962  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 6.298  ; 6.574  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.960  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 3.549  ; 3.696  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 4.348  ; 4.518  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.277  ; 3.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 3.708  ; 3.556  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 4.281  ; 4.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 3.870  ; 3.725  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 3.970  ; 3.786  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 4.062  ; 3.925  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 4.248  ; 4.062  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 4.216  ; 4.045  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 4.938  ; 4.722  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 4.060  ; 3.921  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 4.317  ; 4.124  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 3.277  ; 3.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 3.978  ; 3.819  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 3.581  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 4.185  ; 4.043  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 3.581  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 4.307  ; 4.133  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 4.192  ; 3.995  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 3.348  ; 3.182  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.206  ; 3.960  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 5.491  ; 5.136  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 5.347  ; 5.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 5.179  ; 4.896  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 5.356  ; 5.105  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 5.235  ; 4.912  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 5.082  ; 4.795  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 5.209  ; 4.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 5.497  ; 5.147  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 4.206  ; 3.960  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 4.542  ; 4.273  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 4.919  ; 4.577  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 4.987  ; 4.664  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 4.664  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 4.806  ; 4.512  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 5.244  ; 4.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 4.543  ; 4.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 6.034  ; 5.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 5.786  ; 5.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 5.633  ; 5.371  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 5.831  ; 5.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 5.679  ; 5.306  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 6.003  ; 5.738  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 5.705  ; 5.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 6.432  ; 6.083  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 4.530  ; 4.285  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 5.202  ; 4.888  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 5.703  ; 5.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 5.435  ; 5.151  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 5.485  ; 5.198  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 5.210  ; 4.881  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 5.507  ; 5.166  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 5.033  ; 4.733  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 3.455  ; 3.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 3.455  ; 3.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 4.216  ; 4.010  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 3.995  ; 3.798  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 3.905  ; 3.767  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 3.419  ; 3.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 3.887  ; 3.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 7.148  ; 7.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 8.388  ; 8.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 7.928  ; 7.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 7.197  ; 7.079  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 7.204  ; 7.039  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 7.557  ; 7.333  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 7.566  ; 7.349  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 7.148  ; 7.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 6.264  ; 6.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 6.858  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 6.294  ; 6.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 6.304  ; 6.058  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 7.624  ; 7.324  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 6.264  ; 6.078  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 8.169  ; 7.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 6.429  ; 6.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 4.973  ; 4.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 6.835  ; 6.744  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 7.022  ; 6.777  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 8.528  ; 8.253  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 5.740  ; 5.715  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 4.973  ; 4.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 6.011  ; 5.802  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 5.249  ; 5.211  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.786 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.945 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.160  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.000  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.142  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 4.721  ; 4.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 5.347  ; 5.175  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 5.311  ; 5.103  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 4.721  ; 4.539  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 5.209  ; 4.991  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 5.354  ; 5.151  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 5.556  ; 5.346  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 4.791  ; 4.611  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 6.397  ; 6.137  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 4.669  ; 4.568  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.984  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 4.171  ; 4.074  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 4.789  ; 4.621  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 4.291  ; 4.161  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 4.906  ; 4.739  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 4.711  ; 4.640  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 4.824  ; 4.626  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 4.171  ; 4.074  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 4.446  ; 4.281  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 4.689  ; 4.473  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 5.931  ; 5.713  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 4.618  ; 4.472  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 5.288  ; 5.138  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 5.202  ; 4.949  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 5.121  ; 4.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 4.900  ; 4.791  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 4.618  ; 4.472  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 5.851  ; 5.604  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 5.495  ; 5.338  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 4.781  ; 4.594  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 5.220  ; 5.031  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; LEDG[0]       ; 12.746 ;        ;        ; 13.132 ;
; SW[0]      ; LEDG[1]       ;        ; 15.526 ; 16.231 ;        ;
; SW[0]      ; LEDG[2]       ;        ; 11.372 ; 11.815 ;        ;
; SW[0]      ; LEDG[3]       ;        ; 12.242 ; 12.797 ;        ;
; SW[0]      ; LEDG[4]       ;        ; 11.582 ; 12.105 ;        ;
; SW[0]      ; LEDG[5]       ;        ; 10.902 ; 11.508 ;        ;
; SW[0]      ; LEDG[6]       ;        ; 13.699 ; 14.478 ;        ;
; SW[0]      ; LEDG[7]       ;        ; 12.531 ; 13.171 ;        ;
; SW[0]      ; LEDG[8]       ;        ; 10.864 ; 11.392 ;        ;
; SW[0]      ; LEDR[10]      ;        ; 11.679 ; 12.320 ;        ;
; SW[0]      ; LEDR[11]      ;        ; 11.634 ; 12.186 ;        ;
; SW[0]      ; LEDR[12]      ;        ; 11.654 ; 12.206 ;        ;
; SW[0]      ; LEDR[13]      ;        ; 11.614 ; 12.169 ;        ;
; SW[0]      ; LEDR[14]      ;        ; 11.485 ; 12.082 ;        ;
; SW[0]      ; LEDR[15]      ;        ; 12.865 ; 13.359 ;        ;
; SW[0]      ; LEDR[16]      ;        ; 11.604 ; 12.159 ;        ;
; SW[0]      ; LEDR[17]      ;        ; 11.679 ; 12.320 ;        ;
; SW[0]      ; SRAM_ADDR[0]  ; 14.717 ; 14.480 ; 15.184 ; 14.855 ;
; SW[0]      ; SRAM_ADDR[1]  ; 13.829 ; 13.542 ; 14.318 ; 13.914 ;
; SW[0]      ; SRAM_ADDR[2]  ; 13.225 ; 12.802 ; 13.653 ; 13.264 ;
; SW[0]      ; SRAM_ADDR[3]  ; 13.229 ; 13.011 ; 13.608 ; 13.424 ;
; SW[0]      ; SRAM_ADDR[4]  ; 15.230 ; 14.935 ; 15.731 ; 15.307 ;
; SW[0]      ; SRAM_ADDR[5]  ; 13.270 ; 12.850 ; 13.699 ; 13.313 ;
; SW[0]      ; SRAM_ADDR[6]  ; 13.191 ; 12.878 ; 13.629 ; 13.311 ;
; SW[0]      ; SRAM_ADDR[7]  ; 11.733 ; 11.505 ; 12.153 ; 11.959 ;
; SW[0]      ; SRAM_ADDR[8]  ; 13.818 ; 13.596 ; 14.280 ; 14.079 ;
; SW[0]      ; SRAM_ADDR[9]  ; 13.318 ; 12.582 ; 13.746 ; 13.046 ;
; SW[0]      ; SRAM_ADDR[10] ; 14.499 ; 14.312 ; 15.011 ; 14.707 ;
; SW[0]      ; SRAM_ADDR[11] ; 11.055 ; 10.913 ; 11.451 ; 11.343 ;
; SW[0]      ; SRAM_ADDR[12] ; 14.427 ; 13.919 ; 14.857 ; 14.383 ;
; SW[0]      ; SRAM_ADDR[13] ; 10.809 ; 10.601 ; 11.223 ; 11.072 ;
; SW[0]      ; SRAM_ADDR[14] ; 11.557 ; 11.289 ; 11.952 ; 11.718 ;
; SW[0]      ; SRAM_ADDR[15] ; 14.261 ; 13.611 ; 14.656 ; 14.040 ;
; SW[0]      ; SRAM_ADDR[16] ; 11.429 ; 11.151 ; 11.822 ; 11.578 ;
; SW[0]      ; SRAM_ADDR[17] ; 14.003 ; 13.696 ; 14.398 ; 14.125 ;
; SW[0]      ; SRAM_ADDR[18] ; 12.637 ; 12.513 ; 13.138 ; 12.858 ;
; SW[0]      ; SRAM_ADDR[19] ; 13.534 ; 12.921 ; 13.930 ; 13.351 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.090  ; 7.945  ; 8.500  ; 8.355  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.049  ; 7.904  ; 8.469  ; 8.324  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.059  ; 7.914  ; 8.476  ; 8.331  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.059  ; 7.914  ; 8.476  ; 8.331  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.062  ; 7.917  ; 8.479  ; 8.334  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.043  ; 7.898  ; 8.463  ; 8.318  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.043  ; 7.898  ; 8.463  ; 8.318  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.033  ; 7.888  ; 8.438  ; 8.293  ;
; SW[0]      ; SRAM_DQ[8]    ; 9.038  ; 8.873  ; 9.448  ; 9.283  ;
; SW[0]      ; SRAM_DQ[9]    ; 9.077  ; 8.912  ; 9.473  ; 9.308  ;
; SW[0]      ; SRAM_DQ[10]   ; 8.474  ; 8.309  ; 8.926  ; 8.761  ;
; SW[0]      ; SRAM_DQ[11]   ; 8.727  ; 8.562  ; 9.151  ; 8.986  ;
; SW[0]      ; SRAM_DQ[12]   ; 8.480  ; 8.315  ; 8.919  ; 8.754  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.037  ; 7.892  ; 8.456  ; 8.311  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.062  ; 7.917  ; 8.479  ; 8.334  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.037  ; 7.892  ; 8.456  ; 8.311  ;
; UART_RXD   ; UART_TXD      ; 7.986  ;        ;        ; 7.870  ;
+------------+---------------+--------+--------+--------+--------+


+----------------------------------------------------------------+
; Minimum Propagation Delay                                      ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; LEDG[0]       ; 12.197 ;        ;        ; 12.555 ;
; SW[0]      ; LEDG[1]       ;        ; 14.932 ; 15.612 ;        ;
; SW[0]      ; LEDG[2]       ;        ; 10.947 ; 11.375 ;        ;
; SW[0]      ; LEDG[3]       ;        ; 11.721 ; 12.254 ;        ;
; SW[0]      ; LEDG[4]       ;        ; 11.149 ; 11.653 ;        ;
; SW[0]      ; LEDG[5]       ;        ; 10.479 ; 11.049 ;        ;
; SW[0]      ; LEDG[6]       ;        ; 13.181 ; 13.931 ;        ;
; SW[0]      ; LEDG[7]       ;        ; 11.998 ; 12.614 ;        ;
; SW[0]      ; LEDG[8]       ;        ; 10.440 ; 10.936 ;        ;
; SW[0]      ; LEDR[10]      ;        ; 11.240 ; 11.857 ;        ;
; SW[0]      ; LEDR[11]      ;        ; 11.197 ; 11.729 ;        ;
; SW[0]      ; LEDR[12]      ;        ; 11.217 ; 11.749 ;        ;
; SW[0]      ; LEDR[13]      ;        ; 11.177 ; 11.711 ;        ;
; SW[0]      ; LEDR[14]      ;        ; 11.054 ; 11.629 ;        ;
; SW[0]      ; LEDR[15]      ;        ; 12.428 ; 12.902 ;        ;
; SW[0]      ; LEDR[16]      ;        ; 11.167 ; 11.701 ;        ;
; SW[0]      ; LEDR[17]      ;        ; 11.240 ; 11.857 ;        ;
; SW[0]      ; SRAM_ADDR[0]  ; 14.119 ; 13.867 ; 14.560 ; 14.246 ;
; SW[0]      ; SRAM_ADDR[1]  ; 13.282 ; 13.000 ; 13.756 ; 13.362 ;
; SW[0]      ; SRAM_ADDR[2]  ; 12.723 ; 12.314 ; 13.137 ; 12.759 ;
; SW[0]      ; SRAM_ADDR[3]  ; 12.727 ; 12.514 ; 13.093 ; 12.911 ;
; SW[0]      ; SRAM_ADDR[4]  ; 14.634 ; 14.344 ; 15.108 ; 14.700 ;
; SW[0]      ; SRAM_ADDR[5]  ; 12.767 ; 12.361 ; 13.181 ; 12.806 ;
; SW[0]      ; SRAM_ADDR[6]  ; 12.694 ; 12.388 ; 13.115 ; 12.804 ;
; SW[0]      ; SRAM_ADDR[7]  ; 11.293 ; 11.070 ; 11.699 ; 11.507 ;
; SW[0]      ; SRAM_ADDR[8]  ; 13.243 ; 13.036 ; 13.703 ; 13.481 ;
; SW[0]      ; SRAM_ADDR[9]  ; 12.867 ; 12.153 ; 13.265 ; 12.588 ;
; SW[0]      ; SRAM_ADDR[10] ; 13.929 ; 13.742 ; 14.425 ; 14.126 ;
; SW[0]      ; SRAM_ADDR[11] ; 10.643 ; 10.503 ; 11.026 ; 10.917 ;
; SW[0]      ; SRAM_ADDR[12] ; 13.949 ; 13.446 ; 14.364 ; 13.892 ;
; SW[0]      ; SRAM_ADDR[13] ; 10.389 ; 10.200 ; 10.784 ; 10.631 ;
; SW[0]      ; SRAM_ADDR[14] ; 11.124 ; 10.864 ; 11.506 ; 11.277 ;
; SW[0]      ; SRAM_ADDR[15] ; 13.790 ; 13.149 ; 14.172 ; 13.562 ;
; SW[0]      ; SRAM_ADDR[16] ; 10.997 ; 10.728 ; 11.379 ; 11.141 ;
; SW[0]      ; SRAM_ADDR[17] ; 13.469 ; 13.171 ; 13.851 ; 13.584 ;
; SW[0]      ; SRAM_ADDR[18] ; 12.157 ; 12.032 ; 12.628 ; 12.364 ;
; SW[0]      ; SRAM_ADDR[19] ; 13.091 ; 12.486 ; 13.473 ; 12.899 ;
; SW[0]      ; SRAM_DQ[0]    ; 7.779  ; 7.634  ; 8.174  ; 8.029  ;
; SW[0]      ; SRAM_DQ[1]    ; 7.739  ; 7.594  ; 8.144  ; 7.999  ;
; SW[0]      ; SRAM_DQ[2]    ; 7.749  ; 7.604  ; 8.151  ; 8.006  ;
; SW[0]      ; SRAM_DQ[3]    ; 7.749  ; 7.604  ; 8.151  ; 8.006  ;
; SW[0]      ; SRAM_DQ[4]    ; 7.752  ; 7.607  ; 8.154  ; 8.009  ;
; SW[0]      ; SRAM_DQ[5]    ; 7.734  ; 7.589  ; 8.138  ; 7.993  ;
; SW[0]      ; SRAM_DQ[6]    ; 7.734  ; 7.589  ; 8.138  ; 7.993  ;
; SW[0]      ; SRAM_DQ[7]    ; 7.724  ; 7.579  ; 8.114  ; 7.969  ;
; SW[0]      ; SRAM_DQ[8]    ; 8.726  ; 8.561  ; 9.122  ; 8.957  ;
; SW[0]      ; SRAM_DQ[9]    ; 8.764  ; 8.599  ; 9.146  ; 8.981  ;
; SW[0]      ; SRAM_DQ[10]   ; 8.185  ; 8.020  ; 8.621  ; 8.456  ;
; SW[0]      ; SRAM_DQ[11]   ; 8.428  ; 8.263  ; 8.837  ; 8.672  ;
; SW[0]      ; SRAM_DQ[12]   ; 8.191  ; 8.026  ; 8.614  ; 8.449  ;
; SW[0]      ; SRAM_DQ[13]   ; 7.728  ; 7.583  ; 8.132  ; 7.987  ;
; SW[0]      ; SRAM_DQ[14]   ; 7.752  ; 7.607  ; 8.154  ; 8.009  ;
; SW[0]      ; SRAM_DQ[15]   ; 7.728  ; 7.583  ; 8.132  ; 7.987  ;
; UART_RXD   ; UART_TXD      ; 7.761  ;        ;        ; 7.637  ;
+------------+---------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.982 ; 4.837 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.255 ; 4.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.299 ; 5.134 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.998 ; 4.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.654 ; 4.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.990 ; 4.825 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.654 ; 4.489 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.649 ; 4.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.649 ; 4.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.555 ; 4.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.132 ; 4.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.132 ; 4.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.991 ; 4.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.164 ; 4.999 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.991 ; 4.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.272 ; 5.107 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 5.199 ; 5.069 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 5.132 ; 4.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.941 ; 4.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.607 ; 4.442 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.598 ; 4.433 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.935 ; 4.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.935 ; 4.770 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.940 ; 4.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.941 ; 4.776 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.936 ; 4.771 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.132 ; 4.967 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.605 ; 4.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.605 ; 4.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.605 ; 4.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.555 ; 4.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.255 ; 4.090 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.555 ; 4.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.618 ; 4.453 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.362 ; 4.217 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.703 ; 3.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.705 ; 4.540 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.416 ; 4.251 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.086 ; 3.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.408 ; 4.243 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.086 ; 3.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.081 ; 3.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.081 ; 3.916 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.991 ; 3.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.545 ; 4.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.545 ; 4.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.409 ; 4.244 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.575 ; 4.410 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.409 ; 4.244 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.679 ; 4.514 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.606 ; 4.476 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.545 ; 4.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.361 ; 4.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.041 ; 3.876 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.032 ; 3.867 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.356 ; 4.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.356 ; 4.191 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.361 ; 4.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.361 ; 4.196 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.357 ; 4.192 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.545 ; 4.380 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.039 ; 3.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.039 ; 3.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.039 ; 3.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.991 ; 3.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.703 ; 3.538 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.991 ; 3.826 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.051 ; 3.886 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.698     ; 4.843     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 4.000     ; 4.165     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 5.038     ; 5.203     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.729     ; 4.894     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 4.396     ; 4.561     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.705     ; 4.870     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 4.396     ; 4.561     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.371     ; 4.536     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.371     ; 4.536     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.287     ; 4.452     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.834     ; 4.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.834     ; 4.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.721     ; 4.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.864     ; 5.029     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.721     ; 4.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.009     ; 5.174     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.972     ; 5.102     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.834     ; 4.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.693     ; 4.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 4.376     ; 4.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.359     ; 4.524     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.687     ; 4.852     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.687     ; 4.852     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.674     ; 4.839     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.693     ; 4.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.687     ; 4.852     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.834     ; 4.999     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.337     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 4.337     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.337     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.287     ; 4.452     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 4.000     ; 4.165     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.287     ; 4.452     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 4.352     ; 4.517     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 4.084     ; 4.229     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 3.452     ; 3.617     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 4.448     ; 4.613     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 4.151     ; 4.316     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 3.832     ; 3.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 4.129     ; 4.294     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 3.832     ; 3.997     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 3.808     ; 3.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 3.808     ; 3.973     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 3.727     ; 3.892     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 4.252     ; 4.417     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 4.252     ; 4.417     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 4.144     ; 4.309     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 4.281     ; 4.446     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.144     ; 4.309     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 4.420     ; 4.585     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 4.383     ; 4.513     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 4.252     ; 4.417     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 4.117     ; 4.282     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 3.813     ; 3.978     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 3.796     ; 3.961     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 4.111     ; 4.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.111     ; 4.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.098     ; 4.263     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.117     ; 4.282     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.111     ; 4.276     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 4.252     ; 4.417     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 3.775     ; 3.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 3.775     ; 3.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 3.775     ; 3.940     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 3.727     ; 3.892     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.452     ; 3.617     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 3.727     ; 3.892     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 3.790     ; 3.955     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 14.404 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+--------------------------------------------------+-----------+---------------+
; Clock                                            ; Slack     ; End Point TNS ;
+--------------------------------------------------+-----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; -0.215    ; -0.920        ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 1.599     ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 3.460     ; 0.000         ;
; CLOCK2_50                                        ; 17.454    ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 19997.417 ; 0.000         ;
+--------------------------------------------------+-----------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                        ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.065 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 0.087 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 0.169 ; 0.000         ;
; CLOCK2_50                                        ; 0.181 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.184 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+--------------------------------------------------+--------+---------------+
; Clock                                            ; Slack  ; End Point TNS ;
+--------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4]   ; -1.166 ; -1042.567     ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 6.166  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 6.242  ; 0.000         ;
; CLOCK2_50                                        ; 16.747 ; 0.000         ;
+--------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                     ;
+--------------------------------------------------+-------+---------------+
; Clock                                            ; Slack ; End Point TNS ;
+--------------------------------------------------+-------+---------------+
; CLOCK2_50                                        ; 0.674 ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 2.494 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 2.747 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 2.756 ; 0.000         ;
+--------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+--------------------------------------------------+----------+---------------+
; Clock                                            ; Slack    ; End Point TNS ;
+--------------------------------------------------+----------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0]   ; 4.758    ; 0.000         ;
; CLOCK2_50                                        ; 9.271    ; 0.000         ;
; CLOCK_50                                         ; 9.400    ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; 12.251   ; 0.000         ;
; CLOCK3_50                                        ; 16.000   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; 83.112   ; 0.000         ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; 9999.779 ; 0.000         ;
+--------------------------------------------------+----------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                             ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.215 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.765      ;
; -0.199 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.749      ;
; -0.195 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.759      ;
; -0.166 ; Object_Detector:u11|mNote_r[18] ; Music_Controller:u9|music_enb_r[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 2.532      ;
; -0.165 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.715      ;
; -0.153 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.717      ;
; -0.150 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.466      ;
; -0.145 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.709      ;
; -0.144 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.694      ;
; -0.143 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.693      ;
; -0.135 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.685      ;
; -0.130 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.680      ;
; -0.114 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.664      ;
; -0.109 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.659      ;
; -0.107 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.437      ;
; -0.106 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.422      ;
; -0.104 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 2.470      ;
; -0.101 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.453      ;
; -0.099 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.649      ;
; -0.097 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.661      ;
; -0.095 ; Object_Detector:u11|mNote_r[41] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.659      ;
; -0.092 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.642      ;
; -0.088 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.638      ;
; -0.086 ; Object_Detector:u11|mNote_r[17] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.650      ;
; -0.085 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.401      ;
; -0.083 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.399      ;
; -0.080 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.432      ;
; -0.080 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.410      ;
; -0.079 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.629      ;
; -0.078 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.641      ;
; -0.073 ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.637      ;
; -0.072 ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.402      ;
; -0.072 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.622      ;
; -0.071 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.635      ;
; -0.069 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.619      ;
; -0.069 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.421      ;
; -0.067 ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.617      ;
; -0.065 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.381      ;
; -0.059 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.609      ;
; -0.058 ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.608      ;
; -0.056 ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.408      ;
; -0.055 ; Object_Detector:u11|mNote_r[30] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.385      ;
; -0.054 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.604      ;
; -0.053 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.602      ;
; -0.051 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 2.417      ;
; -0.051 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.601      ;
; -0.049 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.613      ;
; -0.048 ; Object_Detector:u11|mNote_r[25] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.378      ;
; -0.048 ; Object_Detector:u11|mNote_r[6]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.612      ;
; -0.043 ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.593      ;
; -0.042 ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.591      ;
; -0.041 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 2.407      ;
; -0.040 ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.590      ;
; -0.040 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.589      ;
; -0.036 ; Object_Detector:u11|mNote_r[26] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.366      ;
; -0.034 ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.157     ; 2.364      ;
; -0.034 ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.583      ;
; -0.032 ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.581      ;
; -0.031 ; Object_Detector:u11|mNote_r[50] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.121     ; 2.397      ;
; -0.027 ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.576      ;
; -0.026 ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.590      ;
; -0.024 ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.574      ;
; -0.022 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.572      ;
; -0.022 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.586      ;
; -0.021 ; Object_Detector:u11|mNote_r[40] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.585      ;
; -0.019 ; Object_Detector:u11|mNote_r[63] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.155     ; 2.351      ;
; -0.014 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.564      ;
; -0.014 ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.564      ;
; -0.013 ; Object_Detector:u11|mNote_r[52] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.365      ;
; -0.010 ; Object_Detector:u11|mNote_r[8]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.560      ;
; -0.009 ; Object_Detector:u11|mNote_r[3]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.573      ;
; -0.005 ; Object_Detector:u11|mNote_r[45] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.569      ;
; -0.003 ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.552      ;
; -0.002 ; Object_Detector:u11|mNote_r[31] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.566      ;
; -0.002 ; Object_Detector:u11|mNote_r[12] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.566      ;
; 0.000  ; Object_Detector:u11|mNote_r[51] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.352      ;
; 0.000  ; Object_Detector:u11|mNote_r[44] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.564      ;
; 0.000  ; Object_Detector:u11|mNote_r[47] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.564      ;
; 0.001  ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.562      ;
; 0.002  ; Object_Detector:u11|mNote_r[42] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.548      ;
; 0.003  ; Object_Detector:u11|mNote_r[48] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.561      ;
; 0.004  ; Object_Detector:u11|mNote_r[27] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.312      ;
; 0.007  ; Object_Detector:u11|mNote_r[58] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.345      ;
; 0.008  ; Object_Detector:u11|mNote_r[16] ; Music_Controller:u9|music_enb_r[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.118     ; 2.361      ;
; 0.008  ; Object_Detector:u11|mNote_r[43] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.171     ; 2.308      ;
; 0.010  ; Object_Detector:u11|mNote_r[1]  ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.554      ;
; 0.010  ; Object_Detector:u11|mNote_r[36] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.539      ;
; 0.010  ; Object_Detector:u11|mNote_r[55] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.539      ;
; 0.013  ; Object_Detector:u11|mNote_r[11] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.551      ;
; 0.014  ; Object_Detector:u11|mNote_r[34] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.535      ;
; 0.014  ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[2]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.338      ;
; 0.014  ; Object_Detector:u11|mNote_r[39] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.549      ;
; 0.017  ; Object_Detector:u11|mNote_r[33] ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.546      ;
; 0.018  ; Object_Detector:u11|mNote_r[61] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 2.334      ;
; 0.019  ; Object_Detector:u11|mNote_r[54] ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.062      ; 2.530      ;
; 0.020  ; Object_Detector:u11|mNote_r[19] ; Music_Controller:u9|music_enb_r[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.124     ; 2.343      ;
; 0.020  ; Object_Detector:u11|mNote_r[37] ; Music_Controller:u9|r_state_r[3]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.076      ; 2.543      ;
; 0.024  ; Object_Detector:u11|mNote_r[9]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.540      ;
; 0.026  ; Object_Detector:u11|mNote_r[7]  ; Music_Controller:u9|r_state_r[1]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.063      ; 2.524      ;
; 0.027  ; Object_Detector:u11|mNote_r[4]  ; Music_Controller:u9|r_state_r[0]   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; 0.077      ; 2.537      ;
+--------+---------------------------------+------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 1.599 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.362      ;
; 1.599 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.362      ;
; 1.635 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.326      ;
; 1.635 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.326      ;
; 1.641 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.314      ;
; 1.661 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.294      ;
; 1.662 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.293      ;
; 1.672 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.283      ;
; 1.701 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.260      ;
; 1.701 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.260      ;
; 1.710 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.245      ;
; 1.730 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.225      ;
; 1.731 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.224      ;
; 1.733 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.228      ;
; 1.733 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.228     ; 1.228      ;
; 1.741 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.214      ;
; 1.768 ; Music_Controller:u9|bar_count_r[3] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.192      ;
; 1.790 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.165      ;
; 1.790 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.165      ;
; 1.809 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.151      ;
; 1.823 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.137      ;
; 1.823 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.137      ;
; 1.829 ; Music_Controller:u9|note_r[61]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.127      ;
; 1.831 ; Music_Controller:u9|note_r[52]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 1.126      ;
; 1.834 ; Music_Controller:u9|note_r[59]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.122      ;
; 1.839 ; Music_Controller:u9|note_r[48]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 1.110      ;
; 1.840 ; Music_Controller:u9|note_r[49]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 1.109      ;
; 1.842 ; Music_Controller:u9|note_r[54]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 1.107      ;
; 1.846 ; Music_Controller:u9|note_r[60]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.110      ;
; 1.847 ; Music_Controller:u9|note_r[58]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.109      ;
; 1.847 ; Music_Controller:u9|note_r[56]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.109      ;
; 1.848 ; Music_Controller:u9|note_r[57]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.108      ;
; 1.848 ; Music_Controller:u9|note_r[53]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 1.109      ;
; 1.851 ; Music_Controller:u9|note_r[51]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.105      ;
; 1.859 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 1.096      ;
; 1.864 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.096      ;
; 1.868 ; Music_Controller:u9|bar_count_r[1] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.092      ;
; 1.882 ; Music_Controller:u9|note_r[44]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.243     ; 1.064      ;
; 1.888 ; Music_Controller:u9|note_r[55]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 1.069      ;
; 1.892 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[5]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.068      ;
; 1.896 ; Music_Controller:u9|note_r[63]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.060      ;
; 1.898 ; Music_Controller:u9|note_r[50]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 1.059      ;
; 1.921 ; Music_Controller:u9|note_r[34]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.242     ; 1.026      ;
; 1.925 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[3]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.035      ;
; 1.936 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[4]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.229     ; 1.024      ;
; 1.952 ; Music_Controller:u9|note_r[46]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 1.004      ;
; 1.979 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.239     ; 0.971      ;
; 1.981 ; Music_Controller:u9|bar_count_r[0] ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.033     ; 1.175      ;
; 2.001 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.238     ; 0.950      ;
; 2.019 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.937      ;
; 2.031 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 0.924      ;
; 2.040 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 0.915      ;
; 2.041 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 0.914      ;
; 2.041 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.234     ; 0.914      ;
; 2.055 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.243     ; 0.891      ;
; 2.063 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.893      ;
; 2.065 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.891      ;
; 2.072 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.885      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[0]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[1]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[2]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[8]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[9]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[10]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[11]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[12]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[13]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[14]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[15]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[16]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[17]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[18]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.076 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[19]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.038     ; 1.075      ;
; 2.077 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.872      ;
; 2.077 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.872      ;
; 2.080 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.869      ;
; 2.081 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.875      ;
; 2.085 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.871      ;
; 2.085 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.871      ;
; 2.085 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.871      ;
; 2.087 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.870      ;
; 2.090 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.866      ;
; 2.101 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.239     ; 0.849      ;
; 2.119 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.838      ;
; 2.130 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.826      ;
; 2.134 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.822      ;
; 2.135 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.821      ;
; 2.144 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.805      ;
; 2.162 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.242     ; 0.785      ;
; 2.169 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.787      ;
; 2.169 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.788      ;
; 2.173 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.784      ;
; 2.173 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.783      ;
; 2.174 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.232     ; 0.783      ;
; 2.176 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.773      ;
; 2.176 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.780      ;
; 2.181 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.768      ;
; 2.181 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.768      ;
; 2.184 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.233     ; 0.772      ;
; 2.185 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3.332        ; -0.240     ; 0.764      ;
+-------+------------------------------------+---------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                        ;
+-------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                      ; To Node                         ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.460 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.474     ;
; 3.461 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.473     ;
; 3.462 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.472     ;
; 3.463 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.471     ;
; 3.465 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.469     ;
; 3.466 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.468     ;
; 3.467 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.467     ;
; 3.468 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.466     ;
; 3.488 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.446     ;
; 3.488 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.446     ;
; 3.505 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.054     ; 21.428     ;
; 3.505 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.429     ;
; 3.506 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.428     ;
; 3.507 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.427     ;
; 3.508 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.201     ;
; 3.508 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.426     ;
; 3.509 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.200     ;
; 3.510 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.199     ;
; 3.510 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.424     ;
; 3.511 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.198     ;
; 3.511 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.423     ;
; 3.512 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.422     ;
; 3.513 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.196     ;
; 3.513 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.421     ;
; 3.514 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.195     ;
; 3.515 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.194     ;
; 3.516 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.193     ;
; 3.528 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.406     ;
; 3.529 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.405     ;
; 3.530 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.404     ;
; 3.531 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.403     ;
; 3.533 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.401     ;
; 3.533 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.401     ;
; 3.533 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.401     ;
; 3.534 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.400     ;
; 3.535 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.399     ;
; 3.536 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.398     ;
; 3.536 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.173     ;
; 3.536 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.173     ;
; 3.550 ; Object_Detector:u11|V_Cont[0]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.054     ; 21.383     ;
; 3.552 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.157     ;
; 3.553 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.156     ;
; 3.553 ; Object_Detector:u11|V_Cont[9]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.279     ; 21.155     ;
; 3.554 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.155     ;
; 3.555 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.154     ;
; 3.556 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.378     ;
; 3.556 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.378     ;
; 3.557 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.152     ;
; 3.558 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.151     ;
; 3.559 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.150     ;
; 3.560 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.149     ;
; 3.573 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.361     ;
; 3.573 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.136     ;
; 3.573 ; Object_Detector:u11|V_Cont[3]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.054     ; 21.360     ;
; 3.574 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.360     ;
; 3.574 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.135     ;
; 3.575 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.359     ;
; 3.575 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.134     ;
; 3.576 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.358     ;
; 3.576 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.133     ;
; 3.578 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.356     ;
; 3.578 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.131     ;
; 3.579 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.355     ;
; 3.579 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.130     ;
; 3.580 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.354     ;
; 3.580 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.129     ;
; 3.580 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.129     ;
; 3.580 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.129     ;
; 3.581 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.353     ;
; 3.581 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.128     ;
; 3.592 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.342     ;
; 3.593 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.341     ;
; 3.594 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.340     ;
; 3.595 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.339     ;
; 3.597 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.337     ;
; 3.597 ; Object_Detector:u11|V_Cont[8]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.279     ; 21.111     ;
; 3.598 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[35] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.336     ;
; 3.599 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[38] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.335     ;
; 3.600 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[39] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.334     ;
; 3.601 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.333     ;
; 3.601 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.333     ;
; 3.601 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.108     ;
; 3.601 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.108     ;
; 3.611 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[28] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.156      ; 21.532     ;
; 3.612 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[25] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.156      ; 21.531     ;
; 3.615 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[26] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.156      ; 21.528     ;
; 3.617 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[27] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.156      ; 21.526     ;
; 3.618 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[30] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.156      ; 21.525     ;
; 3.618 ; Object_Detector:u11|V_Cont[2]  ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.054     ; 21.315     ;
; 3.618 ; Object_Detector:u11|V_Cont[11] ; Object_Detector:u11|mNote_r[47] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.279     ; 21.090     ;
; 3.620 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[54] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.314     ;
; 3.620 ; Object_Detector:u11|V_Cont[5]  ; Object_Detector:u11|mNote_r[55] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.053     ; 21.314     ;
; 3.623 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[29] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.122      ; 21.486     ;
; 3.626 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[37] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.083     ;
; 3.627 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[34] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.082     ;
; 3.628 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[36] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.081     ;
; 3.629 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[33] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.080     ;
; 3.630 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[62] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.122      ; 21.479     ;
; 3.631 ; Object_Detector:u11|V_Cont[10] ; Object_Detector:u11|mNote_r[32] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.278     ; 21.078     ;
; 3.632 ; Object_Detector:u11|V_Cont[1]  ; Object_Detector:u11|mNote_r[61] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; 0.122      ; 21.477     ;
+-------+--------------------------------+---------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK2_50'                                                                                                                ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.492      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.492      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.492      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.492      ;
; 17.454 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.492      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.489      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.489      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.489      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.489      ;
; 17.457 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.489      ;
; 17.459 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.489      ;
; 17.459 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.489      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.486      ;
; 17.462 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.486      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.438      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.438      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.438      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.438      ;
; 17.508 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.438      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.435      ;
; 17.513 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.435      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.427      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.427      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.427      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.427      ;
; 17.519 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.427      ;
; 17.524 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.424      ;
; 17.524 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.424      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.365      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.361      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.361      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.361      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.361      ;
; 17.585 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.361      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.358      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.358      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.358      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.358      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.358      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.588 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.362      ;
; 17.589 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.357      ;
; 17.589 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.357      ;
; 17.589 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.357      ;
; 17.589 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.357      ;
; 17.589 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.357      ;
; 17.590 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.358      ;
; 17.590 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.358      ;
; 17.591 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.355      ;
; 17.591 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.355      ;
; 17.591 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.355      ;
; 17.591 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.355      ;
; 17.591 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.355      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.355      ;
; 17.593 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.355      ;
; 17.594 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.354      ;
; 17.594 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.354      ;
; 17.596 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.352      ;
; 17.596 ; I2C_CCD_Config:u8|combo_cnt[12] ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.352      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.639 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.311      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.297      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.297      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.297      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.297      ;
; 17.649 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.297      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|senosr_exposure[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.037     ; 2.300      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.296      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.296      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.296      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.296      ;
; 17.650 ; I2C_CCD_Config:u8|combo_cnt[9]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.296      ;
; 17.651 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.295      ;
; 17.651 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.295      ;
; 17.651 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.295      ;
; 17.651 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.295      ;
; 17.651 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|senosr_exposure[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.295      ;
; 17.654 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.294      ;
; 17.654 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.039     ; 2.294      ;
; 17.654 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.292      ;
; 17.654 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.292      ;
; 17.654 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|senosr_exposure[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.041     ; 2.292      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                      ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                                                  ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.417 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.523      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.484 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.456      ;
; 19997.521 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.428      ;
; 19997.521 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.428      ;
; 19997.521 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.428      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.402      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.414      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.414      ;
; 19997.535 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.414      ;
; 19997.593 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.596 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.344      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.602 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.335      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.643 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.047     ; 2.297      ;
; 19997.648 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.039     ; 2.300      ;
; 19997.660 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.277      ;
; 19997.689 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.039     ; 2.259      ;
; 19997.690 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.259      ;
; 19997.690 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.259      ;
; 19997.690 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                         ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.038     ; 2.259      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.714 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.223      ;
; 19997.761 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.176      ;
; 19997.761 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.176      ;
; 19997.761 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.176      ;
; 19997.761 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.176      ;
; 19997.761 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 20000.000    ; -0.050     ; 2.176      ;
+-----------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                     ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.065 ; Music_Controller:u9|note_r[10]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.580      ;
; 0.084 ; Music_Controller:u9|note_r[3]      ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.599      ;
; 0.089 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[6]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.605      ;
; 0.094 ; Music_Controller:u9|note_r[11]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.609      ;
; 0.097 ; Music_Controller:u9|note_r[15]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.613      ;
; 0.102 ; Music_Controller:u9|note_r[14]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.617      ;
; 0.104 ; Music_Controller:u9|note_r[13]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.620      ;
; 0.109 ; Music_Controller:u9|note_r[25]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.625      ;
; 0.111 ; Music_Controller:u9|note_r[30]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.626      ;
; 0.112 ; Music_Controller:u9|note_r[19]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.627      ;
; 0.112 ; Music_Controller:u9|note_r[31]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.628      ;
; 0.113 ; Music_Controller:u9|note_r[21]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.628      ;
; 0.113 ; Music_Controller:u9|note_r[18]     ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.628      ;
; 0.113 ; Music_Controller:u9|note_r[26]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.628      ;
; 0.114 ; Music_Controller:u9|note_r[28]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.630      ;
; 0.118 ; Music_Controller:u9|note_r[17]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.626      ;
; 0.119 ; Music_Controller:u9|note_r[24]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.634      ;
; 0.124 ; Music_Controller:u9|note_r[23]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.639      ;
; 0.125 ; Music_Controller:u9|note_r[22]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.633      ;
; 0.127 ; Music_Controller:u9|note_r[16]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.635      ;
; 0.128 ; Music_Controller:u9|note_r[27]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.643      ;
; 0.129 ; Music_Controller:u9|note_r[20]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.644      ;
; 0.130 ; Music_Controller:u9|note_r[29]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.646      ;
; 0.137 ; Music_Controller:u9|note_r[4]      ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.653      ;
; 0.140 ; Music_Controller:u9|note_r[1]      ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.648      ;
; 0.143 ; Music_Controller:u9|note_r[0]      ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.651      ;
; 0.144 ; Music_Controller:u9|note_r[5]      ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.275      ; 0.651      ;
; 0.151 ; Music_Controller:u9|note_r[2]      ; SramWriter:recorder|record_data_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.666      ;
; 0.151 ; Music_Controller:u9|note_r[8]      ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.666      ;
; 0.180 ; Music_Controller:u9|note_r[6]      ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.688      ;
; 0.180 ; SramReader:player|addr_r[7]        ; SramReader:player|addr_r[7]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SramReader:player|addr_r[6]        ; SramReader:player|addr_r[6]           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SramWriter:recorder|r_count_r[1]   ; SramWriter:recorder|r_count_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SramWriter:recorder|r_count_r[0]   ; SramWriter:recorder|r_count_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SramWriter:recorder|r_count_r[2]   ; SramWriter:recorder|r_count_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; SramWriter:recorder|r_count_r[3]   ; SramWriter:recorder|r_count_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; SramWriter:recorder|flag_r         ; SramWriter:recorder|flag_r            ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SramWriter:recorder|write_r        ; SramWriter:recorder|write_r           ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|state_r[2]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SramWriter:recorder|state_r[0]     ; SramWriter:recorder|state_r[0]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|state_r[1]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; Music_Controller:u9|note_r[41]     ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.703      ;
; 0.187 ; Music_Controller:u9|note_r[35]     ; SramWriter:recorder|record_data_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.702      ;
; 0.187 ; Music_Controller:u9|note_r[47]     ; SramWriter:recorder|record_data_r[15] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.703      ;
; 0.188 ; Music_Controller:u9|note_r[37]     ; SramWriter:recorder|record_data_r[5]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.703      ;
; 0.188 ; Music_Controller:u9|note_r[42]     ; SramWriter:recorder|record_data_r[10] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.703      ;
; 0.188 ; SramWriter:recorder|bar_count_r[0] ; SramWriter:recorder|bar_count_r[0]    ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.192 ; Music_Controller:u9|note_r[40]     ; SramWriter:recorder|record_data_r[8]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.707      ;
; 0.193 ; Music_Controller:u9|note_r[33]     ; SramWriter:recorder|record_data_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.701      ;
; 0.199 ; Music_Controller:u9|note_r[38]     ; SramWriter:recorder|record_data_r[6]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.707      ;
; 0.201 ; Music_Controller:u9|note_r[36]     ; SramWriter:recorder|record_data_r[4]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.716      ;
; 0.202 ; Music_Controller:u9|note_r[39]     ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.717      ;
; 0.202 ; Music_Controller:u9|note_r[32]     ; SramWriter:recorder|record_data_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.276      ; 0.710      ;
; 0.204 ; Music_Controller:u9|signal_r       ; SramReader:player|addr_r[7]           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.720      ;
; 0.206 ; Music_Controller:u9|note_r[43]     ; SramWriter:recorder|record_data_r[11] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.721      ;
; 0.208 ; Music_Controller:u9|note_r[45]     ; SramWriter:recorder|record_data_r[13] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.724      ;
; 0.211 ; Music_Controller:u9|signal_r       ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.277      ; 0.720      ;
; 0.212 ; Music_Controller:u9|note_r[9]      ; SramWriter:recorder|record_data_r[9]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.284      ; 0.728      ;
; 0.236 ; Music_Controller:u9|note_r[12]     ; SramWriter:recorder|record_data_r[12] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.275      ; 0.743      ;
; 0.243 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[1]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.757      ;
; 0.244 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[0]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.758      ;
; 0.244 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|finish_r            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.758      ;
; 0.260 ; Music_Controller:u9|bar_count_r[2] ; SramReader:player|state_r[2]          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.282      ; 0.774      ;
; 0.263 ; Music_Controller:u9|note_r[62]     ; SramWriter:recorder|record_data_r[14] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.283      ; 0.778      ;
; 0.263 ; Music_Controller:u9|note_r[7]      ; SramWriter:recorder|record_data_r[7]  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; -0.002       ; 0.278      ; 0.773      ;
; 0.297 ; SramWriter:recorder|counter_r[15]  ; SramWriter:recorder|counter_r[15]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; SramWriter:recorder|counter_r[31]  ; SramWriter:recorder|counter_r[31]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; SramWriter:recorder|counter_r[13]  ; SramWriter:recorder|counter_r[13]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; SramWriter:recorder|counter_r[5]   ; SramWriter:recorder|counter_r[5]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; SramWriter:recorder|counter_r[3]   ; SramWriter:recorder|counter_r[3]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; SramWriter:recorder|counter_r[29]  ; SramWriter:recorder|counter_r[29]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[27]  ; SramWriter:recorder|counter_r[27]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[21]  ; SramWriter:recorder|counter_r[21]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[19]  ; SramWriter:recorder|counter_r[19]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[17]  ; SramWriter:recorder|counter_r[17]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[11]  ; SramWriter:recorder|counter_r[11]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[7]   ; SramWriter:recorder|counter_r[7]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[6]   ; SramWriter:recorder|counter_r[6]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; SramWriter:recorder|counter_r[1]   ; SramWriter:recorder|counter_r[1]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; SramWriter:recorder|counter_r[25]  ; SramWriter:recorder|counter_r[25]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[23]  ; SramWriter:recorder|counter_r[23]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[22]  ; SramWriter:recorder|counter_r[22]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[16]  ; SramWriter:recorder|counter_r[16]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[14]  ; SramWriter:recorder|counter_r[14]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[9]   ; SramWriter:recorder|counter_r[9]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[8]   ; SramWriter:recorder|counter_r[8]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; SramWriter:recorder|counter_r[2]   ; SramWriter:recorder|counter_r[2]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; SramWriter:recorder|counter_r[30]  ; SramWriter:recorder|counter_r[30]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[24]  ; SramWriter:recorder|counter_r[24]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[20]  ; SramWriter:recorder|counter_r[20]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[18]  ; SramWriter:recorder|counter_r[18]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[12]  ; SramWriter:recorder|counter_r[12]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[10]  ; SramWriter:recorder|counter_r[10]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; SramWriter:recorder|counter_r[4]   ; SramWriter:recorder|counter_r[4]      ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; SramWriter:recorder|counter_r[28]  ; SramWriter:recorder|counter_r[28]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; SramWriter:recorder|counter_r[26]  ; SramWriter:recorder|counter_r[26]     ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[7]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[8]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.429      ;
; 0.305 ; SramWriter:recorder|state_r[1]     ; SramWriter:recorder|addr_r[9]         ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; SramWriter:recorder|state_r[2]     ; SramWriter:recorder|addr_r[12]        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.431      ;
+-------+------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                     ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.087 ; SramReader:player|data_r[34]                                                                                                                                                         ; Music_Controller:u9|note_r[34]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.251      ; 0.574      ;
; 0.091 ; SramReader:player|data_r[44]                                                                                                                                                         ; Music_Controller:u9|note_r[44]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.251      ; 0.578      ;
; 0.109 ; SramReader:player|data_r[10]                                                                                                                                                         ; Music_Controller:u9|note_r[10]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.233      ; 0.578      ;
; 0.123 ; SramReader:player|data_r[7]                                                                                                                                                          ; Music_Controller:u9|note_r[7]                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.240      ; 0.599      ;
; 0.143 ; SramReader:player|data_r[47]                                                                                                                                                         ; Music_Controller:u9|note_r[47]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.611      ;
; 0.150 ; SramReader:player|data_r[31]                                                                                                                                                         ; Music_Controller:u9|note_r[31]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.618      ;
; 0.151 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.486      ;
; 0.151 ; SramReader:player|data_r[46]                                                                                                                                                         ; Music_Controller:u9|note_r[46]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.619      ;
; 0.155 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.498      ;
; 0.157 ; SramReader:player|data_r[21]                                                                                                                                                         ; Music_Controller:u9|note_r[21]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.625      ;
; 0.158 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.494      ;
; 0.161 ; SramReader:player|data_r[53]                                                                                                                                                         ; Music_Controller:u9|note_r[53]                                                                                                                                                       ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.232      ; 0.629      ;
; 0.162 ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.162 ; Sdram_Control:u7|mDATAOUT[21]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.490      ;
; 0.165 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.500      ;
; 0.170 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.505      ;
; 0.173 ; Sdram_Control:u7|mDATAOUT[11]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.485      ;
; 0.175 ; SramReader:player|data_r[8]                                                                                                                                                          ; Music_Controller:u9|note_r[8]                                                                                                                                                        ; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.002        ; 0.234      ; 0.645      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; Sdram_Control:u7|mRD_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; Sdram_Control:u7|IN_REQ                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Music_Controller:u9|signal_r                                                                                                                                                         ; Music_Controller:u9|signal_r                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; Sdram_Control:u7|command:u_command|rw_flag                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[2]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[1]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|rst_r                                                                                                                                                            ; Music_Controller:u9|rst_r                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[10]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[11]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[21]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; Music_Controller:u9|TIMEDELAY[17]                                                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; Sdram_Control:u7|ST[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; Sdram_Control:u7|mWR_DONE                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|Write                                                                                                                                                               ; Sdram_Control:u7|Write                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; Sdram_Control:u7|OUT_VALID                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; SevenHexDecoder:u10|state_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.518      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|mDATAOUT[30]                                                                                                                                                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.209      ; 0.500      ;
; 0.187 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.188 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                               ; Sdram_Control:u7|CKE                                                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[21]                                                                                                                     ; Sdram_Control:u7|command:u_command|BA[1]                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                             ; Sdram_Control:u7|BA[0]                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[17]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|mADDR[15]                                                                                                                                                           ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[15]                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; Music_Controller:u9|bar_count_r[0]                                                                                                                                                   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|Read                                                                                                                                                                ; Sdram_Control:u7|Read                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                  ; Sdram_Control:u7|command:u_command|command_delay[0]                                                                                                                                  ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                       ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; Sdram_Control:u7|control_interface:u_control_interface|PRECHARGE                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                           ; Sdram_Control:u7|CS_N[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.316      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                                                                                                                                              ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.169 ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; Object_Detector:u11|mNote_r[28]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; Object_Detector:u11|mNote_r[30]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; Object_Detector:u11|mNote_r[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; Object_Detector:u11|mNote_r[26]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; Object_Detector:u11|mNote_r[27]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.169 ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; Object_Detector:u11|mNote_r[43]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; Object_Detector:u11|mNote_r[60]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; Object_Detector:u11|mNote_r[56]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; Object_Detector:u11|mNote_r[57]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; Object_Detector:u11|mNote_r[63]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; Object_Detector:u11|mNote_r[59]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; Object_Detector:u11|mNote_r[23]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; Object_Detector:u11|W_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; Object_Detector:u11|W_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; Object_Detector:u11|W_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; Object_Detector:u11|W_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.170 ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; Object_Detector:u11|H_count_r[0]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.053      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; Object_Detector:u11|mNote_r[61]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; Object_Detector:u11|mNote_r[53]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; Object_Detector:u11|mNote_r[29]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; Object_Detector:u11|mNote_r[52]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; Object_Detector:u11|mNote_r[62]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; Object_Detector:u11|mNote_r[49]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; Object_Detector:u11|mNote_r[50]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; Object_Detector:u11|mNote_r[58]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; Object_Detector:u11|mNote_r[51]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; Object_Detector:u11|H_count_r[3]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; Object_Detector:u11|H_count_r[2]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.171 ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; Object_Detector:u11|H_count_r[1]                                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.052      ; 0.307      ;
; 0.175 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; Object_Detector:u11|mNote_r[5]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; Object_Detector:u11|mNote_r[37]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; Object_Detector:u11|mNote_r[13]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; Object_Detector:u11|mNote_r[4]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; Object_Detector:u11|mNote_r[12]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; Object_Detector:u11|mNote_r[36]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; Object_Detector:u11|mNote_r[16]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; Object_Detector:u11|mNote_r[32]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; Object_Detector:u11|mNote_r[24]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; Object_Detector:u11|mNote_r[0]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; Object_Detector:u11|mNote_r[8]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; Object_Detector:u11|mNote_r[38]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; Object_Detector:u11|mNote_r[14]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; Object_Detector:u11|mNote_r[6]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; Object_Detector:u11|mNote_r[54]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; Object_Detector:u11|mNote_r[33]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; Object_Detector:u11|mNote_r[9]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; Object_Detector:u11|mNote_r[1]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; Object_Detector:u11|mNote_r[17]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; Object_Detector:u11|mNote_r[34]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; Object_Detector:u11|mNote_r[2]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; Object_Detector:u11|mNote_r[10]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; Object_Detector:u11|mNote_r[55]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; Object_Detector:u11|mNote_r[7]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; Object_Detector:u11|mNote_r[15]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; Object_Detector:u11|mNote_r[31]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; Object_Detector:u11|mNote_r[47]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; Object_Detector:u11|mNote_r[39]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; Object_Detector:u11|mNote_r[35]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; Object_Detector:u11|mNote_r[3]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; Object_Detector:u11|mNote_r[11]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; Object_Detector:u11|mNote_r[45]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; Object_Detector:u11|mNote_r[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; Object_Detector:u11|mNote_r[44]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; Object_Detector:u11|mNote_r[20]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; Object_Detector:u11|mNote_r[48]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; Object_Detector:u11|mNote_r[40]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; Object_Detector:u11|mNote_r[22]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; Object_Detector:u11|mNote_r[46]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; Object_Detector:u11|mNote_r[41]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; Object_Detector:u11|mNote_r[18]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; Object_Detector:u11|mNote_r[42]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; Object_Detector:u11|mNote_r[19]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.180 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.314      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.050      ; 0.315      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.049      ; 0.316      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.048      ; 0.315      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.189      ; 0.481      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.040      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.189      ; 0.486      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK2_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.314      ;
; 0.193 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.318      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.022      ; 0.307      ;
; 0.262 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.387      ;
; 0.264 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.389      ;
; 0.288 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.414      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.417      ;
; 0.292 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.416      ;
; 0.292 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.418      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.417      ;
; 0.293 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.419      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.418      ;
; 0.294 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.420      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.296 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.298 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.425      ;
; 0.300 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.302 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.427      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.428      ;
; 0.303 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.427      ;
; 0.305 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.431      ;
; 0.307 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.431      ;
; 0.374 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.500      ;
; 0.437 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.440 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.039      ; 0.563      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.565      ;
; 0.441 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.566      ;
; 0.441 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.042      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.040      ; 0.566      ;
; 0.442 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.041      ; 0.567      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                     ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.307      ;
; 0.185 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.307      ;
; 0.190 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.314      ;
; 0.192 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.316      ;
; 0.193 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.318      ;
; 0.195 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.318      ;
; 0.202 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.325      ;
; 0.205 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.328      ;
; 0.208 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.331      ;
; 0.211 ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.333      ;
; 0.217 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.340      ;
; 0.230 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.353      ;
; 0.238 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.361      ;
; 0.239 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.362      ;
; 0.241 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.364      ;
; 0.243 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.366      ;
; 0.243 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.366      ;
; 0.244 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.367      ;
; 0.244 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.367      ;
; 0.245 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.368      ;
; 0.246 ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.369      ;
; 0.250 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.373      ;
; 0.253 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.376      ;
; 0.258 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.382      ;
; 0.260 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.384      ;
; 0.262 ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.383      ;
; 0.264 ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.385      ;
; 0.265 ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.271 ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.393      ;
; 0.278 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.403      ;
; 0.280 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.402      ;
; 0.282 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.407      ;
; 0.282 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.407      ;
; 0.289 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.413      ;
; 0.290 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.414      ;
; 0.291 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.415      ;
; 0.292 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.415      ;
; 0.292 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.415      ;
; 0.293 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.416      ;
; 0.294 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.417      ;
; 0.294 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.417      ;
; 0.297 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.419      ;
; 0.306 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.430      ;
; 0.307 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.430      ;
; 0.309 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.432      ;
; 0.311 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.312 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.435      ;
; 0.313 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.436      ;
; 0.315 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.438      ;
; 0.315 ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.438      ;
; 0.321 ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.442      ;
; 0.333 ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.457      ;
; 0.335 ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.459      ;
; 0.343 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.467      ;
; 0.346 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.469      ;
; 0.346 ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.470      ;
; 0.352 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.475      ;
; 0.356 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.479      ;
; 0.357 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.480      ;
; 0.365 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.488      ;
; 0.365 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.488      ;
; 0.365 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.488      ;
; 0.366 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.489      ;
; 0.366 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.489      ;
; 0.366 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.041      ; 0.491      ;
; 0.367 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.490      ;
; 0.367 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.490      ;
; 0.368 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.491      ;
; 0.369 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.492      ;
; 0.371 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.494      ;
; 0.376 ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.499      ;
; 0.379 ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.502      ;
; 0.379 ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.502      ;
; 0.382 ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.504      ;
+-------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                    ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                  ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[3]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[11]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[35]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[7]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[15]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[31]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[47]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[39]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[55]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[2]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[10]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[34]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[33]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[9]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[1]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[17]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[14]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[6]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[54]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[38]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[32]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[24]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[0]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[8]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[16]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[4]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[12]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[36]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[37]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.856      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[13]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.166 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[5]           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.748     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[19]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[18]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[42]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[41]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[22]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[46]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[48]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[40]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[20]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[44]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[45]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.165 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[21]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.747     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[1]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[2]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[3]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[4]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[5]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[6]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[7]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -1.157 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|V_Cont[0]            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.739     ; 1.855      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[51]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[58]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[50]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[49]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[62]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[52]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[53]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[29]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[61]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.557     ; 1.864      ;
; -0.972 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[1]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.840      ;
; -0.972 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[2]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.840      ;
; -0.972 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|H_count_r[3]         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.569     ; 1.840      ;
; -0.969 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[23]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.552     ; 1.854      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[59]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.538     ; 1.863      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][9]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][10] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][11] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[63][14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.543     ; 1.858      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][12] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][13] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[55][14] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.542     ; 1.859      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[63]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.538     ; 1.863      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[57]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.538     ; 1.863      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[56]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.538     ; 1.863      ;
; -0.964 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|mNote_r[60]          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.538     ; 1.863      ;
; -0.963 ; Reset_Delay:u2|oRST_2 ; Object_Detector:u11|detect_count[39][0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.544     ; 1.856      ;
+--------+-----------------------+------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.302     ; 3.389      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.302     ; 3.389      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.302     ; 3.389      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.302     ; 3.389      ;
; 6.166 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.304     ; 3.387      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.167 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.312     ; 3.378      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 3.370      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 3.370      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 3.370      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 3.370      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 3.376      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
; 6.168 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.315     ; 3.374      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 1.997      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.242 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.013      ;
; 6.278 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.666     ; 2.015      ;
; 6.278 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.650     ; 2.031      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 1.829      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 1.829      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.796     ; 1.821      ;
; 6.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.788     ; 1.829      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.818      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.798     ; 1.818      ;
; 6.321 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                               ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.797     ; 1.819      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
; 6.322 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.808     ; 1.807      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK2_50'                                                                                                          ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.747 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.072     ; 3.168      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.956 ; I2C_CCD_Config:u8|combo_cnt[15] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.016      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 16.959 ; I2C_CCD_Config:u8|combo_cnt[13] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 3.013      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.010 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.962      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.021 ; I2C_CCD_Config:u8|combo_cnt[14] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.951      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.087 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.885      ;
; 17.090 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.882      ;
; 17.090 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.882      ;
; 17.090 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.882      ;
; 17.090 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK2_50    ; CLOCK2_50   ; 20.000       ; -0.015     ; 2.882      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK2_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.674 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.242      ; 1.000      ;
; 0.815 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.242      ; 1.141      ;
; 0.949 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.277      ;
; 1.184 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.512      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.221 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.371      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.571      ;
; 1.263 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.591      ;
; 1.285 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.613      ;
; 1.285 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.613      ;
; 1.360 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.688      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.362 ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.066      ; 1.512      ;
; 1.441 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.769      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.496 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.068      ; 1.648      ;
; 1.540 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.244      ; 1.868      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[4]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[5]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[6]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[7]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[8]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[9]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[10]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[11]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.685      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[12]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[13]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.017      ; 1.687      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[14]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[15]    ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.586 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|senosr_exposure[3]     ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.019      ; 1.689      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
; 1.587 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK2_50    ; CLOCK2_50   ; 0.000        ; 0.015      ; 1.686      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                             ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                                                                     ; Launch Clock                                   ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.939      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.939      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.939      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.200      ; 2.928      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.198      ; 2.926      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.202      ; 2.930      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.211      ; 2.939      ;
; 2.494 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.209      ; 2.937      ;
; 2.495 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.922      ;
; 2.495 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.922      ;
; 2.495 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.922      ;
; 2.495 ; Music_Controller:u9|rst_r ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.193      ; 2.922      ;
+-------+---------------------------+-----------------------------------------------------------------------------+------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.688      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.243     ; 1.688      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.244     ; 1.687      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.244     ; 1.687      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.244     ; 1.687      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.244     ; 1.687      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[1] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.747 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.270     ; 1.661      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[3] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.748 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.272     ; 1.660      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.262     ; 1.679      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.666      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.666      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.666      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.666      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_nd9:dffpipe12|dffe14a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.278     ; 1.666      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.292     ; 1.665      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.292     ; 1.665      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.465     ; 1.679      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.465     ; 1.679      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[6]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[2]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.465     ; 1.679      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.465     ; 1.679      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.465     ; 1.679      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.466     ; 1.678      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[1]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[3]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[0]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[5]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[8]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[7]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|rdptr_g[4]                                                  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                         ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.475     ; 1.670      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                    ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.476     ; 1.669      ;
; 2.997 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.326     ; 1.875      ;
; 2.999 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.341     ; 1.862      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[12]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[13]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.020 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[14]                            ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.327     ; 1.883      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.342     ; 1.870      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.342     ; 1.870      ;
; 3.022 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]                             ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.342     ; 1.870      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                               ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 1.675      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 1.675      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 1.675      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[5] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 1.675      ;
; 2.756 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[2] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 1.675      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[8] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 1.663      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[6] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 1.663      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[7] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 1.663      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[4] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 1.663      ;
; 2.757 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a[0] ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.278     ; 1.663      ;
; 2.760 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.287     ; 1.657      ;
; 2.773 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.291     ; 1.666      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.304     ; 1.656      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.304     ; 1.656      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.304     ; 1.656      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.304     ; 1.656      ;
; 2.776 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.304     ; 1.656      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.687      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.688      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[6]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.687      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[8]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.687      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[4]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.453     ; 1.687      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.688      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.688      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.688      ;
; 2.956 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.452     ; 1.688      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[1]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.457     ; 1.685      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[0]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.456     ; 1.686      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                 ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                          ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[6]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[8]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[2]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[5]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.460     ; 1.683      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[4]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[7]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.959 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.461     ; 1.682      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.678      ;
; 2.960 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.466     ; 1.678      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[5]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[1]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[1]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[5]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[2]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.484     ; 1.661      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[3]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 1.660      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[0]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 1.660      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                       ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|wrptr_g[3]                                                   ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[4]  ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.486     ; 1.660      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                                ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
; 2.962 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                           ; CLOCK2_50    ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.492     ; 1.654      ;
+-------+-----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 4.758 ; 4.988        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg         ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_address_reg0   ;
; 4.760 ; 4.990        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_we_reg         ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[16]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[17]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[18]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[19]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[20]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[21]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[22]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[23]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[24]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[25]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[26]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[27]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[28]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[29]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[30]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[31]                           ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                            ;
; 4.761 ; 4.991        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0  ;
; 4.762 ; 4.992        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ram_block11a2~porta_datain_reg0    ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                      ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                         ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]                ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]                ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]                ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[2] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe16a[7] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[0] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[1] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[2] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[3] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[4] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[5] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[6] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[7] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_od9:dffpipe15|dffe17a[8] ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[0]                                          ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[3]                                          ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|delayed_wrptr_g[7]                                          ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[6]                               ;
; 4.773 ; 4.989        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                               ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK2_50'                                                                                       ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                   ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]                       ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]                        ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]                    ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]                     ;
; 9.271 ; 9.455        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]                     ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                          ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                           ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]                 ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[10]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[11]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[12]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[13]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[14]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[15]                                  ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[1]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[2]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[3]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[4]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[5]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[6]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[7]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[8]                                   ;
; 9.273 ; 9.457        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[9]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[0]                                   ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[16]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[17]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[18]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[19]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[20]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[21]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[22]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[23]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[24]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[25]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[26]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[27]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[28]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[29]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[30]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|Cont[31]                                  ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_0                                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_1                                    ;
; 9.274 ; 9.458        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; Reset_Delay:u2|oRST_2                                    ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.405 ; 9.405        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.426 ; 9.610        ; 0.184          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                          ;
; 9.449 ; 9.449        ; 0.000          ; Low Pulse Width ; CLOCK2_50 ; Rise       ; CLOCK2_50~input|o                                        ;
+-------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                           ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll0|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                   ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][0]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][10] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][11] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][12] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][13] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][14] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][1]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][2]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][3]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][4]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][5]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][6]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][7]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][8]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[19][9]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][0]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][10] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][11] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][12] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][13] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][14] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][1]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][2]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][3]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][4]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][5]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][6]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][7]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][8]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[36][9]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][0]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][10] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][11] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][12] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][13] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][14] ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][1]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][2]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][3]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][4]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][5]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][6]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][7]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][8]  ;
; 12.251 ; 12.467       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[43][9]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][7]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][8]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[31][9]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][7]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][8]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[33][9]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][4]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][5]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][6]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][7]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][8]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[34][9]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][0]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][10] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][11] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][12] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][13] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][14] ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][1]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][2]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][3]  ;
; 12.252 ; 12.468       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; Object_Detector:u11|detect_count[42][4]  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK3_50'                                   ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock     ; Clock Edge ; Target    ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+
; 16.000 ; 20.000       ; 4.000          ; Port Rate ; CLOCK3_50 ; Rise       ; CLOCK3_50 ;
+--------+--------------+----------------+-----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[0]'                                                                      ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[17]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[25]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[31]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[33]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[39]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[41]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[46]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[47]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[48]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[56]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[57]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[59]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[60]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[63]          ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[2]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[4]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[5]  ;
; 83.112 ; 83.328       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[7]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[0]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[10]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[11]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[14]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[15]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[16]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[19]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[21]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[26]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[27]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[28]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[29]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[30]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[32]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[35]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[38]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[3]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[40]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[43]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[49]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[50]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[51]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[52]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[53]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[54]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[58]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[61]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[62]          ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[6]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[7]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[8]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[9]           ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[10]        ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[17]        ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[18]        ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[19]        ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[0]      ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[1]      ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[2]      ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|r_count_r[3]      ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[10] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[11] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[12] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[13] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[14] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[15] ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[3]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[8]  ;
; 83.113 ; 83.329       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|record_data_r[9]  ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[3]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[4]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[5]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[6]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|addr_r[7]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[12]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[13]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[18]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[1]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[20]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[22]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[23]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[24]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[2]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[34]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[36]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[37]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[42]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[44]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[45]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[4]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[55]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|data_r[5]           ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|finish_r            ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[0]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[1]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[2]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramReader:player|state_r[3]          ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[0]         ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[11]        ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[12]        ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[13]        ;
; 83.114 ; 83.330       ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; SramWriter:recorder|addr_r[14]        ;
+--------+--------------+----------------+------------------+--------------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                              ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; Slack    ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                      ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[9]       ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[0]                          ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[1]                          ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[2]                          ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|count_r[3]                          ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[0]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[10]                          ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[1]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[2]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[3]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[4]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[5]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[6]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[7]                           ;
; 9999.779 ; 9999.995     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[9]                           ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[11]                          ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[12]                          ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|data_r[18]                          ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.780 ; 9999.996     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.781 ; 9999.997     ; 0.216          ; High Pulse Width ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|ack_r           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[0]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[1]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[2]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|bit_count_r[3]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[0] ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|byte_count_r[1] ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[0]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|clk_count_r[1]  ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|finished_r      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|scl_r           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|sda_r           ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[0]      ;
; 9999.816 ; 10000.000    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|state_r[1]      ;
; 9999.817 ; 10000.001    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|finished_r                          ;
; 9999.817 ; 10000.001    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|send_start_r                        ;
; 9999.817 ; 10000.001    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[0]                          ;
; 9999.817 ; 10000.001    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|state_r[1]                          ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[0]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[10]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[11]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[12]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[13]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[14]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[15]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[16]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[17]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[18]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[19]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[1]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[20]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[21]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[22]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[23]      ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[2]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[3]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[4]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[5]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[6]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[7]       ;
; 9999.818 ; 10000.002    ; 0.184          ; Low Pulse Width  ; pll0|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; Flash_Controller:u12|I2Cinitialize:init|I2Csender:i2csender|data_r[8]       ;
+----------+--------------+----------------+------------------+--------------------------------------------------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 4.558 ; 5.562 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 4.558 ; 5.562 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 3.689 ; 4.499 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.857 ; 4.904 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.461 ; 4.426 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.507 ; 4.460 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.412 ; 4.368 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.857 ; 4.904 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.598 ; 4.581 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.459 ; 4.399 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.395 ; 4.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.551 ; 4.515 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.415 ; 4.329 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.164 ; 4.052 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.539 ; 4.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.287 ; 4.203 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.667 ; 4.656 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.398 ; 4.349 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.592 ; 4.545 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.748 ; 4.743 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 5.553 ; 6.540 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 5.096 ; 6.278 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 3.581 ; 4.497 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 3.722 ; 4.665 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 3.842 ; 4.767 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 3.848 ; 4.759 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 3.486 ; 4.384 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 3.536 ; 4.437 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 3.695 ; 4.611 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 3.861 ; 4.800 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 5.046 ; 6.243 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 4.929 ; 6.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 5.553 ; 6.540 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 5.309 ; 6.250 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 5.024 ; 6.210 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 5.184 ; 6.384 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 5.339 ; 6.202 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 5.540 ; 6.435 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.834 ; 3.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.694 ; 3.483 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.760 ; 3.531 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.679 ; 3.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.598 ; 3.379 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.542 ; 3.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.498 ; 3.279 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.650 ; 3.413 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.691 ; 3.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.752 ; 3.555 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.703 ; 3.526 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.362 ; 3.100 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.834 ; 3.660 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.083 ; 2.806 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.325 ; 3.082 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.033 ; 2.756 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.235 ; 2.977 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.573 ; 3.348 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.344 ; 3.083 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.219 ; 2.958 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.681 ; 3.514 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.466 ; 3.258 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.709 ; 3.542 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.457 ; 3.247 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.583 ; 3.394 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 1.986 ; 2.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.563 ; 3.363 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 4.500 ; 5.342 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 4.209 ; 5.229 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 4.500 ; 5.342 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 6.185 ; 7.326 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 6.185 ; 7.326 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 5.025 ; 6.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 5.135 ; 6.242 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 5.322 ; 6.234 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 5.140 ; 6.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 5.007 ; 6.053 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 5.167 ; 6.227 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 5.317 ; 6.190 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 5.245 ; 6.124 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.501 ; -3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -2.855 ; -3.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -2.501 ; -3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.557 ; -3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.844 ; -3.768 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.884 ; -3.792 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.822 ; -3.730 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.858 ; -3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.818 ; -3.736 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.785 ; -3.688 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.836 ; -3.750 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.799 ; -3.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.603 ; -3.455 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.557 ; -3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.615 ; -3.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.722 ; -3.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.813 ; -3.715 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.925 ; -3.851 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.855 ; -3.757 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.775 ; -3.685 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.973 ; -3.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -3.106 ; -4.065 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -3.069 ; -3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -3.203 ; -4.106 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -3.292 ; -4.205 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -3.299 ; -4.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -2.973 ; -3.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -3.023 ; -3.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -3.163 ; -4.067 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -3.322 ; -4.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -3.449 ; -4.436 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -3.357 ; -4.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -3.657 ; -4.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -3.451 ; -4.350 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -3.453 ; -4.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -3.608 ; -4.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -3.467 ; -4.326 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -3.631 ; -4.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.267 ; -3.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.327 ; -3.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.252 ; -3.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.175 ; -2.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.117 ; -2.891 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.075 ; -2.842 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.221 ; -2.970 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.260 ; -3.017 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.325 ; -3.119 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.270 ; -3.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.947 ; -2.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.398 ; -3.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.679 ; -2.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.908 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.628 ; -2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.820 ; -2.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.152 ; -2.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.931 ; -2.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.806 ; -2.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.248 ; -3.064 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.041 ; -2.818 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.277 ; -3.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.034 ; -2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.156 ; -2.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.137 ; -2.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -2.819 ; -3.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -3.061 ; -4.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -2.819 ; -3.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -3.411 ; -4.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -3.411 ; -4.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -3.522 ; -4.529 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -3.620 ; -4.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -3.657 ; -4.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -3.483 ; -4.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -3.510 ; -4.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -3.665 ; -4.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -3.632 ; -4.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -3.582 ; -4.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 8.167  ; 8.752  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 4.915  ; 4.962  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.558  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 5.293  ; 5.729  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 4.412  ; 4.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 4.381  ; 4.760  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 4.401  ; 4.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 4.366  ; 4.744  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 4.315  ; 4.669  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 5.293  ; 5.729  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 4.356  ; 4.734  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 4.412  ; 4.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 6.158  ; 6.302  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 5.108  ; 5.518  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.999  ; 5.363  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 5.066  ; 5.406  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 4.401  ; 4.729  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 5.391  ; 5.838  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.865  ; 5.219  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 5.057  ; 5.459  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.841  ; 4.093  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 5.051  ; 5.450  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 5.424  ; 5.434  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 5.331  ; 5.743  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.790  ; 4.033  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 6.158  ; 6.302  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.697  ; 3.895  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 4.080  ; 4.302  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.974  ; 6.039  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.970  ; 4.190  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 5.318  ; 5.781  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.594  ; 4.928  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.550  ; 5.608  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 4.770  ; 5.155  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.700  ; 5.028  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.488  ; 4.812  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.589  ; 4.902  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.634  ; 4.988  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.646  ; 3.896  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.558  ; 4.876  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.770  ; 5.155  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 4.175  ; 4.441  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 3.102  ; 3.232  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.569  ; 3.760  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 4.352  ; 4.645  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 4.367  ; 4.663  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 4.254  ; 4.508  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.712  ; 3.959  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 4.199  ; 4.483  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 3.151  ; 3.325  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 5.133  ; 4.916  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 4.245  ; 3.986  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.517  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.411  ; 2.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 2.927  ; 2.826  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 3.020  ; 3.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.368  ; 2.399  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.686  ; 2.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.435  ; 2.497  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.513  ; 2.557  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.572  ; 2.645  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.653  ; 2.730  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.620  ; 2.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 3.020  ; 3.153  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.580  ; 2.644  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.709  ; 2.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 2.098  ; 2.113  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.509  ; 2.574  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 2.605  ; 2.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.605  ; 2.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 2.289  ; 2.299  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.701  ; 2.783  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.626  ; 2.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 2.166  ; 2.159  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 4.563  ; 4.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 3.588  ; 3.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 3.554  ; 3.515  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 3.469  ; 3.476  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 3.620  ; 3.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 3.693  ; 3.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 3.576  ; 3.549  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 3.663  ; 3.667  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 4.070  ; 4.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 3.521  ; 3.532  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 3.495  ; 3.475  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 3.669  ; 3.679  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 3.951  ; 3.986  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 3.545  ; 3.546  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 3.643  ; 3.650  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 3.386  ; 3.341  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 3.504  ; 3.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 4.563  ; 4.669  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 4.343  ; 4.478  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 4.115  ; 4.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 4.103  ; 4.143  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 4.319  ; 4.405  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 4.181  ; 4.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 4.118  ; 4.192  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 4.391  ; 4.514  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 3.360  ; 3.330  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 3.767  ; 3.924  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.918  ; 4.007  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 3.698  ; 3.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 3.810  ; 3.840  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 3.914  ; 3.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 3.631  ; 3.654  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 3.571  ; 3.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 2.641  ; 2.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 2.249  ; 2.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.641  ; 2.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.513  ; 2.560  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.439  ; 2.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 2.206  ; 2.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.451  ; 2.493  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 5.625  ; 5.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 5.625  ; 5.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 5.157  ; 5.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 5.057  ; 4.737  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 5.066  ; 5.086  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 5.230  ; 5.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 5.224  ; 5.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 5.097  ; 5.129  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 5.627  ; 5.499  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 4.557  ; 4.584  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 4.217  ; 4.215  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 4.188  ; 4.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 4.948  ; 5.013  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 4.077  ; 4.207  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 5.627  ; 5.499  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 4.349  ; 4.416  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 4.967  ; 5.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 4.090  ; 4.451  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 4.133  ; 4.457  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.967  ; 5.417  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 3.472  ; 3.768  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 3.005  ; 3.212  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 3.537  ; 3.789  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 3.175  ; 3.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.410 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.443 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.534  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.502  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.514  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 3.869  ; 4.078  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 3.313  ; 3.460  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 3.289  ; 3.416  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.959  ; 3.050  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 3.227  ; 3.341  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 3.322  ; 3.453  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.419  ; 3.569  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 3.009  ; 3.099  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.869  ; 4.078  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.973  ; 3.087  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.482  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 3.084  ; 3.193  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.999  ; 3.102  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.726  ; 2.796  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 3.084  ; 3.193  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.977  ; 3.099  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 3.039  ; 3.125  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.694  ; 2.764  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.802  ; 2.870  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.924  ; 2.999  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.630  ; 3.825  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 3.576  ; 3.745  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 3.262  ; 3.413  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 3.194  ; 3.306  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 3.184  ; 3.316  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 3.061  ; 3.185  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.898  ; 3.003  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.576  ; 3.745  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.387  ; 3.556  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.989  ; 3.083  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 3.291  ; 3.412  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.864  ; 8.424  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 4.746  ; 4.788  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.907  ; 4.248  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.999  ; 4.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.969  ; 4.335  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.989  ; 4.355  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.955  ; 4.319  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.907  ; 4.248  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.882  ; 5.304  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.945  ; 4.309  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.999  ; 4.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.059  ; 3.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.522  ; 4.903  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.261  ; 4.598  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.386  ; 4.691  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.637  ; 3.910  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.794  ; 5.186  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.336  ; 4.661  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.363  ; 4.709  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.246  ; 3.446  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.346  ; 4.706  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.592  ; 4.552  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.547  ; 4.917  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.365  ; 3.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.662  ; 5.795  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.059  ; 3.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.602  ; 3.831  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.524  ; 5.552  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.486  ; 3.698  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.794  ; 5.210  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.112  ; 4.431  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.103  ; 5.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.751  ; 2.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.281  ; 4.594  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.077  ; 4.385  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.174  ; 4.473  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.218  ; 4.555  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.269  ; 3.506  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.145  ; 4.448  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.348  ; 4.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.777  ; 4.029  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.751  ; 2.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.198  ; 3.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.951  ; 4.230  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.965  ; 4.247  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.855  ; 4.096  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.332  ; 3.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.799  ; 4.069  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.792  ; 2.957  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.060  ; 3.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.841  ; 3.594  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.082  ; 2.053  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 2.577  ; 2.482  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.782  ; 1.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.044  ; 2.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.350  ; 2.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.106  ; 2.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.186  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.240  ; 2.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.317  ; 2.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.283  ; 2.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.667  ; 2.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.248  ; 2.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.371  ; 2.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.782  ; 1.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.181  ; 2.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.969  ; 1.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.270  ; 2.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.969  ; 1.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.363  ; 2.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.293  ; 2.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.851  ; 1.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.291  ; 2.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.941  ; 3.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.878  ; 2.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.812  ; 2.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.909  ; 3.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.825  ; 2.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.751  ; 2.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.823  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.952  ; 3.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.291  ; 2.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.456  ; 2.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.660  ; 2.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.693  ; 2.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.535  ; 2.562  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.632  ; 2.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.765  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.466  ; 2.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.270  ; 3.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.085  ; 3.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.038  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.110  ; 3.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.039  ; 3.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.242  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.054  ; 3.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.408  ; 3.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.456  ; 2.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.789  ; 2.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.061  ; 3.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.929  ; 3.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.958  ; 3.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.809  ; 2.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.949  ; 3.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.723  ; 2.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.931  ; 1.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.931  ; 1.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.307  ; 2.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.184  ; 2.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.109  ; 2.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 1.889  ; 1.898  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.124  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 3.937  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 4.593  ; 4.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 4.290  ; 4.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 3.937  ; 4.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 3.944  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 4.085  ; 4.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 4.097  ; 4.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 3.982  ; 3.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 3.417  ; 3.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 3.749  ; 3.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 3.444  ; 3.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 3.417  ; 3.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 4.124  ; 4.172  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 3.435  ; 3.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 4.968  ; 4.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 3.607  ; 3.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 2.650  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 3.694  ; 4.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 3.733  ; 4.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.533  ; 4.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 3.099  ; 3.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 2.650  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 3.161  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 2.815  ; 3.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.948  ; 3.087  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.926  ; 3.045  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.865  ; 2.973  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.956  ; 3.080  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.049  ; 3.190  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.655  ; 2.739  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.481  ; 3.679  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.619  ; 2.727  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.645  ; 2.742  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.382  ; 2.447  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.727  ; 2.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.623  ; 2.738  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.685  ; 2.765  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.456  ; 2.519  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.574  ; 2.644  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.250  ; 3.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 2.547  ; 2.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.897  ; 3.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.832  ; 2.937  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.823  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.704  ; 2.821  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.547  ; 2.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.198  ; 3.359  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.017  ; 3.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.635  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 2.926  ; 3.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+------------------------------------------------------------+
; Propagation Delay                                          ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; LEDG[0]       ; 7.156 ;       ;       ; 8.493 ;
; SW[0]      ; LEDG[1]       ;       ; 9.191 ; 9.883 ;       ;
; SW[0]      ; LEDG[2]       ;       ; 6.696 ; 7.481 ;       ;
; SW[0]      ; LEDG[3]       ;       ; 7.180 ; 8.076 ;       ;
; SW[0]      ; LEDG[4]       ;       ; 6.803 ; 7.603 ;       ;
; SW[0]      ; LEDG[5]       ;       ; 6.381 ; 7.328 ;       ;
; SW[0]      ; LEDG[6]       ;       ; 8.121 ; 8.915 ;       ;
; SW[0]      ; LEDG[7]       ;       ; 7.299 ; 8.264 ;       ;
; SW[0]      ; LEDG[8]       ;       ; 6.341 ; 7.274 ;       ;
; SW[0]      ; LEDR[10]      ;       ; 6.876 ; 7.714 ;       ;
; SW[0]      ; LEDR[11]      ;       ; 6.856 ; 7.683 ;       ;
; SW[0]      ; LEDR[12]      ;       ; 6.876 ; 7.703 ;       ;
; SW[0]      ; LEDR[13]      ;       ; 6.840 ; 7.668 ;       ;
; SW[0]      ; LEDR[14]      ;       ; 6.765 ; 7.617 ;       ;
; SW[0]      ; LEDR[15]      ;       ; 7.825 ; 8.595 ;       ;
; SW[0]      ; LEDR[16]      ;       ; 6.830 ; 7.658 ;       ;
; SW[0]      ; LEDR[17]      ;       ; 6.876 ; 7.714 ;       ;
; SW[0]      ; SRAM_ADDR[0]  ; 8.282 ; 8.654 ; 9.373 ; 9.682 ;
; SW[0]      ; SRAM_ADDR[1]  ; 7.757 ; 8.103 ; 8.790 ; 9.066 ;
; SW[0]      ; SRAM_ADDR[2]  ; 7.469 ; 7.722 ; 8.438 ; 8.709 ;
; SW[0]      ; SRAM_ADDR[3]  ; 7.468 ; 7.706 ; 8.504 ; 8.761 ;
; SW[0]      ; SRAM_ADDR[4]  ; 8.538 ; 8.896 ; 9.709 ; 9.993 ;
; SW[0]      ; SRAM_ADDR[5]  ; 7.471 ; 7.739 ; 8.438 ; 8.725 ;
; SW[0]      ; SRAM_ADDR[6]  ; 7.477 ; 7.785 ; 8.438 ; 8.739 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.700 ; 6.871 ; 7.676 ; 7.866 ;
; SW[0]      ; SRAM_ADDR[8]  ; 7.830 ; 8.125 ; 8.875 ; 9.186 ;
; SW[0]      ; SRAM_ADDR[9]  ; 7.950 ; 7.876 ; 8.921 ; 8.859 ;
; SW[0]      ; SRAM_ADDR[10] ; 8.237 ; 8.619 ; 9.318 ; 9.630 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.364 ; 6.500 ; 7.334 ; 7.489 ;
; SW[0]      ; SRAM_ADDR[12] ; 8.689 ; 8.761 ; 9.657 ; 9.748 ;
; SW[0]      ; SRAM_ADDR[13] ; 6.232 ; 6.335 ; 7.209 ; 7.332 ;
; SW[0]      ; SRAM_ADDR[14] ; 6.595 ; 6.734 ; 7.566 ; 7.724 ;
; SW[0]      ; SRAM_ADDR[15] ; 8.569 ; 8.537 ; 9.540 ; 9.527 ;
; SW[0]      ; SRAM_ADDR[16] ; 6.472 ; 6.604 ; 7.442 ; 7.592 ;
; SW[0]      ; SRAM_ADDR[17] ; 7.872 ; 8.235 ; 8.842 ; 9.224 ;
; SW[0]      ; SRAM_ADDR[18] ; 7.184 ; 7.496 ; 8.208 ; 8.425 ;
; SW[0]      ; SRAM_ADDR[19] ; 8.128 ; 8.087 ; 9.098 ; 9.076 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.784 ; 4.710 ; 5.729 ; 5.655 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.769 ; 4.695 ; 5.711 ; 5.637 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.770 ; 4.696 ; 5.713 ; 5.639 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.770 ; 4.696 ; 5.713 ; 5.639 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.773 ; 4.699 ; 5.715 ; 5.641 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.763 ; 4.689 ; 5.705 ; 5.631 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.763 ; 4.689 ; 5.705 ; 5.631 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.746 ; 4.672 ; 5.679 ; 5.605 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.330 ; 5.237 ; 6.352 ; 6.259 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.346 ; 5.253 ; 6.369 ; 6.276 ;
; SW[0]      ; SRAM_DQ[10]   ; 5.029 ; 4.936 ; 6.023 ; 5.930 ;
; SW[0]      ; SRAM_DQ[11]   ; 5.162 ; 5.069 ; 6.163 ; 6.070 ;
; SW[0]      ; SRAM_DQ[12]   ; 5.014 ; 4.921 ; 6.008 ; 5.915 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.761 ; 4.687 ; 5.702 ; 5.628 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.773 ; 4.699 ; 5.715 ; 5.641 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.761 ; 4.687 ; 5.702 ; 5.628 ;
; UART_RXD   ; UART_TXD      ; 5.160 ;       ;       ; 5.633 ;
+------------+---------------+-------+-------+-------+-------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; LEDG[0]       ; 6.859 ;       ;       ; 8.154 ;
; SW[0]      ; LEDG[1]       ;       ; 8.846 ; 9.534 ;       ;
; SW[0]      ; LEDG[2]       ;       ; 6.454 ; 7.231 ;       ;
; SW[0]      ; LEDG[3]       ;       ; 6.883 ; 7.762 ;       ;
; SW[0]      ; LEDG[4]       ;       ; 6.556 ; 7.346 ;       ;
; SW[0]      ; LEDG[5]       ;       ; 6.139 ; 7.062 ;       ;
; SW[0]      ; LEDG[6]       ;       ; 7.820 ; 8.606 ;       ;
; SW[0]      ; LEDG[7]       ;       ; 6.997 ; 7.942 ;       ;
; SW[0]      ; LEDG[8]       ;       ; 6.098 ; 7.007 ;       ;
; SW[0]      ; LEDR[10]      ;       ; 6.624 ; 7.451 ;       ;
; SW[0]      ; LEDR[11]      ;       ; 6.605 ; 7.421 ;       ;
; SW[0]      ; LEDR[12]      ;       ; 6.625 ; 7.441 ;       ;
; SW[0]      ; LEDR[13]      ;       ; 6.589 ; 7.407 ;       ;
; SW[0]      ; LEDR[14]      ;       ; 6.518 ; 7.359 ;       ;
; SW[0]      ; LEDR[15]      ;       ; 7.574 ; 8.334 ;       ;
; SW[0]      ; LEDR[16]      ;       ; 6.579 ; 7.397 ;       ;
; SW[0]      ; LEDR[17]      ;       ; 6.624 ; 7.451 ;       ;
; SW[0]      ; SRAM_ADDR[0]  ; 7.957 ; 8.300 ; 9.023 ; 9.322 ;
; SW[0]      ; SRAM_ADDR[1]  ; 7.465 ; 7.784 ; 8.476 ; 8.738 ;
; SW[0]      ; SRAM_ADDR[2]  ; 7.198 ; 7.437 ; 8.150 ; 8.409 ;
; SW[0]      ; SRAM_ADDR[3]  ; 7.195 ; 7.421 ; 8.212 ; 8.457 ;
; SW[0]      ; SRAM_ADDR[4]  ; 8.221 ; 8.552 ; 9.355 ; 9.627 ;
; SW[0]      ; SRAM_ADDR[5]  ; 7.198 ; 7.453 ; 8.150 ; 8.424 ;
; SW[0]      ; SRAM_ADDR[6]  ; 7.207 ; 7.500 ; 8.154 ; 8.440 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.462 ; 6.623 ; 7.423 ; 7.603 ;
; SW[0]      ; SRAM_ADDR[8]  ; 7.515 ; 7.804 ; 8.551 ; 8.836 ;
; SW[0]      ; SRAM_ADDR[9]  ; 7.713 ; 7.628 ; 8.651 ; 8.589 ;
; SW[0]      ; SRAM_ADDR[10] ; 7.932 ; 8.285 ; 8.988 ; 9.284 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.141 ; 6.269 ; 7.095 ; 7.242 ;
; SW[0]      ; SRAM_ADDR[12] ; 8.430 ; 8.488 ; 9.383 ; 9.460 ;
; SW[0]      ; SRAM_ADDR[13] ; 6.008 ; 6.101 ; 6.960 ; 7.077 ;
; SW[0]      ; SRAM_ADDR[14] ; 6.362 ; 6.493 ; 7.317 ; 7.467 ;
; SW[0]      ; SRAM_ADDR[15] ; 8.312 ; 8.270 ; 9.267 ; 9.244 ;
; SW[0]      ; SRAM_ADDR[16] ; 6.240 ; 6.364 ; 7.193 ; 7.337 ;
; SW[0]      ; SRAM_ADDR[17] ; 7.581 ; 7.927 ; 8.536 ; 8.901 ;
; SW[0]      ; SRAM_ADDR[18] ; 6.921 ; 7.214 ; 7.920 ; 8.133 ;
; SW[0]      ; SRAM_ADDR[19] ; 7.889 ; 7.839 ; 8.844 ; 8.813 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.619 ; 4.545 ; 5.549 ; 5.475 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.604 ; 4.530 ; 5.532 ; 5.458 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.608 ; 4.534 ; 5.536 ; 5.462 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.598 ; 4.524 ; 5.526 ; 5.452 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.598 ; 4.524 ; 5.526 ; 5.452 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.582 ; 4.508 ; 5.501 ; 5.427 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.153 ; 5.060 ; 6.157 ; 6.064 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.168 ; 5.075 ; 6.174 ; 6.081 ;
; SW[0]      ; SRAM_DQ[10]   ; 4.863 ; 4.770 ; 5.841 ; 5.748 ;
; SW[0]      ; SRAM_DQ[11]   ; 4.991 ; 4.898 ; 5.976 ; 5.883 ;
; SW[0]      ; SRAM_DQ[12]   ; 4.849 ; 4.756 ; 5.827 ; 5.734 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.596 ; 4.522 ; 5.524 ; 5.450 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.608 ; 4.534 ; 5.536 ; 5.462 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.596 ; 4.522 ; 5.524 ; 5.450 ;
; UART_RXD   ; UART_TXD      ; 5.039 ;       ;       ; 5.502 ;
+------------+---------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                       ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 2.727 ; 2.653 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.364 ; 2.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.931 ; 2.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.763 ; 2.670 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.762 ; 2.669 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.577 ; 2.484 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.523 ; 2.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.811 ; 2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.811 ; 2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.756 ; 2.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.830 ; 2.737 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.756 ; 2.663 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.902 ; 2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.839 ; 2.774 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.811 ; 2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.742 ; 2.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.562 ; 2.469 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.554 ; 2.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.737 ; 2.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.737 ; 2.644 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.734 ; 2.641 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.742 ; 2.649 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.733 ; 2.640 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.811 ; 2.718 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.551 ; 2.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.551 ; 2.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.551 ; 2.458 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.523 ; 2.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.364 ; 2.271 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.523 ; 2.430 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.555 ; 2.462 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                               ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 2.386 ; 2.312 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.047 ; 1.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.592 ; 2.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.431 ; 2.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.430 ; 2.337 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.252 ; 2.159 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.201 ; 2.108 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.424 ; 2.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.495 ; 2.402 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.424 ; 2.331 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.564 ; 2.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.501 ; 2.436 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.238 ; 2.145 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.230 ; 2.137 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.406 ; 2.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.406 ; 2.313 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.403 ; 2.310 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.411 ; 2.318 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.402 ; 2.309 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.477 ; 2.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.228 ; 2.135 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.228 ; 2.135 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.228 ; 2.135 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.201 ; 2.108 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.047 ; 1.954 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.201 ; 2.108 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.232 ; 2.139 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-------+-------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                              ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 2.773     ; 2.847     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.351     ; 2.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 3.012     ; 3.105     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.821     ; 2.914     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.609     ; 2.702     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.804     ; 2.897     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.609     ; 2.702     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.592     ; 2.685     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.592     ; 2.685     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.535     ; 2.628     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.866     ; 2.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.866     ; 2.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.814     ; 2.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.891     ; 2.984     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.814     ; 2.907     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.980     ; 3.073     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.948     ; 3.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.866     ; 2.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.791     ; 2.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.585     ; 2.678     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.575     ; 2.668     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.785     ; 2.878     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.785     ; 2.878     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.776     ; 2.869     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.791     ; 2.884     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.779     ; 2.872     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.866     ; 2.959     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.569     ; 2.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.569     ; 2.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.569     ; 2.662     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.535     ; 2.628     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.351     ; 2.444     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.535     ; 2.628     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.580     ; 2.673     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                      ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+
; I2C_SDAT     ; CLOCK_50   ; 2.427     ; 2.501     ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 2.032     ; 2.125     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]  ; CLOCK2_50  ; 2.666     ; 2.759     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]  ; CLOCK2_50  ; 2.483     ; 2.576     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 2.279     ; 2.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 2.467     ; 2.560     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 2.279     ; 2.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 2.263     ; 2.356     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 2.263     ; 2.356     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 2.208     ; 2.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 2.526     ; 2.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 2.526     ; 2.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 2.476     ; 2.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 2.550     ; 2.643     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 2.476     ; 2.569     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 2.636     ; 2.729     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 2.603     ; 2.668     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15] ; CLOCK2_50  ; 2.526     ; 2.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16] ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17] ; CLOCK2_50  ; 2.257     ; 2.350     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 2.247     ; 2.340     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 2.448     ; 2.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 2.448     ; 2.541     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 2.439     ; 2.532     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 2.454     ; 2.547     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 2.442     ; 2.535     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 2.526     ; 2.619     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 2.240     ; 2.333     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 2.240     ; 2.333     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 2.240     ; 2.333     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 2.208     ; 2.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 2.032     ; 2.125     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 2.208     ; 2.301     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31] ; CLOCK2_50  ; 2.251     ; 2.344     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 16.995 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Clock                                             ; Setup      ; Hold  ; Recovery  ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+
; Worst-case Slack                                  ; -18.905    ; 0.065 ; -4.291    ; 0.674   ; 4.679               ;
;  CLOCK2_50                                        ; 15.026     ; 0.181 ; 13.755    ; 0.674   ; 9.271               ;
;  CLOCK3_50                                        ; N/A        ; N/A   ; N/A       ; N/A     ; 16.000              ;
;  CLOCK_50                                         ; N/A        ; N/A   ; N/A       ; N/A     ; 9.400               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.027      ; 0.065 ; N/A       ; N/A     ; 83.031              ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 19994.774  ; 0.184 ; 3.142     ; 2.494   ; 9999.707            ;
;  u6|altpll_component|auto_generated|pll1|clk[0]   ; -2.987     ; 0.087 ; 2.998     ; 2.756   ; 4.679               ;
;  u6|altpll_component|auto_generated|pll1|clk[4]   ; -18.905    ; 0.169 ; -4.291    ; 2.747   ; 12.184              ;
; Design-wide TNS                                   ; -17269.871 ; 0.0   ; -4416.54  ; 0.0     ; 0.0                 ;
;  CLOCK2_50                                        ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  CLOCK3_50                                        ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  CLOCK_50                                         ; N/A        ; N/A   ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[0] ; 0.000      ; 0.000 ; N/A       ; N/A     ; 0.000               ;
;  pll0|altpll_component|auto_generated|pll1|clk[1] ; 0.000      ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0]   ; -42.858    ; 0.000 ; 0.000     ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4]   ; -17227.013 ; 0.000 ; -4416.540 ; 0.000   ; 0.000               ;
+---------------------------------------------------+------------+-------+-----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                 ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; 8.992  ; 9.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; 8.992  ; 9.577  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; 7.176  ; 7.714  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.334  ; 7.976  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.623  ; 7.259  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.764  ; 7.352  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.573  ; 7.164  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.334  ; 7.976  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.878  ; 7.495  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.698  ; 7.257  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.557  ; 7.159  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.820  ; 7.422  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.627  ; 7.117  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.114  ; 6.625  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.937  ; 7.411  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.321  ; 6.849  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.091  ; 7.665  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.538  ; 7.139  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.998  ; 7.530  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.313  ; 7.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; 10.675 ; 11.337 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; 10.052 ; 10.651 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; 6.973  ; 7.543  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; 7.209  ; 7.817  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; 7.524  ; 8.076  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; 7.552  ; 8.085  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; 6.767  ; 7.318  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; 6.847  ; 7.401  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; 7.234  ; 7.809  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; 7.543  ; 8.152  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; 10.036 ; 10.724 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; 9.802  ; 10.464 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; 10.675 ; 11.337 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; 10.140 ; 10.765 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; 10.046 ; 10.646 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; 10.350 ; 10.946 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; 10.154 ; 10.645 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; 10.581 ; 11.123 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; 5.406  ; 5.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; 5.190  ; 5.603  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; 5.300  ; 5.627  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; 5.168  ; 5.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; 4.965  ; 5.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; 4.806  ; 5.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; 4.740  ; 5.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; 5.045  ; 5.406  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; 5.107  ; 5.486  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; 5.263  ; 5.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; 5.165  ; 5.605  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; 4.518  ; 4.920  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; 5.406  ; 5.815  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; 3.887  ; 4.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; 4.419  ; 4.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; 3.834  ; 4.254  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; 4.294  ; 4.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; 4.944  ; 5.360  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; 4.520  ; 4.916  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; 4.274  ; 4.647  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; 5.156  ; 5.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; 4.727  ; 5.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; 5.178  ; 5.670  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; 4.722  ; 5.148  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; 4.916  ; 5.384  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; 3.770  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; 4.865  ; 5.320  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; 8.657  ; 9.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; 8.169  ; 8.712  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; 8.657  ; 9.271  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; 12.122 ; 12.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; 12.122 ; 12.833 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; 10.085 ; 10.675 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; 10.329 ; 10.953 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; 10.430 ; 10.972 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; 10.031 ; 10.575 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; 10.143 ; 10.603 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; 10.447 ; 10.904 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; 10.481 ; 10.994 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; 10.332 ; 10.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+
; KEY[*]       ; CLOCK_50   ; -2.501 ; -3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]      ; CLOCK_50   ; -2.855 ; -3.778 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[3]      ; CLOCK_50   ; -2.501 ; -3.352 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; -2.557 ; -3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; -2.844 ; -3.768 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; -2.884 ; -3.792 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; -2.822 ; -3.730 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; -2.858 ; -3.794 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; -2.818 ; -3.736 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; -2.785 ; -3.688 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; -2.836 ; -3.750 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; -2.799 ; -3.711 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; -2.603 ; -3.455 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; -2.557 ; -3.422 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; -2.615 ; -3.474 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; -2.722 ; -3.605 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; -2.813 ; -3.715 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; -2.925 ; -3.851 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; -2.855 ; -3.757 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; -2.775 ; -3.685 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]        ; CLOCK_50   ; -2.973 ; -3.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]       ; CLOCK_50   ; -3.106 ; -4.065 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]       ; CLOCK_50   ; -3.069 ; -3.941 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]       ; CLOCK_50   ; -3.203 ; -4.106 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]       ; CLOCK_50   ; -3.292 ; -4.205 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[4]       ; CLOCK_50   ; -3.299 ; -4.196 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[5]       ; CLOCK_50   ; -2.973 ; -3.857 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[6]       ; CLOCK_50   ; -3.023 ; -3.908 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[7]       ; CLOCK_50   ; -3.163 ; -4.067 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[8]       ; CLOCK_50   ; -3.322 ; -4.247 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[10]      ; CLOCK_50   ; -3.449 ; -4.436 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[11]      ; CLOCK_50   ; -3.357 ; -4.340 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[12]      ; CLOCK_50   ; -3.657 ; -4.597 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[13]      ; CLOCK_50   ; -3.451 ; -4.350 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[14]      ; CLOCK_50   ; -3.453 ; -4.441 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[15]      ; CLOCK_50   ; -3.608 ; -4.609 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[16]      ; CLOCK_50   ; -3.467 ; -4.326 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[17]      ; CLOCK_50   ; -3.631 ; -4.517 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]   ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]  ; CLOCK2_50  ; -2.267 ; -3.048 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]  ; CLOCK2_50  ; -2.327 ; -3.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]  ; CLOCK2_50  ; -2.252 ; -3.028 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]  ; CLOCK2_50  ; -2.175 ; -2.949 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]  ; CLOCK2_50  ; -2.117 ; -2.891 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]  ; CLOCK2_50  ; -2.075 ; -2.842 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]  ; CLOCK2_50  ; -2.221 ; -2.970 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]  ; CLOCK2_50  ; -2.260 ; -3.017 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10] ; CLOCK2_50  ; -2.325 ; -3.119 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11] ; CLOCK2_50  ; -2.270 ; -3.077 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12] ; CLOCK2_50  ; -1.947 ; -2.680 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13] ; CLOCK2_50  ; -2.398 ; -3.208 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14] ; CLOCK2_50  ; -1.679 ; -2.390 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18] ; CLOCK2_50  ; -1.908 ; -2.652 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19] ; CLOCK2_50  ; -1.628 ; -2.339 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20] ; CLOCK2_50  ; -1.820 ; -2.550 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21] ; CLOCK2_50  ; -2.152 ; -2.921 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22] ; CLOCK2_50  ; -1.931 ; -2.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23] ; CLOCK2_50  ; -1.806 ; -2.532 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24] ; CLOCK2_50  ; -2.248 ; -3.064 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25] ; CLOCK2_50  ; -2.041 ; -2.818 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26] ; CLOCK2_50  ; -2.277 ; -3.094 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27] ; CLOCK2_50  ; -2.034 ; -2.809 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28] ; CLOCK2_50  ; -2.156 ; -2.951 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29] ; CLOCK2_50  ; -1.580 ; -2.288 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30] ; CLOCK2_50  ; -2.137 ; -2.922 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; KEY[*]       ; CLOCK2_50  ; -2.819 ; -3.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[0]      ; CLOCK2_50  ; -3.061 ; -4.038 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  KEY[1]      ; CLOCK2_50  ; -2.819 ; -3.742 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; SW[*]        ; CLOCK2_50  ; -3.411 ; -4.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[0]       ; CLOCK2_50  ; -3.411 ; -4.424 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[10]      ; CLOCK2_50  ; -3.522 ; -4.529 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[11]      ; CLOCK2_50  ; -3.620 ; -4.659 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[12]      ; CLOCK2_50  ; -3.657 ; -4.563 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[13]      ; CLOCK2_50  ; -3.483 ; -4.366 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[14]      ; CLOCK2_50  ; -3.510 ; -4.498 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[15]      ; CLOCK2_50  ; -3.665 ; -4.666 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[16]      ; CLOCK2_50  ; -3.632 ; -4.499 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  SW[17]      ; CLOCK2_50  ; -3.582 ; -4.457 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
+--------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                         ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 15.854 ; 15.720 ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 9.228  ; 9.105  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 2.838  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 10.149 ; 10.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 8.950  ; 8.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 8.807  ; 8.802  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 8.827  ; 8.822  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 8.788  ; 8.780  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 8.697  ; 8.632  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 10.149 ; 10.248 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 8.778  ; 8.770  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 8.950  ; 8.858  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 11.229 ; 10.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 10.096 ; 10.113 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 9.975  ; 9.868  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 10.034 ; 9.899  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 8.697  ; 8.684  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 10.674 ; 10.592 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 9.662  ; 9.518  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 10.055 ; 10.009 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 7.532  ; 7.599  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 9.978  ; 10.019 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 10.007 ; 9.563  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 10.457 ; 10.488 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 7.452  ; 7.499  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 11.229 ; 10.969 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 7.274  ; 7.270  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 8.080  ; 8.011  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 10.910 ; 10.497 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 7.934  ; 7.854  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 10.568 ; 10.547 ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 9.051  ; 9.049  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 10.127 ; 9.764  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 9.272  ; 9.310  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 9.218  ; 9.102  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 8.745  ; 8.692  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 8.950  ; 8.793  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 8.973  ; 8.993  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 6.966  ; 7.073  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 8.845  ; 8.727  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 9.272  ; 9.310  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 8.122  ; 7.999  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 5.933  ; 5.935  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 6.936  ; 6.866  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 8.566  ; 8.468  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 8.543  ; 8.510  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 8.331  ; 8.193  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 7.150  ; 7.200  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 8.133  ; 8.058  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 5.989  ; 6.054  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 9.376  ; 9.474  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 7.662  ; 7.776  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 2.720  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 4.490  ; 4.586  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 5.416  ; 5.500  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 5.955  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 4.648  ; 4.570  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 5.281  ; 5.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 4.782  ; 4.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 4.918  ; 4.838  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 5.047  ; 4.998  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 5.236  ; 5.160  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 5.164  ; 5.066  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 5.955  ; 5.867  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 5.040  ; 4.993  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 5.320  ; 5.221  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 4.115  ; 4.034  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 4.939  ; 4.880  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 5.126  ; 5.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 5.126  ; 5.069  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 4.495  ; 4.402  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 5.308  ; 5.239  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 5.164  ; 5.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 4.228  ; 4.138  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 8.802  ; 8.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 7.228  ; 7.103  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 6.814  ; 6.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 6.638  ; 6.489  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 6.956  ; 6.918  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 7.130  ; 7.063  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 6.850  ; 6.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 7.024  ; 6.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 7.868  ; 7.742  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 6.730  ; 6.681  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 6.698  ; 6.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 7.037  ; 6.902  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 7.620  ; 7.472  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 6.784  ; 6.672  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 6.947  ; 6.829  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 6.545  ; 6.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 6.692  ; 6.502  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 8.802  ; 8.616  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 8.464  ; 8.409  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 7.945  ; 7.832  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 7.974  ; 7.752  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 8.393  ; 8.243  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 8.071  ; 7.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 7.986  ; 7.804  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 8.566  ; 8.452  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 6.437  ; 6.286  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 7.564  ; 7.407  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 7.726  ; 7.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 7.175  ; 7.020  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 7.347  ; 7.204  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 7.557  ; 7.473  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 7.024  ; 6.854  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 6.852  ; 6.825  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 5.188  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 4.358  ; 4.276  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 5.188  ; 5.095  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 4.945  ; 4.855  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 4.814  ; 4.758  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 4.325  ; 4.247  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 4.820  ; 4.746  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 10.673 ; 10.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 10.673 ; 10.576 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 10.147 ; 10.133 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 9.389  ; 9.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 9.413  ; 9.311  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 9.831  ; 9.659  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 9.808  ; 9.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 9.394  ; 9.604  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 10.067 ; 9.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 8.614  ; 8.474  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 7.966  ; 7.820  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 7.915  ; 7.781  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 9.469  ; 9.255  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 7.958  ; 7.803  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 10.067 ; 9.598  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 8.150  ; 8.323  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 10.007 ; 9.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 8.131  ; 8.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 8.347  ; 8.235  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 10.007 ; 9.956  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 6.928  ; 7.019  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 6.058  ; 6.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 7.207  ; 7.132  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 6.365  ; 6.431  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -0.095 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -0.251 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 2.849  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 2.832  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 7.639  ; 7.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 6.466  ; 6.412  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 6.426  ; 6.322  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 5.782  ; 5.665  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 6.307  ; 6.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 6.473  ; 6.373  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 6.711  ; 6.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 5.853  ; 5.737  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 7.639  ; 7.529  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 5.711  ; 5.694  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 2.675  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 5.978  ; 5.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 5.845  ; 5.762  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 5.299  ; 5.229  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 5.978  ; 5.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 5.766  ; 5.786  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 5.882  ; 5.754  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 5.158  ; 5.118  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 5.470  ; 5.368  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 5.731  ; 5.602  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 7.110  ; 7.029  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 7.034  ; 6.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 6.409  ; 6.376  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 6.312  ; 6.141  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 6.200  ; 6.136  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 5.975  ; 5.965  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 5.666  ; 5.584  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 7.034  ; 6.888  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 6.633  ; 6.600  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 5.833  ; 5.731  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 6.319  ; 6.208  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                 ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                  ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+
; D5M_RESET_N    ; CLOCK2_50  ; 7.864  ; 8.424  ; Rise       ; CLOCK2_50                                        ;
; D5M_SCLK       ; CLOCK2_50  ; 4.746  ; 4.788  ; Rise       ; CLOCK2_50                                        ;
; AUD_XCK        ; CLOCK_50   ; 1.274  ;        ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; LEDR[*]        ; CLOCK_50   ; 3.907  ; 4.248  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[10]      ; CLOCK_50   ; 3.999  ; 4.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[11]      ; CLOCK_50   ; 3.969  ; 4.335  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[12]      ; CLOCK_50   ; 3.989  ; 4.355  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[13]      ; CLOCK_50   ; 3.955  ; 4.319  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[14]      ; CLOCK_50   ; 3.907  ; 4.248  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[15]      ; CLOCK_50   ; 4.882  ; 5.304  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[16]      ; CLOCK_50   ; 3.945  ; 4.309  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  LEDR[17]      ; CLOCK_50   ; 3.999  ; 4.354  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]   ; CLOCK_50   ; 3.059  ; 3.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]  ; CLOCK_50   ; 4.522  ; 4.903  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]  ; CLOCK_50   ; 4.261  ; 4.598  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]  ; CLOCK_50   ; 4.386  ; 4.691  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]  ; CLOCK_50   ; 3.637  ; 3.910  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]  ; CLOCK_50   ; 4.794  ; 5.186  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]  ; CLOCK_50   ; 4.336  ; 4.661  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]  ; CLOCK_50   ; 4.363  ; 4.709  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]  ; CLOCK_50   ; 3.246  ; 3.446  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]  ; CLOCK_50   ; 4.346  ; 4.706  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]  ; CLOCK_50   ; 4.592  ; 4.552  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10] ; CLOCK_50   ; 4.547  ; 4.917  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11] ; CLOCK_50   ; 3.365  ; 3.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12] ; CLOCK_50   ; 5.662  ; 5.795  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13] ; CLOCK_50   ; 3.059  ; 3.229  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14] ; CLOCK_50   ; 3.602  ; 3.831  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15] ; CLOCK_50   ; 5.524  ; 5.552  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16] ; CLOCK_50   ; 3.486  ; 3.698  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17] ; CLOCK_50   ; 4.794  ; 5.210  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18] ; CLOCK_50   ; 4.112  ; 4.431  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19] ; CLOCK_50   ; 5.103  ; 5.122  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]     ; CLOCK_50   ; 2.751  ; 2.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]    ; CLOCK_50   ; 4.281  ; 4.594  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]    ; CLOCK_50   ; 4.077  ; 4.385  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]    ; CLOCK_50   ; 4.174  ; 4.473  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]    ; CLOCK_50   ; 4.218  ; 4.555  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]    ; CLOCK_50   ; 3.269  ; 3.506  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]    ; CLOCK_50   ; 4.145  ; 4.448  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]    ; CLOCK_50   ; 4.348  ; 4.716  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]    ; CLOCK_50   ; 3.777  ; 4.029  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]    ; CLOCK_50   ; 2.751  ; 2.873  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]    ; CLOCK_50   ; 3.198  ; 3.378  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]   ; CLOCK_50   ; 3.951  ; 4.230  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]   ; CLOCK_50   ; 3.965  ; 4.247  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]   ; CLOCK_50   ; 3.855  ; 4.096  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]   ; CLOCK_50   ; 3.332  ; 3.566  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]   ; CLOCK_50   ; 3.799  ; 4.069  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]   ; CLOCK_50   ; 2.792  ; 2.957  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_OE_N      ; CLOCK_50   ; 4.060  ; 3.790  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; SRAM_WE_N      ; CLOCK_50   ; 3.841  ; 3.594  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; AUD_XCK        ; CLOCK_50   ;        ; 1.232  ; Fall       ; pll0|altpll_component|auto_generated|pll1|clk[0] ;
; I2C_SCLK       ; CLOCK_50   ; 2.082  ; 2.053  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; I2C_SDAT       ; CLOCK_50   ; 2.577  ; 2.482  ; Rise       ; pll0|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_ADDR[*]   ; CLOCK2_50  ; 1.782  ; 1.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[0]  ; CLOCK2_50  ; 2.044  ; 2.072  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[1]  ; CLOCK2_50  ; 2.350  ; 2.414  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[2]  ; CLOCK2_50  ; 2.106  ; 2.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[3]  ; CLOCK2_50  ; 2.186  ; 2.225  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[4]  ; CLOCK2_50  ; 2.240  ; 2.308  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[5]  ; CLOCK2_50  ; 2.317  ; 2.389  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[6]  ; CLOCK2_50  ; 2.283  ; 2.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[7]  ; CLOCK2_50  ; 2.667  ; 2.793  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[8]  ; CLOCK2_50  ; 2.248  ; 2.307  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[9]  ; CLOCK2_50  ; 2.371  ; 2.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[10] ; CLOCK2_50  ; 1.782  ; 1.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_ADDR[11] ; CLOCK2_50  ; 2.181  ; 2.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_BA[*]     ; CLOCK2_50  ; 1.969  ; 1.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[0]    ; CLOCK2_50  ; 2.270  ; 2.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_BA[1]    ; CLOCK2_50  ; 1.969  ; 1.976  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CAS_N     ; CLOCK2_50  ; 2.363  ; 2.439  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CKE       ; CLOCK2_50  ; 2.293  ; 2.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CS_N      ; CLOCK2_50  ; 1.851  ; 1.841  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQ[*]     ; CLOCK2_50  ; 2.291  ; 2.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[0]    ; CLOCK2_50  ; 2.941  ; 3.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[1]    ; CLOCK2_50  ; 2.878  ; 2.967  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[2]    ; CLOCK2_50  ; 2.812  ; 2.889  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[3]    ; CLOCK2_50  ; 2.909  ; 3.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[4]    ; CLOCK2_50  ; 2.825  ; 2.901  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[5]    ; CLOCK2_50  ; 2.751  ; 2.823  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[6]    ; CLOCK2_50  ; 2.823  ; 2.884  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[7]    ; CLOCK2_50  ; 2.952  ; 3.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[8]    ; CLOCK2_50  ; 2.291  ; 2.300  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[9]    ; CLOCK2_50  ; 2.456  ; 2.485  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[10]   ; CLOCK2_50  ; 2.660  ; 2.696  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[11]   ; CLOCK2_50  ; 2.693  ; 2.747  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[12]   ; CLOCK2_50  ; 2.535  ; 2.562  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[13]   ; CLOCK2_50  ; 2.632  ; 2.666  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[14]   ; CLOCK2_50  ; 2.765  ; 2.839  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[15]   ; CLOCK2_50  ; 2.466  ; 2.484  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[16]   ; CLOCK2_50  ; 3.270  ; 3.391  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[17]   ; CLOCK2_50  ; 3.085  ; 3.214  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[18]   ; CLOCK2_50  ; 3.038  ; 3.158  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[19]   ; CLOCK2_50  ; 3.110  ; 3.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[20]   ; CLOCK2_50  ; 3.039  ; 3.142  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[21]   ; CLOCK2_50  ; 3.242  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[22]   ; CLOCK2_50  ; 3.054  ; 3.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[23]   ; CLOCK2_50  ; 3.408  ; 3.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[24]   ; CLOCK2_50  ; 2.456  ; 2.487  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[25]   ; CLOCK2_50  ; 2.789  ; 2.873  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[26]   ; CLOCK2_50  ; 3.061  ; 3.179  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[27]   ; CLOCK2_50  ; 2.929  ; 3.026  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[28]   ; CLOCK2_50  ; 2.958  ; 3.050  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[29]   ; CLOCK2_50  ; 2.809  ; 2.883  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[30]   ; CLOCK2_50  ; 2.949  ; 3.036  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQ[31]   ; CLOCK2_50  ; 2.723  ; 2.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_DQM[*]    ; CLOCK2_50  ; 1.931  ; 1.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[0]   ; CLOCK2_50  ; 1.931  ; 1.932  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[1]   ; CLOCK2_50  ; 2.307  ; 2.364  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[2]   ; CLOCK2_50  ; 2.184  ; 2.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  DRAM_DQM[3]   ; CLOCK2_50  ; 2.109  ; 2.184  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_RAS_N     ; CLOCK2_50  ; 1.889  ; 1.898  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_WE_N      ; CLOCK2_50  ; 2.124  ; 2.162  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX4[*]        ; CLOCK2_50  ; 3.937  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[0]       ; CLOCK2_50  ; 4.593  ; 4.581  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[1]       ; CLOCK2_50  ; 4.290  ; 4.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[2]       ; CLOCK2_50  ; 3.937  ; 4.071  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[3]       ; CLOCK2_50  ; 3.944  ; 3.946  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[4]       ; CLOCK2_50  ; 4.085  ; 4.098  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[5]       ; CLOCK2_50  ; 4.097  ; 4.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX4[6]       ; CLOCK2_50  ; 3.982  ; 3.979  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; HEX6[*]        ; CLOCK2_50  ; 3.417  ; 3.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[0]       ; CLOCK2_50  ; 3.749  ; 3.760  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[1]       ; CLOCK2_50  ; 3.444  ; 3.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[2]       ; CLOCK2_50  ; 3.417  ; 3.421  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[3]       ; CLOCK2_50  ; 4.124  ; 4.172  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[4]       ; CLOCK2_50  ; 3.435  ; 3.397  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[5]       ; CLOCK2_50  ; 4.968  ; 4.732  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  HEX6[6]       ; CLOCK2_50  ; 3.607  ; 3.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; LEDR[*]        ; CLOCK2_50  ; 2.650  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[0]       ; CLOCK2_50  ; 3.694  ; 4.041  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[1]       ; CLOCK2_50  ; 3.733  ; 4.044  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[2]       ; CLOCK2_50  ; 4.533  ; 4.965  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[3]       ; CLOCK2_50  ; 3.099  ; 3.382  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[4]       ; CLOCK2_50  ; 2.650  ; 2.849  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[5]       ; CLOCK2_50  ; 3.161  ; 3.403  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
;  LEDR[6]       ; CLOCK2_50  ; 2.815  ; 3.048  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0]   ;
; DRAM_CLK       ; CLOCK2_50  ; -1.696 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; DRAM_CLK       ; CLOCK2_50  ;        ; -1.729 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1]   ;
; D5M_XCLKIN     ; CLOCK2_50  ; 1.250  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; D5M_XCLKIN     ; CLOCK2_50  ;        ; 1.216  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2]   ;
; VGA_CLK        ; CLOCK2_50  ; 1.229  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_B[*]       ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[0]      ; CLOCK2_50  ; 2.948  ; 3.087  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[1]      ; CLOCK2_50  ; 2.926  ; 3.045  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[2]      ; CLOCK2_50  ; 2.607  ; 2.693  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[3]      ; CLOCK2_50  ; 2.865  ; 2.973  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[4]      ; CLOCK2_50  ; 2.956  ; 3.080  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[5]      ; CLOCK2_50  ; 3.049  ; 3.190  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[6]      ; CLOCK2_50  ; 2.655  ; 2.739  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_B[7]      ; CLOCK2_50  ; 3.481  ; 3.679  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_BLANK_N    ; CLOCK2_50  ; 2.619  ; 2.727  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_CLK        ; CLOCK2_50  ;        ; 1.195  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_G[*]       ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[0]      ; CLOCK2_50  ; 2.645  ; 2.742  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[1]      ; CLOCK2_50  ; 2.382  ; 2.447  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[2]      ; CLOCK2_50  ; 2.727  ; 2.829  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[3]      ; CLOCK2_50  ; 2.623  ; 2.738  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[4]      ; CLOCK2_50  ; 2.685  ; 2.765  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[5]      ; CLOCK2_50  ; 2.354  ; 2.419  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[6]      ; CLOCK2_50  ; 2.456  ; 2.519  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_G[7]      ; CLOCK2_50  ; 2.574  ; 2.644  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_HS         ; CLOCK2_50  ; 3.250  ; 3.434  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_R[*]       ; CLOCK2_50  ; 2.547  ; 2.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[0]      ; CLOCK2_50  ; 2.897  ; 3.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[1]      ; CLOCK2_50  ; 2.832  ; 2.937  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[2]      ; CLOCK2_50  ; 2.823  ; 2.948  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[3]      ; CLOCK2_50  ; 2.704  ; 2.821  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[4]      ; CLOCK2_50  ; 2.547  ; 2.646  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[5]      ; CLOCK2_50  ; 3.198  ; 3.359  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[6]      ; CLOCK2_50  ; 3.017  ; 3.178  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
;  VGA_R[7]      ; CLOCK2_50  ; 2.635  ; 2.723  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
; VGA_VS         ; CLOCK2_50  ; 2.926  ; 3.040  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4]   ;
+----------------+------------+--------+--------+------------+--------------------------------------------------+


+----------------------------------------------------------------+
; Propagation Delay                                              ;
+------------+---------------+--------+--------+--------+--------+
; Input Port ; Output Port   ; RR     ; RF     ; FR     ; FF     ;
+------------+---------------+--------+--------+--------+--------+
; SW[0]      ; LEDG[0]       ; 13.984 ;        ;        ; 14.777 ;
; SW[0]      ; LEDG[1]       ;        ; 17.214 ; 17.953 ;        ;
; SW[0]      ; LEDG[2]       ;        ; 12.621 ; 13.180 ;        ;
; SW[0]      ; LEDG[3]       ;        ; 13.552 ; 14.278 ;        ;
; SW[0]      ; LEDG[4]       ;        ; 12.845 ; 13.498 ;        ;
; SW[0]      ; LEDG[5]       ;        ; 12.082 ; 12.877 ;        ;
; SW[0]      ; LEDG[6]       ;        ; 15.153 ; 16.070 ;        ;
; SW[0]      ; LEDG[7]       ;        ; 13.888 ; 14.686 ;        ;
; SW[0]      ; LEDG[8]       ;        ; 12.036 ; 12.772 ;        ;
; SW[0]      ; LEDR[10]      ;        ; 12.958 ; 13.736 ;        ;
; SW[0]      ; LEDR[11]      ;        ; 12.902 ; 13.593 ;        ;
; SW[0]      ; LEDR[12]      ;        ; 12.922 ; 13.613 ;        ;
; SW[0]      ; LEDR[13]      ;        ; 12.880 ; 13.574 ;        ;
; SW[0]      ; LEDR[14]      ;        ; 12.732 ; 13.483 ;        ;
; SW[0]      ; LEDR[15]      ;        ; 14.348 ; 14.935 ;        ;
; SW[0]      ; LEDR[16]      ;        ; 12.870 ; 13.564 ;        ;
; SW[0]      ; LEDR[17]      ;        ; 12.958 ; 13.736 ;        ;
; SW[0]      ; SRAM_ADDR[0]  ; 16.020 ; 16.027 ; 16.744 ; 16.637 ;
; SW[0]      ; SRAM_ADDR[1]  ; 15.071 ; 15.023 ; 15.788 ; 15.611 ;
; SW[0]      ; SRAM_ADDR[2]  ; 14.404 ; 14.198 ; 15.038 ; 14.869 ;
; SW[0]      ; SRAM_ADDR[3]  ; 14.424 ; 14.404 ; 15.045 ; 15.062 ;
; SW[0]      ; SRAM_ADDR[4]  ; 16.623 ; 16.609 ; 17.385 ; 17.229 ;
; SW[0]      ; SRAM_ADDR[5]  ; 14.456 ; 14.248 ; 15.091 ; 14.921 ;
; SW[0]      ; SRAM_ADDR[6]  ; 14.441 ; 14.359 ; 15.078 ; 14.987 ;
; SW[0]      ; SRAM_ADDR[7]  ; 12.863 ; 12.829 ; 13.491 ; 13.495 ;
; SW[0]      ; SRAM_ADDR[8]  ; 15.073 ; 15.043 ; 15.773 ; 15.777 ;
; SW[0]      ; SRAM_ADDR[9]  ; 14.616 ; 14.112 ; 15.253 ; 14.777 ;
; SW[0]      ; SRAM_ADDR[10] ; 15.831 ; 15.916 ; 16.591 ; 16.547 ;
; SW[0]      ; SRAM_ADDR[11] ; 12.173 ; 12.170 ; 12.777 ; 12.812 ;
; SW[0]      ; SRAM_ADDR[12] ; 15.858 ; 15.566 ; 16.494 ; 16.240 ;
; SW[0]      ; SRAM_ADDR[13] ; 11.895 ; 11.820 ; 12.529 ; 12.506 ;
; SW[0]      ; SRAM_ADDR[14] ; 12.678 ; 12.599 ; 13.282 ; 13.241 ;
; SW[0]      ; SRAM_ADDR[15] ; 15.689 ; 15.219 ; 16.293 ; 15.861 ;
; SW[0]      ; SRAM_ADDR[16] ; 12.521 ; 12.375 ; 13.123 ; 13.014 ;
; SW[0]      ; SRAM_ADDR[17] ; 15.259 ; 15.196 ; 15.864 ; 15.839 ;
; SW[0]      ; SRAM_ADDR[18] ; 13.817 ; 13.878 ; 14.544 ; 14.428 ;
; SW[0]      ; SRAM_ADDR[19] ; 14.889 ; 14.470 ; 15.493 ; 15.112 ;
; SW[0]      ; SRAM_DQ[0]    ; 8.970  ; 8.817  ; 9.578  ; 9.425  ;
; SW[0]      ; SRAM_DQ[1]    ; 8.929  ; 8.776  ; 9.542  ; 9.389  ;
; SW[0]      ; SRAM_DQ[2]    ; 8.939  ; 8.786  ; 9.551  ; 9.398  ;
; SW[0]      ; SRAM_DQ[3]    ; 8.939  ; 8.786  ; 9.551  ; 9.398  ;
; SW[0]      ; SRAM_DQ[4]    ; 8.943  ; 8.790  ; 9.555  ; 9.402  ;
; SW[0]      ; SRAM_DQ[5]    ; 8.924  ; 8.771  ; 9.537  ; 9.384  ;
; SW[0]      ; SRAM_DQ[6]    ; 8.924  ; 8.771  ; 9.537  ; 9.384  ;
; SW[0]      ; SRAM_DQ[7]    ; 8.914  ; 8.761  ; 9.514  ; 9.361  ;
; SW[0]      ; SRAM_DQ[8]    ; 10.024 ; 9.879  ; 10.674 ; 10.529 ;
; SW[0]      ; SRAM_DQ[9]    ; 10.062 ; 9.917  ; 10.701 ; 10.556 ;
; SW[0]      ; SRAM_DQ[10]   ; 9.426  ; 9.281  ; 10.094 ; 9.949  ;
; SW[0]      ; SRAM_DQ[11]   ; 9.691  ; 9.546  ; 10.345 ; 10.200 ;
; SW[0]      ; SRAM_DQ[12]   ; 9.431  ; 9.286  ; 10.088 ; 9.943  ;
; SW[0]      ; SRAM_DQ[13]   ; 8.916  ; 8.763  ; 9.528  ; 9.375  ;
; SW[0]      ; SRAM_DQ[14]   ; 8.943  ; 8.790  ; 9.555  ; 9.402  ;
; SW[0]      ; SRAM_DQ[15]   ; 8.916  ; 8.763  ; 9.528  ; 9.375  ;
; UART_RXD   ; UART_TXD      ; 8.996  ;        ;        ; 9.009  ;
+------------+---------------+--------+--------+--------+--------+


+------------------------------------------------------------+
; Minimum Propagation Delay                                  ;
+------------+---------------+-------+-------+-------+-------+
; Input Port ; Output Port   ; RR    ; RF    ; FR    ; FF    ;
+------------+---------------+-------+-------+-------+-------+
; SW[0]      ; LEDG[0]       ; 6.859 ;       ;       ; 8.154 ;
; SW[0]      ; LEDG[1]       ;       ; 8.846 ; 9.534 ;       ;
; SW[0]      ; LEDG[2]       ;       ; 6.454 ; 7.231 ;       ;
; SW[0]      ; LEDG[3]       ;       ; 6.883 ; 7.762 ;       ;
; SW[0]      ; LEDG[4]       ;       ; 6.556 ; 7.346 ;       ;
; SW[0]      ; LEDG[5]       ;       ; 6.139 ; 7.062 ;       ;
; SW[0]      ; LEDG[6]       ;       ; 7.820 ; 8.606 ;       ;
; SW[0]      ; LEDG[7]       ;       ; 6.997 ; 7.942 ;       ;
; SW[0]      ; LEDG[8]       ;       ; 6.098 ; 7.007 ;       ;
; SW[0]      ; LEDR[10]      ;       ; 6.624 ; 7.451 ;       ;
; SW[0]      ; LEDR[11]      ;       ; 6.605 ; 7.421 ;       ;
; SW[0]      ; LEDR[12]      ;       ; 6.625 ; 7.441 ;       ;
; SW[0]      ; LEDR[13]      ;       ; 6.589 ; 7.407 ;       ;
; SW[0]      ; LEDR[14]      ;       ; 6.518 ; 7.359 ;       ;
; SW[0]      ; LEDR[15]      ;       ; 7.574 ; 8.334 ;       ;
; SW[0]      ; LEDR[16]      ;       ; 6.579 ; 7.397 ;       ;
; SW[0]      ; LEDR[17]      ;       ; 6.624 ; 7.451 ;       ;
; SW[0]      ; SRAM_ADDR[0]  ; 7.957 ; 8.300 ; 9.023 ; 9.322 ;
; SW[0]      ; SRAM_ADDR[1]  ; 7.465 ; 7.784 ; 8.476 ; 8.738 ;
; SW[0]      ; SRAM_ADDR[2]  ; 7.198 ; 7.437 ; 8.150 ; 8.409 ;
; SW[0]      ; SRAM_ADDR[3]  ; 7.195 ; 7.421 ; 8.212 ; 8.457 ;
; SW[0]      ; SRAM_ADDR[4]  ; 8.221 ; 8.552 ; 9.355 ; 9.627 ;
; SW[0]      ; SRAM_ADDR[5]  ; 7.198 ; 7.453 ; 8.150 ; 8.424 ;
; SW[0]      ; SRAM_ADDR[6]  ; 7.207 ; 7.500 ; 8.154 ; 8.440 ;
; SW[0]      ; SRAM_ADDR[7]  ; 6.462 ; 6.623 ; 7.423 ; 7.603 ;
; SW[0]      ; SRAM_ADDR[8]  ; 7.515 ; 7.804 ; 8.551 ; 8.836 ;
; SW[0]      ; SRAM_ADDR[9]  ; 7.713 ; 7.628 ; 8.651 ; 8.589 ;
; SW[0]      ; SRAM_ADDR[10] ; 7.932 ; 8.285 ; 8.988 ; 9.284 ;
; SW[0]      ; SRAM_ADDR[11] ; 6.141 ; 6.269 ; 7.095 ; 7.242 ;
; SW[0]      ; SRAM_ADDR[12] ; 8.430 ; 8.488 ; 9.383 ; 9.460 ;
; SW[0]      ; SRAM_ADDR[13] ; 6.008 ; 6.101 ; 6.960 ; 7.077 ;
; SW[0]      ; SRAM_ADDR[14] ; 6.362 ; 6.493 ; 7.317 ; 7.467 ;
; SW[0]      ; SRAM_ADDR[15] ; 8.312 ; 8.270 ; 9.267 ; 9.244 ;
; SW[0]      ; SRAM_ADDR[16] ; 6.240 ; 6.364 ; 7.193 ; 7.337 ;
; SW[0]      ; SRAM_ADDR[17] ; 7.581 ; 7.927 ; 8.536 ; 8.901 ;
; SW[0]      ; SRAM_ADDR[18] ; 6.921 ; 7.214 ; 7.920 ; 8.133 ;
; SW[0]      ; SRAM_ADDR[19] ; 7.889 ; 7.839 ; 8.844 ; 8.813 ;
; SW[0]      ; SRAM_DQ[0]    ; 4.619 ; 4.545 ; 5.549 ; 5.475 ;
; SW[0]      ; SRAM_DQ[1]    ; 4.604 ; 4.530 ; 5.532 ; 5.458 ;
; SW[0]      ; SRAM_DQ[2]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[3]    ; 4.605 ; 4.531 ; 5.534 ; 5.460 ;
; SW[0]      ; SRAM_DQ[4]    ; 4.608 ; 4.534 ; 5.536 ; 5.462 ;
; SW[0]      ; SRAM_DQ[5]    ; 4.598 ; 4.524 ; 5.526 ; 5.452 ;
; SW[0]      ; SRAM_DQ[6]    ; 4.598 ; 4.524 ; 5.526 ; 5.452 ;
; SW[0]      ; SRAM_DQ[7]    ; 4.582 ; 4.508 ; 5.501 ; 5.427 ;
; SW[0]      ; SRAM_DQ[8]    ; 5.153 ; 5.060 ; 6.157 ; 6.064 ;
; SW[0]      ; SRAM_DQ[9]    ; 5.168 ; 5.075 ; 6.174 ; 6.081 ;
; SW[0]      ; SRAM_DQ[10]   ; 4.863 ; 4.770 ; 5.841 ; 5.748 ;
; SW[0]      ; SRAM_DQ[11]   ; 4.991 ; 4.898 ; 5.976 ; 5.883 ;
; SW[0]      ; SRAM_DQ[12]   ; 4.849 ; 4.756 ; 5.827 ; 5.734 ;
; SW[0]      ; SRAM_DQ[13]   ; 4.596 ; 4.522 ; 5.524 ; 5.450 ;
; SW[0]      ; SRAM_DQ[14]   ; 4.608 ; 4.534 ; 5.536 ; 5.462 ;
; SW[0]      ; SRAM_DQ[15]   ; 4.596 ; 4.522 ; 5.524 ; 5.450 ;
; UART_RXD   ; UART_TXD      ; 5.039 ;       ;       ; 5.502 ;
+------------+---------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin              ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDC        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_RST_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_EN      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_TX_ER      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET0_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET1_MDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK3_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SMA_CLKIN               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[9]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RTS                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_WP_N                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET0_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENETCLK_25              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_INT_N             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_LINK100           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET1_RX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_COL            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_CRS            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DATA[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_DV             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_RX_ER             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_TX_CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DREQ[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_RY                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_STROBE              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EX_IO[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_CLK2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_DAT2                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EEP_I2C_SDAT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET0_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ENET1_MDIO              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_FSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_LSPEED              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_SDATA               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_PIXLCLK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[3]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[11]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[12]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[13]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[10]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[15]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[16]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[17]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[14]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK2_50               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[6]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[7]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[8]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[5]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[4]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_FVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_LVAL                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[9]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[8]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[10]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; D5M_D[11]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.09 V              ; -0.0117 V           ; 0.268 V                              ; 0.262 V                              ; 4.74e-09 s                  ; 3.5e-09 s                   ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.09 V             ; -0.0117 V          ; 0.268 V                             ; 0.262 V                             ; 4.74e-09 s                 ; 3.5e-09 s                  ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.08 V              ; -0.00641 V          ; 0.261 V                              ; 0.26 V                               ; 5.52e-09 s                  ; 4.36e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.28e-06 V                  ; 3.08 V             ; -0.00641 V         ; 0.261 V                             ; 0.26 V                              ; 5.52e-09 s                 ; 4.36e-09 s                 ; Yes                       ; Yes                       ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin              ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SMA_CLKOUT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX0[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX0[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX1[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX1[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX1[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX2[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX2[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HEX3[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; HEX3[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_EN           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_ON           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_RS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; UART_CTS         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_DACDAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_XCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SCLK     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET0_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_GTX_CLK    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDC        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_RST_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_DATA[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_EN      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_TX_ER      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DACK_N[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RD_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_LB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_WE_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RST_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WP_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_RESET_N      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_TRIGGER      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_XCLKIN       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EX_IO[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; PS2_CLK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_CLK2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_DAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_DAT2         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SD_CMD           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_ADCLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; EEP_I2C_SDAT     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET0_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ENET1_MDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_FSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_LSPEED       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; AUD_BCLK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; D5M_SDATA        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; CLOCK2_50                                        ; CLOCK2_50                                        ; 2964     ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3376     ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 133      ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1075     ; 0        ; 0        ; 0            ;
; CLOCK2_50                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 23       ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 515      ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18020    ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18       ; 504      ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 18       ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 1534     ; 72       ; 1966     ; > 2147483647 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; From Clock                                       ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths     ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
; CLOCK2_50                                        ; CLOCK2_50                                        ; 2964     ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 3376     ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; pll0|altpll_component|auto_generated|pll1|clk[0] ; 133      ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[1] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 1075     ; 0        ; 0        ; 0            ;
; CLOCK2_50                                        ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 23       ; 0        ; 0        ; 0            ;
; pll0|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 515      ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18020    ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 18       ; 504      ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[0]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 18       ; 0        ; 0        ; 0            ;
; u6|altpll_component|auto_generated|pll1|clk[4]   ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 1534     ; 72       ; 1966     ; > 2147483647 ;
+--------------------------------------------------+--------------------------------------------------+----------+----------+----------+--------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                            ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                        ; 518      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 59       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 108      ; 0        ; 1090     ; 0        ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                             ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
; CLOCK2_50                                      ; CLOCK2_50                                        ; 518      ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; pll0|altpll_component|auto_generated|pll1|clk[1] ; 59       ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[0]   ; 308      ; 0        ; 0        ; 0        ;
; CLOCK2_50                                      ; u6|altpll_component|auto_generated|pll1|clk[4]   ; 108      ; 0        ; 1090     ; 0        ;
+------------------------------------------------+--------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 5     ; 5    ;
; Unconstrained Input Ports       ; 88    ; 88   ;
; Unconstrained Input Port Paths  ; 1649  ; 1649 ;
; Unconstrained Output Ports      ; 215   ; 215  ;
; Unconstrained Output Port Paths ; 436   ; 436  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Thu Jan 17 12:55:17 2019
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 15 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_dih1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_lhh1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 3 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[0]} {pll0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1000 -duty_cycle 50.00 -name {pll0|altpll_component|auto_generated|pll1|clk[1]} {pll0|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: SevenHexDecoder:u10|state_r[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch SevenHexDecoder:u10|o_seven_0[1] is being clocked by SevenHexDecoder:u10|state_r[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -18.905
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.905          -17227.013 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.987             -42.858 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.027               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.026               0.000 CLOCK2_50 
    Info (332119): 19994.774               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.367
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.367               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.401               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.402               0.000 CLOCK2_50 
    Info (332119):     0.405               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -4.291
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.291           -4416.540 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.998               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.142               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.755               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.519
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.519               0.000 CLOCK2_50 
    Info (332119):     4.959               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     5.152               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.168               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.687
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.687               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.686               0.000 CLOCK2_50 
    Info (332119):     9.819               0.000 CLOCK_50 
    Info (332119):    12.194               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.040               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.707               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 13.837 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: SevenHexDecoder:u10|state_r[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch SevenHexDecoder:u10|o_seven_0[1] is being clocked by SevenHexDecoder:u10|state_r[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -14.670
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.670          -13052.120 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.519             -29.865 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.344               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.406               0.000 CLOCK2_50 
    Info (332119): 19995.209               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.341               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.352               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 CLOCK2_50 
    Info (332119):     0.356               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -3.549
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.549           -3581.551 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.773               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.852               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    14.311               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 1.362
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.362               0.000 CLOCK2_50 
    Info (332119):     4.516               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.528               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.534               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 4.679
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.679               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.692               0.000 CLOCK2_50 
    Info (332119):     9.799               0.000 CLOCK_50 
    Info (332119):    12.184               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.031               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.710               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 14.404 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: D5M_PIXLCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register CCD_Capture:u3|Y_Cont[0] is being clocked by D5M_PIXLCLK
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register RAW2RGB:u4|dval_ctrl_en is being clocked by RAW2RGB:u4|dval_ctrl
Warning (332060): Node: AUD_BCLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Flash_Controller:u12|play_finished_r is being clocked by AUD_BCLK
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0] is being clocked by I2C_CCD_Config:u8|mI2C_CTRL_CLK
Warning (332060): Node: SevenHexDecoder:u10|state_r[1] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch SevenHexDecoder:u10|o_seven_0[1] is being clocked by SevenHexDecoder:u10|state_r[1]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[0] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[0] does not match the master clock period requirement: 10.000
    Warning (332056): Clock: pll0|altpll_component|auto_generated|pll1|clk[1] with master clock period: 20.000 found on PLL node: pll0|altpll_component|auto_generated|pll1|clk[1] does not match the master clock period requirement: 10.000
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.215
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.215              -0.920 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.599               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.460               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    17.454               0.000 CLOCK2_50 
    Info (332119): 19997.417               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.065
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.065               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.087               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.169               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.181               0.000 CLOCK2_50 
    Info (332119):     0.184               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -1.166
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.166           -1042.567 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.166               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.242               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.747               0.000 CLOCK2_50 
Info (332146): Worst-case removal slack is 0.674
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.674               0.000 CLOCK2_50 
    Info (332119):     2.494               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.747               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.756               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.758
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.758               0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.271               0.000 CLOCK2_50 
    Info (332119):     9.400               0.000 CLOCK_50 
    Info (332119):    12.251               0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.000               0.000 CLOCK3_50 
    Info (332119):    83.112               0.000 pll0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9999.779               0.000 pll0|altpll_component|auto_generated|pll1|clk[1] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 16.995 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 5049 megabytes
    Info: Processing ended: Thu Jan 17 12:55:24 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


