Info: Starting: Create simulation model
Info: qsys-generate /home2/rlb1116/pca/fpacc64.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=/home2/rlb1116/pca/fpacc64 --family="Arria 10" --part=10AX048E1F29E1SG
Progress: Loading pca/fpacc64.qsys
Progress: Reading input file
Progress: Adding fp_acc_custom_0 [altera_fp_acc_custom 16.0]
Progress: Parameterizing module fp_acc_custom_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fpacc64: "Transforming system: fpacc64"
Info: fpacc64: Running transform generation_view_transform
Info: fpacc64: Running transform generation_view_transform took 0.000s
Info: fp_acc_custom_0: Running transform generation_view_transform
Info: fp_acc_custom_0: Running transform generation_view_transform took 0.000s
Info: fpacc64: Running transform merlin_avalon_transform
Info: fpacc64: Running transform merlin_avalon_transform took 0.023s
Info: fpacc64: "Naming system components in system: fpacc64"
Info: fpacc64: "Processing generation queue"
Info: fpacc64: "Generating: fpacc64"
Info: fpacc64: "Generating: fpacc64_altera_fp_acc_custom_160_bhzzlly"
Info: fp_acc_custom_0: Latency on Arria 10 is 16 cycles
Info: fpacc64: Done "fpacc64" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home2/rlb1116/pca/fpacc64/fpacc64.spd --output-directory=/home2/rlb1116/pca/fpacc64/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home2/rlb1116/pca/fpacc64/fpacc64.spd --output-directory=/home2/rlb1116/pca/fpacc64/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home2/rlb1116/pca/fpacc64/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home2/rlb1116/pca/fpacc64/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home2/rlb1116/pca/fpacc64/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	1 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home2/rlb1116/pca/fpacc64/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home2/rlb1116/pca/fpacc64.qsys --block-symbol-file --output-directory=/home2/rlb1116/pca/fpacc64 --family="Arria 10" --part=10AX048E1F29E1SG
Progress: Loading pca/fpacc64.qsys
Progress: Reading input file
Progress: Adding fp_acc_custom_0 [altera_fp_acc_custom 16.0]
Progress: Parameterizing module fp_acc_custom_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home2/rlb1116/pca/fpacc64.qsys --synthesis=VHDL --greybox --output-directory=/home2/rlb1116/pca/fpacc64 --family="Arria 10" --part=10AX048E1F29E1SG
Progress: Loading pca/fpacc64.qsys
Progress: Reading input file
Progress: Adding fp_acc_custom_0 [altera_fp_acc_custom 16.0]
Progress: Parameterizing module fp_acc_custom_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: fpacc64: "Transforming system: fpacc64"
Info: fpacc64: Running transform generation_view_transform
Info: fpacc64: Running transform generation_view_transform took 0.000s
Info: fp_acc_custom_0: Running transform generation_view_transform
Info: fp_acc_custom_0: Running transform generation_view_transform took 0.000s
Info: fpacc64: Running transform merlin_avalon_transform
Info: fpacc64: Running transform merlin_avalon_transform took 0.008s
Info: fpacc64: "Naming system components in system: fpacc64"
Info: fpacc64: "Processing generation queue"
Info: fpacc64: "Generating: fpacc64"
Info: fpacc64: "Generating: fpacc64_altera_fp_acc_custom_160_bhzzlly"
Info: fp_acc_custom_0: Latency on Arria 10 is 16 cycles
Info: fpacc64: Done "fpacc64" with 2 modules, 4 files
Info: Generating third-party timing and resource estimation model ...
Error: Third-party timing and resource estimation model project creation failed: /tools/Intel/quartus/16.0.0.211/quartus/linux64/quartus_sh -t quartus_greybox.tcl
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Finished: Create HDL design files for synthesis
