{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1507159638671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1507159638672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct  4 17:27:18 2017 " "Processing started: Wed Oct  4 17:27:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1507159638672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1507159638672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1507159638672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1507159640550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1507159640550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/project.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/project.v" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project/synthesis/project.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "project/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "project/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_irq_mapper " "Found entity 1: project_irq_mapper" {  } { { "project/synthesis/submodules/project_irq_mapper.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0 " "Found entity 1: project_mm_interconnect_0" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_avalon_st_adapter " "Found entity 1: project_mm_interconnect_0_avalon_st_adapter" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: project_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_rsp_mux_001 " "Found entity 1: project_mm_interconnect_0_rsp_mux_001" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file project/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662699 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "project/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_rsp_mux " "Found entity 1: project_mm_interconnect_0_rsp_mux" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_rsp_demux " "Found entity 1: project_mm_interconnect_0_rsp_demux" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_cmd_mux_001 " "Found entity 1: project_mm_interconnect_0_cmd_mux_001" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_cmd_mux " "Found entity 1: project_mm_interconnect_0_cmd_mux" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_cmd_demux_001 " "Found entity 1: project_mm_interconnect_0_cmd_demux_001" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_cmd_demux " "Found entity 1: project_mm_interconnect_0_cmd_demux" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662708 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel project_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662709 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel project_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_router_003_default_decode " "Found entity 1: project_mm_interconnect_0_router_003_default_decode" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662710 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_mm_interconnect_0_router_003 " "Found entity 2: project_mm_interconnect_0_router_003" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662710 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel project_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel project_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_router_002_default_decode " "Found entity 1: project_mm_interconnect_0_router_002_default_decode" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662711 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_mm_interconnect_0_router_002 " "Found entity 2: project_mm_interconnect_0_router_002" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel project_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662712 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel project_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at project_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_router_001_default_decode " "Found entity 1: project_mm_interconnect_0_router_001_default_decode" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662713 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_mm_interconnect_0_router_001 " "Found entity 2: project_mm_interconnect_0_router_001" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel project_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at project_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel project_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at project_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1507159662714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file project/synthesis/submodules/project_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 project_mm_interconnect_0_router_default_decode " "Found entity 1: project_mm_interconnect_0_router_default_decode" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662715 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_mm_interconnect_0_router " "Found entity 2: project_mm_interconnect_0_router" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "project/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "project/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "project/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "project/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "project/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file project/synthesis/submodules/project_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_uart_sim_scfifo_w " "Found entity 1: project_uart_sim_scfifo_w" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662732 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_uart_scfifo_w " "Found entity 2: project_uart_scfifo_w" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662732 ""} { "Info" "ISGN_ENTITY_NAME" "3 project_uart_sim_scfifo_r " "Found entity 3: project_uart_sim_scfifo_r" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662732 ""} { "Info" "ISGN_ENTITY_NAME" "4 project_uart_scfifo_r " "Found entity 4: project_uart_scfifo_r" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662732 ""} { "Info" "ISGN_ENTITY_NAME" "5 project_uart " "Found entity 5: project_uart" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_timer " "Found entity 1: project_timer" {  } { { "project/synthesis/submodules/project_timer.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_switch.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_switch " "Found entity 1: project_switch" {  } { { "project/synthesis/submodules/project_switch.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_switch.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_ram " "Found entity 1: project_ram" {  } { { "project/synthesis/submodules/project_ram.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_led.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_led " "Found entity 1: project_led" {  } { { "project/synthesis/submodules/project_led.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu " "Found entity 1: project_cpu" {  } { { "project/synthesis/submodules/project_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu_cpu_debug_slave_wrapper " "Found entity 1: project_cpu_cpu_debug_slave_wrapper" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu_cpu_test_bench " "Found entity 1: project_cpu_cpu_test_bench" {  } { { "project/synthesis/submodules/project_cpu_cpu_test_bench.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu_cpu_debug_slave_sysclk " "Found entity 1: project_cpu_cpu_debug_slave_sysclk" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file project/synthesis/submodules/project_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu_cpu_register_bank_a_module " "Found entity 1: project_cpu_cpu_register_bank_a_module" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "2 project_cpu_cpu_register_bank_b_module " "Found entity 2: project_cpu_cpu_register_bank_b_module" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "3 project_cpu_cpu_nios2_oci_debug " "Found entity 3: project_cpu_cpu_nios2_oci_debug" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "4 project_cpu_cpu_nios2_oci_break " "Found entity 4: project_cpu_cpu_nios2_oci_break" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "5 project_cpu_cpu_nios2_oci_xbrk " "Found entity 5: project_cpu_cpu_nios2_oci_xbrk" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "6 project_cpu_cpu_nios2_oci_dbrk " "Found entity 6: project_cpu_cpu_nios2_oci_dbrk" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "7 project_cpu_cpu_nios2_oci_itrace " "Found entity 7: project_cpu_cpu_nios2_oci_itrace" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "8 project_cpu_cpu_nios2_oci_td_mode " "Found entity 8: project_cpu_cpu_nios2_oci_td_mode" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "9 project_cpu_cpu_nios2_oci_dtrace " "Found entity 9: project_cpu_cpu_nios2_oci_dtrace" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "10 project_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: project_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "11 project_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: project_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "12 project_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: project_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "13 project_cpu_cpu_nios2_oci_fifo " "Found entity 13: project_cpu_cpu_nios2_oci_fifo" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "14 project_cpu_cpu_nios2_oci_pib " "Found entity 14: project_cpu_cpu_nios2_oci_pib" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "15 project_cpu_cpu_nios2_oci_im " "Found entity 15: project_cpu_cpu_nios2_oci_im" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "16 project_cpu_cpu_nios2_performance_monitors " "Found entity 16: project_cpu_cpu_nios2_performance_monitors" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "17 project_cpu_cpu_nios2_avalon_reg " "Found entity 17: project_cpu_cpu_nios2_avalon_reg" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "18 project_cpu_cpu_ociram_sp_ram_module " "Found entity 18: project_cpu_cpu_ociram_sp_ram_module" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "19 project_cpu_cpu_nios2_ocimem " "Found entity 19: project_cpu_cpu_nios2_ocimem" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "20 project_cpu_cpu_nios2_oci " "Found entity 20: project_cpu_cpu_nios2_oci" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""} { "Info" "ISGN_ENTITY_NAME" "21 project_cpu_cpu " "Found entity 21: project_cpu_cpu" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_cpu_cpu_debug_slave_tck " "Found entity 1: project_cpu_cpu_debug_slave_tck" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project/synthesis/submodules/project_button.v 1 1 " "Found 1 design units, including 1 entities, in source file project/synthesis/submodules/project_button.v" { { "Info" "ISGN_ENTITY_NAME" "1 project_button " "Found entity 1: project_button" {  } { { "project/synthesis/submodules/project_button.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_button.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159662767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159662767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1507159663156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_button project_button:button " "Elaborating entity \"project_button\" for hierarchy \"project_button:button\"" {  } { { "project/synthesis/project.v" "button" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159663399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu project_cpu:cpu " "Elaborating entity \"project_cpu\" for hierarchy \"project_cpu:cpu\"" {  } { { "project/synthesis/project.v" "cpu" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159663430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu project_cpu:cpu\|project_cpu_cpu:cpu " "Elaborating entity \"project_cpu_cpu\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\"" {  } { { "project/synthesis/submodules/project_cpu.v" "cpu" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159663443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_test_bench project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_test_bench:the_project_cpu_cpu_test_bench " "Elaborating entity \"project_cpu_cpu_test_bench\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_test_bench:the_project_cpu_cpu_test_bench\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_test_bench" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159663768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_register_bank_a_module project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a " "Elaborating entity \"project_cpu_cpu_register_bank_a_module\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "project_cpu_cpu_register_bank_a" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159663790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_altsyncram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159664396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664413 ""}  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159664413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159664586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159664586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_a_module:project_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_register_bank_b_module project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b " "Elaborating entity \"project_cpu_cpu_register_bank_b_module\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_register_bank_b_module:project_cpu_cpu_register_bank_b\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "project_cpu_cpu_register_bank_b" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci " "Elaborating entity \"project_cpu_cpu_nios2_oci\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_debug project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug " "Elaborating entity \"project_cpu_cpu_nios2_oci_debug\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_debug" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_altera_std_synchronizer" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159664958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_debug:the_project_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664958 ""}  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159664958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_break project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_break:the_project_cpu_cpu_nios2_oci_break " "Elaborating entity \"project_cpu_cpu_nios2_oci_break\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_break:the_project_cpu_cpu_nios2_oci_break\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_break" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159664961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_xbrk project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_xbrk:the_project_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"project_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_xbrk:the_project_cpu_cpu_nios2_oci_xbrk\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_xbrk" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_dbrk project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dbrk:the_project_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"project_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dbrk:the_project_cpu_cpu_nios2_oci_dbrk\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_dbrk" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_itrace project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_itrace:the_project_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"project_cpu_cpu_nios2_oci_itrace\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_itrace:the_project_cpu_cpu_nios2_oci_itrace\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_itrace" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_dtrace project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"project_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_dtrace" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_td_mode project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace\|project_cpu_cpu_nios2_oci_td_mode:project_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"project_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_dtrace:the_project_cpu_cpu_nios2_oci_dtrace\|project_cpu_cpu_nios2_oci_td_mode:project_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "project_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_fifo project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"project_cpu_cpu_nios2_oci_fifo\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_fifo" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_compute_input_tm_cnt project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_project_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"project_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_project_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_fifo_wrptr_inc project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"project_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_fifo_cnt_inc project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_fifo_cnt_inc:the_project_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"project_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_fifo:the_project_cpu_cpu_nios2_oci_fifo\|project_cpu_cpu_nios2_oci_fifo_cnt_inc:the_project_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_pib project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_pib:the_project_cpu_cpu_nios2_oci_pib " "Elaborating entity \"project_cpu_cpu_nios2_oci_pib\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_pib:the_project_cpu_cpu_nios2_oci_pib\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_pib" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_oci_im project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_im:the_project_cpu_cpu_nios2_oci_im " "Elaborating entity \"project_cpu_cpu_nios2_oci_im\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_oci_im:the_project_cpu_cpu_nios2_oci_im\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_oci_im" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_avalon_reg project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_avalon_reg:the_project_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"project_cpu_cpu_nios2_avalon_reg\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_avalon_reg:the_project_cpu_cpu_nios2_avalon_reg\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_avalon_reg" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_nios2_ocimem project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem " "Elaborating entity \"project_cpu_cpu_nios2_ocimem\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_nios2_ocimem" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_ociram_sp_ram_module project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram " "Elaborating entity \"project_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "project_cpu_cpu_ociram_sp_ram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_altsyncram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665332 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665351 ""}  } { { "project/synthesis/submodules/project_cpu_cpu.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159665351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159665430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159665430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_nios2_ocimem:the_project_cpu_cpu_nios2_ocimem\|project_cpu_cpu_ociram_sp_ram_module:project_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_debug_slave_wrapper project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"project_cpu_cpu_debug_slave_wrapper\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\"" {  } { { "project/synthesis/submodules/project_cpu_cpu.v" "the_project_cpu_cpu_debug_slave_wrapper" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_debug_slave_tck project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck " "Elaborating entity \"project_cpu_cpu_debug_slave_tck\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|project_cpu_cpu_debug_slave_tck:the_project_cpu_cpu_debug_slave_tck\"" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "the_project_cpu_cpu_debug_slave_tck" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_cpu_cpu_debug_slave_sysclk project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"project_cpu_cpu_debug_slave_sysclk\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|project_cpu_cpu_debug_slave_sysclk:the_project_cpu_cpu_debug_slave_sysclk\"" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "the_project_cpu_cpu_debug_slave_sysclk" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\"" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "project_cpu_cpu_debug_slave_phy" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\"" {  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665620 ""}  } { { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159665620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665621 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159665628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159666698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"project_cpu:cpu\|project_cpu_cpu:cpu\|project_cpu_cpu_nios2_oci:the_project_cpu_cpu_nios2_oci\|project_cpu_cpu_debug_slave_wrapper:the_project_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:project_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159666985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_led project_led:led " "Elaborating entity \"project_led\" for hierarchy \"project_led:led\"" {  } { { "project/synthesis/project.v" "led" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_ram project_ram:ram " "Elaborating entity \"project_ram\" for hierarchy \"project_ram:ram\"" {  } { { "project/synthesis/project.v" "ram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram project_ram:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"project_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_ram.v" "the_altsyncram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_ram:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"project_ram:ram\|altsyncram:the_altsyncram\"" {  } { { "project/synthesis/submodules/project_ram.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_ram:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"project_ram:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file project_ram.hex " "Parameter \"init_file\" = \"project_ram.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667128 ""}  } { { "project/synthesis/submodules/project_ram.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_ram.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159667128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j3m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j3m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j3m1 " "Found entity 1: altsyncram_j3m1" {  } { { "db/altsyncram_j3m1.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_j3m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159667212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159667212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j3m1 project_ram:ram\|altsyncram:the_altsyncram\|altsyncram_j3m1:auto_generated " "Elaborating entity \"altsyncram_j3m1\" for hierarchy \"project_ram:ram\|altsyncram:the_altsyncram\|altsyncram_j3m1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_switch project_switch:switch " "Elaborating entity \"project_switch\" for hierarchy \"project_switch:switch\"" {  } { { "project/synthesis/project.v" "switch" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_timer project_timer:timer " "Elaborating entity \"project_timer\" for hierarchy \"project_timer:timer\"" {  } { { "project/synthesis/project.v" "timer" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_uart project_uart:uart " "Elaborating entity \"project_uart\" for hierarchy \"project_uart:uart\"" {  } { { "project/synthesis/project.v" "uart" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_uart_scfifo_w project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w " "Elaborating entity \"project_uart_scfifo_w\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\"" {  } { { "project/synthesis/submodules/project_uart.v" "the_project_uart_scfifo_w" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "project/synthesis/submodules/project_uart.v" "wfifo" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667895 ""}  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159667895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159667992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159667992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159667993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159668004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159668004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159668016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159668016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159668088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159668088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159668228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159668228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159668299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159668299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"project_uart:uart\|project_uart_scfifo_w:the_project_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_uart_scfifo_r project_uart:uart\|project_uart_scfifo_r:the_project_uart_scfifo_r " "Elaborating entity \"project_uart_scfifo_r\" for hierarchy \"project_uart:uart\|project_uart_scfifo_r:the_project_uart_scfifo_r\"" {  } { { "project/synthesis/submodules/project_uart.v" "the_project_uart_scfifo_r" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\"" {  } { { "project/synthesis/submodules/project_uart.v" "project_uart_alt_jtag_atlantic" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668799 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\"" {  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1507159668831 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic " "Instantiated megafunction \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668831 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668831 ""}  } { { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1507159668831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668921 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668945 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"project_uart:uart\|alt_jtag_atlantic:project_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/home/carlos/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "project/synthesis/submodules/project_uart.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0 project_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"project_mm_interconnect_0\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\"" {  } { { "project/synthesis/project.v" "mm_interconnect_0" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159668962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cpu_data_master_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 910 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:uart_avalon_jtag_slave_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "uart_avalon_jtag_slave_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "ram_s1_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sseg0_s1_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "sseg0_s1_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "timer_s1_translator" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cpu_data_master_agent" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "project/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router:router " "Elaborating entity \"project_mm_interconnect_0_router\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router:router\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "router" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_default_decode project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router:router\|project_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"project_mm_interconnect_0_router_default_decode\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router:router\|project_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_001 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"project_mm_interconnect_0_router_001\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_001:router_001\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "router_001" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_001_default_decode project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_001:router_001\|project_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"project_mm_interconnect_0_router_001_default_decode\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_001:router_001\|project_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_002 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"project_mm_interconnect_0_router_002\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_002:router_002\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "router_002" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_002_default_decode project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_002:router_002\|project_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"project_mm_interconnect_0_router_002_default_decode\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_002:router_002\|project_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_003 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"project_mm_interconnect_0_router_003\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_003:router_003\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "router_003" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_router_003_default_decode project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_003:router_003\|project_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"project_mm_interconnect_0_router_003_default_decode\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_router_003:router_003\|project_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159669975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_cmd_demux project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"project_mm_interconnect_0_cmd_demux\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cmd_demux" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_cmd_demux_001 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"project_mm_interconnect_0_cmd_demux_001\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_cmd_mux project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"project_mm_interconnect_0_cmd_mux\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cmd_mux" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_cmd_mux_001 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"project_mm_interconnect_0_cmd_mux_001\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_rsp_demux project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"project_mm_interconnect_0_rsp_demux\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "rsp_demux" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_rsp_mux project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"project_mm_interconnect_0_rsp_mux\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "rsp_mux" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "project/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_rsp_mux_001 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"project_mm_interconnect_0_rsp_mux_001\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_avalon_st_adapter project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"project_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0.v" 3986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_mm_interconnect_0_avalon_st_adapter_error_adapter_0 project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"project_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"project_mm_interconnect_0:mm_interconnect_0\|project_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|project_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/project_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "project_irq_mapper project_irq_mapper:irq_mapper " "Elaborating entity \"project_irq_mapper\" for hierarchy \"project_irq_mapper:irq_mapper\"" {  } { { "project/synthesis/project.v" "irq_mapper" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "project/synthesis/project.v" "rst_controller" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "project/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "project/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "project/synthesis/project.v" "rst_controller_001" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "project/synthesis/project.v" "rst_controller_002" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/project/synthesis/project.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1507159670352 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1507159676405 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.10.04.17:28:08 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl " "2017.10.04.17:28:08 Progress: Loading sld415d47b4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159689017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159695158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159695588 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159697896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159698199 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159698478 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159698821 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159698910 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1507159698911 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1507159699748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld415d47b4/alt_sld_fab.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700726 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/db/ip/sld415d47b4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1507159700879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1507159700879 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1507159703820 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/output_files/Proyecto2.map.smsg " "Generated suppressed messages file /home/carlos/Documentos/TEC_2017_IISem/Embebidos/Proyecto2/output_files/Proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1507159704728 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1486 " "Peak virtual memory: 1486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1507159704815 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct  4 17:28:24 2017 " "Processing ended: Wed Oct  4 17:28:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1507159704815 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1507159704815 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:56 " "Total CPU time (on all processors): 00:01:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1507159704815 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1507159704815 ""}
