#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9d25c03dd0 .scope module, "TB_RISCV" "TB_RISCV" 2 5;
 .timescale -9 -11;
v0x7f9d25c23650_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  1 drivers
v0x7f9d25c236f0_0 .net "D_MEM_ADDR", 11 0, L_0x7f9d25c26260;  1 drivers
v0x7f9d25c23790_0 .net "D_MEM_BE", 3 0, L_0x7f9d25c25830;  1 drivers
v0x7f9d25c23820_0 .net "D_MEM_CSN", 0 0, L_0x7f9d25c25990;  1 drivers
v0x7f9d25c238b0_0 .net "D_MEM_DI", 31 0, L_0x7f9d25c249f0;  1 drivers
v0x7f9d25c23980_0 .net "D_MEM_DOUT", 31 0, L_0x7f9d280069c0;  1 drivers
v0x7f9d25c23a10_0 .net "D_MEM_WEN", 0 0, L_0x7f9d25c25670;  1 drivers
v0x7f9d25c23aa0_0 .net "HALT", 0 0, L_0x7f9d25c25d60;  1 drivers
v0x7f9d25c23b70_0 .net "I_MEM_ADDR", 11 0, v0x7f9d25c21e60_0;  1 drivers
v0x7f9d25c23c80_0 .net "I_MEM_CSN", 0 0, L_0x7f9d25c25a70;  1 drivers
v0x7f9d25c23d10_0 .net "I_MEM_DOUT", 31 0, L_0x7f9d2800bc40;  1 drivers
v0x7f9d25c23e20_0 .net "NUM_INST", 31 0, v0x7f9d25c22580_0;  1 drivers
v0x7f9d25c23eb0_0 .net "OUTPUT_PORT", 31 0, L_0x7f9d2800da00;  1 drivers
v0x7f9d25c23f40_0 .net "RF_RA1", 4 0, v0x7f9d25c1dce0_0;  1 drivers
v0x7f9d25c23fd0_0 .net "RF_RA2", 4 0, v0x7f9d25c1de90_0;  1 drivers
v0x7f9d25c24060_0 .net "RF_RD1", 31 0, L_0x7f9d2800dd30;  1 drivers
v0x7f9d25c24170_0 .net "RF_RD2", 31 0, L_0x7f9d2800ab40;  1 drivers
v0x7f9d25c24300_0 .net "RF_WA", 4 0, L_0x7f9d25c24f30;  1 drivers
v0x7f9d25c24390_0 .net "RF_WD", 31 0, L_0x7f9d28006430;  1 drivers
v0x7f9d25c24420_0 .net "RF_WE", 0 0, L_0x7f9d25c25410;  1 drivers
v0x7f9d25c244b0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  1 drivers
v0x7f9d25c24540 .array "TestAns", 0 39, 31 0;
v0x7f9d25c245d0 .array "TestID", 0 39, 39 0;
v0x7f9d25c24660 .array "TestNumInst", 0 39, 31 0;
v0x7f9d25c246f0 .array "TestPassed", 0 39, 0 0;
v0x7f9d25c24780_0 .var "cycle", 31 0;
v0x7f9d25c24830_0 .var "i", 31 0;
L_0x7f9d2800bcb0 .part v0x7f9d25c21e60_0, 2, 10;
S_0x7f9d25c03a70 .scope module, "d_mem1" "SP_SRAM" 2 84, 3 2 0, S_0x7f9d25c03dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 12 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7f9d25c03710 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001100>;
P_0x7f9d25c03750 .param/str "ROMDATA" 0 3 2, "\000";
P_0x7f9d25c03790 .param/l "SIZE" 0 3 2, +C4<00000000000000000001000000000000>;
L_0x7f9d280069c0/d .functor BUFZ 32, v0x7f9d25c15280_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d280069c0 .delay 32 (1000,1000,1000) L_0x7f9d280069c0/d;
v0x7f9d25c048a0_0 .net "ADDR", 11 0, L_0x7f9d25c26260;  alias, 1 drivers
v0x7f9d25c14ec0_0 .net "BE", 3 0, L_0x7f9d25c25830;  alias, 1 drivers
v0x7f9d25c14f60_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c14ff0_0 .net "CSN", 0 0, L_0x7f9d25c25990;  alias, 1 drivers
v0x7f9d25c15080_0 .net "DI", 31 0, L_0x7f9d25c249f0;  alias, 1 drivers
v0x7f9d25c15130_0 .net "DOUT", 31 0, L_0x7f9d280069c0;  alias, 1 drivers
v0x7f9d25c151e0_0 .net "WEN", 0 0, L_0x7f9d25c25670;  alias, 1 drivers
v0x7f9d25c15280_0 .var "outline", 31 0;
v0x7f9d25c15330 .array "ram", 4095 0, 31 0;
v0x7f9d25c15440_0 .var "temp", 31 0;
E_0x7f9d25c03890 .event posedge, v0x7f9d25c14f60_0;
S_0x7f9d25c15550 .scope module, "i_mem1" "SP_SRAM" 2 70, 3 2 0, S_0x7f9d25c03dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "CSN"
    .port_info 2 /INPUT 10 "ADDR"
    .port_info 3 /INPUT 1 "WEN"
    .port_info 4 /INPUT 4 "BE"
    .port_info 5 /INPUT 32 "DI"
    .port_info 6 /OUTPUT 32 "DOUT"
P_0x7f9d25c15710 .param/l "AWIDTH" 0 3 2, +C4<00000000000000000000000000001010>;
P_0x7f9d25c15750 .param/str "ROMDATA" 0 3 2, "/Users/amy_hyunji/Documents/GitHub/Computer_Architecture/lab4/code/testcase/hex/sort.hex";
P_0x7f9d25c15790 .param/l "SIZE" 0 3 2, +C4<00000000000000000000010000000000>;
L_0x7f9d2800bc40/d .functor BUFZ 32, v0x7f9d25c15ed0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d2800bc40 .delay 32 (1000,1000,1000) L_0x7f9d2800bc40/d;
v0x7f9d25c15a90_0 .net "ADDR", 9 0, L_0x7f9d2800bcb0;  1 drivers
L_0x100d6a170 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c15b20_0 .net "BE", 3 0, L_0x100d6a170;  1 drivers
v0x7f9d25c15bb0_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c15c40_0 .net "CSN", 0 0, L_0x7f9d25c25a70;  alias, 1 drivers
o0x100d39398 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7f9d25c15cd0_0 .net "DI", 31 0, o0x100d39398;  0 drivers
v0x7f9d25c15da0_0 .net "DOUT", 31 0, L_0x7f9d2800bc40;  alias, 1 drivers
L_0x100d6a128 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c15e30_0 .net "WEN", 0 0, L_0x100d6a128;  1 drivers
v0x7f9d25c15ed0_0 .var "outline", 31 0;
v0x7f9d25c15f80 .array "ram", 1023 0, 31 0;
v0x7f9d25c16090_0 .var "temp", 31 0;
S_0x7f9d25c161a0 .scope module, "reg_file1" "REG_FILE" 2 99, 4 1 0, S_0x7f9d25c03dd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WE"
    .port_info 2 /INPUT 1 "RSTn"
    .port_info 3 /INPUT 5 "RA1"
    .port_info 4 /INPUT 5 "RA2"
    .port_info 5 /INPUT 5 "WA"
    .port_info 6 /INPUT 32 "WD"
    .port_info 7 /OUTPUT 32 "RD1"
    .port_info 8 /OUTPUT 32 "RD2"
P_0x7f9d25c16370 .param/l "AWIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_0x7f9d25c163b0 .param/l "DWIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
P_0x7f9d25c163f0 .param/l "MDEPTH" 0 4 3, +C4<00000000000000000000000000100000>;
L_0x7f9d2800dd30 .functor BUFZ 32, L_0x7f9d2800dea0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d2800ab40 .functor BUFZ 32, L_0x7f9d28005b80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c166c0_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c16790_0 .net "RA1", 4 0, v0x7f9d25c1dce0_0;  alias, 1 drivers
v0x7f9d25c16820_0 .net "RA2", 4 0, v0x7f9d25c1de90_0;  alias, 1 drivers
v0x7f9d25c168b0_0 .net "RD1", 31 0, L_0x7f9d2800dd30;  alias, 1 drivers
v0x7f9d25c16940_0 .net "RD2", 31 0, L_0x7f9d2800ab40;  alias, 1 drivers
v0x7f9d25c16a10 .array "RF", 0 31, 31 0;
v0x7f9d25c16aa0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  alias, 1 drivers
v0x7f9d25c16b40_0 .net "WA", 4 0, L_0x7f9d25c24f30;  alias, 1 drivers
v0x7f9d25c16bf0_0 .net "WD", 31 0, L_0x7f9d28006430;  alias, 1 drivers
v0x7f9d25c16d00_0 .net "WE", 0 0, L_0x7f9d25c25410;  alias, 1 drivers
v0x7f9d25c16da0_0 .net *"_s0", 31 0, L_0x7f9d2800dea0;  1 drivers
v0x7f9d25c16e50_0 .net *"_s10", 6 0, L_0x7f9d28005c20;  1 drivers
L_0x100d6a200 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c16f00_0 .net *"_s13", 1 0, L_0x100d6a200;  1 drivers
v0x7f9d25c16fb0_0 .net *"_s2", 6 0, L_0x7f9d2800dc90;  1 drivers
L_0x100d6a1b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c17060_0 .net *"_s5", 1 0, L_0x100d6a1b8;  1 drivers
v0x7f9d25c17110_0 .net *"_s8", 31 0, L_0x7f9d28005b80;  1 drivers
L_0x7f9d2800dea0 .array/port v0x7f9d25c16a10, L_0x7f9d2800dc90;
L_0x7f9d2800dc90 .concat [ 5 2 0 0], v0x7f9d25c1dce0_0, L_0x100d6a1b8;
L_0x7f9d28005b80 .array/port v0x7f9d25c16a10, L_0x7f9d28005c20;
L_0x7f9d28005c20 .concat [ 5 2 0 0], v0x7f9d25c1de90_0, L_0x100d6a200;
S_0x7f9d25c172a0 .scope module, "riscv_clkrst1" "RISCV_CLKRST" 2 31, 5 3 0, S_0x7f9d25c03dd0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "CLK"
    .port_info 1 /OUTPUT 1 "RSTn"
L_0x7f9d25c248e0 .functor BUFZ 1, v0x7f9d25c175b0_0, C4<0>, C4<0>, C4<0>;
v0x7f9d25c17450_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c174f0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  alias, 1 drivers
v0x7f9d25c175b0_0 .var "clock_q", 0 0;
v0x7f9d25c17660_0 .var "reset_n_q", 0 0;
E_0x7f9d25c17400 .event edge, v0x7f9d25c175b0_0;
S_0x7f9d25c17710 .scope module, "riscv_top1" "RISCV_TOP" 2 37, 6 1 0, S_0x7f9d25c03dd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /OUTPUT 1 "I_MEM_CSN"
    .port_info 3 /INPUT 32 "I_MEM_DI"
    .port_info 4 /OUTPUT 12 "I_MEM_ADDR"
    .port_info 5 /OUTPUT 1 "D_MEM_CSN"
    .port_info 6 /INPUT 32 "D_MEM_DI"
    .port_info 7 /OUTPUT 32 "D_MEM_DOUT"
    .port_info 8 /OUTPUT 12 "D_MEM_ADDR"
    .port_info 9 /OUTPUT 1 "D_MEM_WEN"
    .port_info 10 /OUTPUT 4 "D_MEM_BE"
    .port_info 11 /OUTPUT 1 "RF_WE"
    .port_info 12 /OUTPUT 5 "RF_RA1"
    .port_info 13 /OUTPUT 5 "RF_RA2"
    .port_info 14 /OUTPUT 5 "RF_WA1"
    .port_info 15 /INPUT 32 "RF_RD1"
    .port_info 16 /INPUT 32 "RF_RD2"
    .port_info 17 /OUTPUT 32 "RF_WD"
    .port_info 18 /OUTPUT 1 "HALT"
    .port_info 19 /OUTPUT 32 "NUM_INST"
    .port_info 20 /OUTPUT 32 "OUTPUT_PORT"
L_0x7f9d25c249f0 .functor BUFZ 32, v0x7f9d25c18560_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d25c25e50 .functor AND 1, v0x7f9d25c193f0_0, v0x7f9d25c1b0f0_0, C4<1>, C4<1>;
L_0x7f9d25c25ec0 .functor OR 1, L_0x7f9d25c25e50, v0x7f9d25c1b050_0, C4<0>, C4<0>;
v0x7f9d25c21110_0 .net "ALUOUT_D", 31 0, L_0x7f9d25c25f30;  1 drivers
v0x7f9d25c21220_0 .net "ALU_CONTROL", 10 0, L_0x7f9d25c25920;  1 drivers
v0x7f9d25c212b0_0 .net "ALU_D", 31 0, L_0x7f9d280072b0;  1 drivers
v0x7f9d25c21340_0 .net "A_OUT", 31 0, L_0x7f9d25c25fa0;  1 drivers
v0x7f9d25c213d0_0 .net "B_OUT", 31 0, v0x7f9d25c18560_0;  1 drivers
v0x7f9d25c214e0_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c21570_0 .net "D_MEM_ADDR", 11 0, L_0x7f9d25c26260;  alias, 1 drivers
v0x7f9d25c21600_0 .net "D_MEM_BE", 3 0, L_0x7f9d25c25830;  alias, 1 drivers
v0x7f9d25c216d0_0 .net "D_MEM_CSN", 0 0, L_0x7f9d25c25990;  alias, 1 drivers
v0x7f9d25c217e0_0 .net "D_MEM_DI", 31 0, L_0x7f9d280069c0;  alias, 1 drivers
v0x7f9d25c218b0_0 .net "D_MEM_DOUT", 31 0, L_0x7f9d25c249f0;  alias, 1 drivers
v0x7f9d25c21940_0 .net "D_MEM_WEN", 0 0, L_0x7f9d25c25670;  alias, 1 drivers
v0x7f9d25c21a10_0 .net "FUNCT3", 2 0, L_0x7f9d25c24e50;  1 drivers
v0x7f9d25c21ae0_0 .net "FUNCT7", 6 0, L_0x7f9d25c24ec0;  1 drivers
v0x7f9d25c21b70_0 .net "HALT", 0 0, L_0x7f9d25c25d60;  alias, 1 drivers
v0x7f9d25c21c00_0 .net "IMMEDIATE", 31 0, L_0x7f9d25c24b80;  1 drivers
v0x7f9d25c21c90_0 .net "IR_WR", 0 0, L_0x7f9d25c255b0;  1 drivers
v0x7f9d25c21e60_0 .var "I_MEM_ADDR", 11 0;
v0x7f9d25c21ef0_0 .net "I_MEM_CSN", 0 0, L_0x7f9d25c25a70;  alias, 1 drivers
v0x7f9d25c21f80_0 .net "I_MEM_DI", 31 0, L_0x7f9d2800bc40;  alias, 1 drivers
v0x7f9d25c22010_0 .net "JALROUT_D", 31 0, L_0x7f9d25c26180;  1 drivers
v0x7f9d25c220a0_0 .net "JALR_D", 31 0, L_0x7f9d28008c10;  1 drivers
v0x7f9d25c22170_0 .net "MUX1", 0 0, L_0x7f9d25c25160;  1 drivers
v0x7f9d25c22240_0 .net "MUX1_OUT", 31 0, L_0x7f9d25c262d0;  1 drivers
v0x7f9d25c22310_0 .net "MUX2", 1 0, L_0x7f9d25c25210;  1 drivers
v0x7f9d25c223e0_0 .net "MUX2_OUT", 31 0, L_0x7f9d280001b0;  1 drivers
v0x7f9d25c224b0_0 .net "MUX4", 1 0, L_0x7f9d25c252a0;  1 drivers
v0x7f9d25c22580_0 .var "NUM_INST", 31 0;
v0x7f9d25c22610_0 .net "OP", 3 0, L_0x7f9d280083c0;  1 drivers
v0x7f9d25c226e0_0 .net "OPCODE", 6 0, L_0x7f9d25c24a60;  1 drivers
v0x7f9d25c22770_0 .net "OUTPUT_PORT", 31 0, L_0x7f9d2800da00;  alias, 1 drivers
v0x7f9d25c22800_0 .net "PC_IN", 31 0, L_0x7f9d25c26360;  1 drivers
v0x7f9d25c228d0_0 .net "PC_OUT", 31 0, L_0x7f9d25c23240;  1 drivers
v0x7f9d25c21d20_0 .net "PC_WR", 0 0, v0x7f9d25c1b050_0;  1 drivers
v0x7f9d25c22b60_0 .net "PC_WRITE_COND", 0 0, v0x7f9d25c1b0f0_0;  1 drivers
v0x7f9d25c22bf0_0 .net "REWR_MUX", 0 0, L_0x7f9d25c25760;  1 drivers
v0x7f9d25c22c80_0 .net "RF_RA1", 4 0, v0x7f9d25c1dce0_0;  alias, 1 drivers
v0x7f9d25c22d50_0 .net "RF_RA2", 4 0, v0x7f9d25c1de90_0;  alias, 1 drivers
v0x7f9d25c22e20_0 .net "RF_RD1", 31 0, L_0x7f9d2800dd30;  alias, 1 drivers
v0x7f9d25c22eb0_0 .net "RF_RD2", 31 0, L_0x7f9d2800ab40;  alias, 1 drivers
v0x7f9d25c22f80_0 .net "RF_WA1", 4 0, L_0x7f9d25c24f30;  alias, 1 drivers
v0x7f9d25c23050_0 .net "RF_WD", 31 0, L_0x7f9d28006430;  alias, 1 drivers
v0x7f9d25c230e0_0 .net "RF_WE", 0 0, L_0x7f9d25c25410;  alias, 1 drivers
v0x7f9d25c231b0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  alias, 1 drivers
v0x7f9d25c232c0_0 .net "TEMP", 11 0, L_0x7f9d25c261f0;  1 drivers
v0x7f9d25c23350_0 .net "ZERO", 0 0, v0x7f9d25c193f0_0;  1 drivers
v0x7f9d25c233e0_0 .net "_NUM_INST", 31 0, L_0x7f9d25c25a00;  1 drivers
v0x7f9d25c23470_0 .net *"_s2", 0 0, L_0x7f9d25c25e50;  1 drivers
E_0x7f9d25c17bb0 .event edge, v0x7f9d25c1cc50_0;
S_0x7f9d25c17bf0 .scope module, "A" "REG" 6 119, 7 29 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7f9d25c25fa0 .functor BUFZ 32, v0x7f9d25c18050_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c17e00_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c17f20_0 .net "IN_VAL", 31 0, L_0x7f9d2800dd30;  alias, 1 drivers
v0x7f9d25c17fc0_0 .net "OUT_VAL", 31 0, L_0x7f9d25c25fa0;  alias, 1 drivers
v0x7f9d25c18050_0 .var "_VAL", 31 0;
S_0x7f9d25c18150 .scope module, "B" "REG" 6 124, 7 29 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
v0x7f9d25c18360_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c183f0_0 .net "IN_VAL", 31 0, L_0x7f9d2800ab40;  alias, 1 drivers
v0x7f9d25c184b0_0 .net "OUT_VAL", 31 0, v0x7f9d25c18560_0;  alias, 1 drivers
v0x7f9d25c18560_0 .var "_VAL", 31 0;
S_0x7f9d25c18660 .scope module, "MREWR_MUX" "ONEBITMUX" 6 156, 8 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /OUTPUT 32 "OUTPUT"
L_0x7f9d28006430 .functor BUFZ 32, v0x7f9d25c18bc0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c188e0_0 .net "INPUT1", 31 0, L_0x7f9d25c25f30;  alias, 1 drivers
v0x7f9d25c189a0_0 .net "INPUT2", 31 0, L_0x7f9d280069c0;  alias, 1 drivers
v0x7f9d25c18a60_0 .net "OUTPUT", 31 0, L_0x7f9d28006430;  alias, 1 drivers
v0x7f9d25c18b30_0 .net "SIGNAL", 0 0, L_0x7f9d25c25760;  alias, 1 drivers
v0x7f9d25c18bc0_0 .var "_OUTPUT", 31 0;
E_0x7f9d25c18890 .event edge, v0x7f9d25c18b30_0, v0x7f9d25c188e0_0, v0x7f9d25c15130_0;
S_0x7f9d25c18ce0 .scope module, "alu" "ALU" 6 177, 9 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "OP"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "Out"
    .port_info 4 /OUTPUT 1 "Zero"
L_0x7f9d280072b0 .functor BUFZ 32, v0x7f9d25c190f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c18f80_0 .net "A", 31 0, L_0x7f9d25c262d0;  alias, 1 drivers
v0x7f9d25c19040_0 .net "B", 31 0, L_0x7f9d280001b0;  alias, 1 drivers
v0x7f9d25c190f0_0 .var "Kout", 31 0;
v0x7f9d25c191b0_0 .net "OP", 3 0, L_0x7f9d280083c0;  alias, 1 drivers
v0x7f9d25c19260_0 .net "Out", 31 0, L_0x7f9d280072b0;  alias, 1 drivers
v0x7f9d25c19350_0 .net "Zero", 0 0, v0x7f9d25c193f0_0;  alias, 1 drivers
v0x7f9d25c193f0_0 .var "_ZERO", 0 0;
E_0x7f9d25c18f40 .event edge, v0x7f9d25c191b0_0, v0x7f9d25c18f80_0, v0x7f9d25c19040_0;
S_0x7f9d25c19510 .scope module, "alucontrol" "ALUCONTROL" 6 184, 10 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "ALU_CONTROL"
    .port_info 1 /INPUT 3 "FUNCT3"
    .port_info 2 /INPUT 7 "FUNCT7"
    .port_info 3 /OUTPUT 4 "CONTROLOUT"
L_0x7f9d280083c0 .functor BUFZ 4, v0x7f9d25c19be0_0, C4<0000>, C4<0000>, C4<0000>;
v0x7f9d25c19760_0 .net "ALU_CONTROL", 10 0, L_0x7f9d25c25920;  alias, 1 drivers
v0x7f9d25c19820_0 .net "CONTROLOUT", 3 0, L_0x7f9d280083c0;  alias, 1 drivers
v0x7f9d25c198e0_0 .net "FUNCT3", 2 0, L_0x7f9d25c24e50;  alias, 1 drivers
v0x7f9d25c19990_0 .net "FUNCT7", 6 0, L_0x7f9d25c24ec0;  alias, 1 drivers
v0x7f9d25c19a40_0 .var "OP", 6 0;
v0x7f9d25c19b30_0 .var "STATE", 3 0;
v0x7f9d25c19be0_0 .var "_CONTROLOUT", 3 0;
E_0x7f9d25c18e90 .event edge, v0x7f9d25c19760_0;
S_0x7f9d25c19cd0 .scope module, "aluout" "REG" 6 114, 7 29 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7f9d25c25f30 .functor BUFZ 32, v0x7f9d25c1a100_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c19ed0_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c19f70_0 .net "IN_VAL", 31 0, L_0x7f9d280072b0;  alias, 1 drivers
v0x7f9d25c1a030_0 .net "OUT_VAL", 31 0, L_0x7f9d25c25f30;  alias, 1 drivers
v0x7f9d25c1a100_0 .var "_VAL", 31 0;
S_0x7f9d25c1a1e0 .scope module, "control" "CONTROL" 6 82, 11 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "OPCODE"
    .port_info 1 /INPUT 1 "RSTn"
    .port_info 2 /INPUT 1 "CLK"
    .port_info 3 /OUTPUT 4 "_D_MEM_BE"
    .port_info 4 /OUTPUT 1 "_MUX1"
    .port_info 5 /OUTPUT 1 "_PC_WR"
    .port_info 6 /OUTPUT 1 "_RF_WE"
    .port_info 7 /OUTPUT 1 "_PC_WRITE_COND"
    .port_info 8 /OUTPUT 1 "_IR_WR"
    .port_info 9 /OUTPUT 1 "_D_MEM_WEN"
    .port_info 10 /OUTPUT 1 "_REWR_MUX"
    .port_info 11 /OUTPUT 1 "_I_MEM_CSN"
    .port_info 12 /OUTPUT 1 "_D_MEM_CSN"
    .port_info 13 /OUTPUT 2 "_MUX2"
    .port_info 14 /OUTPUT 2 "_MUX4"
    .port_info 15 /OUTPUT 11 "_ALU_CONTROL"
    .port_info 16 /OUTPUT 32 "NUM_INST"
L_0x7f9d25c25040 .functor BUFZ 4, v0x7f9d25c1a850_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f9d25c250b0 .functor BUFZ 4, v0x7f9d25c1aef0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f9d25c25160 .functor BUFZ 1, v0x7f9d25c1ab30_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c25210 .functor BUFZ 2, v0x7f9d25c1abd0_0, C4<00>, C4<00>, C4<00>;
L_0x7f9d25c252a0 .functor BUFZ 2, v0x7f9d25c1ace0_0, C4<00>, C4<00>, C4<00>;
L_0x7f9d25c25410 .functor BUFZ 1, v0x7f9d25c1b320_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c255b0 .functor BUFZ 1, v0x7f9d25c1aa90_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c25670 .functor BUFZ 1, v0x7f9d25c1a9f0_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c25760 .functor BUFZ 1, v0x7f9d25c1b190_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c25830 .functor BUFZ 4, v0x7f9d25c1a900_0, C4<0000>, C4<0000>, C4<0000>;
L_0x7f9d25c25920 .functor BUFZ 11, v0x7f9d25c1a640_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0x7f9d25c25a00 .functor BUFZ 32, v0x7f9d25c1b9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d25c25a70 .functor NOT 1, v0x7f9d25c17660_0, C4<0>, C4<0>, C4<0>;
L_0x7f9d25c25990 .functor NOT 1, v0x7f9d25c17660_0, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1a640_0 .var "ALU_CONTROL", 10 0;
v0x7f9d25c1a700_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c1a7a0_0 .net "CUR_STATE", 3 0, L_0x7f9d25c25040;  1 drivers
v0x7f9d25c1a850_0 .var "CUR_STATE_REG", 3 0;
v0x7f9d25c1a900_0 .var "D_MEM_BE", 3 0;
v0x7f9d25c1a9f0_0 .var "D_MEM_WEN", 0 0;
v0x7f9d25c1aa90_0 .var "IR_WR", 0 0;
v0x7f9d25c1ab30_0 .var "MUX1", 0 0;
v0x7f9d25c1abd0_0 .var "MUX2", 1 0;
v0x7f9d25c1ace0_0 .var "MUX4", 1 0;
v0x7f9d25c1ad90_0 .net "NUM_INST", 31 0, L_0x7f9d25c25a00;  alias, 1 drivers
v0x7f9d25c1ae40_0 .net "NXT_STATE", 3 0, L_0x7f9d25c250b0;  1 drivers
v0x7f9d25c1aef0_0 .var "NXT_STATE_REG", 3 0;
v0x7f9d25c1afa0_0 .net "OPCODE", 6 0, L_0x7f9d25c24a60;  alias, 1 drivers
v0x7f9d25c1b050_0 .var "PC_WR", 0 0;
v0x7f9d25c1b0f0_0 .var "PC_WRITE_COND", 0 0;
v0x7f9d25c1b190_0 .var "REWR_MUX", 0 0;
v0x7f9d25c1b320_0 .var "RF_WE", 0 0;
v0x7f9d25c1b3b0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  alias, 1 drivers
v0x7f9d25c1b480_0 .net "_ALU_CONTROL", 10 0, L_0x7f9d25c25920;  alias, 1 drivers
v0x7f9d25c1b510_0 .net "_D_MEM_BE", 3 0, L_0x7f9d25c25830;  alias, 1 drivers
v0x7f9d25c1b5a0_0 .net "_D_MEM_CSN", 0 0, L_0x7f9d25c25990;  alias, 1 drivers
v0x7f9d25c1b630_0 .net "_D_MEM_WEN", 0 0, L_0x7f9d25c25670;  alias, 1 drivers
v0x7f9d25c1b6c0_0 .net "_IR_WR", 0 0, L_0x7f9d25c255b0;  alias, 1 drivers
v0x7f9d25c1b750_0 .net "_I_MEM_CSN", 0 0, L_0x7f9d25c25a70;  alias, 1 drivers
v0x7f9d25c1b7e0_0 .net "_MUX1", 0 0, L_0x7f9d25c25160;  alias, 1 drivers
v0x7f9d25c1b870_0 .net "_MUX2", 1 0, L_0x7f9d25c25210;  alias, 1 drivers
v0x7f9d25c1b900_0 .net "_MUX4", 1 0, L_0x7f9d25c252a0;  alias, 1 drivers
v0x7f9d25c1b9a0_0 .var "_NUMINST", 31 0;
v0x7f9d25c1ba50_0 .net "_PC_WR", 0 0, v0x7f9d25c1b050_0;  alias, 1 drivers
v0x7f9d25c1baf0_0 .net "_PC_WRITE_COND", 0 0, v0x7f9d25c1b0f0_0;  alias, 1 drivers
v0x7f9d25c1bb90_0 .net "_REWR_MUX", 0 0, L_0x7f9d25c25760;  alias, 1 drivers
v0x7f9d25c1bc40_0 .net "_RF_WE", 0 0, L_0x7f9d25c25410;  alias, 1 drivers
E_0x7f9d25c1a5c0 .event edge, v0x7f9d25c1a7a0_0, v0x7f9d25c1afa0_0, v0x7f9d25c16aa0_0;
E_0x7f9d25c1a600 .event negedge, v0x7f9d25c14f60_0;
S_0x7f9d25c1bf70 .scope module, "d_translate" "TRANSLATE" 6 138, 12 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7f9d25c26260 .functor BUFZ 12, v0x7f9d25c1c2b0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7f9d25c1a390_0 .net "E_ADDR", 31 0, L_0x7f9d25c25f30;  alias, 1 drivers
v0x7f9d25c1c210_0 .net "T_ADDR", 11 0, L_0x7f9d25c26260;  alias, 1 drivers
v0x7f9d25c1c2b0_0 .var "temp_T_ADDR", 11 0;
E_0x7f9d25c1c160 .event edge, v0x7f9d25c188e0_0;
S_0x7f9d25c1c390 .scope module, "halt" "HALT" 6 102, 13 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "_Instruction"
    .port_info 1 /INPUT 32 "_RF_RD1"
    .port_info 2 /OUTPUT 1 "_halt"
L_0x7f9d25c25d60 .functor BUFZ 1, v0x7f9d25c1c860_0, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1c670_0 .net "_Instruction", 31 0, L_0x7f9d2800bc40;  alias, 1 drivers
v0x7f9d25c1c740_0 .net "_RF_RD1", 31 0, L_0x7f9d2800dd30;  alias, 1 drivers
v0x7f9d25c1c7d0_0 .net "_halt", 0 0, L_0x7f9d25c25d60;  alias, 1 drivers
v0x7f9d25c1c860_0 .var "reg_halt", 0 0;
E_0x7f9d25c1c630 .event edge, v0x7f9d25c15da0_0, v0x7f9d25c168b0_0;
S_0x7f9d25c1c950 .scope module, "i_translate" "TRANSLATE" 6 134, 12 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "E_ADDR"
    .port_info 1 /OUTPUT 12 "T_ADDR"
L_0x7f9d25c261f0 .functor BUFZ 12, v0x7f9d25c1ccf0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x7f9d25c1cb90_0 .net "E_ADDR", 31 0, L_0x7f9d25c23240;  alias, 1 drivers
v0x7f9d25c1cc50_0 .net "T_ADDR", 11 0, L_0x7f9d25c261f0;  alias, 1 drivers
v0x7f9d25c1ccf0_0 .var "temp_T_ADDR", 11 0;
E_0x7f9d25c1cb40 .event edge, v0x7f9d25c1cb90_0;
S_0x7f9d25c1cdd0 .scope module, "instreg" "INSTREG" 6 69, 14 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "INSTRUCTION"
    .port_info 2 /INPUT 1 "IRWRITE"
    .port_info 3 /OUTPUT 7 "OPCODE"
    .port_info 4 /OUTPUT 32 "IMMEDIATE"
    .port_info 5 /OUTPUT 5 "RS1"
    .port_info 6 /OUTPUT 5 "RS2"
    .port_info 7 /OUTPUT 3 "FUNCT3"
    .port_info 8 /OUTPUT 7 "FUNCT7"
    .port_info 9 /OUTPUT 5 "RD"
L_0x7f9d25c24a60 .functor BUFZ 7, v0x7f9d25c1db80_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7f9d25c24b80 .functor BUFZ 32, v0x7f9d25c1dad0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d25c24e50 .functor BUFZ 3, v0x7f9d25c1d990_0, C4<000>, C4<000>, C4<000>;
L_0x7f9d25c24ec0 .functor BUFZ 7, v0x7f9d25c1da20_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x7f9d25c24f30 .functor BUFZ 5, v0x7f9d25c1dc30_0, C4<00000>, C4<00000>, C4<00000>;
v0x7f9d25c1d100_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c1d2a0_0 .net "FUNCT3", 2 0, L_0x7f9d25c24e50;  alias, 1 drivers
v0x7f9d25c1d340_0 .net "FUNCT7", 6 0, L_0x7f9d25c24ec0;  alias, 1 drivers
v0x7f9d25c1d3d0_0 .net "IMMEDIATE", 31 0, L_0x7f9d25c24b80;  alias, 1 drivers
v0x7f9d25c1d460_0 .net "INSTRUCTION", 31 0, L_0x7f9d2800bc40;  alias, 1 drivers
v0x7f9d25c1d570_0 .net "IRWRITE", 0 0, L_0x7f9d25c255b0;  alias, 1 drivers
v0x7f9d25c1d600_0 .net "OPCODE", 6 0, L_0x7f9d25c24a60;  alias, 1 drivers
v0x7f9d25c1d690_0 .net "RD", 4 0, L_0x7f9d25c24f30;  alias, 1 drivers
v0x7f9d25c1d740_0 .net "RS1", 4 0, v0x7f9d25c1dce0_0;  alias, 1 drivers
v0x7f9d25c1d870_0 .net "RS2", 4 0, v0x7f9d25c1de90_0;  alias, 1 drivers
v0x7f9d25c1d900_0 .var "TEMP_INST", 31 0;
v0x7f9d25c1d990_0 .var "_FUNCT3", 2 0;
v0x7f9d25c1da20_0 .var "_FUNCT7", 6 0;
v0x7f9d25c1dad0_0 .var "_IMMEDIATE", 31 0;
v0x7f9d25c1db80_0 .var "_OPCODE", 6 0;
v0x7f9d25c1dc30_0 .var "_RD", 4 0;
v0x7f9d25c1dce0_0 .var "_RS1", 4 0;
v0x7f9d25c1de90_0 .var "_RS2", 4 0;
E_0x7f9d25c1d0c0 .event edge, v0x7f9d25c1d900_0;
S_0x7f9d25c1e030 .scope module, "isjalr" "ISJALR" 6 171, 15 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A"
    .port_info 1 /INPUT 32 "IMM"
    .port_info 2 /OUTPUT 32 "JALR_OUT"
v0x7f9d25c1e1d0_0 .net "A", 31 0, L_0x7f9d25c25fa0;  alias, 1 drivers
v0x7f9d25c1e2a0_0 .net "IMM", 31 0, L_0x7f9d25c24b80;  alias, 1 drivers
v0x7f9d25c1e350_0 .net "JALR_OUT", 31 0, L_0x7f9d28008c10;  alias, 1 drivers
v0x7f9d25c1e400_0 .var "_JALR_OUT", 0 0;
L_0x100d6a0e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1e4a0_0 .net *"_s3", 30 0, L_0x100d6a0e0;  1 drivers
E_0x7f9d25c1e190 .event edge, v0x7f9d25c17fc0_0, v0x7f9d25c1d3d0_0;
L_0x7f9d28008c10 .concat [ 1 31 0 0], v0x7f9d25c1e400_0, L_0x100d6a0e0;
S_0x7f9d25c1e5c0 .scope module, "jalrreg" "REG" 6 129, 7 29 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 32 "IN_VAL"
    .port_info 2 /OUTPUT 32 "OUT_VAL"
L_0x7f9d25c26180 .functor BUFZ 32, v0x7f9d25c1e9d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c1e7c0_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c1e860_0 .net "IN_VAL", 31 0, L_0x7f9d28008c10;  alias, 1 drivers
v0x7f9d25c1e920_0 .net "OUT_VAL", 31 0, L_0x7f9d25c26180;  alias, 1 drivers
v0x7f9d25c1e9d0_0 .var "_VAL", 31 0;
S_0x7f9d25c1ead0 .scope module, "mux1" "ONEBITMUX" 6 142, 8 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /OUTPUT 32 "OUTPUT"
L_0x7f9d25c262d0 .functor BUFZ 32, v0x7f9d25c1f040_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c1ed40_0 .net "INPUT1", 31 0, L_0x7f9d25c23240;  alias, 1 drivers
v0x7f9d25c1ee10_0 .net "INPUT2", 31 0, L_0x7f9d25c25fa0;  alias, 1 drivers
v0x7f9d25c1eee0_0 .net "OUTPUT", 31 0, L_0x7f9d25c262d0;  alias, 1 drivers
v0x7f9d25c1ef90_0 .net "SIGNAL", 0 0, L_0x7f9d25c25160;  alias, 1 drivers
v0x7f9d25c1f040_0 .var "_OUTPUT", 31 0;
E_0x7f9d25c1ece0 .event edge, v0x7f9d25c1b7e0_0, v0x7f9d25c1cb90_0, v0x7f9d25c17fc0_0;
S_0x7f9d25c1f150 .scope module, "mux2" "TWOBITMUX" 6 162, 16 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 32 "INPUT3"
    .port_info 4 /INPUT 32 "INPUT4"
    .port_info 5 /OUTPUT 32 "OUTPUT"
L_0x7f9d280001b0 .functor BUFZ 32, v0x7f9d25c1f8a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x100d6a050 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1f430_0 .net "INPUT1", 31 0, L_0x100d6a050;  1 drivers
v0x7f9d25c1f4f0_0 .net "INPUT2", 31 0, v0x7f9d25c18560_0;  alias, 1 drivers
v0x7f9d25c1f590_0 .net "INPUT3", 31 0, L_0x7f9d25c24b80;  alias, 1 drivers
L_0x100d6a098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1f680_0 .net "INPUT4", 31 0, L_0x100d6a098;  1 drivers
v0x7f9d25c1f720_0 .net "OUTPUT", 31 0, L_0x7f9d280001b0;  alias, 1 drivers
v0x7f9d25c1f7f0_0 .net "SIGNAL", 1 0, L_0x7f9d25c25210;  alias, 1 drivers
v0x7f9d25c1f8a0_0 .var "_OUTPUT", 31 0;
E_0x7f9d25c1f3c0/0 .event edge, v0x7f9d25c1b870_0, v0x7f9d25c1f430_0, v0x7f9d25c184b0_0, v0x7f9d25c1d3d0_0;
E_0x7f9d25c1f3c0/1 .event edge, v0x7f9d25c1f680_0;
E_0x7f9d25c1f3c0 .event/or E_0x7f9d25c1f3c0/0, E_0x7f9d25c1f3c0/1;
S_0x7f9d25c1f9c0 .scope module, "mux4" "TWOBITMUX" 6 148, 16 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "SIGNAL"
    .port_info 1 /INPUT 32 "INPUT1"
    .port_info 2 /INPUT 32 "INPUT2"
    .port_info 3 /INPUT 32 "INPUT3"
    .port_info 4 /INPUT 32 "INPUT4"
    .port_info 5 /OUTPUT 32 "OUTPUT"
L_0x7f9d25c26360 .functor BUFZ 32, v0x7f9d25c200e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c1fc70_0 .net "INPUT1", 31 0, L_0x7f9d280072b0;  alias, 1 drivers
v0x7f9d25c1fd60_0 .net "INPUT2", 31 0, L_0x7f9d25c26180;  alias, 1 drivers
v0x7f9d25c1fe00_0 .net "INPUT3", 31 0, L_0x7f9d25c25f30;  alias, 1 drivers
L_0x100d6a008 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f9d25c1feb0_0 .net "INPUT4", 31 0, L_0x100d6a008;  1 drivers
v0x7f9d25c1ff50_0 .net "OUTPUT", 31 0, L_0x7f9d25c26360;  alias, 1 drivers
v0x7f9d25c20040_0 .net "SIGNAL", 1 0, L_0x7f9d25c252a0;  alias, 1 drivers
v0x7f9d25c200e0_0 .var "_OUTPUT", 31 0;
E_0x7f9d25c1fc00/0 .event edge, v0x7f9d25c1b900_0, v0x7f9d25c19260_0, v0x7f9d25c1e920_0, v0x7f9d25c188e0_0;
E_0x7f9d25c1fc00/1 .event edge, v0x7f9d25c1feb0_0;
E_0x7f9d25c1fc00 .event/or E_0x7f9d25c1fc00/0, E_0x7f9d25c1fc00/1;
S_0x7f9d25c20210 .scope module, "outputport" "OUTPUTPORT" 6 190, 17 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "REGWRVAL"
    .port_info 1 /INPUT 1 "ZERO"
    .port_info 2 /INPUT 12 "DMEMADDR"
    .port_info 3 /INPUT 7 "OPCODE"
    .port_info 4 /OUTPUT 32 "OUTPUT"
L_0x7f9d2800da00 .functor BUFZ 32, v0x7f9d25c20920_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c20520_0 .net "DMEMADDR", 11 0, L_0x7f9d25c26260;  alias, 1 drivers
v0x7f9d25c20610_0 .net "OPCODE", 6 0, L_0x7f9d25c24a60;  alias, 1 drivers
v0x7f9d25c206f0_0 .net "OUTPUT", 31 0, L_0x7f9d2800da00;  alias, 1 drivers
v0x7f9d25c20780_0 .net "REGWRVAL", 31 0, L_0x7f9d28006430;  alias, 1 drivers
v0x7f9d25c20850_0 .net "ZERO", 0 0, v0x7f9d25c193f0_0;  alias, 1 drivers
v0x7f9d25c20920_0 .var "_OUTPUT", 31 0;
E_0x7f9d25c204c0 .event edge, v0x7f9d25c1afa0_0, v0x7f9d25c048a0_0, v0x7f9d25c19350_0, v0x7f9d25c16bf0_0;
S_0x7f9d25c20a20 .scope module, "pc" "CONTROLREG" 6 107, 7 1 0, S_0x7f9d25c17710;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK"
    .port_info 1 /INPUT 1 "WREN"
    .port_info 2 /INPUT 32 "IN_VAL"
    .port_info 3 /INPUT 1 "RSTn"
    .port_info 4 /OUTPUT 32 "OUT_VAL"
L_0x7f9d25c23240 .functor BUFZ 32, v0x7f9d25c21000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d25c20c50_0 .net "CLK", 0 0, L_0x7f9d25c248e0;  alias, 1 drivers
v0x7f9d25c20cf0_0 .net "IN_VAL", 31 0, L_0x7f9d25c26360;  alias, 1 drivers
v0x7f9d25c20db0_0 .net "OUT_VAL", 31 0, L_0x7f9d25c23240;  alias, 1 drivers
v0x7f9d25c20ea0_0 .net "RSTn", 0 0, v0x7f9d25c17660_0;  alias, 1 drivers
v0x7f9d25c20f30_0 .net "WREN", 0 0, L_0x7f9d25c25ec0;  1 drivers
v0x7f9d25c21000_0 .var "_VAL", 31 0;
    .scope S_0x7f9d25c172a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c175b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c17660_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f9d25c172a0;
T_1 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c175b0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c17660_0, 0;
    %end;
    .thread T_1;
    .scope S_0x7f9d25c172a0;
T_2 ;
    %wait E_0x7f9d25c17400;
    %delay 5000, 0;
    %load/vec4 v0x7f9d25c175b0_0;
    %inv;
    %assign/vec4 v0x7f9d25c175b0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f9d25c1cdd0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c1d900_0, 0, 32;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9d25c1db80_0, 0, 7;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c1dad0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d25c1dce0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d25c1de90_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7f9d25c1d990_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9d25c1da20_0, 0, 7;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7f9d25c1dc30_0, 0, 5;
    %end;
    .thread T_3;
    .scope S_0x7f9d25c1cdd0;
T_4 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c1d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7f9d25c1d460_0;
    %assign/vec4 v0x7f9d25c1d900_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f9d25c1cdd0;
T_5 ;
    %wait E_0x7f9d25c1d0c0;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 5, 15, 5;
    %store/vec4 v0x7f9d25c1dce0_0, 0, 5;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 5, 20, 6;
    %store/vec4 v0x7f9d25c1de90_0, 0, 5;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 5, 7, 4;
    %store/vec4 v0x7f9d25c1dc30_0, 0, 5;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 3, 12, 5;
    %store/vec4 v0x7f9d25c1d990_0, 0, 3;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 7, 25, 6;
    %store/vec4 v0x7f9d25c1da20_0, 0, 7;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x7f9d25c1db80_0, 0, 7;
    %load/vec4 v0x7f9d25c1db80_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 5;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 7;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 8, 12, 5;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 8;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 1, 20, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 10, 21, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 10;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 0, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 11;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2047, 0, 11;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 11;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 12;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 12;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 12, 20, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 12;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1048575, 0, 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 20;
T_5.16 ;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 4;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 6;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1d900_0;
    %parti/s 1, 31, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 1;
    %load/vec4 v0x7f9d25c1dad0_0;
    %parti/s 1, 12, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.17, 4;
    %pushi/vec4 0, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 19;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 524287, 0, 19;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c1dad0_0, 4, 19;
T_5.18 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9d25c1a1e0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d25c1b9a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1a850_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d25c1ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7f9d25c1a900_0, 0;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %end;
    .thread T_6;
    .scope S_0x7f9d25c1a1e0;
T_7 ;
    %wait E_0x7f9d25c1a600;
    %load/vec4 v0x7f9d25c1b3b0_0;
    %load/vec4 v0x7f9d25c1aef0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x7f9d25c1b9a0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f9d25c1b9a0_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7f9d25c1a1e0;
T_8 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c1ae40_0;
    %store/vec4 v0x7f9d25c1a850_0, 0, 4;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7f9d25c1a1e0;
T_9 ;
    %wait E_0x7f9d25c1a5c0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %jmp T_9.12;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %load/vec4 v0x7f9d25c1b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.14;
T_9.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
T_9.14 ;
    %jmp T_9.12;
T_9.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d25c1ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.17 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.19 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d25c1ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7f9d25c1a900_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %jmp T_9.27;
T_9.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.27;
T_9.25 ;
    %vpi_call 11 150 "$display", "LWLWLWLW" {0 0 0};
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.27;
T_9.27 ;
    %pop/vec4 1;
    %jmp T_9.12;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b190_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d25c1ace0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7f9d25c1ace0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %load/vec4 v0x7f9d25c1afa0_0;
    %load/vec4 v0x7f9d25c1a7a0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d25c1a640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1ab30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d25c1abd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b190_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1b0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d25c1aa90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d25c1a9f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7f9d25c1aef0_0, 0;
    %jmp T_9.12;
T_9.12 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7f9d25c1c390;
T_10 ;
    %wait E_0x7f9d25c1c630;
    %load/vec4 v0x7f9d25c1c670_0;
    %pushi/vec4 32871, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c1c740_0;
    %pushi/vec4 12, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c1c860_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c1c860_0, 0, 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7f9d25c20a20;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c21000_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_0x7f9d25c20a20;
T_12 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c20ea0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c21000_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7f9d25c20f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7f9d25c20cf0_0;
    %store/vec4 v0x7f9d25c21000_0, 0, 32;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7f9d25c19cd0;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c1a100_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x7f9d25c19cd0;
T_14 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c19f70_0;
    %store/vec4 v0x7f9d25c1a100_0, 0, 32;
    %jmp T_14;
    .thread T_14;
    .scope S_0x7f9d25c17bf0;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c18050_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x7f9d25c17bf0;
T_16 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c17f20_0;
    %store/vec4 v0x7f9d25c18050_0, 0, 32;
    %jmp T_16;
    .thread T_16;
    .scope S_0x7f9d25c18150;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c18560_0, 0, 32;
    %end;
    .thread T_17;
    .scope S_0x7f9d25c18150;
T_18 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c183f0_0;
    %store/vec4 v0x7f9d25c18560_0, 0, 32;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7f9d25c1e5c0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c1e9d0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x7f9d25c1e5c0;
T_20 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c1e860_0;
    %store/vec4 v0x7f9d25c1e9d0_0, 0, 32;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7f9d25c1c950;
T_21 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7f9d25c1ccf0_0, 0, 12;
    %end;
    .thread T_21;
    .scope S_0x7f9d25c1c950;
T_22 ;
    %wait E_0x7f9d25c1cb40;
    %load/vec4 v0x7f9d25c1cb90_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7f9d25c1ccf0_0, 0, 12;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7f9d25c1bf70;
T_23 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7f9d25c1c2b0_0, 0, 12;
    %end;
    .thread T_23;
    .scope S_0x7f9d25c1bf70;
T_24 ;
    %wait E_0x7f9d25c1c160;
    %load/vec4 v0x7f9d25c1a390_0;
    %pushi/vec4 4095, 0, 32;
    %and;
    %pad/u 12;
    %store/vec4 v0x7f9d25c1c2b0_0, 0, 12;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7f9d25c1ead0;
T_25 ;
    %wait E_0x7f9d25c1ece0;
    %load/vec4 v0x7f9d25c1ef90_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_25.0, 4;
    %load/vec4 v0x7f9d25c1ed40_0;
    %store/vec4 v0x7f9d25c1f040_0, 0, 32;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x7f9d25c1ee10_0;
    %store/vec4 v0x7f9d25c1f040_0, 0, 32;
T_25.1 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7f9d25c1f9c0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c200e0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x7f9d25c1f9c0;
T_27 ;
    %wait E_0x7f9d25c1fc00;
    %load/vec4 v0x7f9d25c20040_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7f9d25c1fc70_0;
    %store/vec4 v0x7f9d25c200e0_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7f9d25c20040_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_27.2, 4;
    %load/vec4 v0x7f9d25c1fd60_0;
    %store/vec4 v0x7f9d25c200e0_0, 0, 32;
    %jmp T_27.3;
T_27.2 ;
    %load/vec4 v0x7f9d25c20040_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_27.4, 4;
    %load/vec4 v0x7f9d25c1fe00_0;
    %store/vec4 v0x7f9d25c200e0_0, 0, 32;
    %jmp T_27.5;
T_27.4 ;
    %load/vec4 v0x7f9d25c1feb0_0;
    %store/vec4 v0x7f9d25c200e0_0, 0, 32;
T_27.5 ;
T_27.3 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7f9d25c18660;
T_28 ;
    %wait E_0x7f9d25c18890;
    %load/vec4 v0x7f9d25c18b30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7f9d25c188e0_0;
    %store/vec4 v0x7f9d25c18bc0_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x7f9d25c189a0_0;
    %store/vec4 v0x7f9d25c18bc0_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7f9d25c1f150;
T_29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c1f8a0_0, 0, 32;
    %end;
    .thread T_29;
    .scope S_0x7f9d25c1f150;
T_30 ;
    %wait E_0x7f9d25c1f3c0;
    %load/vec4 v0x7f9d25c1f7f0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0x7f9d25c1f430_0;
    %store/vec4 v0x7f9d25c1f8a0_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x7f9d25c1f7f0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x7f9d25c1f4f0_0;
    %store/vec4 v0x7f9d25c1f8a0_0, 0, 32;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x7f9d25c1f7f0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_30.4, 4;
    %load/vec4 v0x7f9d25c1f590_0;
    %store/vec4 v0x7f9d25c1f8a0_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %load/vec4 v0x7f9d25c1f680_0;
    %store/vec4 v0x7f9d25c1f8a0_0, 0, 32;
T_30.5 ;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7f9d25c1e030;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c1e400_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x7f9d25c1e030;
T_32 ;
    %wait E_0x7f9d25c1e190;
    %load/vec4 v0x7f9d25c1e1d0_0;
    %load/vec4 v0x7f9d25c1e2a0_0;
    %add;
    %pushi/vec4 4294967294, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x7f9d25c1e400_0, 0, 1;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x7f9d25c18ce0;
T_33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x7f9d25c18ce0;
T_34 ;
    %wait E_0x7f9d25c18f40;
    %load/vec4 v0x7f9d25c191b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_34.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_34.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_34.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_34.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_34.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_34.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_34.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_34.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_34.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_34.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_34.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_34.15, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.0 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %add;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.1 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %sub;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.2 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.3 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/s;
    %jmp/0xz  T_34.18, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.19;
T_34.18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
T_34.19 ;
    %jmp T_34.17;
T_34.4 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/u;
    %jmp/0xz  T_34.20, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.21;
T_34.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
T_34.21 ;
    %jmp T_34.17;
T_34.5 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %xor;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.6 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.7 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.8 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %or;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.9 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %and;
    %store/vec4 v0x7f9d25c190f0_0, 0, 32;
    %jmp T_34.17;
T_34.10 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/e;
    %jmp/0xz  T_34.22, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.23;
T_34.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.23 ;
    %jmp T_34.17;
T_34.11 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/ne;
    %jmp/0xz  T_34.24, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.25;
T_34.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.25 ;
    %jmp T_34.17;
T_34.12 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/s;
    %jmp/0xz  T_34.26, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.27;
T_34.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.27 ;
    %jmp T_34.17;
T_34.13 ;
    %load/vec4 v0x7f9d25c19040_0;
    %load/vec4 v0x7f9d25c18f80_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_34.28, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.29;
T_34.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.29 ;
    %jmp T_34.17;
T_34.14 ;
    %load/vec4 v0x7f9d25c18f80_0;
    %load/vec4 v0x7f9d25c19040_0;
    %cmp/u;
    %jmp/0xz  T_34.30, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.31;
T_34.30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.31 ;
    %jmp T_34.17;
T_34.15 ;
    %load/vec4 v0x7f9d25c19040_0;
    %load/vec4 v0x7f9d25c18f80_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_34.32, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
    %jmp T_34.33;
T_34.32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d25c193f0_0, 0, 1;
T_34.33 ;
    %jmp T_34.17;
T_34.17 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x7f9d25c19510;
T_35 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7f9d25c19a40_0, 0, 7;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19b30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_0x7f9d25c19510;
T_36 ;
    %wait E_0x7f9d25c18e90;
    %load/vec4 v0x7f9d25c19760_0;
    %parti/s 7, 4, 4;
    %store/vec4 v0x7f9d25c19a40_0, 0, 7;
    %load/vec4 v0x7f9d25c19760_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x7f9d25c19b30_0, 0, 4;
    %load/vec4 v0x7f9d25c19b30_0;
    %cmpi/e 1, 0, 4;
    %jmp/0xz  T_36.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.3;
T_36.2 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.5;
T_36.4 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_36.6, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.7;
T_36.6 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c19a40_0;
    %pushi/vec4 3, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.8, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c19a40_0;
    %pushi/vec4 35, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.10, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.11;
T_36.10 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c19a40_0;
    %pushi/vec4 51, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.12, 8;
    %load/vec4 v0x7f9d25c19990_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_36.14, 4;
    %load/vec4 v0x7f9d25c198e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.18, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.19, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.20, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.21, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.22, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.23, 6;
    %jmp T_36.24;
T_36.16 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.18 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.19 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.20 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.21 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.22 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.23 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.24;
T_36.24 ;
    %pop/vec4 1;
    %jmp T_36.15;
T_36.14 ;
    %load/vec4 v0x7f9d25c198e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.26, 6;
    %jmp T_36.27;
T_36.25 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.27;
T_36.26 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.27;
T_36.27 ;
    %pop/vec4 1;
T_36.15 ;
    %jmp T_36.13;
T_36.12 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %pushi/vec4 5, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c19a40_0;
    %pushi/vec4 19, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.28, 8;
    %load/vec4 v0x7f9d25c198e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.35, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.36, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.37, 6;
    %jmp T_36.38;
T_36.30 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.32 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.33 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.34 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.35 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.36 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.38;
T_36.37 ;
    %load/vec4 v0x7f9d25c19990_0;
    %cmpi/e 0, 0, 7;
    %jmp/0xz  T_36.39, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.40;
T_36.39 ;
    %load/vec4 v0x7f9d25c19990_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_36.41, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
T_36.41 ;
T_36.40 ;
    %jmp T_36.38;
T_36.38 ;
    %pop/vec4 1;
    %jmp T_36.29;
T_36.28 ;
    %load/vec4 v0x7f9d25c19b30_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7f9d25c19a40_0;
    %pushi/vec4 99, 0, 7;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.43, 8;
    %load/vec4 v0x7f9d25c198e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.45, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_36.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_36.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_36.50, 6;
    %jmp T_36.51;
T_36.45 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.46 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.47 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.48 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.49 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.50 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x7f9d25c19be0_0, 0, 4;
    %jmp T_36.51;
T_36.51 ;
    %pop/vec4 1;
T_36.43 ;
T_36.29 ;
T_36.13 ;
T_36.11 ;
T_36.9 ;
T_36.7 ;
T_36.5 ;
T_36.3 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x7f9d25c20210;
T_37 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c20920_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x7f9d25c20210;
T_38 ;
    %wait E_0x7f9d25c204c0;
    %load/vec4 v0x7f9d25c20610_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %load/vec4 v0x7f9d25c20780_0;
    %store/vec4 v0x7f9d25c20920_0, 0, 32;
    %jmp T_38.3;
T_38.0 ;
    %load/vec4 v0x7f9d25c20520_0;
    %pad/u 32;
    %store/vec4 v0x7f9d25c20920_0, 0, 32;
    %jmp T_38.3;
T_38.1 ;
    %load/vec4 v0x7f9d25c20850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f9d25c20920_0, 0, 32;
    %jmp T_38.5;
T_38.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c20920_0, 0, 32;
T_38.5 ;
    %jmp T_38.3;
T_38.3 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x7f9d25c17710;
T_39 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x7f9d25c21e60_0, 0, 12;
    %end;
    .thread T_39;
    .scope S_0x7f9d25c17710;
T_40 ;
    %wait E_0x7f9d25c17bb0;
    %load/vec4 v0x7f9d25c232c0_0;
    %cassign/vec4 v0x7f9d25c21e60_0;
    %cassign/link v0x7f9d25c21e60_0, v0x7f9d25c232c0_0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x7f9d25c17710;
T_41 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c233e0_0;
    %assign/vec4 v0x7f9d25c22580_0, 0;
    %load/vec4 v0x7f9d25c231b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %vpi_call 6 56 "$display", "NUM_INST : %d, INSTRUCTION: %h, OPCODE: %b", v0x7f9d25c22580_0, v0x7f9d25c21f80_0, v0x7f9d25c226e0_0 {0 0 0};
    %vpi_call 6 57 "$display", "%d: MUX1_OUT : %d", v0x7f9d25c22170_0, v0x7f9d25c22240_0 {0 0 0};
    %vpi_call 6 58 "$display", "%d: MUX2_OUT : %d", v0x7f9d25c22310_0, v0x7f9d25c223e0_0 {0 0 0};
    %load/vec4 v0x7f9d25c23350_0;
    %load/vec4 v0x7f9d25c22b60_0;
    %and;
    %load/vec4 v0x7f9d25c21d20_0;
    %or;
    %vpi_call 6 59 "$display", "IR_WR: %b, PC_WR: %b, PC_OUT: %d, I_MEM_ADDR: %d", v0x7f9d25c21c90_0, S<0,vec4,u1>, v0x7f9d25c228d0_0, v0x7f9d25c21e60_0 {1 0 0};
    %vpi_call 6 60 "$display", "ALUOUT_D : %d, ALU_D: %d", v0x7f9d25c21110_0, v0x7f9d25c212b0_0 {0 0 0};
    %vpi_call 6 61 "$display", "D_MEM_DOUT: %b", v0x7f9d25c218b0_0 {0 0 0};
    %vpi_call 6 62 "$display", "D_MEM_WEN: %b, D_MEM_ADDR: %d", v0x7f9d25c21940_0, v0x7f9d25c21570_0 {0 0 0};
    %vpi_call 6 63 "$display", "RF_RA1: %d, RF_RA2: %d, RF_WA: %d ", v0x7f9d25c22c80_0, v0x7f9d25c22d50_0, v0x7f9d25c22f80_0 {0 0 0};
    %vpi_call 6 64 "$display", "--------------------" {0 0 0};
T_41.0 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x7f9d25c15550;
T_42 ;
    %vpi_call 3 19 "$readmemh", P_0x7f9d25c15750, v0x7f9d25c15f80 {0 0 0};
    %end;
    .thread T_42;
    .scope S_0x7f9d25c15550;
T_43 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c15c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x7f9d25c15e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.2, 8;
    %load/vec4 v0x7f9d25c15a90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7f9d25c15f80, 4;
    %store/vec4 v0x7f9d25c15ed0_0, 0, 32;
    %jmp T_43.3;
T_43.2 ;
    %load/vec4 v0x7f9d25c15a90_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x7f9d25c15f80, 4;
    %store/vec4 v0x7f9d25c16090_0, 0, 32;
    %load/vec4 v0x7f9d25c15b20_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.4, 8;
    %load/vec4 v0x7f9d25c15cd0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c16090_0, 4, 8;
T_43.4 ;
    %load/vec4 v0x7f9d25c15b20_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.6, 8;
    %load/vec4 v0x7f9d25c15cd0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c16090_0, 4, 8;
T_43.6 ;
    %load/vec4 v0x7f9d25c15b20_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.8, 8;
    %load/vec4 v0x7f9d25c15cd0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c16090_0, 4, 8;
T_43.8 ;
    %load/vec4 v0x7f9d25c15b20_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.10, 8;
    %load/vec4 v0x7f9d25c15cd0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c16090_0, 4, 8;
T_43.10 ;
    %load/vec4 v0x7f9d25c16090_0;
    %load/vec4 v0x7f9d25c15a90_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x7f9d25c15f80, 4, 0;
T_43.3 ;
T_43.0 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x7f9d25c03a70;
T_44 ;
    %end;
    .thread T_44;
    .scope S_0x7f9d25c03a70;
T_45 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c14ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x7f9d25c151e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.2, 8;
    %load/vec4 v0x7f9d25c048a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7f9d25c15330, 4;
    %store/vec4 v0x7f9d25c15280_0, 0, 32;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x7f9d25c048a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x7f9d25c15330, 4;
    %store/vec4 v0x7f9d25c15440_0, 0, 32;
    %load/vec4 v0x7f9d25c14ec0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.4, 8;
    %load/vec4 v0x7f9d25c15080_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c15440_0, 4, 8;
T_45.4 ;
    %load/vec4 v0x7f9d25c14ec0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.6, 8;
    %load/vec4 v0x7f9d25c15080_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c15440_0, 4, 8;
T_45.6 ;
    %load/vec4 v0x7f9d25c14ec0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.8, 8;
    %load/vec4 v0x7f9d25c15080_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c15440_0, 4, 8;
T_45.8 ;
    %load/vec4 v0x7f9d25c14ec0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.10, 8;
    %load/vec4 v0x7f9d25c15080_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7f9d25c15440_0, 4, 8;
T_45.10 ;
    %load/vec4 v0x7f9d25c15440_0;
    %load/vec4 v0x7f9d25c048a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %store/vec4a v0x7f9d25c15330, 4, 0;
T_45.3 ;
T_45.0 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x7f9d25c161a0;
T_46 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c16d00_0;
    %load/vec4 v0x7f9d25c16b40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x7f9d25c16bf0_0;
    %load/vec4 v0x7f9d25c16b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x7f9d25c16aa0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.2, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 3840, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
    %jmp T_46.3;
T_46.2 ;
    %load/vec4 v0x7f9d25c16b40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7f9d25c16a10, 4;
    %load/vec4 v0x7f9d25c16b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c16a10, 0, 4;
T_46.3 ;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x7f9d25c03dd0;
T_47 ;
    %vpi_call 2 116 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 2 117 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9d25c03dd0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d25c24780_0, 0;
    %delay 1410065408, 2;
    %vpi_call 2 120 "$finish" {0 0 0};
    %end;
    .thread T_47;
    .scope S_0x7f9d25c03dd0;
T_48 ;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3840, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 14, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3824, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 18, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3820, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 22, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 33, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 43, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3824, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 49, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 52, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 60, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 66, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 70, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 256, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 49, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 512, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3700, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 784, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3772, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 1056, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 1312, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 1568, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 1856, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 60, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2064, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 26, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2176, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3716, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2304, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2592, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 104, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 50, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2848, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 2960, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 49, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3104, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 28, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 50, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3124, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 29, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 51, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3328, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3676, 0, 32;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 52, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3464, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3668, 0, 32;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 53, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3584, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 108, 0, 32;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 54, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 3820, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 3700, 0, 32;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 55, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 4095, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 24, 0, 32;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 56, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 4384, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 51, 0, 32; draw_string_vec4
    %pushi/vec4 57, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 4624, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %pushi/vec4 52, 0, 32; draw_string_vec4
    %pushi/vec4 48, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c245d0, 0, 4;
    %pushi/vec4 4928, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24660, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c24540, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %end;
    .thread T_48;
    .scope S_0x7f9d25c03dd0;
T_49 ;
    %wait E_0x7f9d25c03890;
    %load/vec4 v0x7f9d25c244b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x7f9d25c24780_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7f9d25c24780_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d25c24830_0, 0, 32;
T_49.2 ;
    %load/vec4 v0x7f9d25c24830_0;
    %cmpi/u 40, 0, 32;
    %jmp/0xz T_49.3, 5;
    %load/vec4 v0x7f9d25c23e20_0;
    %ix/getv 4, v0x7f9d25c24830_0;
    %load/vec4a v0x7f9d25c24660, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv 4, v0x7f9d25c24830_0;
    %load/vec4a v0x7f9d25c246f0, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.4, 8;
    %load/vec4 v0x7f9d25c23eb0_0;
    %ix/getv 4, v0x7f9d25c24830_0;
    %load/vec4a v0x7f9d25c24540, 4;
    %cmp/e;
    %jmp/0xz  T_49.6, 4;
    %pushi/vec4 1, 0, 1;
    %ix/getv 3, v0x7f9d25c24830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %jmp T_49.7;
T_49.6 ;
    %pushi/vec4 0, 0, 1;
    %ix/getv 3, v0x7f9d25c24830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d25c246f0, 0, 4;
    %vpi_call 2 186 "$display", "Test #%s has been failed!", &A<v0x7f9d25c245d0, v0x7f9d25c24830_0 > {0 0 0};
    %vpi_call 2 187 "$display", "output_port = 0x%0x (Ans : 0x%0x)", v0x7f9d25c23eb0_0, &A<v0x7f9d25c24540, v0x7f9d25c24830_0 > {0 0 0};
    %vpi_call 2 188 "$finish" {0 0 0};
T_49.7 ;
T_49.4 ;
    %load/vec4 v0x7f9d25c24830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d25c24830_0, 0, 32;
    %jmp T_49.2;
T_49.3 ;
    %load/vec4 v0x7f9d25c23aa0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_49.8, 4;
    %vpi_call 2 194 "$display", "Finish: %d cycle", v0x7f9d25c24780_0 {0 0 0};
    %vpi_call 2 195 "$display", "Success." {0 0 0};
    %vpi_call 2 196 "$finish" {0 0 0};
T_49.8 ;
T_49.0 ;
    %jmp T_49;
    .thread T_49;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "../testbench/TB_RISCV_sort.v";
    "Mem_Model.v";
    "REG_FILE.v";
    "RISCV_CLKRST.v";
    "RISCV_TOP.v";
    "reg.v";
    "onebitmux.v";
    "alu.v";
    "alucontrol.v";
    "controller.v";
    "translate.v";
    "halt.v";
    "instreg.v";
    "isJALR.v";
    "twobitmux.v";
    "outputport.v";
