///Register `ADDRMAP9` reader
pub type R = crate::R<ADDRMAP9rs>;
///Register `ADDRMAP9` writer
pub type W = crate::W<ADDRMAP9rs>;
///Field `ADDRMAP_ROW_B2` reader - ADDRMAP_ROW_B2
pub type ADDRMAP_ROW_B2_R = crate::FieldReader;
///Field `ADDRMAP_ROW_B2` writer - ADDRMAP_ROW_B2
pub type ADDRMAP_ROW_B2_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `ADDRMAP_ROW_B3` reader - ADDRMAP_ROW_B3
pub type ADDRMAP_ROW_B3_R = crate::FieldReader;
///Field `ADDRMAP_ROW_B3` writer - ADDRMAP_ROW_B3
pub type ADDRMAP_ROW_B3_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `ADDRMAP_ROW_B4` reader - ADDRMAP_ROW_B4
pub type ADDRMAP_ROW_B4_R = crate::FieldReader;
///Field `ADDRMAP_ROW_B4` writer - ADDRMAP_ROW_B4
pub type ADDRMAP_ROW_B4_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
///Field `ADDRMAP_ROW_B5` reader - ADDRMAP_ROW_B5
pub type ADDRMAP_ROW_B5_R = crate::FieldReader;
///Field `ADDRMAP_ROW_B5` writer - ADDRMAP_ROW_B5
pub type ADDRMAP_ROW_B5_W<'a, REG> = crate::FieldWriter<'a, REG, 4>;
impl R {
    ///Bits 0:3 - ADDRMAP_ROW_B2
    #[inline(always)]
    pub fn addrmap_row_b2(&self) -> ADDRMAP_ROW_B2_R {
        ADDRMAP_ROW_B2_R::new((self.bits & 0x0f) as u8)
    }
    ///Bits 8:11 - ADDRMAP_ROW_B3
    #[inline(always)]
    pub fn addrmap_row_b3(&self) -> ADDRMAP_ROW_B3_R {
        ADDRMAP_ROW_B3_R::new(((self.bits >> 8) & 0x0f) as u8)
    }
    ///Bits 16:19 - ADDRMAP_ROW_B4
    #[inline(always)]
    pub fn addrmap_row_b4(&self) -> ADDRMAP_ROW_B4_R {
        ADDRMAP_ROW_B4_R::new(((self.bits >> 16) & 0x0f) as u8)
    }
    ///Bits 24:27 - ADDRMAP_ROW_B5
    #[inline(always)]
    pub fn addrmap_row_b5(&self) -> ADDRMAP_ROW_B5_R {
        ADDRMAP_ROW_B5_R::new(((self.bits >> 24) & 0x0f) as u8)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("ADDRMAP9")
            .field("addrmap_row_b2", &self.addrmap_row_b2())
            .field("addrmap_row_b3", &self.addrmap_row_b3())
            .field("addrmap_row_b4", &self.addrmap_row_b4())
            .field("addrmap_row_b5", &self.addrmap_row_b5())
            .finish()
    }
}
impl W {
    ///Bits 0:3 - ADDRMAP_ROW_B2
    #[inline(always)]
    pub fn addrmap_row_b2(&mut self) -> ADDRMAP_ROW_B2_W<ADDRMAP9rs> {
        ADDRMAP_ROW_B2_W::new(self, 0)
    }
    ///Bits 8:11 - ADDRMAP_ROW_B3
    #[inline(always)]
    pub fn addrmap_row_b3(&mut self) -> ADDRMAP_ROW_B3_W<ADDRMAP9rs> {
        ADDRMAP_ROW_B3_W::new(self, 8)
    }
    ///Bits 16:19 - ADDRMAP_ROW_B4
    #[inline(always)]
    pub fn addrmap_row_b4(&mut self) -> ADDRMAP_ROW_B4_W<ADDRMAP9rs> {
        ADDRMAP_ROW_B4_W::new(self, 16)
    }
    ///Bits 24:27 - ADDRMAP_ROW_B5
    #[inline(always)]
    pub fn addrmap_row_b5(&mut self) -> ADDRMAP_ROW_B5_W<ADDRMAP9rs> {
        ADDRMAP_ROW_B5_W::new(self, 24)
    }
}
/**DDRCTRL address map register 9

You can [`read`](crate::Reg::read) this register and get [`addrmap9::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`addrmap9::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32MP153.html#DDRCTRL:ADDRMAP9)*/
pub struct ADDRMAP9rs;
impl crate::RegisterSpec for ADDRMAP9rs {
    type Ux = u32;
}
///`read()` method returns [`addrmap9::R`](R) reader structure
impl crate::Readable for ADDRMAP9rs {}
///`write(|w| ..)` method takes [`addrmap9::W`](W) writer structure
impl crate::Writable for ADDRMAP9rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets ADDRMAP9 to value 0
impl crate::Resettable for ADDRMAP9rs {}
