============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.21 - 15.20-s010_1
  Generated on:           Apr 07 2016  11:07:05 pm
  Module:                 DSP
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-249 ps) Setup Check with Pin regFile/mem_reg[9][9]/CKN->SI
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][9]/SI
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     257                  
       Uncertainty:-     200                  
     Required Time:=    2043                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     292                  
             Slack:=    -249                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/mem_reg[9][9]/SI -       -     R     SDFFNSRXL      2    -     -     0    2292 
#----------------------------------------------------------------------------------------



Path 2: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[8][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[8][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 3: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[7][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[7][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 4: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[6][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[6][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 5: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[5][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[5][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 6: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[4][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[4][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 7: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[3][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[3][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 8: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[31][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[31][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 9: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[30][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[30][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 10: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[2][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[2][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 11: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[29][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[29][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 12: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[28][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[28][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 13: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[27][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[27][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 14: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[26][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[26][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 15: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[25][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[25][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 16: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[24][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[24][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 17: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[23][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[23][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 18: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[22][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[22][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 19: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[21][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[21][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[21][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 20: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[20][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[20][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[20][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 21: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[1][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[1][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[1][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 22: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[19][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[19][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[19][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 23: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[18][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[18][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[18][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 24: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[17][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[17][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[17][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 25: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[16][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[16][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[16][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 26: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[15][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[15][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[15][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 27: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[14][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[14][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[14][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 28: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[13][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[13][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[13][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 29: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[12][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[12][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[12][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 30: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[11][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[11][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[11][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 31: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[10][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[10][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#----------------------------------------------------------------------------------------
#      Timing Point        Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[9]           -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y   -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y     -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y             -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y            -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y      -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[10][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#----------------------------------------------------------------------------------------



Path 32: VIOLATED (-247 ps) Setup Check with Pin regFile/mem_reg[0][9]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[9]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[0][9]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     142                  
       Uncertainty:-     200                  
     Required Time:=    2158                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     405                  
             Slack:=    -247                  

#---------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                              (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------
  read_data_1[9]          -       -     R     (arrival)      1  3.2    34     9    2009 
  dspMemoryLogic/g1428/Y  -       A1->Y F     AOI21X4        1  4.5   112    98    2107 
  dspMemoryLogic/g37/Y    -       B->Y  R     NAND2X8        1  4.8    45    67    2174 
  regFile/g8/Y            -       B->Y  F     NAND2X8        1  4.5    72    69    2242 
  regFile/g15/Y           -       B->Y  R     NAND2X8        2  4.2    36    49    2292 
  regFile/fopt17736/Y     -       A->Y  R     BUFX16        31 34.5    69   113    2405 
  regFile/mem_reg[0][9]/D -       -     R     DFFRHQX1      31    -     -     0    2405 
#---------------------------------------------------------------------------------------



Path 33: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[9][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[9][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[9][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 34: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[8][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[8][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[8][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 35: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[7][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[7][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[7][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 36: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[6][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[6][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[6][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 37: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[5][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[5][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[5][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 38: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[4][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[4][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[4][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 39: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[3][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[3][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[3][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 40: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[31][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[31][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[31][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 41: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[30][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[30][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[30][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 42: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[2][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[2][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#----------------------------------------------------------------------------------------
#      Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  read_data_1[1]          -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y  -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y        -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y        -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[2][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#----------------------------------------------------------------------------------------



Path 43: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[29][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[29][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[29][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 44: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[28][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[28][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[28][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 45: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[27][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[27][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[27][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 46: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[26][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[26][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[26][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 47: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[25][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[25][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[25][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 48: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[24][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[24][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[24][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 49: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[23][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[23][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[23][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------



Path 50: VIOLATED (-245 ps) Setup Check with Pin regFile/mem_reg[22][1]/CK->D
          Group: I2C
     Startpoint: (R) read_data_1[1]
          Clock: (R) clk
       Endpoint: (R) regFile/mem_reg[22][1]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+    2500            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2500            0     
                                              
             Setup:-     156                  
       Uncertainty:-     200                  
     Required Time:=    2144                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     389                  
             Slack:=    -245                  

#-----------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival 
#                                                                (fF)  (ps)  (ps)   (ps)  
#-----------------------------------------------------------------------------------------
  read_data_1[1]           -       -      R     (arrival)      1  2.0    28     6    2006 
  dspMemoryLogic/g1275/Y   -       A1N->Y R     OAI2BB1X4      1  3.2    57   168    2174 
  regFile/g17750/Y         -       B1->Y  F     AOI22X4        1  5.9   153   107    2280 
  regFile/g17732/Y         -       A->Y   R     INVX12        32 35.6    96   108    2389 
  regFile/mem_reg[22][1]/D -       -      R     DFFRHQX1      32    -     -     0    2389 
#-----------------------------------------------------------------------------------------

