# do textlcd.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module textlcd
# 
# Top level modules:
# 	textlcd
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module textlcd_vlg_sample_tst
# -- Compiling module textlcd_vlg_check_tst
# -- Compiling module textlcd_vlg_vec_tst
# 
# Top level modules:
# 	textlcd_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.textlcd_vlg_vec_tst 
# Loading work.textlcd_vlg_vec_tst
# Loading work.textlcd
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.textlcd_vlg_sample_tst
# Loading work.textlcd_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port LCD_D[2] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[3] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[4] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[5] :: @time = 20000.000 ps
#      Expected value = 00000000
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_RS :: @time = 20000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port LCD_D[0] :: @time = 140000.000 ps
#      Expected value = 11111111
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[1] :: @time = 140000.000 ps
#      Expected value = 11111111
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[6] :: @time = 140000.000 ps
#      Expected value = 11111111
#      Real value = 00111100
# ERROR! Vector Mismatch for output port LCD_D[7] :: @time = 140000.000 ps
#      Expected value = 11111111
#      Real value = 00111100
#           9 mismatched vectors : Simulation failed !
# ** Note: $finish    : textlcd.vt(428)
#    Time: 1 us  Iteration: 0  Instance: /textlcd_vlg_vec_tst/tb_out
