 ```verilog
always @(posedge clk) begin
    parity <= ^in; // XOR operation for even parity
end
```