# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name Conv_0_weights_V_0_0_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_24 \
    op interface \
    ports { Conv_0_weights_V_0_0_24_address0 { O 2 vector } Conv_0_weights_V_0_0_24_ce0 { O 1 bit } Conv_0_weights_V_0_0_24_we0 { O 1 bit } Conv_0_weights_V_0_0_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name Conv_0_weights_V_0_0_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_23 \
    op interface \
    ports { Conv_0_weights_V_0_0_23_address0 { O 2 vector } Conv_0_weights_V_0_0_23_ce0 { O 1 bit } Conv_0_weights_V_0_0_23_we0 { O 1 bit } Conv_0_weights_V_0_0_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name Conv_0_weights_V_0_0_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_22 \
    op interface \
    ports { Conv_0_weights_V_0_0_22_address0 { O 2 vector } Conv_0_weights_V_0_0_22_ce0 { O 1 bit } Conv_0_weights_V_0_0_22_we0 { O 1 bit } Conv_0_weights_V_0_0_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name Conv_0_weights_V_0_0_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_21 \
    op interface \
    ports { Conv_0_weights_V_0_0_21_address0 { O 2 vector } Conv_0_weights_V_0_0_21_ce0 { O 1 bit } Conv_0_weights_V_0_0_21_we0 { O 1 bit } Conv_0_weights_V_0_0_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name Conv_0_weights_V_0_0_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_20 \
    op interface \
    ports { Conv_0_weights_V_0_0_20_address0 { O 2 vector } Conv_0_weights_V_0_0_20_ce0 { O 1 bit } Conv_0_weights_V_0_0_20_we0 { O 1 bit } Conv_0_weights_V_0_0_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name Conv_0_weights_V_0_0_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_19 \
    op interface \
    ports { Conv_0_weights_V_0_0_19_address0 { O 2 vector } Conv_0_weights_V_0_0_19_ce0 { O 1 bit } Conv_0_weights_V_0_0_19_we0 { O 1 bit } Conv_0_weights_V_0_0_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name Conv_0_weights_V_0_0_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_18 \
    op interface \
    ports { Conv_0_weights_V_0_0_18_address0 { O 2 vector } Conv_0_weights_V_0_0_18_ce0 { O 1 bit } Conv_0_weights_V_0_0_18_we0 { O 1 bit } Conv_0_weights_V_0_0_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 12 \
    name Conv_0_weights_V_0_0_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_17 \
    op interface \
    ports { Conv_0_weights_V_0_0_17_address0 { O 2 vector } Conv_0_weights_V_0_0_17_ce0 { O 1 bit } Conv_0_weights_V_0_0_17_we0 { O 1 bit } Conv_0_weights_V_0_0_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 13 \
    name Conv_0_weights_V_0_0_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_16 \
    op interface \
    ports { Conv_0_weights_V_0_0_16_address0 { O 2 vector } Conv_0_weights_V_0_0_16_ce0 { O 1 bit } Conv_0_weights_V_0_0_16_we0 { O 1 bit } Conv_0_weights_V_0_0_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 14 \
    name Conv_0_weights_V_0_0_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_15 \
    op interface \
    ports { Conv_0_weights_V_0_0_15_address0 { O 2 vector } Conv_0_weights_V_0_0_15_ce0 { O 1 bit } Conv_0_weights_V_0_0_15_we0 { O 1 bit } Conv_0_weights_V_0_0_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 15 \
    name Conv_0_weights_V_0_0_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_14 \
    op interface \
    ports { Conv_0_weights_V_0_0_14_address0 { O 2 vector } Conv_0_weights_V_0_0_14_ce0 { O 1 bit } Conv_0_weights_V_0_0_14_we0 { O 1 bit } Conv_0_weights_V_0_0_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 16 \
    name Conv_0_weights_V_0_0_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_13 \
    op interface \
    ports { Conv_0_weights_V_0_0_13_address0 { O 2 vector } Conv_0_weights_V_0_0_13_ce0 { O 1 bit } Conv_0_weights_V_0_0_13_we0 { O 1 bit } Conv_0_weights_V_0_0_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 17 \
    name Conv_0_weights_V_0_0_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_12 \
    op interface \
    ports { Conv_0_weights_V_0_0_12_address0 { O 2 vector } Conv_0_weights_V_0_0_12_ce0 { O 1 bit } Conv_0_weights_V_0_0_12_we0 { O 1 bit } Conv_0_weights_V_0_0_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 18 \
    name Conv_0_weights_V_0_0_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_11 \
    op interface \
    ports { Conv_0_weights_V_0_0_11_address0 { O 2 vector } Conv_0_weights_V_0_0_11_ce0 { O 1 bit } Conv_0_weights_V_0_0_11_we0 { O 1 bit } Conv_0_weights_V_0_0_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name Conv_0_weights_V_0_0_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_10 \
    op interface \
    ports { Conv_0_weights_V_0_0_10_address0 { O 2 vector } Conv_0_weights_V_0_0_10_ce0 { O 1 bit } Conv_0_weights_V_0_0_10_we0 { O 1 bit } Conv_0_weights_V_0_0_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name Conv_0_weights_V_0_0_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_9 \
    op interface \
    ports { Conv_0_weights_V_0_0_9_address0 { O 2 vector } Conv_0_weights_V_0_0_9_ce0 { O 1 bit } Conv_0_weights_V_0_0_9_we0 { O 1 bit } Conv_0_weights_V_0_0_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name Conv_0_weights_V_0_0_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_8 \
    op interface \
    ports { Conv_0_weights_V_0_0_8_address0 { O 2 vector } Conv_0_weights_V_0_0_8_ce0 { O 1 bit } Conv_0_weights_V_0_0_8_we0 { O 1 bit } Conv_0_weights_V_0_0_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name Conv_0_weights_V_0_0_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_7 \
    op interface \
    ports { Conv_0_weights_V_0_0_7_address0 { O 2 vector } Conv_0_weights_V_0_0_7_ce0 { O 1 bit } Conv_0_weights_V_0_0_7_we0 { O 1 bit } Conv_0_weights_V_0_0_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name Conv_0_weights_V_0_0_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_6 \
    op interface \
    ports { Conv_0_weights_V_0_0_6_address0 { O 2 vector } Conv_0_weights_V_0_0_6_ce0 { O 1 bit } Conv_0_weights_V_0_0_6_we0 { O 1 bit } Conv_0_weights_V_0_0_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name Conv_0_weights_V_0_0_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_5 \
    op interface \
    ports { Conv_0_weights_V_0_0_5_address0 { O 2 vector } Conv_0_weights_V_0_0_5_ce0 { O 1 bit } Conv_0_weights_V_0_0_5_we0 { O 1 bit } Conv_0_weights_V_0_0_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name Conv_0_weights_V_0_0_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_4 \
    op interface \
    ports { Conv_0_weights_V_0_0_4_address0 { O 2 vector } Conv_0_weights_V_0_0_4_ce0 { O 1 bit } Conv_0_weights_V_0_0_4_we0 { O 1 bit } Conv_0_weights_V_0_0_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name Conv_0_weights_V_0_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_3 \
    op interface \
    ports { Conv_0_weights_V_0_0_3_address0 { O 2 vector } Conv_0_weights_V_0_0_3_ce0 { O 1 bit } Conv_0_weights_V_0_0_3_we0 { O 1 bit } Conv_0_weights_V_0_0_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name Conv_0_weights_V_0_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_2 \
    op interface \
    ports { Conv_0_weights_V_0_0_2_address0 { O 2 vector } Conv_0_weights_V_0_0_2_ce0 { O 1 bit } Conv_0_weights_V_0_0_2_we0 { O 1 bit } Conv_0_weights_V_0_0_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name Conv_0_weights_V_0_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0_1 \
    op interface \
    ports { Conv_0_weights_V_0_0_1_address0 { O 2 vector } Conv_0_weights_V_0_0_1_ce0 { O 1 bit } Conv_0_weights_V_0_0_1_we0 { O 1 bit } Conv_0_weights_V_0_0_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name Conv_0_weights_V_0_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_0 \
    op interface \
    ports { Conv_0_weights_V_0_0_address0 { O 2 vector } Conv_0_weights_V_0_0_ce0 { O 1 bit } Conv_0_weights_V_0_0_we0 { O 1 bit } Conv_0_weights_V_0_0_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name Conv_0_weights_V_0_1_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_24 \
    op interface \
    ports { Conv_0_weights_V_0_1_24_address0 { O 2 vector } Conv_0_weights_V_0_1_24_ce0 { O 1 bit } Conv_0_weights_V_0_1_24_we0 { O 1 bit } Conv_0_weights_V_0_1_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name Conv_0_weights_V_0_1_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_23 \
    op interface \
    ports { Conv_0_weights_V_0_1_23_address0 { O 2 vector } Conv_0_weights_V_0_1_23_ce0 { O 1 bit } Conv_0_weights_V_0_1_23_we0 { O 1 bit } Conv_0_weights_V_0_1_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name Conv_0_weights_V_0_1_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_22 \
    op interface \
    ports { Conv_0_weights_V_0_1_22_address0 { O 2 vector } Conv_0_weights_V_0_1_22_ce0 { O 1 bit } Conv_0_weights_V_0_1_22_we0 { O 1 bit } Conv_0_weights_V_0_1_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name Conv_0_weights_V_0_1_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_21 \
    op interface \
    ports { Conv_0_weights_V_0_1_21_address0 { O 2 vector } Conv_0_weights_V_0_1_21_ce0 { O 1 bit } Conv_0_weights_V_0_1_21_we0 { O 1 bit } Conv_0_weights_V_0_1_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name Conv_0_weights_V_0_1_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_20 \
    op interface \
    ports { Conv_0_weights_V_0_1_20_address0 { O 2 vector } Conv_0_weights_V_0_1_20_ce0 { O 1 bit } Conv_0_weights_V_0_1_20_we0 { O 1 bit } Conv_0_weights_V_0_1_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name Conv_0_weights_V_0_1_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_19 \
    op interface \
    ports { Conv_0_weights_V_0_1_19_address0 { O 2 vector } Conv_0_weights_V_0_1_19_ce0 { O 1 bit } Conv_0_weights_V_0_1_19_we0 { O 1 bit } Conv_0_weights_V_0_1_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name Conv_0_weights_V_0_1_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_18 \
    op interface \
    ports { Conv_0_weights_V_0_1_18_address0 { O 2 vector } Conv_0_weights_V_0_1_18_ce0 { O 1 bit } Conv_0_weights_V_0_1_18_we0 { O 1 bit } Conv_0_weights_V_0_1_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name Conv_0_weights_V_0_1_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_17 \
    op interface \
    ports { Conv_0_weights_V_0_1_17_address0 { O 2 vector } Conv_0_weights_V_0_1_17_ce0 { O 1 bit } Conv_0_weights_V_0_1_17_we0 { O 1 bit } Conv_0_weights_V_0_1_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name Conv_0_weights_V_0_1_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_16 \
    op interface \
    ports { Conv_0_weights_V_0_1_16_address0 { O 2 vector } Conv_0_weights_V_0_1_16_ce0 { O 1 bit } Conv_0_weights_V_0_1_16_we0 { O 1 bit } Conv_0_weights_V_0_1_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 39 \
    name Conv_0_weights_V_0_1_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_15 \
    op interface \
    ports { Conv_0_weights_V_0_1_15_address0 { O 2 vector } Conv_0_weights_V_0_1_15_ce0 { O 1 bit } Conv_0_weights_V_0_1_15_we0 { O 1 bit } Conv_0_weights_V_0_1_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 40 \
    name Conv_0_weights_V_0_1_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_14 \
    op interface \
    ports { Conv_0_weights_V_0_1_14_address0 { O 2 vector } Conv_0_weights_V_0_1_14_ce0 { O 1 bit } Conv_0_weights_V_0_1_14_we0 { O 1 bit } Conv_0_weights_V_0_1_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 41 \
    name Conv_0_weights_V_0_1_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_13 \
    op interface \
    ports { Conv_0_weights_V_0_1_13_address0 { O 2 vector } Conv_0_weights_V_0_1_13_ce0 { O 1 bit } Conv_0_weights_V_0_1_13_we0 { O 1 bit } Conv_0_weights_V_0_1_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 42 \
    name Conv_0_weights_V_0_1_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_12 \
    op interface \
    ports { Conv_0_weights_V_0_1_12_address0 { O 2 vector } Conv_0_weights_V_0_1_12_ce0 { O 1 bit } Conv_0_weights_V_0_1_12_we0 { O 1 bit } Conv_0_weights_V_0_1_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 43 \
    name Conv_0_weights_V_0_1_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_11 \
    op interface \
    ports { Conv_0_weights_V_0_1_11_address0 { O 2 vector } Conv_0_weights_V_0_1_11_ce0 { O 1 bit } Conv_0_weights_V_0_1_11_we0 { O 1 bit } Conv_0_weights_V_0_1_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 44 \
    name Conv_0_weights_V_0_1_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_10 \
    op interface \
    ports { Conv_0_weights_V_0_1_10_address0 { O 2 vector } Conv_0_weights_V_0_1_10_ce0 { O 1 bit } Conv_0_weights_V_0_1_10_we0 { O 1 bit } Conv_0_weights_V_0_1_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 45 \
    name Conv_0_weights_V_0_1_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_9 \
    op interface \
    ports { Conv_0_weights_V_0_1_9_address0 { O 2 vector } Conv_0_weights_V_0_1_9_ce0 { O 1 bit } Conv_0_weights_V_0_1_9_we0 { O 1 bit } Conv_0_weights_V_0_1_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 46 \
    name Conv_0_weights_V_0_1_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_8 \
    op interface \
    ports { Conv_0_weights_V_0_1_8_address0 { O 2 vector } Conv_0_weights_V_0_1_8_ce0 { O 1 bit } Conv_0_weights_V_0_1_8_we0 { O 1 bit } Conv_0_weights_V_0_1_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 47 \
    name Conv_0_weights_V_0_1_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_7 \
    op interface \
    ports { Conv_0_weights_V_0_1_7_address0 { O 2 vector } Conv_0_weights_V_0_1_7_ce0 { O 1 bit } Conv_0_weights_V_0_1_7_we0 { O 1 bit } Conv_0_weights_V_0_1_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 48 \
    name Conv_0_weights_V_0_1_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_6 \
    op interface \
    ports { Conv_0_weights_V_0_1_6_address0 { O 2 vector } Conv_0_weights_V_0_1_6_ce0 { O 1 bit } Conv_0_weights_V_0_1_6_we0 { O 1 bit } Conv_0_weights_V_0_1_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 49 \
    name Conv_0_weights_V_0_1_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_5 \
    op interface \
    ports { Conv_0_weights_V_0_1_5_address0 { O 2 vector } Conv_0_weights_V_0_1_5_ce0 { O 1 bit } Conv_0_weights_V_0_1_5_we0 { O 1 bit } Conv_0_weights_V_0_1_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 50 \
    name Conv_0_weights_V_0_1_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_4 \
    op interface \
    ports { Conv_0_weights_V_0_1_4_address0 { O 2 vector } Conv_0_weights_V_0_1_4_ce0 { O 1 bit } Conv_0_weights_V_0_1_4_we0 { O 1 bit } Conv_0_weights_V_0_1_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 51 \
    name Conv_0_weights_V_0_1_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_3 \
    op interface \
    ports { Conv_0_weights_V_0_1_3_address0 { O 2 vector } Conv_0_weights_V_0_1_3_ce0 { O 1 bit } Conv_0_weights_V_0_1_3_we0 { O 1 bit } Conv_0_weights_V_0_1_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 52 \
    name Conv_0_weights_V_0_1_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_2 \
    op interface \
    ports { Conv_0_weights_V_0_1_2_address0 { O 2 vector } Conv_0_weights_V_0_1_2_ce0 { O 1 bit } Conv_0_weights_V_0_1_2_we0 { O 1 bit } Conv_0_weights_V_0_1_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 53 \
    name Conv_0_weights_V_0_1_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1_1 \
    op interface \
    ports { Conv_0_weights_V_0_1_1_address0 { O 2 vector } Conv_0_weights_V_0_1_1_ce0 { O 1 bit } Conv_0_weights_V_0_1_1_we0 { O 1 bit } Conv_0_weights_V_0_1_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 54 \
    name Conv_0_weights_V_0_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_1 \
    op interface \
    ports { Conv_0_weights_V_0_1_address0 { O 2 vector } Conv_0_weights_V_0_1_ce0 { O 1 bit } Conv_0_weights_V_0_1_we0 { O 1 bit } Conv_0_weights_V_0_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 55 \
    name Conv_0_weights_V_0_2_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_24 \
    op interface \
    ports { Conv_0_weights_V_0_2_24_address0 { O 2 vector } Conv_0_weights_V_0_2_24_ce0 { O 1 bit } Conv_0_weights_V_0_2_24_we0 { O 1 bit } Conv_0_weights_V_0_2_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 56 \
    name Conv_0_weights_V_0_2_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_23 \
    op interface \
    ports { Conv_0_weights_V_0_2_23_address0 { O 2 vector } Conv_0_weights_V_0_2_23_ce0 { O 1 bit } Conv_0_weights_V_0_2_23_we0 { O 1 bit } Conv_0_weights_V_0_2_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 57 \
    name Conv_0_weights_V_0_2_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_22 \
    op interface \
    ports { Conv_0_weights_V_0_2_22_address0 { O 2 vector } Conv_0_weights_V_0_2_22_ce0 { O 1 bit } Conv_0_weights_V_0_2_22_we0 { O 1 bit } Conv_0_weights_V_0_2_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 58 \
    name Conv_0_weights_V_0_2_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_21 \
    op interface \
    ports { Conv_0_weights_V_0_2_21_address0 { O 2 vector } Conv_0_weights_V_0_2_21_ce0 { O 1 bit } Conv_0_weights_V_0_2_21_we0 { O 1 bit } Conv_0_weights_V_0_2_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 59 \
    name Conv_0_weights_V_0_2_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_20 \
    op interface \
    ports { Conv_0_weights_V_0_2_20_address0 { O 2 vector } Conv_0_weights_V_0_2_20_ce0 { O 1 bit } Conv_0_weights_V_0_2_20_we0 { O 1 bit } Conv_0_weights_V_0_2_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 60 \
    name Conv_0_weights_V_0_2_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_19 \
    op interface \
    ports { Conv_0_weights_V_0_2_19_address0 { O 2 vector } Conv_0_weights_V_0_2_19_ce0 { O 1 bit } Conv_0_weights_V_0_2_19_we0 { O 1 bit } Conv_0_weights_V_0_2_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 61 \
    name Conv_0_weights_V_0_2_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_18 \
    op interface \
    ports { Conv_0_weights_V_0_2_18_address0 { O 2 vector } Conv_0_weights_V_0_2_18_ce0 { O 1 bit } Conv_0_weights_V_0_2_18_we0 { O 1 bit } Conv_0_weights_V_0_2_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 62 \
    name Conv_0_weights_V_0_2_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_17 \
    op interface \
    ports { Conv_0_weights_V_0_2_17_address0 { O 2 vector } Conv_0_weights_V_0_2_17_ce0 { O 1 bit } Conv_0_weights_V_0_2_17_we0 { O 1 bit } Conv_0_weights_V_0_2_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 63 \
    name Conv_0_weights_V_0_2_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_16 \
    op interface \
    ports { Conv_0_weights_V_0_2_16_address0 { O 2 vector } Conv_0_weights_V_0_2_16_ce0 { O 1 bit } Conv_0_weights_V_0_2_16_we0 { O 1 bit } Conv_0_weights_V_0_2_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 64 \
    name Conv_0_weights_V_0_2_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_15 \
    op interface \
    ports { Conv_0_weights_V_0_2_15_address0 { O 2 vector } Conv_0_weights_V_0_2_15_ce0 { O 1 bit } Conv_0_weights_V_0_2_15_we0 { O 1 bit } Conv_0_weights_V_0_2_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 65 \
    name Conv_0_weights_V_0_2_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_14 \
    op interface \
    ports { Conv_0_weights_V_0_2_14_address0 { O 2 vector } Conv_0_weights_V_0_2_14_ce0 { O 1 bit } Conv_0_weights_V_0_2_14_we0 { O 1 bit } Conv_0_weights_V_0_2_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 66 \
    name Conv_0_weights_V_0_2_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_13 \
    op interface \
    ports { Conv_0_weights_V_0_2_13_address0 { O 2 vector } Conv_0_weights_V_0_2_13_ce0 { O 1 bit } Conv_0_weights_V_0_2_13_we0 { O 1 bit } Conv_0_weights_V_0_2_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 67 \
    name Conv_0_weights_V_0_2_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_12 \
    op interface \
    ports { Conv_0_weights_V_0_2_12_address0 { O 2 vector } Conv_0_weights_V_0_2_12_ce0 { O 1 bit } Conv_0_weights_V_0_2_12_we0 { O 1 bit } Conv_0_weights_V_0_2_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 68 \
    name Conv_0_weights_V_0_2_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_11 \
    op interface \
    ports { Conv_0_weights_V_0_2_11_address0 { O 2 vector } Conv_0_weights_V_0_2_11_ce0 { O 1 bit } Conv_0_weights_V_0_2_11_we0 { O 1 bit } Conv_0_weights_V_0_2_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 69 \
    name Conv_0_weights_V_0_2_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_10 \
    op interface \
    ports { Conv_0_weights_V_0_2_10_address0 { O 2 vector } Conv_0_weights_V_0_2_10_ce0 { O 1 bit } Conv_0_weights_V_0_2_10_we0 { O 1 bit } Conv_0_weights_V_0_2_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 70 \
    name Conv_0_weights_V_0_2_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_9 \
    op interface \
    ports { Conv_0_weights_V_0_2_9_address0 { O 2 vector } Conv_0_weights_V_0_2_9_ce0 { O 1 bit } Conv_0_weights_V_0_2_9_we0 { O 1 bit } Conv_0_weights_V_0_2_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 71 \
    name Conv_0_weights_V_0_2_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_8 \
    op interface \
    ports { Conv_0_weights_V_0_2_8_address0 { O 2 vector } Conv_0_weights_V_0_2_8_ce0 { O 1 bit } Conv_0_weights_V_0_2_8_we0 { O 1 bit } Conv_0_weights_V_0_2_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 72 \
    name Conv_0_weights_V_0_2_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_7 \
    op interface \
    ports { Conv_0_weights_V_0_2_7_address0 { O 2 vector } Conv_0_weights_V_0_2_7_ce0 { O 1 bit } Conv_0_weights_V_0_2_7_we0 { O 1 bit } Conv_0_weights_V_0_2_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name Conv_0_weights_V_0_2_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_6 \
    op interface \
    ports { Conv_0_weights_V_0_2_6_address0 { O 2 vector } Conv_0_weights_V_0_2_6_ce0 { O 1 bit } Conv_0_weights_V_0_2_6_we0 { O 1 bit } Conv_0_weights_V_0_2_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name Conv_0_weights_V_0_2_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_5 \
    op interface \
    ports { Conv_0_weights_V_0_2_5_address0 { O 2 vector } Conv_0_weights_V_0_2_5_ce0 { O 1 bit } Conv_0_weights_V_0_2_5_we0 { O 1 bit } Conv_0_weights_V_0_2_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name Conv_0_weights_V_0_2_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_4 \
    op interface \
    ports { Conv_0_weights_V_0_2_4_address0 { O 2 vector } Conv_0_weights_V_0_2_4_ce0 { O 1 bit } Conv_0_weights_V_0_2_4_we0 { O 1 bit } Conv_0_weights_V_0_2_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name Conv_0_weights_V_0_2_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_3 \
    op interface \
    ports { Conv_0_weights_V_0_2_3_address0 { O 2 vector } Conv_0_weights_V_0_2_3_ce0 { O 1 bit } Conv_0_weights_V_0_2_3_we0 { O 1 bit } Conv_0_weights_V_0_2_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name Conv_0_weights_V_0_2_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_2 \
    op interface \
    ports { Conv_0_weights_V_0_2_2_address0 { O 2 vector } Conv_0_weights_V_0_2_2_ce0 { O 1 bit } Conv_0_weights_V_0_2_2_we0 { O 1 bit } Conv_0_weights_V_0_2_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name Conv_0_weights_V_0_2_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2_1 \
    op interface \
    ports { Conv_0_weights_V_0_2_1_address0 { O 2 vector } Conv_0_weights_V_0_2_1_ce0 { O 1 bit } Conv_0_weights_V_0_2_1_we0 { O 1 bit } Conv_0_weights_V_0_2_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name Conv_0_weights_V_0_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_2 \
    op interface \
    ports { Conv_0_weights_V_0_2_address0 { O 2 vector } Conv_0_weights_V_0_2_ce0 { O 1 bit } Conv_0_weights_V_0_2_we0 { O 1 bit } Conv_0_weights_V_0_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name Conv_0_weights_V_0_3_24 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_24 \
    op interface \
    ports { Conv_0_weights_V_0_3_24_address0 { O 2 vector } Conv_0_weights_V_0_3_24_ce0 { O 1 bit } Conv_0_weights_V_0_3_24_we0 { O 1 bit } Conv_0_weights_V_0_3_24_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 81 \
    name Conv_0_weights_V_0_3_23 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_23 \
    op interface \
    ports { Conv_0_weights_V_0_3_23_address0 { O 2 vector } Conv_0_weights_V_0_3_23_ce0 { O 1 bit } Conv_0_weights_V_0_3_23_we0 { O 1 bit } Conv_0_weights_V_0_3_23_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 82 \
    name Conv_0_weights_V_0_3_22 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_22 \
    op interface \
    ports { Conv_0_weights_V_0_3_22_address0 { O 2 vector } Conv_0_weights_V_0_3_22_ce0 { O 1 bit } Conv_0_weights_V_0_3_22_we0 { O 1 bit } Conv_0_weights_V_0_3_22_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 83 \
    name Conv_0_weights_V_0_3_21 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_21 \
    op interface \
    ports { Conv_0_weights_V_0_3_21_address0 { O 2 vector } Conv_0_weights_V_0_3_21_ce0 { O 1 bit } Conv_0_weights_V_0_3_21_we0 { O 1 bit } Conv_0_weights_V_0_3_21_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 84 \
    name Conv_0_weights_V_0_3_20 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_20 \
    op interface \
    ports { Conv_0_weights_V_0_3_20_address0 { O 2 vector } Conv_0_weights_V_0_3_20_ce0 { O 1 bit } Conv_0_weights_V_0_3_20_we0 { O 1 bit } Conv_0_weights_V_0_3_20_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 85 \
    name Conv_0_weights_V_0_3_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_19 \
    op interface \
    ports { Conv_0_weights_V_0_3_19_address0 { O 2 vector } Conv_0_weights_V_0_3_19_ce0 { O 1 bit } Conv_0_weights_V_0_3_19_we0 { O 1 bit } Conv_0_weights_V_0_3_19_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 86 \
    name Conv_0_weights_V_0_3_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_18 \
    op interface \
    ports { Conv_0_weights_V_0_3_18_address0 { O 2 vector } Conv_0_weights_V_0_3_18_ce0 { O 1 bit } Conv_0_weights_V_0_3_18_we0 { O 1 bit } Conv_0_weights_V_0_3_18_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 87 \
    name Conv_0_weights_V_0_3_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_17 \
    op interface \
    ports { Conv_0_weights_V_0_3_17_address0 { O 2 vector } Conv_0_weights_V_0_3_17_ce0 { O 1 bit } Conv_0_weights_V_0_3_17_we0 { O 1 bit } Conv_0_weights_V_0_3_17_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 88 \
    name Conv_0_weights_V_0_3_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_16 \
    op interface \
    ports { Conv_0_weights_V_0_3_16_address0 { O 2 vector } Conv_0_weights_V_0_3_16_ce0 { O 1 bit } Conv_0_weights_V_0_3_16_we0 { O 1 bit } Conv_0_weights_V_0_3_16_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 89 \
    name Conv_0_weights_V_0_3_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_15 \
    op interface \
    ports { Conv_0_weights_V_0_3_15_address0 { O 2 vector } Conv_0_weights_V_0_3_15_ce0 { O 1 bit } Conv_0_weights_V_0_3_15_we0 { O 1 bit } Conv_0_weights_V_0_3_15_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 90 \
    name Conv_0_weights_V_0_3_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_14 \
    op interface \
    ports { Conv_0_weights_V_0_3_14_address0 { O 2 vector } Conv_0_weights_V_0_3_14_ce0 { O 1 bit } Conv_0_weights_V_0_3_14_we0 { O 1 bit } Conv_0_weights_V_0_3_14_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 91 \
    name Conv_0_weights_V_0_3_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_13 \
    op interface \
    ports { Conv_0_weights_V_0_3_13_address0 { O 2 vector } Conv_0_weights_V_0_3_13_ce0 { O 1 bit } Conv_0_weights_V_0_3_13_we0 { O 1 bit } Conv_0_weights_V_0_3_13_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 92 \
    name Conv_0_weights_V_0_3_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_12 \
    op interface \
    ports { Conv_0_weights_V_0_3_12_address0 { O 2 vector } Conv_0_weights_V_0_3_12_ce0 { O 1 bit } Conv_0_weights_V_0_3_12_we0 { O 1 bit } Conv_0_weights_V_0_3_12_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 93 \
    name Conv_0_weights_V_0_3_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_11 \
    op interface \
    ports { Conv_0_weights_V_0_3_11_address0 { O 2 vector } Conv_0_weights_V_0_3_11_ce0 { O 1 bit } Conv_0_weights_V_0_3_11_we0 { O 1 bit } Conv_0_weights_V_0_3_11_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 94 \
    name Conv_0_weights_V_0_3_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_10 \
    op interface \
    ports { Conv_0_weights_V_0_3_10_address0 { O 2 vector } Conv_0_weights_V_0_3_10_ce0 { O 1 bit } Conv_0_weights_V_0_3_10_we0 { O 1 bit } Conv_0_weights_V_0_3_10_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 95 \
    name Conv_0_weights_V_0_3_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_9 \
    op interface \
    ports { Conv_0_weights_V_0_3_9_address0 { O 2 vector } Conv_0_weights_V_0_3_9_ce0 { O 1 bit } Conv_0_weights_V_0_3_9_we0 { O 1 bit } Conv_0_weights_V_0_3_9_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 96 \
    name Conv_0_weights_V_0_3_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_8 \
    op interface \
    ports { Conv_0_weights_V_0_3_8_address0 { O 2 vector } Conv_0_weights_V_0_3_8_ce0 { O 1 bit } Conv_0_weights_V_0_3_8_we0 { O 1 bit } Conv_0_weights_V_0_3_8_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 97 \
    name Conv_0_weights_V_0_3_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_7 \
    op interface \
    ports { Conv_0_weights_V_0_3_7_address0 { O 2 vector } Conv_0_weights_V_0_3_7_ce0 { O 1 bit } Conv_0_weights_V_0_3_7_we0 { O 1 bit } Conv_0_weights_V_0_3_7_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 98 \
    name Conv_0_weights_V_0_3_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_6 \
    op interface \
    ports { Conv_0_weights_V_0_3_6_address0 { O 2 vector } Conv_0_weights_V_0_3_6_ce0 { O 1 bit } Conv_0_weights_V_0_3_6_we0 { O 1 bit } Conv_0_weights_V_0_3_6_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 99 \
    name Conv_0_weights_V_0_3_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_5 \
    op interface \
    ports { Conv_0_weights_V_0_3_5_address0 { O 2 vector } Conv_0_weights_V_0_3_5_ce0 { O 1 bit } Conv_0_weights_V_0_3_5_we0 { O 1 bit } Conv_0_weights_V_0_3_5_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 100 \
    name Conv_0_weights_V_0_3_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_4 \
    op interface \
    ports { Conv_0_weights_V_0_3_4_address0 { O 2 vector } Conv_0_weights_V_0_3_4_ce0 { O 1 bit } Conv_0_weights_V_0_3_4_we0 { O 1 bit } Conv_0_weights_V_0_3_4_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 101 \
    name Conv_0_weights_V_0_3_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_3 \
    op interface \
    ports { Conv_0_weights_V_0_3_3_address0 { O 2 vector } Conv_0_weights_V_0_3_3_ce0 { O 1 bit } Conv_0_weights_V_0_3_3_we0 { O 1 bit } Conv_0_weights_V_0_3_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 102 \
    name Conv_0_weights_V_0_3_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_2 \
    op interface \
    ports { Conv_0_weights_V_0_3_2_address0 { O 2 vector } Conv_0_weights_V_0_3_2_ce0 { O 1 bit } Conv_0_weights_V_0_3_2_we0 { O 1 bit } Conv_0_weights_V_0_3_2_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 103 \
    name Conv_0_weights_V_0_3_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3_1 \
    op interface \
    ports { Conv_0_weights_V_0_3_1_address0 { O 2 vector } Conv_0_weights_V_0_3_1_ce0 { O 1 bit } Conv_0_weights_V_0_3_1_we0 { O 1 bit } Conv_0_weights_V_0_3_1_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 104 \
    name Conv_0_weights_V_0_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename Conv_0_weights_V_0_3 \
    op interface \
    ports { Conv_0_weights_V_0_3_address0 { O 2 vector } Conv_0_weights_V_0_3_ce0 { O 1 bit } Conv_0_weights_V_0_3_we0 { O 1 bit } Conv_0_weights_V_0_3_d0 { O 16 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'Conv_0_weights_V_0_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4 \
    name in_V_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_in_V_V \
    op interface \
    ports { in_V_V_dout { I 16 vector } in_V_V_empty_n { I 1 bit } in_V_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


