#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Nov  2 12:57:58 2022
# Process ID: 20880
# Current directory: D:/intelligent_traffic_light/optimized_intellight_v2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5464 D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.xpr
# Log file: D:/intelligent_traffic_light/optimized_intellight_v2/vivado.log
# Journal file: D:/intelligent_traffic_light/optimized_intellight_v2\vivado.jou
# Running On: DESKTOP-FRUK6JR, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 6, Host memory: 8532 MB
#-----------------------------------------------------------
start_gui
open_project D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/intelligent_traffic_light/optimized_intellight_v2/simulation/PG_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1630.254 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
Reading block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_2
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_3
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_1
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - comm_ram_3
Adding component instance block -- xilinx.com:module_ref:action_ram_wrapper:1.0 - action_ram_wrapper_0
Adding component instance block -- xilinx.com:module_ref:RD:1.0 - RD_0
Adding component instance block -- xilinx.com:module_ref:MOI:1.0 - MOI_0
Adding component instance block -- xilinx.com:user:intellight_database:1.0 - intellight_database_0
Adding component instance block -- xilinx.com:module_ref:MII:1.0 - MII_0
Adding component instance block -- xilinx.com:module_ref:SD:1.0 - SD_0
Adding component instance block -- xilinx.com:module_ref:CU:1.0 - CU_0
Adding component instance block -- xilinx.com:module_ref:PG:1.0 - PG_0
Adding component instance block -- xilinx.com:module_ref:QA:1.0 - QA_0
Successfully read diagram <intellight_v2> from block design file <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 1630.254 ; gain = 0.000
make_wrapper -files [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd] -top
group_bd_cells Accelerator [get_bd_cells SD_0] [get_bd_cells MII_0] [get_bd_cells CU_0] [get_bd_cells MOI_0] [get_bd_cells QA_0] [get_bd_cells RD_0] [get_bd_cells PG_0]
create_bd_design "accelerator"
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
current_bd_design [get_bd_designs intellight_v2]
current_bd_design [get_bd_designs accelerator]
current_bd_design intellight_v2
set tmpCopyObjs [concat  [get_bd_cells {Accelerator/RD_0 Accelerator/SD_0 Accelerator/PG_0 Accelerator/MOI_0 Accelerator/QA_0 Accelerator/MII_0 Accelerator/CU_0}] [get_bd_pins {Accelerator/finish Accelerator/wen3 Accelerator/wen2 Accelerator/wen1 Accelerator/wen0 Accelerator/run Accelerator/rst Accelerator/clk Accelerator/idle Accelerator/mode Accelerator/Q_02 Accelerator/wen_bram Accelerator/L_inc_d Accelerator/Q_13 Accelerator/Q_01 Accelerator/max_step Accelerator/rd_addr Accelerator/L_inc_c Accelerator/Q_12 Accelerator/Q_00 Accelerator/D_new Accelerator/wr_addr Accelerator/Droad3 Accelerator/L_inc_b Accelerator/Q_11 Accelerator/Droad2 Accelerator/L_inc_a Accelerator/Q_23 Accelerator/Q_10 Accelerator/Droad1 Accelerator/gamma Accelerator/alpha Accelerator/Q_22 Accelerator/Droad0 Accelerator/Q_33 Accelerator/Q_21 Accelerator/seed Accelerator/Q_32 Accelerator/Q_20 Accelerator/Q_31 Accelerator/L_dec Accelerator/Q_30 Accelerator/max_episode Accelerator/S_sim Accelerator/Q_03}] [get_bd_nets {Accelerator/MOI_0_Q_10 Accelerator/intellight_database_0_L_inc_d Accelerator/PG_0_A_road Accelerator/MOI_0_Q_11 Accelerator/MII_0_en0 Accelerator/MII_0_en1 Accelerator/RD_0_R Accelerator/MOI_0_Q_12 Accelerator/MII_0_wen_bram Accelerator/MII_0_en2 Accelerator/MOI_0_Q_13 Accelerator/MII_0_en3 Accelerator/clk_wiz_clk_out1 Accelerator/intellight_database_0_L_dec Accelerator/SD_0_L0 Accelerator/rst_ps7_0_100M_peripheral_aresetn Accelerator/SD_0_L1 Accelerator/SD_0_L2 Accelerator/SD_0_L3 Accelerator/CU_0_wen Accelerator/CU_0_A_sel Accelerator/intellight_database_0_alpha Accelerator/intellight_database_0_max_episode Accelerator/CU_0_finish Accelerator/intellight_database_0_max_step Accelerator/MII_0_WR_ADDR Accelerator/intellight_database_0_run Accelerator/PG_0_A Accelerator/MII_0_Dnew Accelerator/MOI_0_Q_20 Accelerator/MOI_0_Q_21 Accelerator/MOI_0_Q_22 Accelerator/MOI_0_Q_23 Accelerator/intellight_database_0_seed Accelerator/intellight_database_0_S_sim Accelerator/MOI_0_Q_30 Accelerator/intellight_database_0_mode Accelerator/MOI_0_Q_31 Accelerator/MOI_0_Q_00 Accelerator/MOI_0_Q_32 Accelerator/intellight_database_0_gamma Accelerator/SD_0_S Accelerator/MOI_0_Q_33 Accelerator/MOI_0_Q_01 Accelerator/MOI_0_Q_02 Accelerator/action_ram_wrapper_0_Droad0 Accelerator/MII_0_RD_ADDR Accelerator/MOI_0_Q_03 Accelerator/intellight_database_0_L_inc_a Accelerator/action_ram_wrapper_0_Droad1 Accelerator/CU_0_idle Accelerator/QA_0_Q_new Accelerator/action_ram_wrapper_0_Droad2 Accelerator/intellight_database_0_L_inc_b Accelerator/action_ram_wrapper_0_Droad3 Accelerator/intellight_database_0_L_inc_c}]]
current_bd_design accelerator
copy_bd_objs -from_design intellight_v2 / $tmpCopyObjs
copy_bd_objs: Time (s): cpu = 00:00:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1630.254 ; gain = 0.000
update_compile_order -fileset sources_1
save_bd_design
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/ui/bd_8c36b28b.ui> 
current_bd_design [get_bd_designs intellight_v2]
save_bd_design
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\intellight_v2\intellight_v2.bd> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_4677885b.ui> 
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/ui/bd_8d590e10.ui> 
ipx::package_project -root_dir D:/intelligent_traffic_light/ip_repo/accelerator -vendor xilinx.com -library user -taxonomy /UserIP -module accelerator -import_files
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\accelerator\accelerator.bd> 
Verilog Output written to : D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/synth/accelerator.v
Verilog Output written to : D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/sim/accelerator.v
Verilog Output written to : D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/hdl/accelerator_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block CU_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MII_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block MOI_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PG_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block QA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RD_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SD_0 .
Exporting to file D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/hw_handoff/accelerator.hwh
Generated Hardware Definition File D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/accelerator/synth/accelerator.hwdef
WARNING: [IP_Flow 19-4963] accelerator_CU_0_0 has board value specified. The packaged IP will be restricted to usage with board 'www.digilentinc.com:pynq-z1:part0:1.0'
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/parameters.v" from the top-level HDL file.
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '58823528'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
ipx::package_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1708.344 ; gain = 78.090
ipx::add_user_parameter L_WIDTH [ipx::find_open_core xilinx.com:user:accelerator:1.0]
set_property value_resolve_type user [ipx::get_user_parameters L_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipgui::add_param -name {L_WIDTH} -component [ipx::current_core]
set_property display_name {L Width} [ipgui::get_guiparamspec -name "L_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "L_WIDTH" -component [ipx::current_core] ]
set_property value 4 [ipx::get_user_parameters L_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_type list [ipx::get_user_parameters L_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_list {2 4 8 16} [ipx::get_user_parameters L_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipx::add_user_parameter Q_WIDTH [ipx::find_open_core xilinx.com:user:accelerator:1.0]
set_property value_resolve_type user [ipx::get_user_parameters Q_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipgui::add_param -name {Q_WIDTH} -component [ipx::current_core]
set_property display_name {Q Width} [ipgui::get_guiparamspec -name "Q_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "Q_WIDTH" -component [ipx::current_core] ]
set_property value 16 [ipx::get_user_parameters Q_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_type list [ipx::get_user_parameters Q_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_list {16 32} [ipx::get_user_parameters Q_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipx::add_user_parameter R_WIDTH [ipx::find_open_core xilinx.com:user:accelerator:1.0]
set_property value_resolve_type user [ipx::get_user_parameters R_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipgui::add_param -name {R_WIDTH} -component [ipx::current_core]
set_property display_name {R Width} [ipgui::get_guiparamspec -name "R_WIDTH" -component [ipx::current_core] ]
set_property widget {comboBox} [ipgui::get_guiparamspec -name "R_WIDTH" -component [ipx::current_core] ]
set_property value 16 [ipx::get_user_parameters R_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_type list [ipx::get_user_parameters R_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property value_validation_list {16 32} [ipx::get_user_parameters R_WIDTH -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
ipx::add_memory_map CLK.CLK [ipx::find_open_core xilinx.com:user:accelerator:1.0]
set_property slave_memory_map_ref CLK.CLK [ipx::get_bus_interfaces CLK.CLK -of_objects [ipx::find_open_core xilinx.com:user:accelerator:1.0]]
set_property core_revision 2 [ipx::find_open_core xilinx.com:user:accelerator:1.0]
ipx::create_xgui_files [ipx::find_open_core xilinx.com:user:accelerator:1.0]
ipx::update_checksums [ipx::find_open_core xilinx.com:user:accelerator:1.0]
ipx::check_integrity [ipx::find_open_core xilinx.com:user:accelerator:1.0]
INFO: [IP_Flow 19-7067] Note that bus interface 'CLK.CLK' has a fixed FREQ_HZ of '58823528'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK.CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::find_open_core xilinx.com:user:accelerator:1.0]
update_ip_catalog -rebuild -repo_path d:/intelligent_traffic_light/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/intelligent_traffic_light/ip_repo'
ipx::unload_core d:/intelligent_traffic_light/ip_repo/accelerator/component.xml
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
regenerate_bd_layout
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:accelerator:1.0 accelerator_0
endgroup
set_property -dict [list CONFIG.L_WIDTH {8}] [get_bd_cells accelerator_0]
set_property -dict [list CONFIG.L_WIDTH {4} CONFIG.Q_WIDTH {32}] [get_bd_cells accelerator_0]
ipx::edit_ip_in_project -upgrade true -name accelerator_v1_0_project -directory D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.tmp/accelerator_v1_0_project d:/intelligent_traffic_light/ip_repo/accelerator/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program/Vivado/2022.1/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at D:/Program/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
current_project optimized_intellight_v2
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/accelerator_0/clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
delete_bd_objs [get_bd_cells accelerator_0]
regenerate_bd_layout
current_project accelerator_v1_0_project
current_project optimized_intellight_v2
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/accelerator/accelerator.bd}
validate_bd_design -force
startgroup
current_bd_design [get_bd_designs intellight_v2]
create_bd_cell -type ip -vlnv xilinx.com:user:accelerator:1.0 accelerator_0
endgroup
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/accelerator_0/clk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (58 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins accelerator_0/clk]
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(58). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_0' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_1' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_2' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter READ_WIDTH_A(64) on '/comm_ram/comm_ram_3' with propagated value(32). Command ignored
WARNING: [xilinx.com:ip:axi_intc:4.1-4] /axi_intc_0: Could not determine interrupt input port type - using default interrupt type Rising Edge. Please change this manually if necessary.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/accelerator_0/Droad0
/accelerator_0/Droad1
/accelerator_0/Droad2
/accelerator_0/Droad3
/accelerator_0/L_dec
/accelerator_0/L_inc_a
/accelerator_0/L_inc_b
/accelerator_0/L_inc_c
/accelerator_0/L_inc_d
/accelerator_0/S_sim
/accelerator_0/alpha
/accelerator_0/gamma
/accelerator_0/max_episode
/accelerator_0/max_step
/accelerator_0/mode
/accelerator_0/run
/accelerator_0/seed

current_project accelerator_v1_0_project
current_project optimized_intellight_v2
delete_bd_objs [get_bd_cells accelerator_0]
current_project accelerator_v1_0_project
ipx::infer_bus_interface clk xilinx.com:signal:clock_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'RST.RST'.
ipx::infer_bus_interface rst xilinx.com:signal:reset_rtl:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
ipx::remove_bus_interface CLK.CLK [ipx::current_core]
ipx::remove_bus_interface RST.RST [ipx::current_core]
ipx::remove_memory_map CLK.CLK [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/intelligent_traffic_light/ip_repo/accelerator/component.xml' ignored by IP packager.
ipx::add_bus_interface Q-Values [ipx::current_core]
set_property abstraction_type_vlnv xilinx.com:interface:aximm_rtl:1.0 [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
set_property bus_type_vlnv xilinx.com:interface:aximm:1.0 [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
set_property display_name Q-Values [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_READ_OUTSTANDING [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
ipx::add_bus_parameter NUM_WRITE_OUTSTANDING [ipx::get_bus_interfaces Q-Values -of_objects [ipx::current_core]]
ipx::remove_bus_interface Q-Values [ipx::current_core]
ipx::create_abstraction_definition xilinx.com user Q-Values_rtl 1.0
ipx::create_bus_definition xilinx.com user Q-Values 1.0
set_property xml_file_name D:/intelligent_traffic_light/optimized_intellight_v2/../ip_repo/Q-Values_rtl.xml [ipx::current_busabs]
set_property xml_file_name D:/intelligent_traffic_light/optimized_intellight_v2/../ip_repo/Q-Values.xml [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:Q-Values:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
ipx::add_bus_abstraction_port Q_00 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_01 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_02 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_03 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_10 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_11 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_12 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_13 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_20 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_21 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_22 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_23 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_30 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_31 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_32 [ipx::current_busabs]
ipx::add_bus_abstraction_port Q_33 [ipx::current_busabs]
ipx::save_bus_definition [ipx::current_busdef]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
update_ip_catalog -rebuild -repo_path d:/intelligent_traffic_light/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/intelligent_traffic_light/ip_repo'
ipx::infer_bus_interface {Q_00 Q_01 Q_02 Q_03 Q_10 Q_11 Q_12 Q_13 Q_20 Q_21 Q_22 Q_23 Q_30 Q_31 Q_32 Q_33} xilinx.com:user:Q-Values:1.0 [ipx::current_core]
INFO: [IP_Flow 19-5107] Inferred bus interface 'Q-Values_1' of definition 'xilinx.com:user:Q-Values:1.0' (from TCL Argument).
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property interface_mode monitor [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_00 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_01 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_02 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_03 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_10 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_11 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_12 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_13 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_20 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_21 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_22 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_23 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_30 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_31 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_32 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
ipx::remove_port_map Q_33 [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
set_property interface_mode master [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]
undo
INFO: [Common 17-17] undo 'set_property interface_mode master [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]'
undo
INFO: [Common 17-17] undo 'set_property interface_mode monitor [ipx::get_bus_interfaces Q-Values_1 -of_objects [ipx::current_core]]'
ipx::unload_core d:/intelligent_traffic_light/ip_repo/accelerator/component.xml
set_property is_data true [ipx::get_bus_abstraction_ports Q_00 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_01 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_02 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_03 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_10 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_11 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_12 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_13 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_20 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_21 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_22 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_23 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_30 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_31 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_32 -of_objects [ipx::current_busabs]]
set_property is_data true [ipx::get_bus_abstraction_ports Q_33 -of_objects [ipx::current_busabs]]
ipx::save_bus_definition [ipx::current_busdef]
set_property bus_type_vlnv xilinx.com:user:Q-Values:1.0 [ipx::current_busabs]
ipx::save_abstraction_definition [ipx::current_busabs]
update_ip_catalog -rebuild -repo_path d:/intelligent_traffic_light/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/intelligent_traffic_light/ip_repo'
ipx::unload_abstraction_definition d:/intelligent_traffic_light/ip_repo/Q-Values_rtl.xml
ipx::unload_bus_definition d:/intelligent_traffic_light/ip_repo/Q-Values.xml
ipx::open_ipxact_file {d:\intelligent_traffic_light\ip_repo\accelerator\component.xml}
WARNING: [IP_Flow 19-5226] Project source file 'd:/intelligent_traffic_light/ip_repo/accelerator/component.xml' ignored by IP packager.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_ooc.xdc' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/CU.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/MII.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/parameters.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/MOI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/PG.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/QA.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/RD.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/SD.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_CU_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_MII_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_MOI_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_PG_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_QA_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_RD_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator_SD_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_arith.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_max.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_mux.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/accelerator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/CU.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/MII.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/parameters.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/MOI.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/PG.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/QA.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/RD.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/SD.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_arith.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_max.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/src/file_mux.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_CU_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_MII_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_MOI_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_PG_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_QA_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_RD_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator_SD_0_0.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'd:/intelligent_traffic_light/ip_repo/accelerator/sim/accelerator.v' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
current_project optimized_intellight_v2
create_bd_design "QA"
Wrote  : <D:\intelligent_traffic_light\optimized_intellight_v2\optimized_intellight_v2.srcs\sources_1\bd\QA\QA.bd> 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'd:/intelligent_traffic_light/ip_repo/intellight_database/intellight_database_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/intelligent_traffic_light/ip_repo'.
report_ip_status -name ip_status
update_compile_order -fileset sources_1
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/intellight_v2/intellight_v2.bd}
update_module_reference intellight_v2_QA_0_0
ERROR: [filemgmt 56-190] Failed to uniquely resolve reference. Multiple different modules were found that match the name 'QA'.
ERROR: [Common 17-39] 'update_module_reference' failed due to earlier errors.
report_ip_status -name ip_status 
open_bd_design {D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/QA/QA.bd}
export_ip_user_files -of_objects  [get_files D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/QA/QA.bd] -no_script -reset -force -quiet
remove_files  D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/QA/QA.bd
Wrote  : <D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/QA/ui/bd_d8d907f0.ui> 
file delete -force D:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.srcs/sources_1/bd/QA
file delete -force d:/intelligent_traffic_light/optimized_intellight_v2/optimized_intellight_v2.gen/sources_1/bd/QA
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
current_project accelerator_v1_0_project
export_ip_user_files -of_objects  [get_files d:/intelligent_traffic_light/ip_repo/accelerator/src/parameters.v] -no_script -reset -force -quiet
remove_files  d:/intelligent_traffic_light/ip_repo/accelerator/src/parameters.v
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/intelligent_traffic_light/ip_repo/accelerator/component.xml' ignored by IP packager.
INFO: [IP_Flow 19-1842] HDL Parser: Found include file "src/parameters.v" from the top-level HDL file.
