Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/18.1/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/18.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  lab1-2.vho
Sim SDF file          :  lab1-2__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File lab1-2_run_msim_gate_vhdl.do already exists - backing up current file as lab1-2_run_msim_gate_vhdl.do.bak
Probing transcript
ModelSim-Altera Info: # Reading C:/intelFPGA_lite/18.1/modelsim_ae/tcl/vsim/pref.tcl
ModelSim-Altera Info: # do lab1-2_run_msim_gate_vhdl.do
ModelSim-Altera Info: # if {[file exists gate_work]} {
ModelSim-Altera Info: # 	vdel -lib gate_work -all
ModelSim-Altera Info: # }
ModelSim-Altera Info: # vlib gate_work
ModelSim-Altera Info: # vmap work gate_work
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
ModelSim-Altera Info: # vmap work gate_work 
ModelSim-Altera Info: # Copying C:/intelFPGA_lite/18.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
ModelSim-Altera Info: # Modifying modelsim.ini
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {lab1-2.vho}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 00:07:22 on Oct 01,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work lab1-2.vho 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Loading package VITAL_Timing
ModelSim-Altera Info: # -- Loading package VITAL_Primitives
ModelSim-Altera Info: # -- Loading package cycloneive_atom_pack
ModelSim-Altera Info: # -- Loading package cycloneive_components
ModelSim-Altera Info: # -- Compiling entity hard_block
ModelSim-Altera Info: # -- Compiling architecture structure of hard_block
ModelSim-Altera Info: # -- Compiling entity seven_segment
ModelSim-Altera Info: # -- Compiling architecture structure of seven_segment
ModelSim-Altera Info: # End time: 00:07:22 on Oct 01,2021, Elapsed time: 0:00:00
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vcom -93 -work work {D:/Xuan/Documents/MC_Lab/lab1-2/lab1-2.vhd}
ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
ModelSim-Altera Info: # Start time: 00:07:22 on Oct 01,2021
ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work D:/Xuan/Documents/MC_Lab/lab1-2/lab1-2.vhd 
ModelSim-Altera Info: # -- Loading package STANDARD
ModelSim-Altera Info: # -- Loading package TEXTIO
ModelSim-Altera Info: # -- Loading package std_logic_1164
ModelSim-Altera Info: # -- Compiling entity seven_segment
ModelSim-Altera Info: # -- Compiling architecture archi of seven_segment
ModelSim-Altera Info: # End time: 00:07:23 on Oct 01,2021, Elapsed time: 0:00:01
ModelSim-Altera Info: # Errors: 0, Warnings: 0
ModelSim-Altera Info: # 
ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /NA=lab1-2_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc"  test
ModelSim-Altera Info: # vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /NA=lab1-2_vhd.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" test 
ModelSim-Altera Info: # Start time: 00:07:23 on Oct 01,2021
ModelSim-Altera Error: # ** Error: (vsim-3170) Could not find 'test'.
ModelSim-Altera Info: #         Searched libraries:
ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ae/altera/vhdl/altera
ModelSim-Altera Info: #             C:/intelFPGA_lite/18.1/modelsim_ae/altera/vhdl/cycloneive
ModelSim-Altera Info: #             D:/Xuan/Documents/MC_Lab/lab1-2/simulation/modelsim/gate_work
ModelSim-Altera Info: #             D:/Xuan/Documents/MC_Lab/lab1-2/simulation/modelsim/gate_work
ModelSim-Altera Info: # Error loading design
ModelSim-Altera Info: # Error: Error loading design
ModelSim-Altera Info: #        Pausing macro execution
ModelSim-Altera Info: # MACRO ./lab1-2_run_msim_gate_vhdl.do PAUSED at line 12
ModelSim-Altera Info: vsim work.seven_segment
ModelSim-Altera Info: # vsim work.seven_segment 
ModelSim-Altera Info: # Start time: 00:07:23 on Oct 01,2021
ModelSim-Altera Info: # //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  Copyright 1991-2016 Mentor Graphics Corporation
ModelSim-Altera Info: # //  All Rights Reserved.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
ModelSim-Altera Info: # //  secrets and commercial or financial information that are the property of
ModelSim-Altera Info: # //  Mentor Graphics Corporation and are privileged, confidential,
ModelSim-Altera Info: # //  and exempt from disclosure under the Freedom of Information Act,
ModelSim-Altera Info: # //  5 U.S.C. Section 552. Furthermore, this information
ModelSim-Altera Info: # //  is prohibited from disclosure under the Trade Secrets Act,
ModelSim-Altera Info: # //  18 U.S.C. Section 1905.
ModelSim-Altera Info: # //
ModelSim-Altera Info: # Loading std.standard
ModelSim-Altera Info: # Loading std.textio(body)
ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)
ModelSim-Altera Info: # Loading work.seven_segment(archi)
ModelSim-Altera Info: add wave -position insertpoint  \
ModelSim-Altera Info: sim:/seven_segment/W \
ModelSim-Altera Info: sim:/seven_segment/X \
ModelSim-Altera Info: sim:/seven_segment/Y \
ModelSim-Altera Info: sim:/seven_segment/Z \
ModelSim-Altera Info: sim:/seven_segment/a \
ModelSim-Altera Info: sim:/seven_segment/b \
ModelSim-Altera Info: sim:/seven_segment/c \
ModelSim-Altera Info: sim:/seven_segment/d \
ModelSim-Altera Info: sim:/seven_segment/e \
ModelSim-Altera Info: sim:/seven_segment/f \
ModelSim-Altera Info: sim:/seven_segment/g
ModelSim-Altera Info: # End time: 00:08:05 on Oct 01,2021, Elapsed time: 0:00:42
ModelSim-Altera Info: # Errors: 1, Warnings: 0
Error: Errors encountered while running modelsim do file
Error: NativeLink simulation flow was NOT successful



================The following additional information is provided to help identify the cause of error while running nativelink scripts=================
Nativelink TCL script failed with errorCode:  1
Nativelink TCL script failed with errorInfo:  1
    (procedure "launch_sim" line 1)
    invoked from within
"launch_sim launch_args_hash"
    ("eval" body line 1)
    invoked from within
"eval launch_sim launch_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
                set savedCode $::errorCode
                set savedInfo $::errorInfo
                error $result $..."
    invoked from within
"if [catch {eval launch_sim launch_args_hash} result ] {
            set status 1
            if [ info exists ::errorCode ] {
                set save..."
    (procedure "run_sim" line 74)
    invoked from within
"run_sim run_sim_args_hash"
    invoked from within
"if [ info exists ::errorCode ] {
            set savedCode $::errorCode
            set savedInfo $::errorInfo
            error "$result" $savedInfo ..."
    (procedure "run_eda_simulation_tool" line 334)
    invoked from within
"run_eda_simulation_tool eda_opts_hash"
