INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tim Chen/Desktop/HDL/Lab6/Lab6/Lab6.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tim Chen/Desktop/HDL/Lab6/Lab6/Lab6.srcs/sources_1/new/MACUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MACUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tim Chen/Desktop/HDL/Lab6/Lab6/Lab6.srcs/sources_1/new/Matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tim Chen/Desktop/HDL/Lab6/Lab6/Lab6.srcs/sources_1/new/Multiplier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Tim Chen/Desktop/HDL/Lab6/Lab6/Lab6.srcs/sim_1/new/Matrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Systolic_Matrix_tb
