/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [37:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [14:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_27z;
  wire [18:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_34z;
  wire [6:0] celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  reg [3:0] celloutsig_0_50z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire [6:0] celloutsig_0_64z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_15z;
  wire [8:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = !(celloutsig_1_1z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_19z = !(celloutsig_1_5z ? celloutsig_1_7z[0] : celloutsig_1_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_12z[6] | celloutsig_0_7z) & in_data[59]);
  assign celloutsig_0_0z = ~((in_data[17] | in_data[73]) & (in_data[33] | in_data[10]));
  assign celloutsig_0_16z = ~((celloutsig_0_4z | celloutsig_0_15z) & (celloutsig_0_3z | celloutsig_0_6z));
  assign celloutsig_0_61z = celloutsig_0_12z[6] | ~(celloutsig_0_50z[2]);
  assign celloutsig_0_19z = celloutsig_0_10z[1] | ~(celloutsig_0_5z[4]);
  assign celloutsig_0_23z = celloutsig_0_8z | ~(celloutsig_0_16z);
  assign celloutsig_0_2z = celloutsig_0_0z | ~(celloutsig_0_1z[3]);
  assign celloutsig_0_63z = celloutsig_0_22z[1] ^ celloutsig_0_5z[4];
  assign celloutsig_0_24z = celloutsig_0_23z ^ celloutsig_0_17z[2];
  assign celloutsig_0_46z = ~(celloutsig_0_5z[4] ^ celloutsig_0_19z);
  assign celloutsig_1_1z = ~(celloutsig_1_0z ^ in_data[172]);
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + in_data[56:52];
  assign celloutsig_1_15z = { celloutsig_1_7z[0], celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_5z } / { 1'h1, in_data[150:143] };
  assign celloutsig_0_39z = { celloutsig_0_17z[3:0], celloutsig_0_13z } === celloutsig_0_34z[7:3];
  assign celloutsig_0_49z = { celloutsig_0_27z[6:1], celloutsig_0_48z } === { celloutsig_0_27z[0], celloutsig_0_39z, celloutsig_0_8z, celloutsig_0_31z, celloutsig_0_15z };
  assign celloutsig_0_6z = { in_data[76:72], celloutsig_0_4z, celloutsig_0_4z } === { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_18z = { in_data[39:35], celloutsig_0_5z, celloutsig_0_15z } <= { celloutsig_0_11z[31:23], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_12z = celloutsig_0_10z[8:1] % { 1'h1, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_1_2z = in_data[120:117] * { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[180:176], celloutsig_1_0z } * { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_48z = { celloutsig_0_34z[7:2], celloutsig_0_2z, celloutsig_0_37z } !== { celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_22z, celloutsig_0_19z };
  assign celloutsig_1_18z = ~ celloutsig_1_15z;
  assign celloutsig_0_14z = ~ in_data[33:20];
  assign celloutsig_0_27z = ~ { celloutsig_0_14z[9:0], celloutsig_0_18z, celloutsig_0_16z };
  assign celloutsig_0_28z = ~ { celloutsig_0_14z[4:0], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_27z };
  assign celloutsig_0_35z = celloutsig_0_34z[6:0] | celloutsig_0_28z[8:2];
  assign celloutsig_0_10z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z[3:2], celloutsig_0_9z[3], celloutsig_0_9z[3] } | { in_data[16], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_9z[3:2], celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_3z = | in_data[59:55];
  assign celloutsig_0_7z = | in_data[17:15];
  assign celloutsig_0_37z = | { celloutsig_0_35z, celloutsig_0_27z[6:3], celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_4z = ^ { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_0z = ^ in_data[116:114];
  assign celloutsig_1_5z = ^ { celloutsig_1_2z[3:1], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = ^ { in_data[157:155], celloutsig_1_3z };
  assign celloutsig_0_8z = ^ { celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_15z = ^ in_data[17:12];
  assign celloutsig_0_25z = { celloutsig_0_11z[21:15], celloutsig_0_11z[23:18], celloutsig_0_7z, celloutsig_0_4z } >>> { celloutsig_0_24z, celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_16z };
  assign celloutsig_0_31z = in_data[11:9] >>> { celloutsig_0_25z[10:9], celloutsig_0_13z };
  assign celloutsig_0_64z = { celloutsig_0_22z[1], celloutsig_0_9z[3:2], celloutsig_0_9z[3], celloutsig_0_9z[3], celloutsig_0_18z, celloutsig_0_48z } - { in_data[92], celloutsig_0_61z, celloutsig_0_49z, celloutsig_0_24z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_22z = celloutsig_0_12z[4:0] - celloutsig_0_5z[4:0];
  assign celloutsig_0_34z = celloutsig_0_14z[7:0] - celloutsig_0_25z[12:5];
  assign celloutsig_0_17z = { celloutsig_0_5z[4:3], celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_15z } ~^ { celloutsig_0_14z[13:9], celloutsig_0_4z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_50z = 4'h0;
    else if (celloutsig_1_19z) celloutsig_0_50z = { in_data[14:13], celloutsig_0_19z, celloutsig_0_46z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 6'h00;
    else if (celloutsig_1_19z) celloutsig_0_5z = in_data[68:63];
  assign celloutsig_0_9z[3:2] = ~ { celloutsig_0_3z, celloutsig_0_0z };
  assign { celloutsig_0_11z[23:15], celloutsig_0_11z[5:0], celloutsig_0_11z[37:24] } = ~ { celloutsig_0_10z, celloutsig_0_5z, in_data[30:17] };
  assign celloutsig_0_11z[14:6] = celloutsig_0_11z[23:15];
  assign celloutsig_0_9z[1:0] = { celloutsig_0_9z[3], celloutsig_0_9z[3] };
  assign { out_data[136:128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z, celloutsig_0_64z };
endmodule
