INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/InstrROM/sim/InstrROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstrROM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.gen/sources_1/ip/DataRAM/sim/DataRAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataRAM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/ALUCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/DV2_2000.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DV2_2000
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Divide_to_1Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Divide_to_1Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/MainCtr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MainCtr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/RegFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/SEG8_LUT.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SEG8_LUT
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/Screen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Screen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module flag_exchange
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Users/hehey/Documents/MIPSproject_nexys/MIPSproject.srcs/sim_1/new/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
