{
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "zorgian_nor": [
            "zorgian_nor",
            "q41MK",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 57620
    },
    "MlibObjs": {},
    "Misc": {
        "default_output_dir": "csrc",
        "cwd": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-1",
        "archive_dir": "archive.1",
        "csrc": "csrc",
        "csrc_abs": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-1/csrc",
        "daidir": "simv.daidir",
        "daidir_abs": "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-1/simv.daidir"
    },
    "CompileProcesses": [
        "cgproc.165572.json"
    ],
    "PrevCompiledModules": {},
    "CompileStrategy": "fullobj",
    "CurCompileUdps": {},
    "stat": {
        "nMops": 1539
    },
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "zorgian_nor"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileStatus": "Successful"
}