INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sources_1/new/data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Archlabs/lab04/lab04.srcs/sim_1/new/data_Memory_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataMemory_tb
