// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "07/26/2024 17:41:55"

// 
// Device: Altera 10M50DAF484C6GES Package FBGA484
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top (
	clk,
	reset,
	PC,
	WriteData,
	AluResult);
input 	clk;
input 	reset;
output 	[31:0] PC;
output 	[31:0] WriteData;
output 	[31:0] AluResult;

// Design Ports Information
// PC[0]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[1]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[2]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[3]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[4]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[5]	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[6]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[7]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[8]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[9]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[10]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[11]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[12]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[13]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[14]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[15]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[16]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[17]	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[18]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[19]	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[20]	=>  Location: PIN_T5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[21]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[22]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[23]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[24]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[25]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[26]	=>  Location: PIN_P20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[27]	=>  Location: PIN_D3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[28]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[29]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[30]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WriteData[31]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[0]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[1]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[2]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[3]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[4]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[5]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[6]	=>  Location: PIN_V11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[8]	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[9]	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[10]	=>  Location: PIN_P10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[11]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[12]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[13]	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[14]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[15]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[16]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[17]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[18]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[19]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[20]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[21]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[22]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[23]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[24]	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[25]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[26]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[27]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[28]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[29]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[30]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AluResult[31]	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \~QUARTUS_CREATED_UNVM~~busy ;
wire \~QUARTUS_CREATED_ADC1~~eoc ;
wire \~QUARTUS_CREATED_ADC2~~eoc ;
wire \PC[0]~output_o ;
wire \PC[1]~output_o ;
wire \PC[2]~output_o ;
wire \PC[3]~output_o ;
wire \PC[4]~output_o ;
wire \PC[5]~output_o ;
wire \PC[6]~output_o ;
wire \PC[7]~output_o ;
wire \PC[8]~output_o ;
wire \PC[9]~output_o ;
wire \PC[10]~output_o ;
wire \PC[11]~output_o ;
wire \PC[12]~output_o ;
wire \PC[13]~output_o ;
wire \PC[14]~output_o ;
wire \PC[15]~output_o ;
wire \PC[16]~output_o ;
wire \PC[17]~output_o ;
wire \PC[18]~output_o ;
wire \PC[19]~output_o ;
wire \PC[20]~output_o ;
wire \PC[21]~output_o ;
wire \PC[22]~output_o ;
wire \PC[23]~output_o ;
wire \PC[24]~output_o ;
wire \PC[25]~output_o ;
wire \PC[26]~output_o ;
wire \PC[27]~output_o ;
wire \PC[28]~output_o ;
wire \PC[29]~output_o ;
wire \PC[30]~output_o ;
wire \PC[31]~output_o ;
wire \WriteData[0]~output_o ;
wire \WriteData[1]~output_o ;
wire \WriteData[2]~output_o ;
wire \WriteData[3]~output_o ;
wire \WriteData[4]~output_o ;
wire \WriteData[5]~output_o ;
wire \WriteData[6]~output_o ;
wire \WriteData[7]~output_o ;
wire \WriteData[8]~output_o ;
wire \WriteData[9]~output_o ;
wire \WriteData[10]~output_o ;
wire \WriteData[11]~output_o ;
wire \WriteData[12]~output_o ;
wire \WriteData[13]~output_o ;
wire \WriteData[14]~output_o ;
wire \WriteData[15]~output_o ;
wire \WriteData[16]~output_o ;
wire \WriteData[17]~output_o ;
wire \WriteData[18]~output_o ;
wire \WriteData[19]~output_o ;
wire \WriteData[20]~output_o ;
wire \WriteData[21]~output_o ;
wire \WriteData[22]~output_o ;
wire \WriteData[23]~output_o ;
wire \WriteData[24]~output_o ;
wire \WriteData[25]~output_o ;
wire \WriteData[26]~output_o ;
wire \WriteData[27]~output_o ;
wire \WriteData[28]~output_o ;
wire \WriteData[29]~output_o ;
wire \WriteData[30]~output_o ;
wire \WriteData[31]~output_o ;
wire \AluResult[0]~output_o ;
wire \AluResult[1]~output_o ;
wire \AluResult[2]~output_o ;
wire \AluResult[3]~output_o ;
wire \AluResult[4]~output_o ;
wire \AluResult[5]~output_o ;
wire \AluResult[6]~output_o ;
wire \AluResult[7]~output_o ;
wire \AluResult[8]~output_o ;
wire \AluResult[9]~output_o ;
wire \AluResult[10]~output_o ;
wire \AluResult[11]~output_o ;
wire \AluResult[12]~output_o ;
wire \AluResult[13]~output_o ;
wire \AluResult[14]~output_o ;
wire \AluResult[15]~output_o ;
wire \AluResult[16]~output_o ;
wire \AluResult[17]~output_o ;
wire \AluResult[18]~output_o ;
wire \AluResult[19]~output_o ;
wire \AluResult[20]~output_o ;
wire \AluResult[21]~output_o ;
wire \AluResult[22]~output_o ;
wire \AluResult[23]~output_o ;
wire \AluResult[24]~output_o ;
wire \AluResult[25]~output_o ;
wire \AluResult[26]~output_o ;
wire \AluResult[27]~output_o ;
wire \AluResult[28]~output_o ;
wire \AluResult[29]~output_o ;
wire \AluResult[30]~output_o ;
wire \AluResult[31]~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \imem_inst|Mux25~0_combout ;
wire \imem_inst|Mux25~1_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \imem_inst|Mux24~0_combout ;
wire \imem_inst|Mux24~1_combout ;
wire \imem_inst|Mux22~1_combout ;
wire \imem_inst|Mux22~0_combout ;
wire \imem_inst|Mux22~2_combout ;
wire \imem_inst|Mux23~1_combout ;
wire \imem_inst|Mux23~0_combout ;
wire \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0_combout ;
wire \imem_inst|Mux12~0_combout ;
wire \imem_inst|Mux26~0_combout ;
wire \imem_inst|Mux26~1_combout ;
wire \imem_inst|Mux21~0_combout ;
wire \imem_inst|Mux21~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder_combout ;
wire \imem_inst|Mux15~1_combout ;
wire \imem_inst|Mux15~0_combout ;
wire \imem_inst|Mux15~2_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder_combout ;
wire \imem_inst|Mux14~1_combout ;
wire \imem_inst|Mux14~0_combout ;
wire \imem_inst|Mux14~2_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder_combout ;
wire \imem_inst|Mux13~0_combout ;
wire \imem_inst|Mux13~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder_combout ;
wire \imem_inst|Mux12~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder_combout ;
wire \imem_inst|Mux10~1_combout ;
wire \imem_inst|Mux10~0_combout ;
wire \imem_inst|Mux10~2_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder_combout ;
wire \imem_inst|Mux9~0_combout ;
wire \imem_inst|Mux9~1_combout ;
wire \imem_inst|Mux9~2_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder_combout ;
wire \imem_inst|Mux8~0_combout ;
wire \imem_inst|Mux8~1_combout ;
wire \imem_inst|Mux8~2_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder_combout ;
wire \imem_inst|Mux7~0_combout ;
wire \imem_inst|Mux7~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder_combout ;
wire \imem_inst|Mux6~0_combout ;
wire \imem_inst|Mux6~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder_combout ;
wire \imem_inst|Mux5~0_combout ;
wire \imem_inst|Mux5~1_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder_combout ;
wire \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder_combout ;
wire [31:0] \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm ;
wire [31:0] \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 ;
wire [4:0] \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs ;
wire [31:0] \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value ;
wire [31:0] \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: LCCOMB_X44_Y42_N12
fiftyfivenm_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):
// \~QUARTUS_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QUARTUS_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X26_Y39_N16
fiftyfivenm_io_obuf \PC[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y16_N24
fiftyfivenm_io_obuf \PC[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N30
fiftyfivenm_io_obuf \PC[2]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N23
fiftyfivenm_io_obuf \PC[3]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N16
fiftyfivenm_io_obuf \PC[4]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N23
fiftyfivenm_io_obuf \PC[5]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N16
fiftyfivenm_io_obuf \PC[6]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N9
fiftyfivenm_io_obuf \PC[7]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N9
fiftyfivenm_io_obuf \PC[8]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N16
fiftyfivenm_io_obuf \PC[9]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N2
fiftyfivenm_io_obuf \PC[10]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N2
fiftyfivenm_io_obuf \PC[11]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N23
fiftyfivenm_io_obuf \PC[12]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N2
fiftyfivenm_io_obuf \PC[13]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y54_N2
fiftyfivenm_io_obuf \PC[14]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N9
fiftyfivenm_io_obuf \PC[15]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N23
fiftyfivenm_io_obuf \PC[16]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N30
fiftyfivenm_io_obuf \PC[17]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y54_N30
fiftyfivenm_io_obuf \PC[18]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N16
fiftyfivenm_io_obuf \PC[19]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N2
fiftyfivenm_io_obuf \PC[20]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N16
fiftyfivenm_io_obuf \PC[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
fiftyfivenm_io_obuf \PC[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y54_N30
fiftyfivenm_io_obuf \PC[23]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N9
fiftyfivenm_io_obuf \PC[24]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y54_N16
fiftyfivenm_io_obuf \PC[25]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N30
fiftyfivenm_io_obuf \PC[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N16
fiftyfivenm_io_obuf \PC[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N16
fiftyfivenm_io_obuf \PC[28]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N23
fiftyfivenm_io_obuf \PC[29]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N9
fiftyfivenm_io_obuf \PC[30]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N30
fiftyfivenm_io_obuf \PC[31]~output (
	.i(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N9
fiftyfivenm_io_obuf \WriteData[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[0]~output .bus_hold = "false";
defparam \WriteData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N16
fiftyfivenm_io_obuf \WriteData[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[1]~output .bus_hold = "false";
defparam \WriteData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
fiftyfivenm_io_obuf \WriteData[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[2]~output .bus_hold = "false";
defparam \WriteData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N23
fiftyfivenm_io_obuf \WriteData[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[3]~output .bus_hold = "false";
defparam \WriteData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
fiftyfivenm_io_obuf \WriteData[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[4]~output .bus_hold = "false";
defparam \WriteData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y39_N23
fiftyfivenm_io_obuf \WriteData[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[5]~output .bus_hold = "false";
defparam \WriteData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
fiftyfivenm_io_obuf \WriteData[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[6]~output .bus_hold = "false";
defparam \WriteData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N9
fiftyfivenm_io_obuf \WriteData[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[7]~output .bus_hold = "false";
defparam \WriteData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y54_N16
fiftyfivenm_io_obuf \WriteData[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[8]~output .bus_hold = "false";
defparam \WriteData[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N30
fiftyfivenm_io_obuf \WriteData[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[9]~output .bus_hold = "false";
defparam \WriteData[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y3_N2
fiftyfivenm_io_obuf \WriteData[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[10]~output .bus_hold = "false";
defparam \WriteData[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
fiftyfivenm_io_obuf \WriteData[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[11]~output .bus_hold = "false";
defparam \WriteData[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y39_N9
fiftyfivenm_io_obuf \WriteData[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[12]~output .bus_hold = "false";
defparam \WriteData[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N9
fiftyfivenm_io_obuf \WriteData[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[13]~output .bus_hold = "false";
defparam \WriteData[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N16
fiftyfivenm_io_obuf \WriteData[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[14]~output .bus_hold = "false";
defparam \WriteData[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N16
fiftyfivenm_io_obuf \WriteData[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[15]~output .bus_hold = "false";
defparam \WriteData[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N9
fiftyfivenm_io_obuf \WriteData[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[16]~output .bus_hold = "false";
defparam \WriteData[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X71_Y54_N30
fiftyfivenm_io_obuf \WriteData[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[17]~output .bus_hold = "false";
defparam \WriteData[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
fiftyfivenm_io_obuf \WriteData[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[18]~output .bus_hold = "false";
defparam \WriteData[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
fiftyfivenm_io_obuf \WriteData[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[19]~output .bus_hold = "false";
defparam \WriteData[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y3_N16
fiftyfivenm_io_obuf \WriteData[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[20]~output .bus_hold = "false";
defparam \WriteData[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N30
fiftyfivenm_io_obuf \WriteData[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[21]~output .bus_hold = "false";
defparam \WriteData[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N30
fiftyfivenm_io_obuf \WriteData[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[22]~output .bus_hold = "false";
defparam \WriteData[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N23
fiftyfivenm_io_obuf \WriteData[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[23]~output .bus_hold = "false";
defparam \WriteData[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y9_N2
fiftyfivenm_io_obuf \WriteData[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[24]~output .bus_hold = "false";
defparam \WriteData[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N9
fiftyfivenm_io_obuf \WriteData[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[25]~output .bus_hold = "false";
defparam \WriteData[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N2
fiftyfivenm_io_obuf \WriteData[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[26]~output .bus_hold = "false";
defparam \WriteData[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y30_N2
fiftyfivenm_io_obuf \WriteData[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[27]~output .bus_hold = "false";
defparam \WriteData[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N9
fiftyfivenm_io_obuf \WriteData[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[28]~output .bus_hold = "false";
defparam \WriteData[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N16
fiftyfivenm_io_obuf \WriteData[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[29]~output .bus_hold = "false";
defparam \WriteData[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N9
fiftyfivenm_io_obuf \WriteData[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[30]~output .bus_hold = "false";
defparam \WriteData[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y15_N23
fiftyfivenm_io_obuf \WriteData[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WriteData[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WriteData[31]~output .bus_hold = "false";
defparam \WriteData[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N2
fiftyfivenm_io_obuf \AluResult[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[0]~output .bus_hold = "false";
defparam \AluResult[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y54_N30
fiftyfivenm_io_obuf \AluResult[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[1]~output .bus_hold = "false";
defparam \AluResult[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N2
fiftyfivenm_io_obuf \AluResult[2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[2]~output .bus_hold = "false";
defparam \AluResult[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N9
fiftyfivenm_io_obuf \AluResult[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[3]~output .bus_hold = "false";
defparam \AluResult[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y54_N30
fiftyfivenm_io_obuf \AluResult[4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[4]~output .bus_hold = "false";
defparam \AluResult[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N30
fiftyfivenm_io_obuf \AluResult[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[5]~output .bus_hold = "false";
defparam \AluResult[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N30
fiftyfivenm_io_obuf \AluResult[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[6]~output .bus_hold = "false";
defparam \AluResult[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
fiftyfivenm_io_obuf \AluResult[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[7]~output .bus_hold = "false";
defparam \AluResult[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N9
fiftyfivenm_io_obuf \AluResult[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[8]~output .bus_hold = "false";
defparam \AluResult[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N9
fiftyfivenm_io_obuf \AluResult[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[9]~output .bus_hold = "false";
defparam \AluResult[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N9
fiftyfivenm_io_obuf \AluResult[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[10]~output .bus_hold = "false";
defparam \AluResult[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y25_N23
fiftyfivenm_io_obuf \AluResult[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[11]~output .bus_hold = "false";
defparam \AluResult[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y17_N2
fiftyfivenm_io_obuf \AluResult[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[12]~output .bus_hold = "false";
defparam \AluResult[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y54_N2
fiftyfivenm_io_obuf \AluResult[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[13]~output .bus_hold = "false";
defparam \AluResult[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N2
fiftyfivenm_io_obuf \AluResult[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[14]~output .bus_hold = "false";
defparam \AluResult[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
fiftyfivenm_io_obuf \AluResult[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[15]~output .bus_hold = "false";
defparam \AluResult[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
fiftyfivenm_io_obuf \AluResult[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[16]~output .bus_hold = "false";
defparam \AluResult[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N2
fiftyfivenm_io_obuf \AluResult[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[17]~output .bus_hold = "false";
defparam \AluResult[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y24_N16
fiftyfivenm_io_obuf \AluResult[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[18]~output .bus_hold = "false";
defparam \AluResult[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N9
fiftyfivenm_io_obuf \AluResult[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[19]~output .bus_hold = "false";
defparam \AluResult[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y39_N9
fiftyfivenm_io_obuf \AluResult[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[20]~output .bus_hold = "false";
defparam \AluResult[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N16
fiftyfivenm_io_obuf \AluResult[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[21]~output .bus_hold = "false";
defparam \AluResult[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N23
fiftyfivenm_io_obuf \AluResult[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[22]~output .bus_hold = "false";
defparam \AluResult[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y12_N23
fiftyfivenm_io_obuf \AluResult[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[23]~output .bus_hold = "false";
defparam \AluResult[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N2
fiftyfivenm_io_obuf \AluResult[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[24]~output .bus_hold = "false";
defparam \AluResult[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y29_N2
fiftyfivenm_io_obuf \AluResult[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[25]~output .bus_hold = "false";
defparam \AluResult[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y39_N16
fiftyfivenm_io_obuf \AluResult[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[26]~output .bus_hold = "false";
defparam \AluResult[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N16
fiftyfivenm_io_obuf \AluResult[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[27]~output .bus_hold = "false";
defparam \AluResult[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y30_N16
fiftyfivenm_io_obuf \AluResult[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[28]~output .bus_hold = "false";
defparam \AluResult[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y54_N9
fiftyfivenm_io_obuf \AluResult[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[29]~output .bus_hold = "false";
defparam \AluResult[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
fiftyfivenm_io_obuf \AluResult[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[30]~output .bus_hold = "false";
defparam \AluResult[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y39_N9
fiftyfivenm_io_obuf \AluResult[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\AluResult[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \AluResult[31]~output .bus_hold = "false";
defparam \AluResult[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N15
fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
fiftyfivenm_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N18
fiftyfivenm_lcell_comb \imem_inst|Mux25~0 (
// Equation(s):
// \imem_inst|Mux25~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux25~0 .lut_mask = 16'h7413;
defparam \imem_inst|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N8
fiftyfivenm_lcell_comb \imem_inst|Mux25~1 (
// Equation(s):
// \imem_inst|Mux25~1_combout  = (\imem_inst|Mux25~0_combout  & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datad(\imem_inst|Mux25~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux25~1 .lut_mask = 16'h7E00;
defparam \imem_inst|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y18_N22
fiftyfivenm_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .listen_to_nsleep_signal = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
fiftyfivenm_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X58_Y51_N9
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux25~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[1] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N27
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [1]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[3] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N20
fiftyfivenm_lcell_comb \imem_inst|Mux24~0 (
// Equation(s):
// \imem_inst|Mux24~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]))))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux24~0 .lut_mask = 16'h396E;
defparam \imem_inst|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N10
fiftyfivenm_lcell_comb \imem_inst|Mux24~1 (
// Equation(s):
// \imem_inst|Mux24~1_combout  = (\imem_inst|Mux24~0_combout  & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\imem_inst|Mux24~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux24~1 .lut_mask = 16'h5600;
defparam \imem_inst|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N11
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux24~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[2] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N13
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [2]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[4] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N14
fiftyfivenm_lcell_comb \imem_inst|Mux22~1 (
// Equation(s):
// \imem_inst|Mux22~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & 
// !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux22~1 .lut_mask = 16'h5800;
defparam \imem_inst|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N30
fiftyfivenm_lcell_comb \imem_inst|Mux22~0 (
// Equation(s):
// \imem_inst|Mux22~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & 
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.cin(gnd),
	.combout(\imem_inst|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux22~0 .lut_mask = 16'h0100;
defparam \imem_inst|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N12
fiftyfivenm_lcell_comb \imem_inst|Mux22~2 (
// Equation(s):
// \imem_inst|Mux22~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((\imem_inst|Mux22~0_combout ))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (\imem_inst|Mux22~1_combout ))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(gnd),
	.datac(\imem_inst|Mux22~1_combout ),
	.datad(\imem_inst|Mux22~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux22~2 .lut_mask = 16'hFA50;
defparam \imem_inst|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N13
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux22~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [4]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[4] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N9
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [4]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[6] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N0
fiftyfivenm_lcell_comb \imem_inst|Mux23~1 (
// Equation(s):
// \imem_inst|Mux23~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux23~1 .lut_mask = 16'h00F0;
defparam \imem_inst|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N6
fiftyfivenm_lcell_comb \imem_inst|Mux23~0 (
// Equation(s):
// \imem_inst|Mux23~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux23~0 .lut_mask = 16'h0F00;
defparam \imem_inst|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N0
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0 (
// Equation(s):
// \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\imem_inst|Mux23~1_combout )) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((\imem_inst|Mux23~0_combout )))

	.dataa(\imem_inst|Mux23~1_combout ),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datac(gnd),
	.datad(\imem_inst|Mux23~0_combout ),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0 .lut_mask = 16'hBB88;
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N4
fiftyfivenm_lcell_comb \imem_inst|Mux12~0 (
// Equation(s):
// \imem_inst|Mux12~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & 
// !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux12~0 .lut_mask = 16'h0040;
defparam \imem_inst|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N1
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3]~0_combout ),
	.asdata(\imem_inst|Mux12~0_combout ),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [3]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N7
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [3]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[5] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N20
fiftyfivenm_lcell_comb \imem_inst|Mux26~0 (
// Equation(s):
// \imem_inst|Mux26~0_combout  = \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]) # 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] $ (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.cin(gnd),
	.combout(\imem_inst|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux26~0 .lut_mask = 16'h16E9;
defparam \imem_inst|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N6
fiftyfivenm_lcell_comb \imem_inst|Mux26~1 (
// Equation(s):
// \imem_inst|Mux26~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] $ (!\imem_inst|Mux26~0_combout )))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\imem_inst|Mux26~0_combout  & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\imem_inst|Mux26~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux26~1 .lut_mask = 16'h6502;
defparam \imem_inst|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N7
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux26~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[0] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y51_N5
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [0]),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[2] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N4
fiftyfivenm_lcell_comb \imem_inst|Mux21~0 (
// Equation(s):
// \imem_inst|Mux21~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]) # ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & 
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.cin(gnd),
	.combout(\imem_inst|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux21~0 .lut_mask = 16'h317C;
defparam \imem_inst|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N14
fiftyfivenm_lcell_comb \imem_inst|Mux21~1 (
// Equation(s):
// \imem_inst|Mux21~1_combout  = (\imem_inst|Mux22~0_combout  & (((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \imem_inst|Mux21~0_combout )) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\imem_inst|Mux22~0_combout  & 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & (\imem_inst|Mux21~0_combout )))

	.dataa(\imem_inst|Mux22~0_combout ),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\imem_inst|Mux21~0_combout ),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux21~1 .lut_mask = 16'h30BA;
defparam \imem_inst|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N15
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux21~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [5]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[5] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N24
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder .lut_mask = 16'hF0F0;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N25
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [7]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N22
fiftyfivenm_lcell_comb \imem_inst|Mux15~1 (
// Equation(s):
// \imem_inst|Mux15~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux15~1 .lut_mask = 16'h581C;
defparam \imem_inst|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N28
fiftyfivenm_lcell_comb \imem_inst|Mux15~0 (
// Equation(s):
// \imem_inst|Mux15~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] $ 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux15~0 .lut_mask = 16'h0110;
defparam \imem_inst|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N26
fiftyfivenm_lcell_comb \imem_inst|Mux15~2 (
// Equation(s):
// \imem_inst|Mux15~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((\imem_inst|Mux15~0_combout ))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (\imem_inst|Mux15~1_combout ))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(gnd),
	.datac(\imem_inst|Mux15~1_combout ),
	.datad(\imem_inst|Mux15~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux15~2 .lut_mask = 16'hFA50;
defparam \imem_inst|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N27
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux15~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [11]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[11] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N2
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [11]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N3
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N6
fiftyfivenm_lcell_comb \imem_inst|Mux14~1 (
// Equation(s):
// \imem_inst|Mux14~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]) # ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] $ 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.cin(gnd),
	.combout(\imem_inst|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux14~1 .lut_mask = 16'hFFBE;
defparam \imem_inst|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N20
fiftyfivenm_lcell_comb \imem_inst|Mux14~0 (
// Equation(s):
// \imem_inst|Mux14~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]))))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2])) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux14~0 .lut_mask = 16'h16AC;
defparam \imem_inst|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N24
fiftyfivenm_lcell_comb \imem_inst|Mux14~2 (
// Equation(s):
// \imem_inst|Mux14~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (!\imem_inst|Mux14~1_combout )) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\imem_inst|Mux14~0_combout )))

	.dataa(gnd),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\imem_inst|Mux14~1_combout ),
	.datad(\imem_inst|Mux14~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux14~2 .lut_mask = 16'h3F0C;
defparam \imem_inst|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N25
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux14~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [12]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[12] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N2
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder .lut_mask = 16'hF0F0;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N3
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N16
fiftyfivenm_lcell_comb \imem_inst|Mux13~0 (
// Equation(s):
// \imem_inst|Mux13~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]))))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux13~0 .lut_mask = 16'h2C66;
defparam \imem_inst|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N28
fiftyfivenm_lcell_comb \imem_inst|Mux13~1 (
// Equation(s):
// \imem_inst|Mux13~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((\imem_inst|Mux13~0_combout )))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & 
// ((\imem_inst|Mux22~0_combout ) # ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \imem_inst|Mux13~0_combout ))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\imem_inst|Mux22~0_combout ),
	.datad(\imem_inst|Mux13~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux13~1 .lut_mask = 16'h7350;
defparam \imem_inst|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [13]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[13] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N2
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [13]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N3
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [15]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N18
fiftyfivenm_lcell_comb \imem_inst|Mux12~1 (
// Equation(s):
// \imem_inst|Mux12~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \imem_inst|Mux23~1_combout )))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\imem_inst|Mux23~1_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux12~1 .lut_mask = 16'h0800;
defparam \imem_inst|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N19
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [14]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[14] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N0
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_SignImm [14]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N1
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [16]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N30
fiftyfivenm_lcell_comb \imem_inst|Mux10~1 (
// Equation(s):
// \imem_inst|Mux10~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & 
// ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] $ (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux10~1 .lut_mask = 16'hE1C2;
defparam \imem_inst|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N24
fiftyfivenm_lcell_comb \imem_inst|Mux10~0 (
// Equation(s):
// \imem_inst|Mux10~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux10~0 .lut_mask = 16'h010C;
defparam \imem_inst|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y51_N16
fiftyfivenm_lcell_comb \imem_inst|Mux10~2 (
// Equation(s):
// \imem_inst|Mux10~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((\imem_inst|Mux10~0_combout ))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (!\imem_inst|Mux10~1_combout ))

	.dataa(gnd),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datac(\imem_inst|Mux10~1_combout ),
	.datad(\imem_inst|Mux10~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux10~2 .lut_mask = 16'hCF03;
defparam \imem_inst|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y51_N17
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux10~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[18] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y51_N0
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [18]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder .lut_mask = 16'hF0F0;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y51_N1
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [18]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N26
fiftyfivenm_lcell_comb \imem_inst|Mux9~0 (
// Equation(s):
// \imem_inst|Mux9~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] $ (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value 
// [3])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.cin(gnd),
	.combout(\imem_inst|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux9~0 .lut_mask = 16'h0148;
defparam \imem_inst|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N12
fiftyfivenm_lcell_comb \imem_inst|Mux9~1 (
// Equation(s):
// \imem_inst|Mux9~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.cin(gnd),
	.combout(\imem_inst|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux9~1 .lut_mask = 16'hEA50;
defparam \imem_inst|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N28
fiftyfivenm_lcell_comb \imem_inst|Mux9~2 (
// Equation(s):
// \imem_inst|Mux9~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\imem_inst|Mux9~0_combout )) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((!\imem_inst|Mux9~1_combout )))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(gnd),
	.datac(\imem_inst|Mux9~0_combout ),
	.datad(\imem_inst|Mux9~1_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux9~2 .lut_mask = 16'hA0F5;
defparam \imem_inst|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux9~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[19] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N16
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [19]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [19]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N17
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [19]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N30
fiftyfivenm_lcell_comb \imem_inst|Mux8~0 (
// Equation(s):
// \imem_inst|Mux8~0_combout  = (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & 
// !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] $ (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux8~0 .lut_mask = 16'h0106;
defparam \imem_inst|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N12
fiftyfivenm_lcell_comb \imem_inst|Mux8~1 (
// Equation(s):
// \imem_inst|Mux8~1_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux8~1 .lut_mask = 16'h2AF0;
defparam \imem_inst|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N22
fiftyfivenm_lcell_comb \imem_inst|Mux8~2 (
// Equation(s):
// \imem_inst|Mux8~2_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & (\imem_inst|Mux8~0_combout )) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((\imem_inst|Mux8~1_combout )))

	.dataa(gnd),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\imem_inst|Mux8~0_combout ),
	.datad(\imem_inst|Mux8~1_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux8~2 .lut_mask = 16'hF3C0;
defparam \imem_inst|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N23
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux8~2_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[20] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N10
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [20]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_PCJump [20]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N11
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [20]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N8
fiftyfivenm_lcell_comb \imem_inst|Mux7~0 (
// Equation(s):
// \imem_inst|Mux7~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]) # 
// (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] $ (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.cin(gnd),
	.combout(\imem_inst|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux7~0 .lut_mask = 16'h41FD;
defparam \imem_inst|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N10
fiftyfivenm_lcell_comb \imem_inst|Mux7~1 (
// Equation(s):
// \imem_inst|Mux7~1_combout  = (\imem_inst|Mux7~0_combout  & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & 
// ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]) # (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datad(\imem_inst|Mux7~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux7~1 .lut_mask = 16'h5E00;
defparam \imem_inst|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y51_N11
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux7~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[0] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N0
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder .lut_mask = 16'hF0F0;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N1
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [23]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y51_N22
fiftyfivenm_lcell_comb \imem_inst|Mux6~0 (
// Equation(s):
// \imem_inst|Mux6~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] & 
// !\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]))))) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6] & (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4] $ (((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.cin(gnd),
	.combout(\imem_inst|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux6~0 .lut_mask = 16'h167A;
defparam \imem_inst|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N4
fiftyfivenm_lcell_comb \imem_inst|Mux6~1 (
// Equation(s):
// \imem_inst|Mux6~1_combout  = (\imem_inst|Mux6~0_combout  & (((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2])) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5])))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datad(\imem_inst|Mux6~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux6~1 .lut_mask = 16'h7500;
defparam \imem_inst|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N5
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux6~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[1] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N12
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [1]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N13
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [24]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N10
fiftyfivenm_lcell_comb \imem_inst|Mux5~0 (
// Equation(s):
// \imem_inst|Mux5~0_combout  = (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & (((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4])))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5] & 
// ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]) # 
// (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [4]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [5]),
	.cin(gnd),
	.combout(\imem_inst|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux5~0 .lut_mask = 16'h33B5;
defparam \imem_inst|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y51_N26
fiftyfivenm_lcell_comb \imem_inst|Mux5~1 (
// Equation(s):
// \imem_inst|Mux5~1_combout  = (\imem_inst|Mux5~0_combout  & ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & ((!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]))) # (!\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3] & 
// ((\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]) # (\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6])))))

	.dataa(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [2]),
	.datab(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [3]),
	.datac(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [6]),
	.datad(\imem_inst|Mux5~0_combout ),
	.cin(gnd),
	.combout(\imem_inst|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \imem_inst|Mux5~1 .lut_mask = 16'h3E00;
defparam \imem_inst|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y51_N27
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\imem_inst|Mux5~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[2] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y51_N26
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_ID_EX_rs [2]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y51_N27
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [25]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N28
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder_combout  = \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [28]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y12_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y12_N6
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [28]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [28]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y12_N7
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [28]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder_combout  = \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [29]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N6
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [29]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [29]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X1_Y25_N7
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [29]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N28
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder_combout  = \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [30]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X15_Y1_N2
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [30]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [30]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X15_Y1_N3
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [30]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N28
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder_combout  = \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [31]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y1_N29
dffeas \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y1_N2
fiftyfivenm_lcell_comb \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder (
// Equation(s):
// \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder_combout  = \mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [31]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mips_inst|data_path_inst|Bloc2_inst|s_IF_ID_PCPlus4 [31]),
	.cin(gnd),
	.combout(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder .lut_mask = 16'hFF00;
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y1_N3
dffeas \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value [31]),
	.prn(vcc));
// synopsys translate_off
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31] .is_wysiwyg = "true";
defparam \mips_inst|data_path_inst|Bloc1_inst|pc_i|PC_Value[31] .power_up = "low";
// synopsys translate_on

// Location: UNVM_X0_Y40_N40
fiftyfivenm_unvm \~QUARTUS_CREATED_UNVM~ (
	.arclk(vcc),
	.arshft(vcc),
	.drclk(vcc),
	.drshft(vcc),
	.drdin(vcc),
	.nprogram(vcc),
	.nerase(vcc),
	.nosc_ena(\~QUARTUS_CREATED_GND~I_combout ),
	.par_en(vcc),
	.xe_ye(\~QUARTUS_CREATED_GND~I_combout ),
	.se(\~QUARTUS_CREATED_GND~I_combout ),
	.ardin(23'b11111111111111111111111),
	.busy(\~QUARTUS_CREATED_UNVM~~busy ),
	.osc(),
	.bgpbusy(),
	.sp_pass(),
	.se_pass(),
	.drdout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range1_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_end_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range2_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .addr_range3_offset = -1;
defparam \~QUARTUS_CREATED_UNVM~ .is_compressed_image = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_dual_boot = "false";
defparam \~QUARTUS_CREATED_UNVM~ .is_eram_skip = "false";
defparam \~QUARTUS_CREATED_UNVM~ .max_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .max_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_ufm_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .min_valid_addr = -1;
defparam \~QUARTUS_CREATED_UNVM~ .part_name = "quartus_created_unvm";
defparam \~QUARTUS_CREATED_UNVM~ .reserve_block = "true";
// synopsys translate_on

// Location: ADCBLOCK_X43_Y52_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC1~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC1~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC1~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC1~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC1~ .is_this_first_or_second_adc = 1;
defparam \~QUARTUS_CREATED_ADC1~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC1~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC1~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC1~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC1~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC1~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC1~ .tsclksel = 0;
// synopsys translate_on

// Location: ADCBLOCK_X43_Y51_N0
fiftyfivenm_adcblock \~QUARTUS_CREATED_ADC2~ (
	.soc(\~QUARTUS_CREATED_GND~I_combout ),
	.usr_pwd(vcc),
	.tsen(\~QUARTUS_CREATED_GND~I_combout ),
	.clkin_from_pll_c0(gnd),
	.chsel({\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout ,\~QUARTUS_CREATED_GND~I_combout }),
	.eoc(\~QUARTUS_CREATED_ADC2~~eoc ),
	.dout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_ADC2~ .analog_input_pin_mask = 0;
defparam \~QUARTUS_CREATED_ADC2~ .clkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .device_partname_fivechar_prefix = "none";
defparam \~QUARTUS_CREATED_ADC2~ .is_this_first_or_second_adc = 2;
defparam \~QUARTUS_CREATED_ADC2~ .prescalar = 0;
defparam \~QUARTUS_CREATED_ADC2~ .pwd = 1;
defparam \~QUARTUS_CREATED_ADC2~ .refsel = 0;
defparam \~QUARTUS_CREATED_ADC2~ .reserve_block = "true";
defparam \~QUARTUS_CREATED_ADC2~ .testbits = 66;
defparam \~QUARTUS_CREATED_ADC2~ .tsclkdiv = 1;
defparam \~QUARTUS_CREATED_ADC2~ .tsclksel = 0;
// synopsys translate_on

assign PC[0] = \PC[0]~output_o ;

assign PC[1] = \PC[1]~output_o ;

assign PC[2] = \PC[2]~output_o ;

assign PC[3] = \PC[3]~output_o ;

assign PC[4] = \PC[4]~output_o ;

assign PC[5] = \PC[5]~output_o ;

assign PC[6] = \PC[6]~output_o ;

assign PC[7] = \PC[7]~output_o ;

assign PC[8] = \PC[8]~output_o ;

assign PC[9] = \PC[9]~output_o ;

assign PC[10] = \PC[10]~output_o ;

assign PC[11] = \PC[11]~output_o ;

assign PC[12] = \PC[12]~output_o ;

assign PC[13] = \PC[13]~output_o ;

assign PC[14] = \PC[14]~output_o ;

assign PC[15] = \PC[15]~output_o ;

assign PC[16] = \PC[16]~output_o ;

assign PC[17] = \PC[17]~output_o ;

assign PC[18] = \PC[18]~output_o ;

assign PC[19] = \PC[19]~output_o ;

assign PC[20] = \PC[20]~output_o ;

assign PC[21] = \PC[21]~output_o ;

assign PC[22] = \PC[22]~output_o ;

assign PC[23] = \PC[23]~output_o ;

assign PC[24] = \PC[24]~output_o ;

assign PC[25] = \PC[25]~output_o ;

assign PC[26] = \PC[26]~output_o ;

assign PC[27] = \PC[27]~output_o ;

assign PC[28] = \PC[28]~output_o ;

assign PC[29] = \PC[29]~output_o ;

assign PC[30] = \PC[30]~output_o ;

assign PC[31] = \PC[31]~output_o ;

assign WriteData[0] = \WriteData[0]~output_o ;

assign WriteData[1] = \WriteData[1]~output_o ;

assign WriteData[2] = \WriteData[2]~output_o ;

assign WriteData[3] = \WriteData[3]~output_o ;

assign WriteData[4] = \WriteData[4]~output_o ;

assign WriteData[5] = \WriteData[5]~output_o ;

assign WriteData[6] = \WriteData[6]~output_o ;

assign WriteData[7] = \WriteData[7]~output_o ;

assign WriteData[8] = \WriteData[8]~output_o ;

assign WriteData[9] = \WriteData[9]~output_o ;

assign WriteData[10] = \WriteData[10]~output_o ;

assign WriteData[11] = \WriteData[11]~output_o ;

assign WriteData[12] = \WriteData[12]~output_o ;

assign WriteData[13] = \WriteData[13]~output_o ;

assign WriteData[14] = \WriteData[14]~output_o ;

assign WriteData[15] = \WriteData[15]~output_o ;

assign WriteData[16] = \WriteData[16]~output_o ;

assign WriteData[17] = \WriteData[17]~output_o ;

assign WriteData[18] = \WriteData[18]~output_o ;

assign WriteData[19] = \WriteData[19]~output_o ;

assign WriteData[20] = \WriteData[20]~output_o ;

assign WriteData[21] = \WriteData[21]~output_o ;

assign WriteData[22] = \WriteData[22]~output_o ;

assign WriteData[23] = \WriteData[23]~output_o ;

assign WriteData[24] = \WriteData[24]~output_o ;

assign WriteData[25] = \WriteData[25]~output_o ;

assign WriteData[26] = \WriteData[26]~output_o ;

assign WriteData[27] = \WriteData[27]~output_o ;

assign WriteData[28] = \WriteData[28]~output_o ;

assign WriteData[29] = \WriteData[29]~output_o ;

assign WriteData[30] = \WriteData[30]~output_o ;

assign WriteData[31] = \WriteData[31]~output_o ;

assign AluResult[0] = \AluResult[0]~output_o ;

assign AluResult[1] = \AluResult[1]~output_o ;

assign AluResult[2] = \AluResult[2]~output_o ;

assign AluResult[3] = \AluResult[3]~output_o ;

assign AluResult[4] = \AluResult[4]~output_o ;

assign AluResult[5] = \AluResult[5]~output_o ;

assign AluResult[6] = \AluResult[6]~output_o ;

assign AluResult[7] = \AluResult[7]~output_o ;

assign AluResult[8] = \AluResult[8]~output_o ;

assign AluResult[9] = \AluResult[9]~output_o ;

assign AluResult[10] = \AluResult[10]~output_o ;

assign AluResult[11] = \AluResult[11]~output_o ;

assign AluResult[12] = \AluResult[12]~output_o ;

assign AluResult[13] = \AluResult[13]~output_o ;

assign AluResult[14] = \AluResult[14]~output_o ;

assign AluResult[15] = \AluResult[15]~output_o ;

assign AluResult[16] = \AluResult[16]~output_o ;

assign AluResult[17] = \AluResult[17]~output_o ;

assign AluResult[18] = \AluResult[18]~output_o ;

assign AluResult[19] = \AluResult[19]~output_o ;

assign AluResult[20] = \AluResult[20]~output_o ;

assign AluResult[21] = \AluResult[21]~output_o ;

assign AluResult[22] = \AluResult[22]~output_o ;

assign AluResult[23] = \AluResult[23]~output_o ;

assign AluResult[24] = \AluResult[24]~output_o ;

assign AluResult[25] = \AluResult[25]~output_o ;

assign AluResult[26] = \AluResult[26]~output_o ;

assign AluResult[27] = \AluResult[27]~output_o ;

assign AluResult[28] = \AluResult[28]~output_o ;

assign AluResult[29] = \AluResult[29]~output_o ;

assign AluResult[30] = \AluResult[30]~output_o ;

assign AluResult[31] = \AluResult[31]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_TMS~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TCK~	=>  Location: PIN_G2,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDI~	=>  Location: PIN_L4,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_TDO~	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_CONFIG_SEL~	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCONFIG~	=>  Location: PIN_H9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_nSTATUS~	=>  Location: PIN_G9,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default
// ~ALTERA_CONF_DONE~	=>  Location: PIN_F8,	 I/O Standard: 2.5 V Schmitt Trigger,	 Current Strength: Default

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_TMS~~padout ;
wire \~ALTERA_TCK~~padout ;
wire \~ALTERA_TDI~~padout ;
wire \~ALTERA_CONFIG_SEL~~padout ;
wire \~ALTERA_nCONFIG~~padout ;
wire \~ALTERA_nSTATUS~~padout ;
wire \~ALTERA_CONF_DONE~~padout ;
wire \~ALTERA_TMS~~ibuf_o ;
wire \~ALTERA_TCK~~ibuf_o ;
wire \~ALTERA_TDI~~ibuf_o ;
wire \~ALTERA_CONFIG_SEL~~ibuf_o ;
wire \~ALTERA_nCONFIG~~ibuf_o ;
wire \~ALTERA_nSTATUS~~ibuf_o ;
wire \~ALTERA_CONF_DONE~~ibuf_o ;


endmodule
