module au_top (
    input clk,              // 100MHz clock
    input rst_n,            // reset button (active low)
    input usb_rx,           // USB->Serial input
    output usb_tx,          // USB->Serial output
    input button[9],
    input clear_button,
    input pass_button,
    input reset_button,
    output player[9],
    output pattern[9],
    output led[8],
    output debug_regfile
  ) {
  
  sig rst;                  // reset signal
  game_beta beta(.clk(clk),.rst(clk));
  time_countdown timer(.clk(clk),.rst(rst));
  .clk(clk) {
    // The reset conditioner is used to synchronize the reset signal to the FPGA
    // clock. This ensures the entire FPGA comes out of reset at the same time.
    reset_conditioner reset_cond;
  }
  
  always {
    reset_cond.in = ~rst_n; // input raw inverted reset signal
    rst = reset_cond.out;   // conditioned reset
    led = 8h00;
    
    usb_tx = usb_rx;        // loop serial port
    timer.reset_button = reset_button;
    
    //beta.play_button = 0;
    //beta.pass_button = 0;
    //beta.clear_button = 0;
    //beta.reset_button = 0;
    //beta.time[0] = 4b0;
    //beta.time[1] = 4b0;
    //beta.time[2] = 4b0;
    //beta.time[3] = 4b0;
    
    beta.play_button = button;
    beta.pass_button = pass_button;
    beta.clear_button = clear_button;
    beta.reset_button = reset_button;
    beta.t = timer.out;
    
    player = beta.current_state[8:0];
    pattern = beta.pattern[8:0];
    debug_regfile = beta.debug_light;
    //pattern = 9b1;

  }
}