library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity J0  is
	port(
	K0Q0:  in std_logic;
	K0Q1:  in std_logic;
	K0Q2:  in std_logic;
	K0Q3:  in std_logic;
	K0OUT: out std_logic;
	);
end J0;

architecture Jo_arch of Jo is 
	begin 
		J0OUT<= K0Q1; 
end Jo_arch;