
*** Running vivado
    with args -log design_1_axi_myVGA_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_myVGA_0_0.tcl



****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Oct 29 10:34:52 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_axi_myVGA_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 636.797 ; gain = 203.863
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/ip_repo/axi_myVGA_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/EE415/Text Mode VGA/hdmi_tx_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_axi_myVGA_0_0
Command: synth_design -top design_1_axi_myVGA_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Device 21-9227] Part: xc7s50csga324-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12572
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1492.984 ; gain = 447.355
---------------------------------------------------------------------------------
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN0' becomes localparam in 'encode' with formal parameter declaration list [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:145]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN1' becomes localparam in 'encode' with formal parameter declaration list [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:146]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN2' becomes localparam in 'encode' with formal parameter declaration list [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:147]
WARNING: [Synth 8-11065] parameter 'CTRLTOKEN3' becomes localparam in 'encode' with formal parameter declaration list [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:148]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_myVGA_0_0' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/synth/design_1_axi_myVGA_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axi_myVGA' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA.v:4]
INFO: [Synth 8-6157] synthesizing module 'axi_myVGA_slave_lite_v1_0_S00_AXI' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:152]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:230]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:315]
INFO: [Synth 8-6157] synthesizing module 'displayModule' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:3]
INFO: [Synth 8-6157] synthesizing module 'color' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/color.v:3]
INFO: [Synth 8-6157] synthesizing module 'char_rom' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/char_rom.v:23]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_BRAM_SINGLE_MACRO' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:30]
INFO: [Synth 8-6157] synthesizing module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:134912]
INFO: [Synth 8-6155] done synthesizing module 'RAMB36E1' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:134912]
WARNING: [Synth 8-689] width (64) of port connection 'DOADO' does not match port width (32) of module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1799]
WARNING: [Synth 8-689] width (8) of port connection 'DOPADOP' does not match port width (4) of module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1801]
WARNING: [Synth 8-689] width (64) of port connection 'DIADI' does not match port width (32) of module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1812]
WARNING: [Synth 8-689] width (8) of port connection 'DIPADIP' does not match port width (4) of module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1814]
WARNING: [Synth 8-689] width (8) of port connection 'WEA' does not match port width (4) of module 'RAMB36E1' [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:1826]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_BRAM_SINGLE_MACRO' (0#1) [C:/Xilinx/Vivado/2024.1/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:30]
INFO: [Synth 8-6155] done synthesizing module 'char_rom' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/char_rom.v:23]
INFO: [Synth 8-6155] done synthesizing module 'color' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/color.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'bin_count' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/bin_count.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin_count' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/bin_count.v:3]
INFO: [Synth 8-6157] synthesizing module 'bin_count__parameterized0' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/bin_count.v:3]
INFO: [Synth 8-6155] done synthesizing module 'bin_count__parameterized0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/bin_count.v:3]
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/vga_sync.v:3]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_0' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/synth/hdmi_tx_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'hdmi_tx_v1_0' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'srldelay' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'srldelay' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/srldelay.v:70]
INFO: [Synth 8-6157] synthesizing module 'encode' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized0' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'encode__parameterized1' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6155] done synthesizing module 'encode__parameterized1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/encode.v:79]
INFO: [Synth 8-6157] synthesizing module 'serdes_10_to_1' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2__parameterized0' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:100709]
INFO: [Synth 8-6155] done synthesizing module 'serdes_10_to_1' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/serdes_10_to_1.v:43]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [C:/Xilinx/Vivado/2024.1/scripts/rt/data/unisim_comp.v:96472]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_v1_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:70]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_tx_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/synth/hdmi_tx_0.v:53]
WARNING: [Synth 8-7071] port 'aux0_din' of module 'hdmi_tx_0' is unconnected for instance 'vga_to_hdmi' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:57]
WARNING: [Synth 8-7071] port 'aux1_din' of module 'hdmi_tx_0' is unconnected for instance 'vga_to_hdmi' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:57]
WARNING: [Synth 8-7071] port 'aux2_din' of module 'hdmi_tx_0' is unconnected for instance 'vga_to_hdmi' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:57]
WARNING: [Synth 8-7071] port 'ade' of module 'hdmi_tx_0' is unconnected for instance 'vga_to_hdmi' [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:57]
WARNING: [Synth 8-7023] instance 'vga_to_hdmi' of module 'hdmi_tx_0' has 18 connections declared, but only 14 given [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:57]
INFO: [Synth 8-6155] done synthesizing module 'displayModule' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/0d4b/displayModule.v:3]
INFO: [Synth 8-6155] done synthesizing module 'axi_myVGA_slave_lite_v1_0_S00_AXI' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'axi_myVGA' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_myVGA_0_0' (0#1) [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/synth/design_1_axi_myVGA_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element hdmi_ctl1_reg was removed.  [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ip/design_1_axi_myVGA_0_0/src/hdmi_tx_0/hdl/hdmi_tx_v1_0.v:148]
WARNING: [Synth 8-6014] Unused sequential element slv_reg6_reg was removed.  [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:224]
WARNING: [Synth 8-6014] Unused sequential element slv_reg7_reg was removed.  [c:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.gen/sources_1/bd/design_1/ipshared/04e6/hdl/axi_myVGA_slave_lite_v1_0_S00_AXI.v:225]
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[2] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[1] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARPROT[0] in module axi_myVGA_slave_lite_v1_0_S00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1618.641 ; gain = 573.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.641 ; gain = 573.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1618.641 ; gain = 573.012
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1618.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_axi_myVGA_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_axi_myVGA_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1649.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1654.746 ; gain = 5.414
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/axi_myVGA_slave_lite_v1_0_S00_AXI_inst/disp_init/vga_to_hdmi. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_write_reg' in module 'axi_myVGA_slave_lite_v1_0_S00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'state_read_reg' in module 'axi_myVGA_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Waddr |                               01 |                               10
                   Wdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_write_reg' using encoding 'sequential' in module 'axi_myVGA_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                               00 |                               00
                   Raddr |                               01 |                               10
                   Rdata |                               10 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_read_reg' using encoding 'sequential' in module 'axi_myVGA_slave_lite_v1_0_S00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   12 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 2     
	   5 Input    5 Bit       Adders := 6     
	   4 Input    5 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               32 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 6     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 15    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 38    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 7     
	   8 Input   32 Bit        Muxes := 6     
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    5 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 23    
	   3 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s00_axi_awprot[2] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[1] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_awprot[0] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[2] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[1] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s00_axi_arprot[0] in module design_1_axi_myVGA_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:39 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|hdmi_tx_0   | inst/encg/c0_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+----------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    14|
|2     |LUT1      |     3|
|3     |LUT2      |    86|
|4     |LUT3      |    53|
|5     |LUT4      |    53|
|6     |LUT5      |   133|
|7     |LUT6      |   220|
|8     |MUXF7     |     2|
|9     |OSERDESE2 |     8|
|11    |RAMB36E1  |     1|
|12    |SRL16E    |    39|
|13    |FDCE      |    42|
|14    |FDRE      |   327|
|15    |OBUFDS    |     4|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:44 . Memory (MB): peak = 1654.746 ; gain = 573.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1654.746 ; gain = 609.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1654.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 21 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1654.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c5fea374
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 1654.746 ; gain = 1007.062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1654.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_axi_myVGA_0_0_synth_1/design_1_axi_myVGA_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_axi_myVGA_0_0, cache-ID = c33e6d5f98b86c0f
INFO: [Coretcl 2-1174] Renamed 19 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1654.746 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/Vivado/EE415/projectTest4myVGA/projectTest4myVGA.runs/design_1_axi_myVGA_0_0_synth_1/design_1_axi_myVGA_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_axi_myVGA_0_0_utilization_synth.rpt -pb design_1_axi_myVGA_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Oct 29 10:36:05 2024...
