
usb_to_com.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f364  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e4  0800f4ec  0800f4ec  000104ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fdd0  0800fdd0  00011258  2**0
                  CONTENTS
  4 .ARM          00000008  0800fdd0  0800fdd0  00010dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fdd8  0800fdd8  00011258  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fdd8  0800fdd8  00010dd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fddc  0800fddc  00010ddc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000258  20000000  0800fde0  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00011258  2**0
                  CONTENTS
 10 .bss          0000252c  20000258  20000258  00011258  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002784  20002784  00011258  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00011258  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bfc4  00000000  00000000  00011288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004c9f  00000000  00000000  0002d24c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018c8  00000000  00000000  00031ef0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001306  00000000  00000000  000337b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002561f  00000000  00000000  00034abe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000201ad  00000000  00000000  0005a0dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1116  00000000  00000000  0007a28a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014b3a0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b50  00000000  00000000  0014b3e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000042  00000000  00000000  00151f34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000258 	.word	0x20000258
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800f4d4 	.word	0x0800f4d4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000025c 	.word	0x2000025c
 80001c4:	0800f4d4 	.word	0x0800f4d4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <Init_Timer_chanal>:
uint8_t Set_Direction_OX(uint8_t status);
uint8_t Set_Direction_OY(uint8_t status);
uint8_t Set_Direction_OZ(uint8_t status);
static MC_Axis_t Rotbot_axis[NUM_AXIT_ROBOT];
void Init_Timer_chanal(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 80004bc:	2100      	movs	r1, #0
 80004be:	4818      	ldr	r0, [pc, #96]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004c0:	f006 fd3a 	bl	8006f38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 80004c4:	2100      	movs	r1, #0
 80004c6:	4817      	ldr	r0, [pc, #92]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004c8:	f006 fd36 	bl	8006f38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80004cc:	2104      	movs	r1, #4
 80004ce:	4816      	ldr	r0, [pc, #88]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004d0:	f006 fd32 	bl	8006f38 <HAL_TIM_PWM_Start>
	/* 1. Reset Counter */
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 80004d4:	4b12      	ldr	r3, [pc, #72]	@ (8000520 <Init_Timer_chanal+0x68>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	2200      	movs	r2, #0
 80004da:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim5, 0);
 80004dc:	4b11      	ldr	r3, [pc, #68]	@ (8000524 <Init_Timer_chanal+0x6c>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	2200      	movs	r2, #0
 80004e2:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80004e4:	4b10      	ldr	r3, [pc, #64]	@ (8000528 <Init_Timer_chanal+0x70>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2200      	movs	r2, #0
 80004ea:	625a      	str	r2, [r3, #36]	@ 0x24
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 80004ec:	2108      	movs	r1, #8
 80004ee:	480f      	ldr	r0, [pc, #60]	@ (800052c <Init_Timer_chanal+0x74>)
 80004f0:	f006 fd22 	bl	8006f38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80004f4:	2100      	movs	r1, #0
 80004f6:	480e      	ldr	r0, [pc, #56]	@ (8000530 <Init_Timer_chanal+0x78>)
 80004f8:	f006 fd1e 	bl	8006f38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80004fc:	2100      	movs	r1, #0
 80004fe:	480d      	ldr	r0, [pc, #52]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000500:	f006 fd1a 	bl	8006f38 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COUNTER(&htim8, 0);
 8000504:	4b09      	ldr	r3, [pc, #36]	@ (800052c <Init_Timer_chanal+0x74>)
 8000506:	681b      	ldr	r3, [r3, #0]
 8000508:	2200      	movs	r2, #0
 800050a:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 800050c:	4b08      	ldr	r3, [pc, #32]	@ (8000530 <Init_Timer_chanal+0x78>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	2200      	movs	r2, #0
 8000512:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8000514:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <Init_Timer_chanal+0x7c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	2200      	movs	r2, #0
 800051a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 800051c:	bf00      	nop
 800051e:	bd80      	pop	{r7, pc}
 8000520:	200004a8 	.word	0x200004a8
 8000524:	200004f0 	.word	0x200004f0
 8000528:	20000418 	.word	0x20000418
 800052c:	20000580 	.word	0x20000580
 8000530:	20000460 	.word	0x20000460
 8000534:	200003d0 	.word	0x200003d0

08000538 <Reset_position>:
void Reset_position(void)
{
 8000538:	b480      	push	{r7}
 800053a:	b083      	sub	sp, #12
 800053c:	af00      	add	r7, sp, #0
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 800053e:	2300      	movs	r3, #0
 8000540:	607b      	str	r3, [r7, #4]
 8000542:	e072      	b.n	800062a <Reset_position+0xf2>
	{
		Rotbot_axis[i].current_pos =0x00U;
 8000544:	4a3e      	ldr	r2, [pc, #248]	@ (8000640 <Reset_position+0x108>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	214c      	movs	r1, #76	@ 0x4c
 800054a:	fb01 f303 	mul.w	r3, r1, r3
 800054e:	4413      	add	r3, r2
 8000550:	3314      	adds	r3, #20
 8000552:	2200      	movs	r2, #0
 8000554:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_pos =0x00U;
 8000556:	4a3a      	ldr	r2, [pc, #232]	@ (8000640 <Reset_position+0x108>)
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	214c      	movs	r1, #76	@ 0x4c
 800055c:	fb01 f303 	mul.w	r3, r1, r3
 8000560:	4413      	add	r3, r2
 8000562:	3318      	adds	r3, #24
 8000564:	2200      	movs	r2, #0
 8000566:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].current_speed=SET_SPEED_1000HZ;
 8000568:	4a35      	ldr	r2, [pc, #212]	@ (8000640 <Reset_position+0x108>)
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	214c      	movs	r1, #76	@ 0x4c
 800056e:	fb01 f303 	mul.w	r3, r1, r3
 8000572:	4413      	add	r3, r2
 8000574:	3324      	adds	r3, #36	@ 0x24
 8000576:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800057a:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].target_speed=0X00U;
 800057c:	4a30      	ldr	r2, [pc, #192]	@ (8000640 <Reset_position+0x108>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	214c      	movs	r1, #76	@ 0x4c
 8000582:	fb01 f303 	mul.w	r3, r1, r3
 8000586:	4413      	add	r3, r2
 8000588:	3328      	adds	r3, #40	@ 0x28
 800058a:	2200      	movs	r2, #0
 800058c:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].accel =0X00U;
 800058e:	4a2c      	ldr	r2, [pc, #176]	@ (8000640 <Reset_position+0x108>)
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	214c      	movs	r1, #76	@ 0x4c
 8000594:	fb01 f303 	mul.w	r3, r1, r3
 8000598:	4413      	add	r3, r2
 800059a:	332c      	adds	r3, #44	@ 0x2c
 800059c:	f04f 0200 	mov.w	r2, #0
 80005a0:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].state =STANDSTILL;
 80005a2:	4a27      	ldr	r2, [pc, #156]	@ (8000640 <Reset_position+0x108>)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	214c      	movs	r1, #76	@ 0x4c
 80005a8:	fb01 f303 	mul.w	r3, r1, r3
 80005ac:	4413      	add	r3, r2
 80005ae:	3331      	adds	r3, #49	@ 0x31
 80005b0:	2200      	movs	r2, #0
 80005b2:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].ramp_time=0x00U;
 80005b4:	4a22      	ldr	r2, [pc, #136]	@ (8000640 <Reset_position+0x108>)
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	214c      	movs	r1, #76	@ 0x4c
 80005ba:	fb01 f303 	mul.w	r3, r1, r3
 80005be:	4413      	add	r3, r2
 80005c0:	3334      	adds	r3, #52	@ 0x34
 80005c2:	2200      	movs	r2, #0
 80005c4:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].counter_pos=0x00U;
 80005c6:	4a1e      	ldr	r2, [pc, #120]	@ (8000640 <Reset_position+0x108>)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	214c      	movs	r1, #76	@ 0x4c
 80005cc:	fb01 f303 	mul.w	r3, r1, r3
 80005d0:	4413      	add	r3, r2
 80005d2:	3320      	adds	r3, #32
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].direction=0x00U;
 80005d8:	4a19      	ldr	r2, [pc, #100]	@ (8000640 <Reset_position+0x108>)
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	214c      	movs	r1, #76	@ 0x4c
 80005de:	fb01 f303 	mul.w	r3, r1, r3
 80005e2:	4413      	add	r3, r2
 80005e4:	3330      	adds	r3, #48	@ 0x30
 80005e6:	2200      	movs	r2, #0
 80005e8:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].indexaxis=i;
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	b2d8      	uxtb	r0, r3
 80005ee:	4a14      	ldr	r2, [pc, #80]	@ (8000640 <Reset_position+0x108>)
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	214c      	movs	r1, #76	@ 0x4c
 80005f4:	fb01 f303 	mul.w	r3, r1, r3
 80005f8:	4413      	add	r3, r2
 80005fa:	3340      	adds	r3, #64	@ 0x40
 80005fc:	4602      	mov	r2, r0
 80005fe:	701a      	strb	r2, [r3, #0]
		Rotbot_axis[i].fulse_stop=0x00U;
 8000600:	4a0f      	ldr	r2, [pc, #60]	@ (8000640 <Reset_position+0x108>)
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	214c      	movs	r1, #76	@ 0x4c
 8000606:	fb01 f303 	mul.w	r3, r1, r3
 800060a:	4413      	add	r3, r2
 800060c:	3338      	adds	r3, #56	@ 0x38
 800060e:	2200      	movs	r2, #0
 8000610:	601a      	str	r2, [r3, #0]
		Rotbot_axis[i].offset=0x00U;
 8000612:	4a0b      	ldr	r2, [pc, #44]	@ (8000640 <Reset_position+0x108>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	214c      	movs	r1, #76	@ 0x4c
 8000618:	fb01 f303 	mul.w	r3, r1, r3
 800061c:	4413      	add	r3, r2
 800061e:	3332      	adds	r3, #50	@ 0x32
 8000620:	2200      	movs	r2, #0
 8000622:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U;i<NUM_AXIT_ROBOT;i++)
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	3301      	adds	r3, #1
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	2b02      	cmp	r3, #2
 800062e:	dd89      	ble.n	8000544 <Reset_position+0xc>
	}
}
 8000630:	bf00      	nop
 8000632:	bf00      	nop
 8000634:	370c      	adds	r7, #12
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
 800063e:	bf00      	nop
 8000640:	20000274 	.word	0x20000274

08000644 <Robot_Init>:
void Robot_Init(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	af00      	add	r7, sp, #0
	// TRỤC X
	Rotbot_axis[AXIT_X_ROBOT].htim= &htim1;
 8000648:	4b21      	ldr	r3, [pc, #132]	@ (80006d0 <Robot_Init+0x8c>)
 800064a:	4a22      	ldr	r2, [pc, #136]	@ (80006d4 <Robot_Init+0x90>)
 800064c:	601a      	str	r2, [r3, #0]
	Rotbot_axis[AXIT_X_ROBOT].htim_counter= &htim2;
 800064e:	4b20      	ldr	r3, [pc, #128]	@ (80006d0 <Robot_Init+0x8c>)
 8000650:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <Robot_Init+0x94>)
 8000652:	605a      	str	r2, [r3, #4]
	Rotbot_axis[AXIT_X_ROBOT].channel=TIM_CHANNEL_1;
 8000654:	4b1e      	ldr	r3, [pc, #120]	@ (80006d0 <Robot_Init+0x8c>)
 8000656:	2200      	movs	r2, #0
 8000658:	609a      	str	r2, [r3, #8]
	Rotbot_axis[AXIT_X_ROBOT].channel_counter=TIM_CHANNEL_2;
 800065a:	4b1d      	ldr	r3, [pc, #116]	@ (80006d0 <Robot_Init+0x8c>)
 800065c:	2204      	movs	r2, #4
 800065e:	60da      	str	r2, [r3, #12]
	Rotbot_axis[AXIT_X_ROBOT].Set_Direction_Pin=Set_Direction_OX;
 8000660:	4b1b      	ldr	r3, [pc, #108]	@ (80006d0 <Robot_Init+0x8c>)
 8000662:	4a1e      	ldr	r2, [pc, #120]	@ (80006dc <Robot_Init+0x98>)
 8000664:	611a      	str	r2, [r3, #16]
	Rotbot_axis[AXIT_X_ROBOT].max_axis=55000U;
 8000666:	4b1a      	ldr	r3, [pc, #104]	@ (80006d0 <Robot_Init+0x8c>)
 8000668:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 800066c:	645a      	str	r2, [r3, #68]	@ 0x44
	// TRỤC Y
	Rotbot_axis[AXIT_Y_ROBOT].htim= &htim3;
 800066e:	4b18      	ldr	r3, [pc, #96]	@ (80006d0 <Robot_Init+0x8c>)
 8000670:	4a1b      	ldr	r2, [pc, #108]	@ (80006e0 <Robot_Init+0x9c>)
 8000672:	64da      	str	r2, [r3, #76]	@ 0x4c
	Rotbot_axis[AXIT_Y_ROBOT].htim_counter= &htim5;
 8000674:	4b16      	ldr	r3, [pc, #88]	@ (80006d0 <Robot_Init+0x8c>)
 8000676:	4a1b      	ldr	r2, [pc, #108]	@ (80006e4 <Robot_Init+0xa0>)
 8000678:	651a      	str	r2, [r3, #80]	@ 0x50
	Rotbot_axis[AXIT_Y_ROBOT].channel=TIM_CHANNEL_1;
 800067a:	4b15      	ldr	r3, [pc, #84]	@ (80006d0 <Robot_Init+0x8c>)
 800067c:	2200      	movs	r2, #0
 800067e:	655a      	str	r2, [r3, #84]	@ 0x54
	Rotbot_axis[AXIT_Y_ROBOT].channel_counter=TIM_CHANNEL_1;
 8000680:	4b13      	ldr	r3, [pc, #76]	@ (80006d0 <Robot_Init+0x8c>)
 8000682:	2200      	movs	r2, #0
 8000684:	659a      	str	r2, [r3, #88]	@ 0x58
	Rotbot_axis[AXIT_Y_ROBOT].Set_Direction_Pin=Set_Direction_OY;
 8000686:	4b12      	ldr	r3, [pc, #72]	@ (80006d0 <Robot_Init+0x8c>)
 8000688:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <Robot_Init+0xa4>)
 800068a:	65da      	str	r2, [r3, #92]	@ 0x5c
	Rotbot_axis[AXIT_Y_ROBOT].max_axis=28000U;
 800068c:	4b10      	ldr	r3, [pc, #64]	@ (80006d0 <Robot_Init+0x8c>)
 800068e:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000692:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	// TRỤC Z
	Rotbot_axis[AXIT_Z_ROBOT].htim= &htim8;
 8000696:	4b0e      	ldr	r3, [pc, #56]	@ (80006d0 <Robot_Init+0x8c>)
 8000698:	4a14      	ldr	r2, [pc, #80]	@ (80006ec <Robot_Init+0xa8>)
 800069a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
	Rotbot_axis[AXIT_Z_ROBOT].htim_counter= &htim4;
 800069e:	4b0c      	ldr	r3, [pc, #48]	@ (80006d0 <Robot_Init+0x8c>)
 80006a0:	4a13      	ldr	r2, [pc, #76]	@ (80006f0 <Robot_Init+0xac>)
 80006a2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	Rotbot_axis[AXIT_Z_ROBOT].channel=TIM_CHANNEL_3;
 80006a6:	4b0a      	ldr	r3, [pc, #40]	@ (80006d0 <Robot_Init+0x8c>)
 80006a8:	2208      	movs	r2, #8
 80006aa:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
	Rotbot_axis[AXIT_Z_ROBOT].channel_counter=TIM_CHANNEL_1;
 80006ae:	4b08      	ldr	r3, [pc, #32]	@ (80006d0 <Robot_Init+0x8c>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
	Rotbot_axis[AXIT_Z_ROBOT].Set_Direction_Pin=Set_Direction_OZ;
 80006b6:	4b06      	ldr	r3, [pc, #24]	@ (80006d0 <Robot_Init+0x8c>)
 80006b8:	4a0e      	ldr	r2, [pc, #56]	@ (80006f4 <Robot_Init+0xb0>)
 80006ba:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	Rotbot_axis[AXIT_Z_ROBOT].max_axis=13000U;
 80006be:	4b04      	ldr	r3, [pc, #16]	@ (80006d0 <Robot_Init+0x8c>)
 80006c0:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 80006c4:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
	Reset_position();
 80006c8:	f7ff ff36 	bl	8000538 <Reset_position>
}
 80006cc:	bf00      	nop
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000274 	.word	0x20000274
 80006d4:	200003d0 	.word	0x200003d0
 80006d8:	20000418 	.word	0x20000418
 80006dc:	08001539 	.word	0x08001539
 80006e0:	20000460 	.word	0x20000460
 80006e4:	200004f0 	.word	0x200004f0
 80006e8:	08001575 	.word	0x08001575
 80006ec:	20000580 	.word	0x20000580
 80006f0:	200004a8 	.word	0x200004a8
 80006f4:	080015ad 	.word	0x080015ad

080006f8 <MC_MoveAbsolute>:
// uint32_t speed Vận tốc mục tiêu, đơn vị tần số ( số xung / giây)
// uint16_t accel (Gia tốc - Acceleration) Độ dốc của quá trình tăng tốc và giảm tốc.Tham số này sẽ quyết định việc bạn thay đổi giá trị ARR nhanh hay chậm trong ngắt 1ms để đạt tới speed.
//QUAN TRỌNG: Ép cập nhật giá trị từ vùng đệm vào thanh ghi thực thi
//axis->htim->Instance->EGR = TIM_EGR_UG;
void MC_MoveAbsolute(MC_Axis_t* axis, int32_t pos, uint32_t speed)// mục đích Kích hoạt di chuyển đến vị trí tuyệt đối
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	60f8      	str	r0, [r7, #12]
 8000700:	60b9      	str	r1, [r7, #8]
 8000702:	607a      	str	r2, [r7, #4]
// 1. Kiểm tra nếu trục đang bận hoặc có lỗi thì không nhận lệnh mới (Tùy logic)
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800070a:	b2db      	uxtb	r3, r3
 800070c:	2b07      	cmp	r3, #7
 800070e:	d075      	beq.n	80007fc <MC_MoveAbsolute+0x104>
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000716:	b2db      	uxtb	r3, r3
 8000718:	2b01      	cmp	r3, #1
 800071a:	d06f      	beq.n	80007fc <MC_MoveAbsolute+0x104>

	// 2. Gán các tham số mục tiêu
	if(pos >= axis->max_axis) pos=axis->max_axis;
 800071c:	68fb      	ldr	r3, [r7, #12]
 800071e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000720:	68ba      	ldr	r2, [r7, #8]
 8000722:	429a      	cmp	r2, r3
 8000724:	db02      	blt.n	800072c <MC_MoveAbsolute+0x34>
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800072a:	60bb      	str	r3, [r7, #8]
	if(pos <= 0x00U) pos=100U;// tránh chạm home liên tục sinh ngắt
 800072c:	68bb      	ldr	r3, [r7, #8]
 800072e:	2b00      	cmp	r3, #0
 8000730:	d101      	bne.n	8000736 <MC_MoveAbsolute+0x3e>
 8000732:	2364      	movs	r3, #100	@ 0x64
 8000734:	60bb      	str	r3, [r7, #8]
	axis->target_pos = pos;
 8000736:	68fb      	ldr	r3, [r7, #12]
 8000738:	68ba      	ldr	r2, [r7, #8]
 800073a:	619a      	str	r2, [r3, #24]
	axis->target_speed = speed;
 800073c:	687a      	ldr	r2, [r7, #4]
 800073e:	68fb      	ldr	r3, [r7, #12]
 8000740:	629a      	str	r2, [r3, #40]	@ 0x28
	axis->accel = jerk_table[(speed/(uint32_t)1000)-1] ;// speed là 1k đến 50k
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	4a30      	ldr	r2, [pc, #192]	@ (8000808 <MC_MoveAbsolute+0x110>)
 8000746:	fba2 2303 	umull	r2, r3, r2, r3
 800074a:	099b      	lsrs	r3, r3, #6
 800074c:	3b01      	subs	r3, #1
 800074e:	4a2f      	ldr	r2, [pc, #188]	@ (800080c <MC_MoveAbsolute+0x114>)
 8000750:	009b      	lsls	r3, r3, #2
 8000752:	4413      	add	r3, r2
 8000754:	681a      	ldr	r2, [r3, #0]
 8000756:	68fb      	ldr	r3, [r7, #12]
 8000758:	62da      	str	r2, [r3, #44]	@ 0x2c
	// 3. Xác định hướng di chuyển
	if (axis->target_pos > axis->current_pos) {
 800075a:	68fb      	ldr	r3, [r7, #12]
 800075c:	699a      	ldr	r2, [r3, #24]
 800075e:	68fb      	ldr	r3, [r7, #12]
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	429a      	cmp	r2, r3
 8000764:	dd04      	ble.n	8000770 <MC_MoveAbsolute+0x78>
		axis->direction = 0x00; // Chạy tiến
 8000766:	68fb      	ldr	r3, [r7, #12]
 8000768:	2200      	movs	r2, #0
 800076a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
 800076e:	e009      	b.n	8000784 <MC_MoveAbsolute+0x8c>
	} else if (axis->target_pos < axis->current_pos) {
 8000770:	68fb      	ldr	r3, [r7, #12]
 8000772:	699a      	ldr	r2, [r3, #24]
 8000774:	68fb      	ldr	r3, [r7, #12]
 8000776:	695b      	ldr	r3, [r3, #20]
 8000778:	429a      	cmp	r2, r3
 800077a:	da41      	bge.n	8000800 <MC_MoveAbsolute+0x108>
		axis->direction = 0x01; // Chạy lùi
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	2201      	movs	r2, #1
 8000780:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	} else
	{
		return; // Đã ở đúng vị trí
	}
    //  Chọn hướng đi cho chân DIR
	if(axis->Set_Direction_Pin(axis->direction) != axis->direction)
 8000784:	68fb      	ldr	r3, [r7, #12]
 8000786:	691b      	ldr	r3, [r3, #16]
 8000788:	68fa      	ldr	r2, [r7, #12]
 800078a:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 800078e:	4610      	mov	r0, r2
 8000790:	4798      	blx	r3
 8000792:	4603      	mov	r3, r0
 8000794:	461a      	mov	r2, r3
 8000796:	68fb      	ldr	r3, [r7, #12]
 8000798:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800079c:	429a      	cmp	r2, r3
 800079e:	d006      	beq.n	80007ae <MC_MoveAbsolute+0xb6>
	{
		axis->Set_Direction_Pin(axis->direction);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	691b      	ldr	r3, [r3, #16]
 80007a4:	68fa      	ldr	r2, [r7, #12]
 80007a6:	f892 2030 	ldrb.w	r2, [r2, #48]	@ 0x30
 80007aa:	4610      	mov	r0, r2
 80007ac:	4798      	blx	r3
	}
	axis->delta_pos = axis->target_pos > axis->current_pos ? (axis->target_pos - axis->current_pos):(axis->current_pos - axis->target_pos);
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	699a      	ldr	r2, [r3, #24]
 80007b2:	68fb      	ldr	r3, [r7, #12]
 80007b4:	695b      	ldr	r3, [r3, #20]
 80007b6:	429a      	cmp	r2, r3
 80007b8:	dd05      	ble.n	80007c6 <MC_MoveAbsolute+0xce>
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	699a      	ldr	r2, [r3, #24]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	695b      	ldr	r3, [r3, #20]
 80007c2:	1ad3      	subs	r3, r2, r3
 80007c4:	e004      	b.n	80007d0 <MC_MoveAbsolute+0xd8>
 80007c6:	68fb      	ldr	r3, [r7, #12]
 80007c8:	695a      	ldr	r2, [r3, #20]
 80007ca:	68fb      	ldr	r3, [r7, #12]
 80007cc:	699b      	ldr	r3, [r3, #24]
 80007ce:	1ad3      	subs	r3, r2, r3
 80007d0:	68fa      	ldr	r2, [r7, #12]
 80007d2:	61d3      	str	r3, [r2, #28]
	// 4. Chuyển trạng thái sang Tăng tốc để bộ Handler bắt đầu làm việc
	axis->state = START_RUN;
 80007d4:	68fb      	ldr	r3, [r7, #12]
 80007d6:	2201      	movs	r2, #1
 80007d8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
	axis->busy = 0x01U;
 80007dc:	68fb      	ldr	r3, [r7, #12]
 80007de:	2201      	movs	r2, #1
 80007e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
	axis->done = 0x00U;
 80007e4:	68fb      	ldr	r3, [r7, #12]
 80007e6:	2200      	movs	r2, #0
 80007e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    axis->counter_pos=0x00U;
 80007ec:	68fb      	ldr	r3, [r7, #12]
 80007ee:	2200      	movs	r2, #0
 80007f0:	621a      	str	r2, [r3, #32]
    axis->current_speed=SET_SPEED_1000HZ;
 80007f2:	68fb      	ldr	r3, [r7, #12]
 80007f4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80007f8:	625a      	str	r2, [r3, #36]	@ 0x24
 80007fa:	e002      	b.n	8000802 <MC_MoveAbsolute+0x10a>
	if(axis->state == AXIS_ERROR || axis->busy == 0x01) return;
 80007fc:	bf00      	nop
 80007fe:	e000      	b.n	8000802 <MC_MoveAbsolute+0x10a>
		return; // Đã ở đúng vị trí
 8000800:	bf00      	nop
    // CƯỠNG BỨC cập nhật giá trị từ vùng đệm vào thanh ghi thực thi CỦA timer đếm xung
}
 8000802:	3710      	adds	r7, #16
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	10624dd3 	.word	0x10624dd3
 800080c:	0800f534 	.word	0x0800f534

08000810 <Timer_PWM_Chanal_Start>:
void Timer_PWM_Chanal_Start(MC_Axis_t* axis)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
	// RESET BỘ ĐẾM COUNTER CỦA TIMER PHÁT XUNG VÀ TIMER ĐẾM XUNG
	__HAL_TIM_SET_COUNTER(axis->htim, 0);
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	681b      	ldr	r3, [r3, #0]
 800081e:	2200      	movs	r2, #0
 8000820:	625a      	str	r2, [r3, #36]	@ 0x24
	__HAL_TIM_SET_COUNTER(axis->htim_counter, 0);
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	685b      	ldr	r3, [r3, #4]
 8000826:	681b      	ldr	r3, [r3, #0]
 8000828:	2200      	movs	r2, #0
 800082a:	625a      	str	r2, [r3, #36]	@ 0x24
	//	 SET SỐ XUNG CẦN ĐẾM CỦA TIMER ĐẾN XUNG ĐỂ DỪNG XUNG CỦA TIMER PHÁT XUNG
	__HAL_TIM_SET_AUTORELOAD(axis->htim_counter, axis->delta_pos);
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	69da      	ldr	r2, [r3, #28]
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	681b      	ldr	r3, [r3, #0]
 8000836:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	69da      	ldr	r2, [r3, #28]
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	685b      	ldr	r3, [r3, #4]
 8000840:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(axis->htim_counter, axis->channel_counter, axis->delta_pos);
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	68db      	ldr	r3, [r3, #12]
 8000846:	2b00      	cmp	r3, #0
 8000848:	d106      	bne.n	8000858 <Timer_PWM_Chanal_Start+0x48>
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	69da      	ldr	r2, [r3, #28]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	635a      	str	r2, [r3, #52]	@ 0x34
 8000856:	e01e      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000858:	687b      	ldr	r3, [r7, #4]
 800085a:	68db      	ldr	r3, [r3, #12]
 800085c:	2b04      	cmp	r3, #4
 800085e:	d107      	bne.n	8000870 <Timer_PWM_Chanal_Start+0x60>
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	69d9      	ldr	r1, [r3, #28]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	685b      	ldr	r3, [r3, #4]
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	460b      	mov	r3, r1
 800086c:	6393      	str	r3, [r2, #56]	@ 0x38
 800086e:	e012      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	2b08      	cmp	r3, #8
 8000876:	d107      	bne.n	8000888 <Timer_PWM_Chanal_Start+0x78>
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	69d9      	ldr	r1, [r3, #28]
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	685b      	ldr	r3, [r3, #4]
 8000880:	681a      	ldr	r2, [r3, #0]
 8000882:	460b      	mov	r3, r1
 8000884:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000886:	e006      	b.n	8000896 <Timer_PWM_Chanal_Start+0x86>
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	69d9      	ldr	r1, [r3, #28]
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	685b      	ldr	r3, [r3, #4]
 8000890:	681a      	ldr	r2, [r3, #0]
 8000892:	460b      	mov	r3, r1
 8000894:	6413      	str	r3, [r2, #64]	@ 0x40
	axis->htim_counter->Instance->EGR = TIM_EGR_UG;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	2201      	movs	r2, #1
 800089e:	615a      	str	r2, [r3, #20]
    // set tần só ban đầu của timer phát xung là 15 hz, lúc khởi động coi tần số gần bằng min là 1kHz
    __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008aa:	62da      	str	r2, [r3, #44]	@ 0x2c
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008b4:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (SET_FREQ_1KHZ/2));
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	689b      	ldr	r3, [r3, #8]
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d106      	bne.n	80008cc <Timer_PWM_Chanal_Start+0xbc>
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	681b      	ldr	r3, [r3, #0]
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80008c8:	635a      	str	r2, [r3, #52]	@ 0x34
 80008ca:	e01b      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	2b04      	cmp	r3, #4
 80008d2:	d106      	bne.n	80008e2 <Timer_PWM_Chanal_Start+0xd2>
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	681a      	ldr	r2, [r3, #0]
 80008da:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008de:	6393      	str	r3, [r2, #56]	@ 0x38
 80008e0:	e010      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008e2:	687b      	ldr	r3, [r7, #4]
 80008e4:	689b      	ldr	r3, [r3, #8]
 80008e6:	2b08      	cmp	r3, #8
 80008e8:	d106      	bne.n	80008f8 <Timer_PWM_Chanal_Start+0xe8>
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	681a      	ldr	r2, [r3, #0]
 80008f0:	f240 13f3 	movw	r3, #499	@ 0x1f3
 80008f4:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80008f6:	e005      	b.n	8000904 <Timer_PWM_Chanal_Start+0xf4>
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	f240 13f3 	movw	r3, #499	@ 0x1f3
 8000902:	6413      	str	r3, [r2, #64]	@ 0x40

    axis->htim->Instance->EGR = TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	681b      	ldr	r3, [r3, #0]
 800090a:	2201      	movs	r2, #1
 800090c:	615a      	str	r2, [r3, #20]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <MC_Stop>:
void MC_Stop(MC_Axis_t* axis)// mục đích Kích hoạt dừng tuyệt đối sau 100ms khi giảm tốc
{
 800091a:	b480      	push	{r7}
 800091c:	b083      	sub	sp, #12
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
	if(axis->state != STANDSTILL && axis->state != DECELERATING)// khác 0 và khác 4
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000928:	b2db      	uxtb	r3, r3
 800092a:	2b00      	cmp	r3, #0
 800092c:	d00d      	beq.n	800094a <MC_Stop+0x30>
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8000934:	b2db      	uxtb	r3, r3
 8000936:	2b04      	cmp	r3, #4
 8000938:	d007      	beq.n	800094a <MC_Stop+0x30>
	{
		axis->state = DECELERATING;// ÉP dừng pwm sau khoảng time giảm tốc
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	2204      	movs	r2, #4
 800093e:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->offset=0x01U;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2201      	movs	r2, #1
 8000946:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
	}
}
 800094a:	bf00      	nop
 800094c:	370c      	adds	r7, #12
 800094e:	46bd      	mov	sp, r7
 8000950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000954:	4770      	bx	lr

08000956 <MC_MoveHomeAbsolute>:

	taget_move = (axis->current_pos + distance);
	MC_MoveAbsolute(axis,taget_move,freq);
}
uint8_t MC_MoveHomeAbsolute(MC_Axis_t* axis)
{
 8000956:	b480      	push	{r7}
 8000958:	b083      	sub	sp, #12
 800095a:	af00      	add	r7, sp, #0
 800095c:	6078      	str	r0, [r7, #4]
	if(axis->busy != 0x00U)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000964:	b2db      	uxtb	r3, r3
 8000966:	2b00      	cmp	r3, #0
 8000968:	d036      	beq.n	80009d8 <MC_MoveHomeAbsolute+0x82>
	{
		__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	689b      	ldr	r3, [r3, #8]
 800096e:	2b00      	cmp	r3, #0
 8000970:	d105      	bne.n	800097e <MC_MoveHomeAbsolute+0x28>
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2200      	movs	r2, #0
 800097a:	635a      	str	r2, [r3, #52]	@ 0x34
 800097c:	e018      	b.n	80009b0 <MC_MoveHomeAbsolute+0x5a>
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	689b      	ldr	r3, [r3, #8]
 8000982:	2b04      	cmp	r3, #4
 8000984:	d105      	bne.n	8000992 <MC_MoveHomeAbsolute+0x3c>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	681b      	ldr	r3, [r3, #0]
 800098a:	681a      	ldr	r2, [r3, #0]
 800098c:	2300      	movs	r3, #0
 800098e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000990:	e00e      	b.n	80009b0 <MC_MoveHomeAbsolute+0x5a>
 8000992:	687b      	ldr	r3, [r7, #4]
 8000994:	689b      	ldr	r3, [r3, #8]
 8000996:	2b08      	cmp	r3, #8
 8000998:	d105      	bne.n	80009a6 <MC_MoveHomeAbsolute+0x50>
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	681a      	ldr	r2, [r3, #0]
 80009a0:	2300      	movs	r3, #0
 80009a2:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80009a4:	e004      	b.n	80009b0 <MC_MoveHomeAbsolute+0x5a>
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	681a      	ldr	r2, [r3, #0]
 80009ac:	2300      	movs	r3, #0
 80009ae:	6413      	str	r3, [r2, #64]	@ 0x40
		axis->htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	681b      	ldr	r3, [r3, #0]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	695a      	ldr	r2, [r3, #20]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	681b      	ldr	r3, [r3, #0]
 80009be:	f042 0201 	orr.w	r2, r2, #1
 80009c2:	615a      	str	r2, [r3, #20]
		axis->ramp_time=0x00U;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	2200      	movs	r2, #0
 80009c8:	635a      	str	r2, [r3, #52]	@ 0x34
		axis->state = STANDSTILL;
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	2200      	movs	r2, #0
 80009ce:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
		axis->current_speed = 0x00U;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2200      	movs	r2, #0
 80009d6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	return 0x01U;
 80009d8:	2301      	movs	r3, #1
}
 80009da:	4618      	mov	r0, r3
 80009dc:	370c      	adds	r7, #12
 80009de:	46bd      	mov	sp, r7
 80009e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e4:	4770      	bx	lr
	...

080009e8 <Interrup_gpio_OX>:
void Interrup_gpio_OX(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	af00      	add	r7, sp, #0
		GPIOA->ODR &=~(1<<9u);
 80009ec:	4b20      	ldr	r3, [pc, #128]	@ (8000a70 <Interrup_gpio_OX+0x88>)
 80009ee:	695b      	ldr	r3, [r3, #20]
 80009f0:	4a1f      	ldr	r2, [pc, #124]	@ (8000a70 <Interrup_gpio_OX+0x88>)
 80009f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80009f6:	6153      	str	r3, [r2, #20]
        __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_X_ROBOT].htim, Rotbot_axis[AXIT_X_ROBOT].channel, 0x00u);
 80009f8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 80009fa:	689b      	ldr	r3, [r3, #8]
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d105      	bne.n	8000a0c <Interrup_gpio_OX+0x24>
 8000a00:	4b1c      	ldr	r3, [pc, #112]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a0a:	e018      	b.n	8000a3e <Interrup_gpio_OX+0x56>
 8000a0c:	4b19      	ldr	r3, [pc, #100]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a0e:	689b      	ldr	r3, [r3, #8]
 8000a10:	2b04      	cmp	r3, #4
 8000a12:	d105      	bne.n	8000a20 <Interrup_gpio_OX+0x38>
 8000a14:	4b17      	ldr	r3, [pc, #92]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	681a      	ldr	r2, [r3, #0]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	6393      	str	r3, [r2, #56]	@ 0x38
 8000a1e:	e00e      	b.n	8000a3e <Interrup_gpio_OX+0x56>
 8000a20:	4b14      	ldr	r3, [pc, #80]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	2b08      	cmp	r3, #8
 8000a26:	d105      	bne.n	8000a34 <Interrup_gpio_OX+0x4c>
 8000a28:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	681a      	ldr	r2, [r3, #0]
 8000a2e:	2300      	movs	r3, #0
 8000a30:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000a32:	e004      	b.n	8000a3e <Interrup_gpio_OX+0x56>
 8000a34:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	6413      	str	r3, [r2, #64]	@ 0x40
        Rotbot_axis[AXIT_X_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	695a      	ldr	r2, [r3, #20]
 8000a46:	4b0b      	ldr	r3, [pc, #44]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	f042 0201 	orr.w	r2, r2, #1
 8000a50:	615a      	str	r2, [r3, #20]
        Rotbot_axis[AXIT_X_ROBOT].ramp_time=0x00U;
 8000a52:	4b08      	ldr	r3, [pc, #32]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	635a      	str	r2, [r3, #52]	@ 0x34
        Rotbot_axis[AXIT_X_ROBOT].state = STANDSTILL;
 8000a58:	4b06      	ldr	r3, [pc, #24]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        Rotbot_axis[AXIT_X_ROBOT].current_speed=0x00U;
 8000a60:	4b04      	ldr	r3, [pc, #16]	@ (8000a74 <Interrup_gpio_OX+0x8c>)
 8000a62:	2200      	movs	r2, #0
 8000a64:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr
 8000a70:	40020000 	.word	0x40020000
 8000a74:	20000274 	.word	0x20000274

08000a78 <Interrup_gpio_OY>:
void Interrup_gpio_OY(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<7U);
 8000a7c:	4b21      	ldr	r3, [pc, #132]	@ (8000b04 <Interrup_gpio_OY+0x8c>)
 8000a7e:	695b      	ldr	r3, [r3, #20]
 8000a80:	4a20      	ldr	r2, [pc, #128]	@ (8000b04 <Interrup_gpio_OY+0x8c>)
 8000a82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000a86:	6153      	str	r3, [r2, #20]
    __HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Y_ROBOT].htim, Rotbot_axis[AXIT_Y_ROBOT].channel, 0x00u);
 8000a88:	4b1f      	ldr	r3, [pc, #124]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000a8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d105      	bne.n	8000a9c <Interrup_gpio_OY+0x24>
 8000a90:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000a92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2200      	movs	r2, #0
 8000a98:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a9a:	e018      	b.n	8000ace <Interrup_gpio_OY+0x56>
 8000a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000a9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000aa0:	2b04      	cmp	r3, #4
 8000aa2:	d105      	bne.n	8000ab0 <Interrup_gpio_OY+0x38>
 8000aa4:	4b18      	ldr	r3, [pc, #96]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000aa6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aa8:	681a      	ldr	r2, [r3, #0]
 8000aaa:	2300      	movs	r3, #0
 8000aac:	6393      	str	r3, [r2, #56]	@ 0x38
 8000aae:	e00e      	b.n	8000ace <Interrup_gpio_OY+0x56>
 8000ab0:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8000ab4:	2b08      	cmp	r3, #8
 8000ab6:	d105      	bne.n	8000ac4 <Interrup_gpio_OY+0x4c>
 8000ab8:	4b13      	ldr	r3, [pc, #76]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000aba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000abc:	681a      	ldr	r2, [r3, #0]
 8000abe:	2300      	movs	r3, #0
 8000ac0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000ac2:	e004      	b.n	8000ace <Interrup_gpio_OY+0x56>
 8000ac4:	4b10      	ldr	r3, [pc, #64]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000ac6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac8:	681a      	ldr	r2, [r3, #0]
 8000aca:	2300      	movs	r3, #0
 8000acc:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Y_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000ace:	4b0e      	ldr	r3, [pc, #56]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000ad0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	695a      	ldr	r2, [r3, #20]
 8000ad6:	4b0c      	ldr	r3, [pc, #48]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	f042 0201 	orr.w	r2, r2, #1
 8000ae0:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Y_ROBOT].ramp_time=0x00U;
 8000ae2:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    Rotbot_axis[AXIT_Y_ROBOT].state = STANDSTILL;
 8000aea:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Rotbot_axis[AXIT_Y_ROBOT].current_speed=0x00U;
 8000af2:	4b05      	ldr	r3, [pc, #20]	@ (8000b08 <Interrup_gpio_OY+0x90>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	671a      	str	r2, [r3, #112]	@ 0x70
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
 8000b02:	bf00      	nop
 8000b04:	40020800 	.word	0x40020800
 8000b08:	20000274 	.word	0x20000274

08000b0c <Interrup_gpio_OZ>:
void Interrup_gpio_OZ(void)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	af00      	add	r7, sp, #0
	GPIOC->ODR &=~(1<<9U);
 8000b10:	4b26      	ldr	r3, [pc, #152]	@ (8000bac <Interrup_gpio_OZ+0xa0>)
 8000b12:	695b      	ldr	r3, [r3, #20]
 8000b14:	4a25      	ldr	r2, [pc, #148]	@ (8000bac <Interrup_gpio_OZ+0xa0>)
 8000b16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000b1a:	6153      	str	r3, [r2, #20]
	__HAL_TIM_SET_COMPARE(Rotbot_axis[AXIT_Z_ROBOT].htim, Rotbot_axis[AXIT_Z_ROBOT].channel, 0x00u);
 8000b1c:	4b24      	ldr	r3, [pc, #144]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b1e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d106      	bne.n	8000b34 <Interrup_gpio_OZ+0x28>
 8000b26:	4b22      	ldr	r3, [pc, #136]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b28:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	2200      	movs	r2, #0
 8000b30:	635a      	str	r2, [r3, #52]	@ 0x34
 8000b32:	e01d      	b.n	8000b70 <Interrup_gpio_OZ+0x64>
 8000b34:	4b1e      	ldr	r3, [pc, #120]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b36:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b3a:	2b04      	cmp	r3, #4
 8000b3c:	d106      	bne.n	8000b4c <Interrup_gpio_OZ+0x40>
 8000b3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b40:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b44:	681a      	ldr	r2, [r3, #0]
 8000b46:	2300      	movs	r3, #0
 8000b48:	6393      	str	r3, [r2, #56]	@ 0x38
 8000b4a:	e011      	b.n	8000b70 <Interrup_gpio_OZ+0x64>
 8000b4c:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8000b52:	2b08      	cmp	r3, #8
 8000b54:	d106      	bne.n	8000b64 <Interrup_gpio_OZ+0x58>
 8000b56:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b58:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b5c:	681a      	ldr	r2, [r3, #0]
 8000b5e:	2300      	movs	r3, #0
 8000b60:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b62:	e005      	b.n	8000b70 <Interrup_gpio_OZ+0x64>
 8000b64:	4b12      	ldr	r3, [pc, #72]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b66:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b6a:	681a      	ldr	r2, [r3, #0]
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	6413      	str	r3, [r2, #64]	@ 0x40
    Rotbot_axis[AXIT_Z_ROBOT].htim->Instance->EGR |= TIM_EGR_UG;// ép buộc cập nhập giá trị mới vào vùng đệm
 8000b70:	4b0f      	ldr	r3, [pc, #60]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b72:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	695a      	ldr	r2, [r3, #20]
 8000b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	f042 0201 	orr.w	r2, r2, #1
 8000b86:	615a      	str	r2, [r3, #20]
    Rotbot_axis[AXIT_Z_ROBOT].ramp_time=0x00U;
 8000b88:	4b09      	ldr	r3, [pc, #36]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc
    Rotbot_axis[AXIT_Z_ROBOT].state = STANDSTILL;
 8000b90:	4b07      	ldr	r3, [pc, #28]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
    Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
 8000b98:	4b05      	ldr	r3, [pc, #20]	@ (8000bb0 <Interrup_gpio_OZ+0xa4>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
}
 8000ba0:	bf00      	nop
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop
 8000bac:	40020800 	.word	0x40020800
 8000bb0:	20000274 	.word	0x20000274

08000bb4 <Motor_Busy>:
        Rotbot_axis[AXIT_Z_ROBOT].current_speed=0x00U;
	}

}
uint8_t Motor_Busy(void)// kiểm tra xem 3 trục robot có đã goàn toàn dừng lại chưa
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
	return (Rotbot_axis[0].busy || Rotbot_axis[1].busy || Rotbot_axis[2].busy) ;;
 8000bb8:	4b0d      	ldr	r3, [pc, #52]	@ (8000bf0 <Motor_Busy+0x3c>)
 8000bba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8000bbe:	b2db      	uxtb	r3, r3
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	d10b      	bne.n	8000bdc <Motor_Busy+0x28>
 8000bc4:	4b0a      	ldr	r3, [pc, #40]	@ (8000bf0 <Motor_Busy+0x3c>)
 8000bc6:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d105      	bne.n	8000bdc <Motor_Busy+0x28>
 8000bd0:	4b07      	ldr	r3, [pc, #28]	@ (8000bf0 <Motor_Busy+0x3c>)
 8000bd2:	f893 30d4 	ldrb.w	r3, [r3, #212]	@ 0xd4
 8000bd6:	b2db      	uxtb	r3, r3
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <Motor_Busy+0x2c>
 8000bdc:	2301      	movs	r3, #1
 8000bde:	e000      	b.n	8000be2 <Motor_Busy+0x2e>
 8000be0:	2300      	movs	r3, #0
 8000be2:	b2db      	uxtb	r3, r3
}
 8000be4:	4618      	mov	r0, r3
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	20000274 	.word	0x20000274

08000bf4 <Move_Home_3Step>:
uint8_t Move_Home_3Step(volatile uint8_t * home_tep)// về home 3 giai đoạn
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b082      	sub	sp, #8
 8000bf8:	af00      	add	r7, sp, #0
 8000bfa:	6078      	str	r0, [r7, #4]
	//uint8_t result=0x00U;
	static uint16_t counter_100=0x00U;
	static uint8_t onetime=0x00U;
	static uint8_t step=0x00U;
	static uint16_t time=0x00U;
	if( *home_tep == 0x01)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	781b      	ldrb	r3, [r3, #0]
 8000c00:	b2db      	uxtb	r3, r3
 8000c02:	2b01      	cmp	r3, #1
 8000c04:	d105      	bne.n	8000c12 <Move_Home_3Step+0x1e>
	{
		step=0x01U;
 8000c06:	4ba3      	ldr	r3, [pc, #652]	@ (8000e94 <Move_Home_3Step+0x2a0>)
 8000c08:	2201      	movs	r2, #1
 8000c0a:	701a      	strb	r2, [r3, #0]
		*home_tep = 0x02U;
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2202      	movs	r2, #2
 8000c10:	701a      	strb	r2, [r3, #0]

	}
	switch(step)
 8000c12:	4ba0      	ldr	r3, [pc, #640]	@ (8000e94 <Move_Home_3Step+0x2a0>)
 8000c14:	781b      	ldrb	r3, [r3, #0]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	2b03      	cmp	r3, #3
 8000c1a:	f200 81a4 	bhi.w	8000f66 <Move_Home_3Step+0x372>
 8000c1e:	a201      	add	r2, pc, #4	@ (adr r2, 8000c24 <Move_Home_3Step+0x30>)
 8000c20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c24:	08000c35 	.word	0x08000c35
 8000c28:	08000cd9 	.word	0x08000cd9
 8000c2c:	08000de1 	.word	0x08000de1
 8000c30:	08000eb1 	.word	0x08000eb1
	{
		case 0x01U:
		{
            // step 1 : đưa Z VỀ 0 trước
			if(onetime==0x00U)
 8000c34:	4b98      	ldr	r3, [pc, #608]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d125      	bne.n	8000c88 <Move_Home_3Step+0x94>
			{
				if(Motor_Busy()==0x00U)
 8000c3c:	f7ff ffba 	bl	8000bb4 <Motor_Busy>
 8000c40:	4603      	mov	r3, r0
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d120      	bne.n	8000c88 <Move_Home_3Step+0x94>
				{
					Rotbot_axis[2].current_pos=13000U;
 8000c46:	4b95      	ldr	r3, [pc, #596]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000c48:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000c4c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_Z_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,5000U);
 8000c50:	2002      	movs	r0, #2
 8000c52:	f000 fe01 	bl	8001858 <Get_State_Sensor>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d105      	bne.n	8000c68 <Move_Home_3Step+0x74>
 8000c5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c60:	2100      	movs	r1, #0
 8000c62:	488f      	ldr	r0, [pc, #572]	@ (8000ea0 <Move_Home_3Step+0x2ac>)
 8000c64:	f7ff fd48 	bl	80006f8 <MC_MoveAbsolute>
					if(++counter_100 >= 2U)
 8000c68:	4b8e      	ldr	r3, [pc, #568]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000c6a:	881b      	ldrh	r3, [r3, #0]
 8000c6c:	3301      	adds	r3, #1
 8000c6e:	b29a      	uxth	r2, r3
 8000c70:	4b8c      	ldr	r3, [pc, #560]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000c72:	801a      	strh	r2, [r3, #0]
 8000c74:	4b8b      	ldr	r3, [pc, #556]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000c76:	881b      	ldrh	r3, [r3, #0]
 8000c78:	2b01      	cmp	r3, #1
 8000c7a:	d905      	bls.n	8000c88 <Move_Home_3Step+0x94>
					{
						onetime=0x01U;
 8000c7c:	4b86      	ldr	r3, [pc, #536]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000c7e:	2201      	movs	r2, #1
 8000c80:	701a      	strb	r2, [r3, #0]
						counter_100=0x00U;
 8000c82:	4b88      	ldr	r3, [pc, #544]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	801a      	strh	r2, [r3, #0]
					}
				}
			}
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000c88:	2002      	movs	r0, #2
 8000c8a:	f000 fde5 	bl	8001858 <Get_State_Sensor>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	2b01      	cmp	r3, #1
 8000c92:	d102      	bne.n	8000c9a <Move_Home_3Step+0xa6>
 8000c94:	4882      	ldr	r0, [pc, #520]	@ (8000ea0 <Move_Home_3Step+0x2ac>)
 8000c96:	f7ff fe5e 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000c9a:	f7ff ff8b 	bl	8000bb4 <Motor_Busy>
 8000c9e:	4603      	mov	r3, r0
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d115      	bne.n	8000cd0 <Move_Home_3Step+0xdc>
			{
				if(++time>=1000U)
 8000ca4:	4b80      	ldr	r3, [pc, #512]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000ca6:	881b      	ldrh	r3, [r3, #0]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	b29a      	uxth	r2, r3
 8000cac:	4b7e      	ldr	r3, [pc, #504]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000cae:	801a      	strh	r2, [r3, #0]
 8000cb0:	4b7d      	ldr	r3, [pc, #500]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000cb2:	881b      	ldrh	r3, [r3, #0]
 8000cb4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000cb8:	f0c0 8157 	bcc.w	8000f6a <Move_Home_3Step+0x376>
				{
					time =0x00U;
 8000cbc:	4b7a      	ldr	r3, [pc, #488]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	801a      	strh	r2, [r3, #0]
					step=0x02U;
 8000cc2:	4b74      	ldr	r3, [pc, #464]	@ (8000e94 <Move_Home_3Step+0x2a0>)
 8000cc4:	2202      	movs	r2, #2
 8000cc6:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000cc8:	4b73      	ldr	r3, [pc, #460]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	701a      	strb	r2, [r3, #0]
				}
			}
			else time=0x00U;
		}
		break;
 8000cce:	e14c      	b.n	8000f6a <Move_Home_3Step+0x376>
			else time=0x00U;
 8000cd0:	4b75      	ldr	r3, [pc, #468]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000cd2:	2200      	movs	r2, #0
 8000cd4:	801a      	strh	r2, [r3, #0]
		break;
 8000cd6:	e148      	b.n	8000f6a <Move_Home_3Step+0x376>
		case 0x02U:
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000cd8:	4b6f      	ldr	r3, [pc, #444]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000cda:	781b      	ldrb	r3, [r3, #0]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d145      	bne.n	8000d6c <Move_Home_3Step+0x178>
			{
				if(Motor_Busy()==0x00U)
 8000ce0:	f7ff ff68 	bl	8000bb4 <Motor_Busy>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d140      	bne.n	8000d6c <Move_Home_3Step+0x178>
				{
					Rotbot_axis[0].current_pos=55000U;
 8000cea:	4b6c      	ldr	r3, [pc, #432]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000cec:	f24d 62d8 	movw	r2, #55000	@ 0xd6d8
 8000cf0:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos=28000U;
 8000cf2:	4b6a      	ldr	r3, [pc, #424]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000cf4:	f646 5260 	movw	r2, #28000	@ 0x6d60
 8000cf8:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos=13000U;
 8000cfa:	4b68      	ldr	r3, [pc, #416]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000cfc:	f243 22c8 	movw	r2, #13000	@ 0x32c8
 8000d00:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
					if(Get_State_Sensor(AXIT_X_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1500U);
 8000d04:	2000      	movs	r0, #0
 8000d06:	f000 fda7 	bl	8001858 <Get_State_Sensor>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	d105      	bne.n	8000d1c <Move_Home_3Step+0x128>
 8000d10:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d14:	2100      	movs	r1, #0
 8000d16:	4861      	ldr	r0, [pc, #388]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000d18:	f7ff fcee 	bl	80006f8 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Y_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1500U);
 8000d1c:	2001      	movs	r0, #1
 8000d1e:	f000 fd9b 	bl	8001858 <Get_State_Sensor>
 8000d22:	4603      	mov	r3, r0
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d105      	bne.n	8000d34 <Move_Home_3Step+0x140>
 8000d28:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d2c:	2100      	movs	r1, #0
 8000d2e:	485f      	ldr	r0, [pc, #380]	@ (8000eac <Move_Home_3Step+0x2b8>)
 8000d30:	f7ff fce2 	bl	80006f8 <MC_MoveAbsolute>
					if(Get_State_Sensor(AXIT_Z_ROBOT) == 0x00U) MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1500U);
 8000d34:	2002      	movs	r0, #2
 8000d36:	f000 fd8f 	bl	8001858 <Get_State_Sensor>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d105      	bne.n	8000d4c <Move_Home_3Step+0x158>
 8000d40:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8000d44:	2100      	movs	r1, #0
 8000d46:	4856      	ldr	r0, [pc, #344]	@ (8000ea0 <Move_Home_3Step+0x2ac>)
 8000d48:	f7ff fcd6 	bl	80006f8 <MC_MoveAbsolute>
				    if(++counter_100 > 1U)
 8000d4c:	4b55      	ldr	r3, [pc, #340]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000d4e:	881b      	ldrh	r3, [r3, #0]
 8000d50:	3301      	adds	r3, #1
 8000d52:	b29a      	uxth	r2, r3
 8000d54:	4b53      	ldr	r3, [pc, #332]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000d56:	801a      	strh	r2, [r3, #0]
 8000d58:	4b52      	ldr	r3, [pc, #328]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000d5a:	881b      	ldrh	r3, [r3, #0]
 8000d5c:	2b01      	cmp	r3, #1
 8000d5e:	d905      	bls.n	8000d6c <Move_Home_3Step+0x178>
					{
				    	onetime=0x01U;
 8000d60:	4b4d      	ldr	r3, [pc, #308]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000d62:	2201      	movs	r2, #1
 8000d64:	701a      	strb	r2, [r3, #0]
				    	counter_100=0x00U;
 8000d66:	4b4f      	ldr	r3, [pc, #316]	@ (8000ea4 <Move_Home_3Step+0x2b0>)
 8000d68:	2200      	movs	r2, #0
 8000d6a:	801a      	strh	r2, [r3, #0]
					}
				}

			}
			if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000d6c:	2000      	movs	r0, #0
 8000d6e:	f000 fd73 	bl	8001858 <Get_State_Sensor>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b01      	cmp	r3, #1
 8000d76:	d102      	bne.n	8000d7e <Move_Home_3Step+0x18a>
 8000d78:	4848      	ldr	r0, [pc, #288]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000d7a:	f7ff fdec 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000d7e:	2001      	movs	r0, #1
 8000d80:	f000 fd6a 	bl	8001858 <Get_State_Sensor>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	d102      	bne.n	8000d90 <Move_Home_3Step+0x19c>
 8000d8a:	4848      	ldr	r0, [pc, #288]	@ (8000eac <Move_Home_3Step+0x2b8>)
 8000d8c:	f7ff fde3 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000d90:	2002      	movs	r0, #2
 8000d92:	f000 fd61 	bl	8001858 <Get_State_Sensor>
 8000d96:	4603      	mov	r3, r0
 8000d98:	2b01      	cmp	r3, #1
 8000d9a:	d102      	bne.n	8000da2 <Move_Home_3Step+0x1ae>
 8000d9c:	4840      	ldr	r0, [pc, #256]	@ (8000ea0 <Move_Home_3Step+0x2ac>)
 8000d9e:	f7ff fdda 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000da2:	f7ff ff07 	bl	8000bb4 <Motor_Busy>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d115      	bne.n	8000dd8 <Move_Home_3Step+0x1e4>
			{
				if(++time>=1000U)
 8000dac:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000dae:	881b      	ldrh	r3, [r3, #0]
 8000db0:	3301      	adds	r3, #1
 8000db2:	b29a      	uxth	r2, r3
 8000db4:	4b3c      	ldr	r3, [pc, #240]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000db6:	801a      	strh	r2, [r3, #0]
 8000db8:	4b3b      	ldr	r3, [pc, #236]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000dba:	881b      	ldrh	r3, [r3, #0]
 8000dbc:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000dc0:	f0c0 80d5 	bcc.w	8000f6e <Move_Home_3Step+0x37a>
				{
					time =0x00U;
 8000dc4:	4b38      	ldr	r3, [pc, #224]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	801a      	strh	r2, [r3, #0]
					step=0x03U;
 8000dca:	4b32      	ldr	r3, [pc, #200]	@ (8000e94 <Move_Home_3Step+0x2a0>)
 8000dcc:	2203      	movs	r2, #3
 8000dce:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000dd0:	4b31      	ldr	r3, [pc, #196]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	701a      	strb	r2, [r3, #0]
				}

			}
			else time=0x00U;
		}
		break;
 8000dd6:	e0ca      	b.n	8000f6e <Move_Home_3Step+0x37a>
			else time=0x00U;
 8000dd8:	4b33      	ldr	r3, [pc, #204]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	801a      	strh	r2, [r3, #0]
		break;
 8000dde:	e0c6      	b.n	8000f6e <Move_Home_3Step+0x37a>
		case 0x03U:// đi xa khoảng 5CM mỗi trục
		{

			if(onetime==0x00U)
 8000de0:	4b2d      	ldr	r3, [pc, #180]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000de2:	781b      	ldrb	r3, [r3, #0]
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d121      	bne.n	8000e2c <Move_Home_3Step+0x238>
			{
				Rotbot_axis[0].current_pos=0x00U;
 8000de8:	4b2c      	ldr	r3, [pc, #176]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	615a      	str	r2, [r3, #20]
				Rotbot_axis[1].current_pos=0x00U;
 8000dee:	4b2b      	ldr	r3, [pc, #172]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000df0:	2200      	movs	r2, #0
 8000df2:	661a      	str	r2, [r3, #96]	@ 0x60
				Rotbot_axis[2].current_pos=0x00U;
 8000df4:	4b29      	ldr	r3, [pc, #164]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				MC_MoveAbsolute(&Rotbot_axis[0],3000U,4000U);
 8000dfc:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e00:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e04:	4825      	ldr	r0, [pc, #148]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e06:	f7ff fc77 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],3000U,4000U);
 8000e0a:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e0e:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e12:	4826      	ldr	r0, [pc, #152]	@ (8000eac <Move_Home_3Step+0x2b8>)
 8000e14:	f7ff fc70 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],3000U,4000U);
 8000e18:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8000e1c:	f640 31b8 	movw	r1, #3000	@ 0xbb8
 8000e20:	481f      	ldr	r0, [pc, #124]	@ (8000ea0 <Move_Home_3Step+0x2ac>)
 8000e22:	f7ff fc69 	bl	80006f8 <MC_MoveAbsolute>
				onetime=0x01U;
 8000e26:	4b1c      	ldr	r3, [pc, #112]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
			}
			if(Motor_Busy()==0x00U)
 8000e2c:	f7ff fec2 	bl	8000bb4 <Motor_Busy>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	f040 809d 	bne.w	8000f72 <Move_Home_3Step+0x37e>
			{

				if(++time>=1000U)
 8000e38:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000e3a:	881b      	ldrh	r3, [r3, #0]
 8000e3c:	3301      	adds	r3, #1
 8000e3e:	b29a      	uxth	r2, r3
 8000e40:	4b19      	ldr	r3, [pc, #100]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000e42:	801a      	strh	r2, [r3, #0]
 8000e44:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000e46:	881b      	ldrh	r3, [r3, #0]
 8000e48:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e4c:	f0c0 8091 	bcc.w	8000f72 <Move_Home_3Step+0x37e>
				{
					time =0x00U;
 8000e50:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <Move_Home_3Step+0x2b4>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	801a      	strh	r2, [r3, #0]
					step=0x04U;
 8000e56:	4b0f      	ldr	r3, [pc, #60]	@ (8000e94 <Move_Home_3Step+0x2a0>)
 8000e58:	2204      	movs	r2, #4
 8000e5a:	701a      	strb	r2, [r3, #0]
					onetime=0x00U;
 8000e5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000e98 <Move_Home_3Step+0x2a4>)
 8000e5e:	2200      	movs	r2, #0
 8000e60:	701a      	strb	r2, [r3, #0]
					Rotbot_axis[0].current_pos +=1000U;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e64:	695b      	ldr	r3, [r3, #20]
 8000e66:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e6a:	461a      	mov	r2, r3
 8000e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e6e:	615a      	str	r2, [r3, #20]
					Rotbot_axis[1].current_pos +=1000U;
 8000e70:	4b0a      	ldr	r3, [pc, #40]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000e74:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e78:	461a      	mov	r2, r3
 8000e7a:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e7c:	661a      	str	r2, [r3, #96]	@ 0x60
					Rotbot_axis[2].current_pos +=1000U;
 8000e7e:	4b07      	ldr	r3, [pc, #28]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e80:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8000e84:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8000e88:	461a      	mov	r2, r3
 8000e8a:	4b04      	ldr	r3, [pc, #16]	@ (8000e9c <Move_Home_3Step+0x2a8>)
 8000e8c:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
				}
			}
		}
		break;
 8000e90:	e06f      	b.n	8000f72 <Move_Home_3Step+0x37e>
 8000e92:	bf00      	nop
 8000e94:	20000358 	.word	0x20000358
 8000e98:	20000359 	.word	0x20000359
 8000e9c:	20000274 	.word	0x20000274
 8000ea0:	2000030c 	.word	0x2000030c
 8000ea4:	2000035a 	.word	0x2000035a
 8000ea8:	2000035c 	.word	0x2000035c
 8000eac:	200002c0 	.word	0x200002c0
		case 0x04U://
		{
			// step 2 : về home max 2 trục 550cm và 280cm, NẾU chạm home ở ngắt ngoài thì cho về MC_Stop
			if(onetime==0x00U)
 8000eb0:	4b34      	ldr	r3, [pc, #208]	@ (8000f84 <Move_Home_3Step+0x390>)
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d120      	bne.n	8000efa <Move_Home_3Step+0x306>
			{
				MC_MoveAbsolute(&Rotbot_axis[0],0x00U,1000U);
 8000eb8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	4832      	ldr	r0, [pc, #200]	@ (8000f88 <Move_Home_3Step+0x394>)
 8000ec0:	f7ff fc1a 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[1],0x00U,1000U);
 8000ec4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ec8:	2100      	movs	r1, #0
 8000eca:	4830      	ldr	r0, [pc, #192]	@ (8000f8c <Move_Home_3Step+0x398>)
 8000ecc:	f7ff fc14 	bl	80006f8 <MC_MoveAbsolute>
				MC_MoveAbsolute(&Rotbot_axis[2],0x00U,1000U);
 8000ed0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000ed4:	2100      	movs	r1, #0
 8000ed6:	482e      	ldr	r0, [pc, #184]	@ (8000f90 <Move_Home_3Step+0x39c>)
 8000ed8:	f7ff fc0e 	bl	80006f8 <MC_MoveAbsolute>
				Rotbot_axis[0].homing=0x01U;
 8000edc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f88 <Move_Home_3Step+0x394>)
 8000ede:	2201      	movs	r2, #1
 8000ee0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				Rotbot_axis[1].homing=0x01U;
 8000ee4:	4b28      	ldr	r3, [pc, #160]	@ (8000f88 <Move_Home_3Step+0x394>)
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	f883 2094 	strb.w	r2, [r3, #148]	@ 0x94
				Rotbot_axis[2].homing=0x01U;
 8000eec:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <Move_Home_3Step+0x394>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
				onetime=0x01U;
 8000ef4:	4b23      	ldr	r3, [pc, #140]	@ (8000f84 <Move_Home_3Step+0x390>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
			}
			if(Get_State_Sensor(AXIT_X_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_X_ROBOT]);// NẾU K CHẠM HOME LÀ LỖI
 8000efa:	2000      	movs	r0, #0
 8000efc:	f000 fcac 	bl	8001858 <Get_State_Sensor>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b01      	cmp	r3, #1
 8000f04:	d102      	bne.n	8000f0c <Move_Home_3Step+0x318>
 8000f06:	4820      	ldr	r0, [pc, #128]	@ (8000f88 <Move_Home_3Step+0x394>)
 8000f08:	f7ff fd25 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Y_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Y_ROBOT]);
 8000f0c:	2001      	movs	r0, #1
 8000f0e:	f000 fca3 	bl	8001858 <Get_State_Sensor>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d102      	bne.n	8000f1e <Move_Home_3Step+0x32a>
 8000f18:	481c      	ldr	r0, [pc, #112]	@ (8000f8c <Move_Home_3Step+0x398>)
 8000f1a:	f7ff fd1c 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Get_State_Sensor(AXIT_Z_ROBOT)==0x01U) MC_MoveHomeAbsolute(&Rotbot_axis[AXIT_Z_ROBOT]);
 8000f1e:	2002      	movs	r0, #2
 8000f20:	f000 fc9a 	bl	8001858 <Get_State_Sensor>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b01      	cmp	r3, #1
 8000f28:	d102      	bne.n	8000f30 <Move_Home_3Step+0x33c>
 8000f2a:	4819      	ldr	r0, [pc, #100]	@ (8000f90 <Move_Home_3Step+0x39c>)
 8000f2c:	f7ff fd13 	bl	8000956 <MC_MoveHomeAbsolute>
			if(Motor_Busy()==0x00U)
 8000f30:	f7ff fe40 	bl	8000bb4 <Motor_Busy>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d11d      	bne.n	8000f76 <Move_Home_3Step+0x382>
			{
				if(++time>=1000U)
 8000f3a:	4b16      	ldr	r3, [pc, #88]	@ (8000f94 <Move_Home_3Step+0x3a0>)
 8000f3c:	881b      	ldrh	r3, [r3, #0]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	b29a      	uxth	r2, r3
 8000f42:	4b14      	ldr	r3, [pc, #80]	@ (8000f94 <Move_Home_3Step+0x3a0>)
 8000f44:	801a      	strh	r2, [r3, #0]
 8000f46:	4b13      	ldr	r3, [pc, #76]	@ (8000f94 <Move_Home_3Step+0x3a0>)
 8000f48:	881b      	ldrh	r3, [r3, #0]
 8000f4a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000f4e:	d312      	bcc.n	8000f76 <Move_Home_3Step+0x382>
				{
					time =0x00U;
 8000f50:	4b10      	ldr	r3, [pc, #64]	@ (8000f94 <Move_Home_3Step+0x3a0>)
 8000f52:	2200      	movs	r2, #0
 8000f54:	801a      	strh	r2, [r3, #0]
					onetime=0x00U;
 8000f56:	4b0b      	ldr	r3, [pc, #44]	@ (8000f84 <Move_Home_3Step+0x390>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	701a      	strb	r2, [r3, #0]
					step=0x00U;
 8000f5c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <Move_Home_3Step+0x3a4>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8000f62:	2301      	movs	r3, #1
 8000f64:	e009      	b.n	8000f7a <Move_Home_3Step+0x386>
			}
		}
		break;

		default:
		break;
 8000f66:	bf00      	nop
 8000f68:	e006      	b.n	8000f78 <Move_Home_3Step+0x384>
		break;
 8000f6a:	bf00      	nop
 8000f6c:	e004      	b.n	8000f78 <Move_Home_3Step+0x384>
		break;
 8000f6e:	bf00      	nop
 8000f70:	e002      	b.n	8000f78 <Move_Home_3Step+0x384>
		break;
 8000f72:	bf00      	nop
 8000f74:	e000      	b.n	8000f78 <Move_Home_3Step+0x384>
		break;
 8000f76:	bf00      	nop
	}
	return 0x00U;
 8000f78:	2300      	movs	r3, #0
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000359 	.word	0x20000359
 8000f88:	20000274 	.word	0x20000274
 8000f8c:	200002c0 	.word	0x200002c0
 8000f90:	2000030c 	.word	0x2000030c
 8000f94:	2000035c 	.word	0x2000035c
 8000f98:	20000358 	.word	0x20000358

08000f9c <MC_MoveLinear>:
uint8_t MC_MoveLinear(int32_t posx,int32_t posy,int32_t posz,float freq_max )// thời điểm kết thúc gần bằng nhau tuyệt đối
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08a      	sub	sp, #40	@ 0x28
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	60f8      	str	r0, [r7, #12]
 8000fa4:	60b9      	str	r1, [r7, #8]
 8000fa6:	607a      	str	r2, [r7, #4]
 8000fa8:	ed87 0a00 	vstr	s0, [r7]
	float deltaX=(float)( posx > Rotbot_axis[0].current_pos ? posx-Rotbot_axis[0].current_pos : Rotbot_axis[0].current_pos - posx);
 8000fac:	4b3e      	ldr	r3, [pc, #248]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000fae:	695b      	ldr	r3, [r3, #20]
 8000fb0:	68fa      	ldr	r2, [r7, #12]
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	dd08      	ble.n	8000fc8 <MC_MoveLinear+0x2c>
 8000fb6:	4b3c      	ldr	r3, [pc, #240]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000fb8:	695b      	ldr	r3, [r3, #20]
 8000fba:	68fa      	ldr	r2, [r7, #12]
 8000fbc:	1ad3      	subs	r3, r2, r3
 8000fbe:	ee07 3a90 	vmov	s15, r3
 8000fc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc6:	e007      	b.n	8000fd8 <MC_MoveLinear+0x3c>
 8000fc8:	4b37      	ldr	r3, [pc, #220]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000fca:	695a      	ldr	r2, [r3, #20]
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	1ad3      	subs	r3, r2, r3
 8000fd0:	ee07 3a90 	vmov	s15, r3
 8000fd4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fd8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float deltaY=(float)( posy > Rotbot_axis[1].current_pos ? posy-Rotbot_axis[1].current_pos : Rotbot_axis[1].current_pos - posy);
 8000fdc:	4b32      	ldr	r3, [pc, #200]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000fde:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fe0:	68ba      	ldr	r2, [r7, #8]
 8000fe2:	429a      	cmp	r2, r3
 8000fe4:	dd08      	ble.n	8000ff8 <MC_MoveLinear+0x5c>
 8000fe6:	4b30      	ldr	r3, [pc, #192]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000fe8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000fea:	68ba      	ldr	r2, [r7, #8]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff6:	e007      	b.n	8001008 <MC_MoveLinear+0x6c>
 8000ff8:	4b2b      	ldr	r3, [pc, #172]	@ (80010a8 <MC_MoveLinear+0x10c>)
 8000ffa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000ffc:	68bb      	ldr	r3, [r7, #8]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001008:	edc7 7a08 	vstr	s15, [r7, #32]
	float Lmax = (deltaX > deltaY) ? deltaX : deltaY;
 800100c:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8001010:	edd7 7a08 	vldr	s15, [r7, #32]
 8001014:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001018:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101c:	dd01      	ble.n	8001022 <MC_MoveLinear+0x86>
 800101e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001020:	e000      	b.n	8001024 <MC_MoveLinear+0x88>
 8001022:	6a3b      	ldr	r3, [r7, #32]
 8001024:	61fb      	str	r3, [r7, #28]
	MC_MoveAbsolute(&Rotbot_axis[2],posz,freq_max);
 8001026:	edd7 7a00 	vldr	s15, [r7]
 800102a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800102e:	ee17 2a90 	vmov	r2, s15
 8001032:	6879      	ldr	r1, [r7, #4]
 8001034:	481d      	ldr	r0, [pc, #116]	@ (80010ac <MC_MoveLinear+0x110>)
 8001036:	f7ff fb5f 	bl	80006f8 <MC_MoveAbsolute>
	if(Lmax==0x00U) return 0;
 800103a:	edd7 7a07 	vldr	s15, [r7, #28]
 800103e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001046:	d101      	bne.n	800104c <MC_MoveLinear+0xb0>
 8001048:	2300      	movs	r3, #0
 800104a:	e028      	b.n	800109e <MC_MoveLinear+0x102>
	uint32_t freqx=(uint32_t)((freq_max*deltaX/Lmax));
 800104c:	ed97 7a00 	vldr	s14, [r7]
 8001050:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001054:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001058:	ed97 7a07 	vldr	s14, [r7, #28]
 800105c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001060:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001064:	ee17 3a90 	vmov	r3, s15
 8001068:	61bb      	str	r3, [r7, #24]
	uint32_t freqy=(uint32_t)((freq_max*deltaY/Lmax));
 800106a:	ed97 7a00 	vldr	s14, [r7]
 800106e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001072:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001076:	ed97 7a07 	vldr	s14, [r7, #28]
 800107a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800107e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001082:	ee17 3a90 	vmov	r3, s15
 8001086:	617b      	str	r3, [r7, #20]
	MC_MoveAbsolute(&Rotbot_axis[0],posx,freqx);
 8001088:	69ba      	ldr	r2, [r7, #24]
 800108a:	68f9      	ldr	r1, [r7, #12]
 800108c:	4806      	ldr	r0, [pc, #24]	@ (80010a8 <MC_MoveLinear+0x10c>)
 800108e:	f7ff fb33 	bl	80006f8 <MC_MoveAbsolute>
	MC_MoveAbsolute(&Rotbot_axis[1],posy,freqy);
 8001092:	697a      	ldr	r2, [r7, #20]
 8001094:	68b9      	ldr	r1, [r7, #8]
 8001096:	4806      	ldr	r0, [pc, #24]	@ (80010b0 <MC_MoveLinear+0x114>)
 8001098:	f7ff fb2e 	bl	80006f8 <MC_MoveAbsolute>
	return 0x01U;
 800109c:	2301      	movs	r3, #1
}
 800109e:	4618      	mov	r0, r3
 80010a0:	3728      	adds	r7, #40	@ 0x28
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	20000274 	.word	0x20000274
 80010ac:	2000030c 	.word	0x2000030c
 80010b0:	200002c0 	.word	0x200002c0

080010b4 <MC_MoveHandle>:
void MC_MoveHandle(uint8_t axis,uint8_t status, int dir)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b084      	sub	sp, #16
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	4603      	mov	r3, r0
 80010bc:	603a      	str	r2, [r7, #0]
 80010be:	71fb      	strb	r3, [r7, #7]
 80010c0:	460b      	mov	r3, r1
 80010c2:	71bb      	strb	r3, [r7, #6]
	switch(status)
 80010c4:	79bb      	ldrb	r3, [r7, #6]
 80010c6:	2b03      	cmp	r3, #3
 80010c8:	d04f      	beq.n	800116a <MC_MoveHandle+0xb6>
 80010ca:	2b03      	cmp	r3, #3
 80010cc:	dc57      	bgt.n	800117e <MC_MoveHandle+0xca>
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d002      	beq.n	80010d8 <MC_MoveHandle+0x24>
 80010d2:	2b02      	cmp	r3, #2
 80010d4:	d017      	beq.n	8001106 <MC_MoveHandle+0x52>
			MC_Stop(&Rotbot_axis[axis]);
		}
		break;

		default:
		break;
 80010d6:	e052      	b.n	800117e <MC_MoveHandle+0xca>
			MC_MoveAbsolute(&Rotbot_axis[axis],dir*Rotbot_axis[axis].max_axis,5000U);
 80010d8:	79fb      	ldrb	r3, [r7, #7]
 80010da:	224c      	movs	r2, #76	@ 0x4c
 80010dc:	fb02 f303 	mul.w	r3, r2, r3
 80010e0:	4a29      	ldr	r2, [pc, #164]	@ (8001188 <MC_MoveHandle+0xd4>)
 80010e2:	1898      	adds	r0, r3, r2
 80010e4:	79fb      	ldrb	r3, [r7, #7]
 80010e6:	4a28      	ldr	r2, [pc, #160]	@ (8001188 <MC_MoveHandle+0xd4>)
 80010e8:	214c      	movs	r1, #76	@ 0x4c
 80010ea:	fb01 f303 	mul.w	r3, r1, r3
 80010ee:	4413      	add	r3, r2
 80010f0:	3344      	adds	r3, #68	@ 0x44
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	683a      	ldr	r2, [r7, #0]
 80010f6:	fb02 f303 	mul.w	r3, r2, r3
 80010fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fe:	4619      	mov	r1, r3
 8001100:	f7ff fafa 	bl	80006f8 <MC_MoveAbsolute>
		break;
 8001104:	e03c      	b.n	8001180 <MC_MoveHandle+0xcc>
			if(dir==0x00U)
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d119      	bne.n	8001140 <MC_MoveHandle+0x8c>
				int32_t value = (Rotbot_axis[axis].current_pos > 100U) ? Rotbot_axis[axis].current_pos - 100U : 0x00U;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	4a1e      	ldr	r2, [pc, #120]	@ (8001188 <MC_MoveHandle+0xd4>)
 8001110:	214c      	movs	r1, #76	@ 0x4c
 8001112:	fb01 f303 	mul.w	r3, r1, r3
 8001116:	4413      	add	r3, r2
 8001118:	3314      	adds	r3, #20
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	2b64      	cmp	r3, #100	@ 0x64
 800111e:	bf38      	it	cc
 8001120:	2364      	movcc	r3, #100	@ 0x64
 8001122:	3b64      	subs	r3, #100	@ 0x64
 8001124:	60fb      	str	r3, [r7, #12]
				MC_MoveAbsolute(&Rotbot_axis[axis],value,5000U);
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	224c      	movs	r2, #76	@ 0x4c
 800112a:	fb02 f303 	mul.w	r3, r2, r3
 800112e:	4a16      	ldr	r2, [pc, #88]	@ (8001188 <MC_MoveHandle+0xd4>)
 8001130:	4413      	add	r3, r2
 8001132:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001136:	68f9      	ldr	r1, [r7, #12]
 8001138:	4618      	mov	r0, r3
 800113a:	f7ff fadd 	bl	80006f8 <MC_MoveAbsolute>
		break;
 800113e:	e01f      	b.n	8001180 <MC_MoveHandle+0xcc>
				MC_MoveAbsolute(&Rotbot_axis[axis],Rotbot_axis[axis].current_pos + 100,5000U);
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	224c      	movs	r2, #76	@ 0x4c
 8001144:	fb02 f303 	mul.w	r3, r2, r3
 8001148:	4a0f      	ldr	r2, [pc, #60]	@ (8001188 <MC_MoveHandle+0xd4>)
 800114a:	1898      	adds	r0, r3, r2
 800114c:	79fb      	ldrb	r3, [r7, #7]
 800114e:	4a0e      	ldr	r2, [pc, #56]	@ (8001188 <MC_MoveHandle+0xd4>)
 8001150:	214c      	movs	r1, #76	@ 0x4c
 8001152:	fb01 f303 	mul.w	r3, r1, r3
 8001156:	4413      	add	r3, r2
 8001158:	3314      	adds	r3, #20
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	3364      	adds	r3, #100	@ 0x64
 800115e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001162:	4619      	mov	r1, r3
 8001164:	f7ff fac8 	bl	80006f8 <MC_MoveAbsolute>
		break;
 8001168:	e00a      	b.n	8001180 <MC_MoveHandle+0xcc>
			MC_Stop(&Rotbot_axis[axis]);
 800116a:	79fb      	ldrb	r3, [r7, #7]
 800116c:	224c      	movs	r2, #76	@ 0x4c
 800116e:	fb02 f303 	mul.w	r3, r2, r3
 8001172:	4a05      	ldr	r2, [pc, #20]	@ (8001188 <MC_MoveHandle+0xd4>)
 8001174:	4413      	add	r3, r2
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fbcf 	bl	800091a <MC_Stop>
		break;
 800117c:	e000      	b.n	8001180 <MC_MoveHandle+0xcc>
		break;
 800117e:	bf00      	nop
	}
}
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	20000274 	.word	0x20000274

0800118c <Rotbot_controler>:
void Rotbot_controler(MC_Axis_t* axis)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
	int32_t curent_counter=0x00U;
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
	uint32_t new_arr=0x00U;
 8001198:	2300      	movs	r3, #0
 800119a:	60bb      	str	r3, [r7, #8]
    switch (axis->state)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	3b01      	subs	r3, #1
 80011a6:	2b04      	cmp	r3, #4
 80011a8:	f200 80ae 	bhi.w	8001308 <Rotbot_controler+0x17c>
 80011ac:	a201      	add	r2, pc, #4	@ (adr r2, 80011b4 <Rotbot_controler+0x28>)
 80011ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011b2:	bf00      	nop
 80011b4:	080011c9 	.word	0x080011c9
 80011b8:	080011f9 	.word	0x080011f9
 80011bc:	0800127d 	.word	0x0800127d
 80011c0:	0800129b 	.word	0x0800129b
 80011c4:	080012e7 	.word	0x080012e7
    {
		case START_RUN:
		{
			Timer_PWM_Chanal_Start(axis);
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff fb21 	bl	8000810 <Timer_PWM_Chanal_Start>
			if(axis->homing==0x01U)
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80011d4:	b2db      	uxtb	r3, r3
 80011d6:	2b01      	cmp	r3, #1
 80011d8:	d104      	bne.n	80011e4 <Rotbot_controler+0x58>
			{
				axis->state =HOME_STOPPING;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2205      	movs	r2, #5
 80011de:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
 80011e2:	e003      	b.n	80011ec <Rotbot_controler+0x60>
				//time1khz=0x00U;
			}
			else
			{
				axis->state = ACCELERATING;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2202      	movs	r2, #2
 80011e8:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}

			axis->ramp_time++;
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011f0:	1c5a      	adds	r2, r3, #1
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	635a      	str	r2, [r3, #52]	@ 0x34
		}
		break;
 80011f6:	e08e      	b.n	8001316 <Rotbot_controler+0x18a>
        case ACCELERATING://Đang tăng tốc
            // Tăng vận tốc dần dần
        	if(axis->ramp_time>=TIME_RAMPING)
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011fc:	2b64      	cmp	r3, #100	@ 0x64
 80011fe:	d916      	bls.n	800122e <Rotbot_controler+0xa2>
			{
        		axis->fulse_stop = axis->counter_pos;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6a1a      	ldr	r2, [r3, #32]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	639a      	str	r2, [r3, #56]	@ 0x38
        		axis->ramp_time --;
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800120c:	1e5a      	subs	r2, r3, #1
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	635a      	str	r2, [r3, #52]	@ 0x34
        		axis->state = CONSTANT_VEL;
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	2203      	movs	r2, #3
 8001216:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        		if(axis->target_speed>SET_SPEED_1000HZ) axis->current_speed = axis->target_speed;
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800121e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001222:	d919      	bls.n	8001258 <Rotbot_controler+0xcc>
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	625a      	str	r2, [r3, #36]	@ 0x24
 800122c:	e014      	b.n	8001258 <Rotbot_controler+0xcc>
        		// TÌM Số xung đã được ramping, để khi còn lại số xung này thì giảm
        		// ĐÂY Chính là số xung còn lại axis->counter_pos
			}
        	else
        	{
        		axis->current_speed = SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001238:	4a90      	ldr	r2, [pc, #576]	@ (800147c <Rotbot_controler+0x2f0>)
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	4413      	add	r3, r2
 800123e:	edd3 7a00 	vldr	s15, [r3]
 8001242:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001246:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800124a:	ee17 3a90 	vmov	r3, s15
 800124e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001252:	461a      	mov	r2, r3
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	625a      	str	r2, [r3, #36]	@ 0x24
        	}
        	axis->ramp_time++;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800125c:	1c5a      	adds	r2, r3, #1
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	635a      	str	r2, [r3, #52]	@ 0x34
        	// có trường hợp mà thời gian chạy mà ramping chưa max mà đã dừng thì luôn luôn so sánh số xung hiện tại và tổng số xung cần băm
        	if(axis->delta_pos <= (2*axis->counter_pos))
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	461a      	mov	r2, r3
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	6a1b      	ldr	r3, [r3, #32]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	429a      	cmp	r2, r3
 8001270:	d84c      	bhi.n	800130c <Rotbot_controler+0x180>
        	{
        		axis->state = DECELERATING;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	2204      	movs	r2, #4
 8001276:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
        	}
            break;
 800127a:	e047      	b.n	800130c <Rotbot_controler+0x180>

        case CONSTANT_VEL:// chạy với tần số cố định
        	if((axis->delta_pos-axis->counter_pos) <= axis->fulse_stop)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	69db      	ldr	r3, [r3, #28]
 8001280:	461a      	mov	r2, r3
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	6a1b      	ldr	r3, [r3, #32]
 8001286:	1ad2      	subs	r2, r2, r3
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800128c:	429a      	cmp	r2, r3
 800128e:	d83f      	bhi.n	8001310 <Rotbot_controler+0x184>
			{
        		axis->state = DECELERATING;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	2204      	movs	r2, #4
 8001294:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
			}
        	break;
 8001298:	e03a      	b.n	8001310 <Rotbot_controler+0x184>
        case DECELERATING:
        	axis->ramp_time--;
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800129e:	1e5a      	subs	r2, r3, #1
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time <=0 ) axis->ramp_time=0x00U;
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	dc02      	bgt.n	80012b2 <Rotbot_controler+0x126>
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2200      	movs	r2, #0
 80012b0:	635a      	str	r2, [r3, #52]	@ 0x34
			if(axis->ramp_time<TIME_RAMPING)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012b6:	2b64      	cmp	r3, #100	@ 0x64
 80012b8:	d82c      	bhi.n	8001314 <Rotbot_controler+0x188>
			{
				axis->current_speed =SET_SPEED_1000HZ + (uint32_t)((axis->accel)*triangle_array[axis->ramp_time]);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	ed93 7a0b 	vldr	s14, [r3, #44]	@ 0x2c
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012c4:	4a6d      	ldr	r2, [pc, #436]	@ (800147c <Rotbot_controler+0x2f0>)
 80012c6:	009b      	lsls	r3, r3, #2
 80012c8:	4413      	add	r3, r2
 80012ca:	edd3 7a00 	vldr	s15, [r3]
 80012ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80012d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80012d6:	ee17 3a90 	vmov	r3, s15
 80012da:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 80012de:	461a      	mov	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	625a      	str	r2, [r3, #36]	@ 0x24
			}
        	break;
 80012e4:	e016      	b.n	8001314 <Rotbot_controler+0x188>
        case HOME_STOPPING:
			if(axis->current_pos > 1500U)
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	695b      	ldr	r3, [r3, #20]
 80012ea:	461a      	mov	r2, r3
 80012ec:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d904      	bls.n	80012fe <Rotbot_controler+0x172>
			{
				axis->current_speed =SET_SPEED_1000HZ;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80012fa:	625a      	str	r2, [r3, #36]	@ 0x24
			}
			else
			{
				axis->current_speed =SET_SPEED_500HZ;
			}
        	break;
 80012fc:	e00b      	b.n	8001316 <Rotbot_controler+0x18a>
				axis->current_speed =SET_SPEED_500HZ;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8001304:	625a      	str	r2, [r3, #36]	@ 0x24
        	break;
 8001306:	e006      	b.n	8001316 <Rotbot_controler+0x18a>
        default:
            break;
 8001308:	bf00      	nop
 800130a:	e004      	b.n	8001316 <Rotbot_controler+0x18a>
            break;
 800130c:	bf00      	nop
 800130e:	e002      	b.n	8001316 <Rotbot_controler+0x18a>
        	break;
 8001310:	bf00      	nop
 8001312:	e000      	b.n	8001316 <Rotbot_controler+0x18a>
        	break;
 8001314:	bf00      	nop
    }
    // CẬP NHẬT PHẦN CỨNG
    if ( axis->busy==0x01)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800131c:	b2db      	uxtb	r3, r3
 800131e:	2b01      	cmp	r3, #1
 8001320:	f040 80e9 	bne.w	80014f6 <Rotbot_controler+0x36a>
    {
    	if(axis->current_speed >= SET_SPEED_500HZ)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001328:	f5b3 7ff9 	cmp.w	r3, #498	@ 0x1f2
 800132c:	d936      	bls.n	800139c <Rotbot_controler+0x210>
    	{
			 new_arr = (uint32_t)(1000000U / (uint32_t)(axis->current_speed)); // Giả sử Clock Timer 1MHz
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001332:	461a      	mov	r2, r3
 8001334:	4b52      	ldr	r3, [pc, #328]	@ (8001480 <Rotbot_controler+0x2f4>)
 8001336:	fbb3 f3f2 	udiv	r3, r3, r2
 800133a:	60bb      	str	r3, [r7, #8]
			__HAL_TIM_SET_AUTORELOAD(axis->htim, (new_arr));
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	68ba      	ldr	r2, [r7, #8]
 8001344:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	68ba      	ldr	r2, [r7, #8]
 800134c:	60da      	str	r2, [r3, #12]
			__HAL_TIM_SET_COMPARE(axis->htim, axis->channel, (new_arr / 2));
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d106      	bne.n	8001364 <Rotbot_controler+0x1d8>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	68ba      	ldr	r2, [r7, #8]
 800135e:	0852      	lsrs	r2, r2, #1
 8001360:	635a      	str	r2, [r3, #52]	@ 0x34
 8001362:	e01b      	b.n	800139c <Rotbot_controler+0x210>
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	689b      	ldr	r3, [r3, #8]
 8001368:	2b04      	cmp	r3, #4
 800136a:	d106      	bne.n	800137a <Rotbot_controler+0x1ee>
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	681a      	ldr	r2, [r3, #0]
 8001372:	68bb      	ldr	r3, [r7, #8]
 8001374:	085b      	lsrs	r3, r3, #1
 8001376:	6393      	str	r3, [r2, #56]	@ 0x38
 8001378:	e010      	b.n	800139c <Rotbot_controler+0x210>
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	2b08      	cmp	r3, #8
 8001380:	d106      	bne.n	8001390 <Rotbot_controler+0x204>
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	085b      	lsrs	r3, r3, #1
 800138c:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800138e:	e005      	b.n	800139c <Rotbot_controler+0x210>
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	681a      	ldr	r2, [r3, #0]
 8001396:	68bb      	ldr	r3, [r7, #8]
 8001398:	085b      	lsrs	r3, r3, #1
 800139a:	6413      	str	r3, [r2, #64]	@ 0x40
    	}
        curent_counter=axis->htim_counter->Instance->CNT;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	685b      	ldr	r3, [r3, #4]
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013a4:	60fb      	str	r3, [r7, #12]
        if(axis->direction == 0x00)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d112      	bne.n	80013d6 <Rotbot_controler+0x24a>
        {
                axis->current_pos += ((curent_counter-axis->counter_pos));
 80013b0:	68fa      	ldr	r2, [r7, #12]
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	6a1b      	ldr	r3, [r3, #32]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	687a      	ldr	r2, [r7, #4]
 80013ba:	6952      	ldr	r2, [r2, #20]
 80013bc:	4413      	add	r3, r2
 80013be:	461a      	mov	r2, r3
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	615a      	str	r2, [r3, #20]
                axis->current_pos +=axis->offset;
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	695b      	ldr	r3, [r3, #20]
 80013c8:	687a      	ldr	r2, [r7, #4]
 80013ca:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80013ce:	441a      	add	r2, r3
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	615a      	str	r2, [r3, #20]
 80013d4:	e011      	b.n	80013fa <Rotbot_controler+0x26e>
        }
        else
        {
        	axis->current_pos -= (curent_counter-axis->counter_pos);
 80013d6:	68fa      	ldr	r2, [r7, #12]
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	6a1b      	ldr	r3, [r3, #32]
 80013dc:	1ad3      	subs	r3, r2, r3
 80013de:	687a      	ldr	r2, [r7, #4]
 80013e0:	6952      	ldr	r2, [r2, #20]
 80013e2:	1ad3      	subs	r3, r2, r3
 80013e4:	461a      	mov	r2, r3
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	615a      	str	r2, [r3, #20]
        	axis->current_pos -=axis->offset;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	695b      	ldr	r3, [r3, #20]
 80013ee:	687a      	ldr	r2, [r7, #4]
 80013f0:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80013f4:	1a9a      	subs	r2, r3, r2
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	615a      	str	r2, [r3, #20]
        }

        axis->offset=0x00U;
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	2200      	movs	r2, #0
 80013fe:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
        Holding_Registers_Database[axis->indexaxis]=axis->current_pos;
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	6959      	ldr	r1, [r3, #20]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800140c:	461a      	mov	r2, r3
 800140e:	b289      	uxth	r1, r1
 8001410:	4b1c      	ldr	r3, [pc, #112]	@ (8001484 <Rotbot_controler+0x2f8>)
 8001412:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        axis->counter_pos = curent_counter;
 8001416:	68fa      	ldr	r2, [r7, #12]
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	621a      	str	r2, [r3, #32]
        if(axis->done == 0x01U)
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001422:	2b01      	cmp	r3, #1
 8001424:	d14b      	bne.n	80014be <Rotbot_controler+0x332>
        {
        	axis->homing=0x00U;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2200      	movs	r2, #0
 800142a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
        	axis->done = 0x00U;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->busy = 0x00U;// lần sau mới cho busy về 0
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
            __HAL_TIM_SET_COMPARE(axis->htim, axis->channel, 0x00u);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	2b00      	cmp	r3, #0
 8001444:	d105      	bne.n	8001452 <Rotbot_controler+0x2c6>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	2200      	movs	r2, #0
 800144e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001450:	e01f      	b.n	8001492 <Rotbot_controler+0x306>
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	689b      	ldr	r3, [r3, #8]
 8001456:	2b04      	cmp	r3, #4
 8001458:	d105      	bne.n	8001466 <Rotbot_controler+0x2da>
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	681a      	ldr	r2, [r3, #0]
 8001460:	2300      	movs	r3, #0
 8001462:	6393      	str	r3, [r2, #56]	@ 0x38
 8001464:	e015      	b.n	8001492 <Rotbot_controler+0x306>
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	2b08      	cmp	r3, #8
 800146c:	d10c      	bne.n	8001488 <Rotbot_controler+0x2fc>
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	681a      	ldr	r2, [r3, #0]
 8001474:	2300      	movs	r3, #0
 8001476:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001478:	e00b      	b.n	8001492 <Rotbot_controler+0x306>
 800147a:	bf00      	nop
 800147c:	0800f5fc 	.word	0x0800f5fc
 8001480:	000f4240 	.word	0x000f4240
 8001484:	2000251c 	.word	0x2000251c
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	681a      	ldr	r2, [r3, #0]
 800148e:	2300      	movs	r3, #0
 8001490:	6413      	str	r3, [r2, #64]	@ 0x40
            __HAL_TIM_SET_AUTORELOAD(axis->htim, SET_FREQ_1KHZ);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800149c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80014a6:	60da      	str	r2, [r3, #12]
            axis->htim->Instance->EGR |= TIM_EGR_UG; // Ép cập nhật để ra 0V ngay lập tức
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	695a      	ldr	r2, [r3, #20]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0201 	orr.w	r2, r2, #1
 80014ba:	615a      	str	r2, [r3, #20]
            axis->done = 0x01U;
            axis->ramp_time=0x00U;
            axis->fulse_stop=0x00U;
        }
    }
}
 80014bc:	e01b      	b.n	80014f6 <Rotbot_controler+0x36a>
        else if ( axis->current_pos == axis->target_pos || axis->ramp_time==0x00U)
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	695a      	ldr	r2, [r3, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	699b      	ldr	r3, [r3, #24]
 80014c6:	429a      	cmp	r2, r3
 80014c8:	d003      	beq.n	80014d2 <Rotbot_controler+0x346>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d111      	bne.n	80014f6 <Rotbot_controler+0x36a>
            axis->current_speed = SET_SPEED_1000HZ;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80014d8:	625a      	str	r2, [r3, #36]	@ 0x24
            axis->state = STANDSTILL;
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2200      	movs	r2, #0
 80014de:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
            axis->done = 0x01U;
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2201      	movs	r2, #1
 80014e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
            axis->ramp_time=0x00U;
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2200      	movs	r2, #0
 80014ee:	635a      	str	r2, [r3, #52]	@ 0x34
            axis->fulse_stop=0x00U;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2200      	movs	r2, #0
 80014f4:	639a      	str	r2, [r3, #56]	@ 0x38
}
 80014f6:	bf00      	nop
 80014f8:	3710      	adds	r7, #16
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd80      	pop	{r7, pc}
 80014fe:	bf00      	nop

08001500 <MC_Control_Interrupt>:
void  MC_Control_Interrupt(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 8001506:	2300      	movs	r3, #0
 8001508:	607b      	str	r3, [r7, #4]
 800150a:	e00b      	b.n	8001524 <MC_Control_Interrupt+0x24>
	{
		Rotbot_controler(&Rotbot_axis[i]);// thay đổi tần số ở đây
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	224c      	movs	r2, #76	@ 0x4c
 8001510:	fb02 f303 	mul.w	r3, r2, r3
 8001514:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <MC_Control_Interrupt+0x34>)
 8001516:	4413      	add	r3, r2
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff fe37 	bl	800118c <Rotbot_controler>
	for(int i=0;i<NUM_AXIT_ROBOT;i++)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	3301      	adds	r3, #1
 8001522:	607b      	str	r3, [r7, #4]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2b02      	cmp	r3, #2
 8001528:	ddf0      	ble.n	800150c <MC_Control_Interrupt+0xc>
	}
}
 800152a:	bf00      	nop
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	20000274 	.word	0x20000274

08001538 <Set_Direction_OX>:

uint8_t Set_Direction_OX(uint8_t status)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_9, status );
 8001542:	79fb      	ldrb	r3, [r7, #7]
 8001544:	461a      	mov	r2, r3
 8001546:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800154a:	4809      	ldr	r0, [pc, #36]	@ (8001570 <Set_Direction_OX+0x38>)
 800154c:	f003 fcbe 	bl	8004ecc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 8001550:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001554:	4806      	ldr	r0, [pc, #24]	@ (8001570 <Set_Direction_OX+0x38>)
 8001556:	f003 fca1 	bl	8004e9c <HAL_GPIO_ReadPin>
 800155a:	4603      	mov	r3, r0
 800155c:	2b00      	cmp	r3, #0
 800155e:	d001      	beq.n	8001564 <Set_Direction_OX+0x2c>
 8001560:	2301      	movs	r3, #1
 8001562:	e000      	b.n	8001566 <Set_Direction_OX+0x2e>
 8001564:	2300      	movs	r3, #0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40020000 	.word	0x40020000

08001574 <Set_Direction_OY>:
uint8_t Set_Direction_OY(uint8_t status)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b082      	sub	sp, #8
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_7, status );
 800157e:	79fb      	ldrb	r3, [r7, #7]
 8001580:	461a      	mov	r2, r3
 8001582:	2180      	movs	r1, #128	@ 0x80
 8001584:	4808      	ldr	r0, [pc, #32]	@ (80015a8 <Set_Direction_OY+0x34>)
 8001586:	f003 fca1 	bl	8004ecc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_7) > 0x00U ? 0x01U:0x00U;
 800158a:	2180      	movs	r1, #128	@ 0x80
 800158c:	4806      	ldr	r0, [pc, #24]	@ (80015a8 <Set_Direction_OY+0x34>)
 800158e:	f003 fc85 	bl	8004e9c <HAL_GPIO_ReadPin>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <Set_Direction_OY+0x28>
 8001598:	2301      	movs	r3, #1
 800159a:	e000      	b.n	800159e <Set_Direction_OY+0x2a>
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3708      	adds	r7, #8
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40020800 	.word	0x40020800

080015ac <Set_Direction_OZ>:
uint8_t Set_Direction_OZ(uint8_t status)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	4603      	mov	r3, r0
 80015b4:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(GPIOC,GPIO_PIN_9, status );
 80015b6:	79fb      	ldrb	r3, [r7, #7]
 80015b8:	461a      	mov	r2, r3
 80015ba:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015be:	4809      	ldr	r0, [pc, #36]	@ (80015e4 <Set_Direction_OZ+0x38>)
 80015c0:	f003 fc84 	bl	8004ecc <HAL_GPIO_WritePin>
	return HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_9) > 0x00U ? 0x01U:0x00U;
 80015c4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015c8:	4806      	ldr	r0, [pc, #24]	@ (80015e4 <Set_Direction_OZ+0x38>)
 80015ca:	f003 fc67 	bl	8004e9c <HAL_GPIO_ReadPin>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <Set_Direction_OZ+0x2c>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <Set_Direction_OZ+0x2e>
 80015d8:	2300      	movs	r3, #0
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3708      	adds	r7, #8
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	40020800 	.word	0x40020800

080015e8 <TIM7_Interrupt>:
	return _tGloabal_milis;
}


void TIM7_Interrupt(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b082      	sub	sp, #8
 80015ec:	af00      	add	r7, sp, #0
	++_tGloabal_milis;
 80015ee:	4b21      	ldr	r3, [pc, #132]	@ (8001674 <TIM7_Interrupt+0x8c>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	3301      	adds	r3, #1
 80015f4:	4a1f      	ldr	r2, [pc, #124]	@ (8001674 <TIM7_Interrupt+0x8c>)
 80015f6:	6013      	str	r3, [r2, #0]
	MC_Control_Interrupt();
 80015f8:	f7ff ff82 	bl	8001500 <MC_Control_Interrupt>
	if(_tGloabal_milis>=0x7FFFFFFFU)
 80015fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001674 <TIM7_Interrupt+0x8c>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001604:	4293      	cmp	r3, r2
 8001606:	d330      	bcc.n	800166a <TIM7_Interrupt+0x82>
	{
		_tGloabal_milis=0x00U;
 8001608:	4b1a      	ldr	r3, [pc, #104]	@ (8001674 <TIM7_Interrupt+0x8c>)
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 800160e:	2300      	movs	r3, #0
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	e027      	b.n	8001664 <TIM7_Interrupt+0x7c>
		{
			TID_Timer[i].Time_Cur=0x00U;
 8001614:	4a18      	ldr	r2, [pc, #96]	@ (8001678 <TIM7_Interrupt+0x90>)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	011b      	lsls	r3, r3, #4
 800161a:	4413      	add	r3, r2
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
			if(TID_Timer[i].End_Time>0x7FFFFFFFU)
 8001620:	4a15      	ldr	r2, [pc, #84]	@ (8001678 <TIM7_Interrupt+0x90>)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	011b      	lsls	r3, r3, #4
 8001626:	4413      	add	r3, r2
 8001628:	330c      	adds	r3, #12
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	da0f      	bge.n	8001650 <TIM7_Interrupt+0x68>
			{
				TID_Timer[i].End_Time=TID_Timer[i].End_Time-0x7FFFFFFFU;
 8001630:	4a11      	ldr	r2, [pc, #68]	@ (8001678 <TIM7_Interrupt+0x90>)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	011b      	lsls	r3, r3, #4
 8001636:	4413      	add	r3, r2
 8001638:	330c      	adds	r3, #12
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8001640:	3301      	adds	r3, #1
 8001642:	490d      	ldr	r1, [pc, #52]	@ (8001678 <TIM7_Interrupt+0x90>)
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	0112      	lsls	r2, r2, #4
 8001648:	440a      	add	r2, r1
 800164a:	320c      	adds	r2, #12
 800164c:	6013      	str	r3, [r2, #0]
 800164e:	e006      	b.n	800165e <TIM7_Interrupt+0x76>
			}
			else
			{
				TID_Timer[i].End_Time=0x00U;
 8001650:	4a09      	ldr	r2, [pc, #36]	@ (8001678 <TIM7_Interrupt+0x90>)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	4413      	add	r3, r2
 8001658:	330c      	adds	r3, #12
 800165a:	2200      	movs	r2, #0
 800165c:	601a      	str	r2, [r3, #0]
		for(int i=0;i<TOTAL_TIMER_DELAY;i++)
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	3301      	adds	r3, #1
 8001662:	607b      	str	r3, [r7, #4]
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	2b05      	cmp	r3, #5
 8001668:	ddd4      	ble.n	8001614 <TIM7_Interrupt+0x2c>
			}
		}
	}
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}
 8001672:	bf00      	nop
 8001674:	200003c0 	.word	0x200003c0
 8001678:	20000360 	.word	0x20000360

0800167c <Delay_SetTimer>:
	TID_Timer[id].Time_Delay=0x00U;
	TID_Timer[id].Time_Cur=0x00U;
	TID_Timer[id].End_Time=0x00U;
}
void Delay_SetTimer(uint8_t id,uint32_t timer)
{
 800167c:	b480      	push	{r7}
 800167e:	b083      	sub	sp, #12
 8001680:	af00      	add	r7, sp, #0
 8001682:	4603      	mov	r3, r0
 8001684:	6039      	str	r1, [r7, #0]
 8001686:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].active=0x01U;
 8001688:	79fb      	ldrb	r3, [r7, #7]
 800168a:	4a16      	ldr	r2, [pc, #88]	@ (80016e4 <Delay_SetTimer+0x68>)
 800168c:	011b      	lsls	r3, r3, #4
 800168e:	4413      	add	r3, r2
 8001690:	3304      	adds	r3, #4
 8001692:	2201      	movs	r2, #1
 8001694:	701a      	strb	r2, [r3, #0]
	TID_Timer[id].Time_Delay=timer;
 8001696:	79fb      	ldrb	r3, [r7, #7]
 8001698:	4a12      	ldr	r2, [pc, #72]	@ (80016e4 <Delay_SetTimer+0x68>)
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	4413      	add	r3, r2
 800169e:	3308      	adds	r3, #8
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	601a      	str	r2, [r3, #0]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	4a10      	ldr	r2, [pc, #64]	@ (80016e8 <Delay_SetTimer+0x6c>)
 80016a8:	6812      	ldr	r2, [r2, #0]
 80016aa:	490e      	ldr	r1, [pc, #56]	@ (80016e4 <Delay_SetTimer+0x68>)
 80016ac:	011b      	lsls	r3, r3, #4
 80016ae:	440b      	add	r3, r1
 80016b0:	601a      	str	r2, [r3, #0]
	TID_Timer[id].End_Time=TID_Timer[id].Time_Cur+TID_Timer[id].Time_Delay;
 80016b2:	79fb      	ldrb	r3, [r7, #7]
 80016b4:	4a0b      	ldr	r2, [pc, #44]	@ (80016e4 <Delay_SetTimer+0x68>)
 80016b6:	011b      	lsls	r3, r3, #4
 80016b8:	4413      	add	r3, r2
 80016ba:	6819      	ldr	r1, [r3, #0]
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	4a09      	ldr	r2, [pc, #36]	@ (80016e4 <Delay_SetTimer+0x68>)
 80016c0:	011b      	lsls	r3, r3, #4
 80016c2:	4413      	add	r3, r2
 80016c4:	3308      	adds	r3, #8
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	79fb      	ldrb	r3, [r7, #7]
 80016ca:	440a      	add	r2, r1
 80016cc:	4905      	ldr	r1, [pc, #20]	@ (80016e4 <Delay_SetTimer+0x68>)
 80016ce:	011b      	lsls	r3, r3, #4
 80016d0:	440b      	add	r3, r1
 80016d2:	330c      	adds	r3, #12
 80016d4:	601a      	str	r2, [r3, #0]
}
 80016d6:	bf00      	nop
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e0:	4770      	bx	lr
 80016e2:	bf00      	nop
 80016e4:	20000360 	.word	0x20000360
 80016e8:	200003c0 	.word	0x200003c0

080016ec <Delay_GetTimer>:
uint8_t Delay_GetTimer(uint8_t id)
{
 80016ec:	b580      	push	{r7, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	af00      	add	r7, sp, #0
 80016f2:	4603      	mov	r3, r0
 80016f4:	71fb      	strb	r3, [r7, #7]
	TID_Timer[id].Time_Cur=_tGloabal_milis;
 80016f6:	79fb      	ldrb	r3, [r7, #7]
 80016f8:	4a16      	ldr	r2, [pc, #88]	@ (8001754 <Delay_GetTimer+0x68>)
 80016fa:	6812      	ldr	r2, [r2, #0]
 80016fc:	4916      	ldr	r1, [pc, #88]	@ (8001758 <Delay_GetTimer+0x6c>)
 80016fe:	011b      	lsls	r3, r3, #4
 8001700:	440b      	add	r3, r1
 8001702:	601a      	str	r2, [r3, #0]
	if(TID_Timer[id].active==0x01U)
 8001704:	79fb      	ldrb	r3, [r7, #7]
 8001706:	4a14      	ldr	r2, [pc, #80]	@ (8001758 <Delay_GetTimer+0x6c>)
 8001708:	011b      	lsls	r3, r3, #4
 800170a:	4413      	add	r3, r2
 800170c:	3304      	adds	r3, #4
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b01      	cmp	r3, #1
 8001712:	d119      	bne.n	8001748 <Delay_GetTimer+0x5c>
	{
		if(TID_Timer[id].Time_Cur>=TID_Timer[id].End_Time)
 8001714:	79fb      	ldrb	r3, [r7, #7]
 8001716:	4a10      	ldr	r2, [pc, #64]	@ (8001758 <Delay_GetTimer+0x6c>)
 8001718:	011b      	lsls	r3, r3, #4
 800171a:	4413      	add	r3, r2
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	490d      	ldr	r1, [pc, #52]	@ (8001758 <Delay_GetTimer+0x6c>)
 8001722:	011b      	lsls	r3, r3, #4
 8001724:	440b      	add	r3, r1
 8001726:	330c      	adds	r3, #12
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	429a      	cmp	r2, r3
 800172c:	d30c      	bcc.n	8001748 <Delay_GetTimer+0x5c>
		{
			Delay_SetTimer(id,TID_Timer[id].Time_Delay);
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	4a09      	ldr	r2, [pc, #36]	@ (8001758 <Delay_GetTimer+0x6c>)
 8001732:	011b      	lsls	r3, r3, #4
 8001734:	4413      	add	r3, r2
 8001736:	3308      	adds	r3, #8
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	79fb      	ldrb	r3, [r7, #7]
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f7ff ff9c 	bl	800167c <Delay_SetTimer>
			return 0x01U;
 8001744:	2301      	movs	r3, #1
 8001746:	e000      	b.n	800174a <Delay_GetTimer+0x5e>
		}
	}
	return 0x00U;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	200003c0 	.word	0x200003c0
 8001758:	20000360 	.word	0x20000360

0800175c <Gpio_read_input>:

#include"dvr_gpio.h"
volatile static Input_state_Sesor   sensor;
uint8_t Gpio_read_input(void)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
	uint32_t idr =GPIOC->IDR;
 8001762:	4b13      	ldr	r3, [pc, #76]	@ (80017b0 <Gpio_read_input+0x54>)
 8001764:	691b      	ldr	r3, [r3, #16]
 8001766:	603b      	str	r3, [r7, #0]
	uint8_t input=0x00U;
 8001768:	2300      	movs	r3, #0
 800176a:	71fb      	strb	r3, [r7, #7]
	if(idr & GPIO_PIN_0) input |= (1<<0);
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	f003 0301 	and.w	r3, r3, #1
 8001772:	2b00      	cmp	r3, #0
 8001774:	d003      	beq.n	800177e <Gpio_read_input+0x22>
 8001776:	79fb      	ldrb	r3, [r7, #7]
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	71fb      	strb	r3, [r7, #7]
	if(idr & GPIO_PIN_1) input |= (1<<1);
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	f003 0302 	and.w	r3, r3, #2
 8001784:	2b00      	cmp	r3, #0
 8001786:	d003      	beq.n	8001790 <Gpio_read_input+0x34>
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	f043 0302 	orr.w	r3, r3, #2
 800178e:	71fb      	strb	r3, [r7, #7]
	if(idr & GPIO_PIN_2) input |= (1<<2);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	2b00      	cmp	r3, #0
 8001798:	d003      	beq.n	80017a2 <Gpio_read_input+0x46>
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	f043 0304 	orr.w	r3, r3, #4
 80017a0:	71fb      	strb	r3, [r7, #7]
	return input;
 80017a2:	79fb      	ldrb	r3, [r7, #7]
}
 80017a4:	4618      	mov	r0, r3
 80017a6:	370c      	adds	r7, #12
 80017a8:	46bd      	mov	sp, r7
 80017aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ae:	4770      	bx	lr
 80017b0:	40020800 	.word	0x40020800

080017b4 <Task_Gpio_input>:

void Task_Gpio_input()
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
	uint8_t input_sensor_current;
	uint8_t input_read;
	input_sensor_current=Gpio_read_input();
 80017ba:	f7ff ffcf 	bl	800175c <Gpio_read_input>
 80017be:	4603      	mov	r3, r0
 80017c0:	70fb      	strb	r3, [r7, #3]
    for (int i = 0; i < NUM_SENSORS; i++)
 80017c2:	2300      	movs	r3, #0
 80017c4:	607b      	str	r3, [r7, #4]
 80017c6:	e03c      	b.n	8001842 <Task_Gpio_input+0x8e>
    {
    	input_read=(input_sensor_current &(1<<i)) ? 0x01U :0x00U;
 80017c8:	78fa      	ldrb	r2, [r7, #3]
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	fa42 f303 	asr.w	r3, r2, r3
 80017d0:	b2db      	uxtb	r3, r3
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	70bb      	strb	r3, [r7, #2]
        // 2. So sánh với lần đọc trước
        if (input_read == sensor.Last_Sensor_Reading[i])
 80017d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001854 <Task_Gpio_input+0xa0>)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	4413      	add	r3, r2
 80017de:	3303      	adds	r3, #3
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	b2db      	uxtb	r3, r3
 80017e4:	78ba      	ldrb	r2, [r7, #2]
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d11c      	bne.n	8001824 <Task_Gpio_input+0x70>
        {
            // Tín hiệu vẫn GIỮ NGUYÊN trạng thái (không có rung dội)
            if (sensor.Sample_Counter[i] < NUMBER_GPIO_SAMPLING)
 80017ea:	4a1a      	ldr	r2, [pc, #104]	@ (8001854 <Task_Gpio_input+0xa0>)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4413      	add	r3, r2
 80017f0:	3306      	adds	r3, #6
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b04      	cmp	r3, #4
 80017f8:	d80e      	bhi.n	8001818 <Task_Gpio_input+0x64>
            {
            	sensor.Sample_Counter[i]++; // Tăng bộ đếm ổn định
 80017fa:	4a16      	ldr	r2, [pc, #88]	@ (8001854 <Task_Gpio_input+0xa0>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	4413      	add	r3, r2
 8001800:	3306      	adds	r3, #6
 8001802:	781b      	ldrb	r3, [r3, #0]
 8001804:	b2db      	uxtb	r3, r3
 8001806:	3301      	adds	r3, #1
 8001808:	b2d9      	uxtb	r1, r3
 800180a:	4a12      	ldr	r2, [pc, #72]	@ (8001854 <Task_Gpio_input+0xa0>)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	4413      	add	r3, r2
 8001810:	3306      	adds	r3, #6
 8001812:	460a      	mov	r2, r1
 8001814:	701a      	strb	r2, [r3, #0]
 8001816:	e00b      	b.n	8001830 <Task_Gpio_input+0x7c>
            }
            else
            {
                // Đã đủ ngưỡng ổn định, CẬP NHẬT trạng thái chính thức
            	sensor.Sensor_State[i] = input_read;
 8001818:	4a0e      	ldr	r2, [pc, #56]	@ (8001854 <Task_Gpio_input+0xa0>)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	4413      	add	r3, r2
 800181e:	78ba      	ldrb	r2, [r7, #2]
 8001820:	701a      	strb	r2, [r3, #0]
 8001822:	e005      	b.n	8001830 <Task_Gpio_input+0x7c>
        }
        else
        {
            // Tín hiệu BỊ THAY ĐỔI (có thể do rung dội hoặc trạng thái thực)
            // Đặt bộ đếm về 0 và chờ xác nhận lại
        	sensor.Sample_Counter[i] = 0;
 8001824:	4a0b      	ldr	r2, [pc, #44]	@ (8001854 <Task_Gpio_input+0xa0>)
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	4413      	add	r3, r2
 800182a:	3306      	adds	r3, #6
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
        }
        // 3. Cập nhật lần đọc trước cho chu kỳ tiếp theo
    	sensor.Last_Sensor_Reading[i] = input_read;
 8001830:	4a08      	ldr	r2, [pc, #32]	@ (8001854 <Task_Gpio_input+0xa0>)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	4413      	add	r3, r2
 8001836:	3303      	adds	r3, #3
 8001838:	78ba      	ldrb	r2, [r7, #2]
 800183a:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < NUM_SENSORS; i++)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	3301      	adds	r3, #1
 8001840:	607b      	str	r3, [r7, #4]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	2b02      	cmp	r3, #2
 8001846:	d9bf      	bls.n	80017c8 <Task_Gpio_input+0x14>
    }
}
 8001848:	bf00      	nop
 800184a:	bf00      	nop
 800184c:	3708      	adds	r7, #8
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	200003c4 	.word	0x200003c4

08001858 <Get_State_Sensor>:
uint8_t Get_State_Sensor(uint8_t channel)
{
 8001858:	b480      	push	{r7}
 800185a:	b083      	sub	sp, #12
 800185c:	af00      	add	r7, sp, #0
 800185e:	4603      	mov	r3, r0
 8001860:	71fb      	strb	r3, [r7, #7]
	return sensor.Sensor_State[channel];
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	4a04      	ldr	r2, [pc, #16]	@ (8001878 <Get_State_Sensor+0x20>)
 8001866:	5cd3      	ldrb	r3, [r2, r3]
 8001868:	b2db      	uxtb	r3, r3
}
 800186a:	4618      	mov	r0, r3
 800186c:	370c      	adds	r7, #12
 800186e:	46bd      	mov	sp, r7
 8001870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001874:	4770      	bx	lr
 8001876:	bf00      	nop
 8001878:	200003c4 	.word	0x200003c4

0800187c <Save_Calibration_To_Flash>:
#include "RS232.h"
#define FLASH_STORAGE_ADDR  0x080E0000 // Sector 11
#define POINT_COUNT 18 // 9 điểm * 2 trục

void Save_Calibration_To_Flash(uint16_t index)
{
 800187c:	b5b0      	push	{r4, r5, r7, lr}
 800187e:	b08c      	sub	sp, #48	@ 0x30
 8001880:	af00      	add	r7, sp, #0
 8001882:	4603      	mov	r3, r0
 8001884:	80fb      	strh	r3, [r7, #6]
    HAL_FLASH_Unlock();
 8001886:	f002 feeb 	bl	8004660 <HAL_FLASH_Unlock>
    uint16_t* data_array;
    data_array=&Holding_Registers_Database[index];
 800188a:	88fb      	ldrh	r3, [r7, #6]
 800188c:	005b      	lsls	r3, r3, #1
 800188e:	4a1f      	ldr	r2, [pc, #124]	@ (800190c <Save_Calibration_To_Flash+0x90>)
 8001890:	4413      	add	r3, r2
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    // 1. Xóa Sector 11 trước khi ghi mới
    FLASH_EraseInitTypeDef EraseInitStruct;
    uint32_t SectorError;

    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001894:	2300      	movs	r3, #0
 8001896:	613b      	str	r3, [r7, #16]
    EraseInitStruct.Sector = FLASH_SECTOR_11;
 8001898:	230b      	movs	r3, #11
 800189a:	61bb      	str	r3, [r7, #24]
    // VoltageRange_3 phù hợp với điện áp 2.7V - 3.6V (phổ biến nhất)
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800189c:	2302      	movs	r3, #2
 800189e:	623b      	str	r3, [r7, #32]
    EraseInitStruct.NbSectors = 1;
 80018a0:	2301      	movs	r3, #1
 80018a2:	61fb      	str	r3, [r7, #28]

    if (HAL_FLASHEx_Erase(&EraseInitStruct, &SectorError) != HAL_OK) {
 80018a4:	f107 020c 	add.w	r2, r7, #12
 80018a8:	f107 0310 	add.w	r3, r7, #16
 80018ac:	4611      	mov	r1, r2
 80018ae:	4618      	mov	r0, r3
 80018b0:	f003 f838 	bl	8004924 <HAL_FLASHEx_Erase>
 80018b4:	4603      	mov	r3, r0
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d002      	beq.n	80018c0 <Save_Calibration_To_Flash+0x44>
        HAL_FLASH_Lock();
 80018ba:	f002 fef3 	bl	80046a4 <HAL_FLASH_Lock>
 80018be:	e021      	b.n	8001904 <Save_Calibration_To_Flash+0x88>
        return;
    }

    // 2. Ghi từng Half-Word (2 byte) vào Flash
    uint32_t addr = FLASH_STORAGE_ADDR;
 80018c0:	4b13      	ldr	r3, [pc, #76]	@ (8001910 <Save_Calibration_To_Flash+0x94>)
 80018c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < POINT_COUNT; i++)
 80018c4:	2300      	movs	r3, #0
 80018c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018c8:	e017      	b.n	80018fa <Save_Calibration_To_Flash+0x7e>
    {
        // Ghi 2 byte (Half-Word)
        if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, addr, (uint64_t)data_array[i]) == HAL_OK)
 80018ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018cc:	005b      	lsls	r3, r3, #1
 80018ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80018d0:	4413      	add	r3, r2
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	b29b      	uxth	r3, r3
 80018d6:	2200      	movs	r2, #0
 80018d8:	461c      	mov	r4, r3
 80018da:	4615      	mov	r5, r2
 80018dc:	4622      	mov	r2, r4
 80018de:	462b      	mov	r3, r5
 80018e0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80018e2:	2001      	movs	r0, #1
 80018e4:	f002 fe6a 	bl	80045bc <HAL_FLASH_Program>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d102      	bne.n	80018f4 <Save_Calibration_To_Flash+0x78>
        {
            addr += 2; // Tăng địa chỉ lên 2 byte cho lần ghi tiếp theo
 80018ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80018f0:	3302      	adds	r3, #2
 80018f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (int i = 0; i < POINT_COUNT; i++)
 80018f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018f6:	3301      	adds	r3, #1
 80018f8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80018fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018fc:	2b11      	cmp	r3, #17
 80018fe:	dde4      	ble.n	80018ca <Save_Calibration_To_Flash+0x4e>
        }
    }

    HAL_FLASH_Lock();
 8001900:	f002 fed0 	bl	80046a4 <HAL_FLASH_Lock>
}
 8001904:	3730      	adds	r7, #48	@ 0x30
 8001906:	46bd      	mov	sp, r7
 8001908:	bdb0      	pop	{r4, r5, r7, pc}
 800190a:	bf00      	nop
 800190c:	2000251c 	.word	0x2000251c
 8001910:	080e0000 	.word	0x080e0000

08001914 <Load_Calibration_From_Flash>:


void Load_Calibration_From_Flash(uint16_t index)
{
 8001914:	b480      	push	{r7}
 8001916:	b087      	sub	sp, #28
 8001918:	af00      	add	r7, sp, #0
 800191a:	4603      	mov	r3, r0
 800191c:	80fb      	strh	r3, [r7, #6]
	uint16_t* data_array;
	data_array=&Holding_Registers_Database[index];
 800191e:	88fb      	ldrh	r3, [r7, #6]
 8001920:	005b      	lsls	r3, r3, #1
 8001922:	4a24      	ldr	r2, [pc, #144]	@ (80019b4 <Load_Calibration_From_Flash+0xa0>)
 8001924:	4413      	add	r3, r2
 8001926:	60fb      	str	r3, [r7, #12]
    // Ép kiểu con trỏ để đọc từng 2 byte một
	uint8_t j=0x00U;
 8001928:	2300      	movs	r3, #0
 800192a:	75fb      	strb	r3, [r7, #23]
    uint16_t* flash_ptr = (uint16_t*)FLASH_STORAGE_ADDR;
 800192c:	4b22      	ldr	r3, [pc, #136]	@ (80019b8 <Load_Calibration_From_Flash+0xa4>)
 800192e:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < POINT_COUNT; i++)
 8001930:	2300      	movs	r3, #0
 8001932:	613b      	str	r3, [r7, #16]
 8001934:	e033      	b.n	800199e <Load_Calibration_From_Flash+0x8a>
	{
		if(flash_ptr[i] != 0xffffU && flash_ptr[i] != 0x00U)
 8001936:	693b      	ldr	r3, [r7, #16]
 8001938:	005b      	lsls	r3, r3, #1
 800193a:	68ba      	ldr	r2, [r7, #8]
 800193c:	4413      	add	r3, r2
 800193e:	881b      	ldrh	r3, [r3, #0]
 8001940:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001944:	4293      	cmp	r3, r2
 8001946:	d027      	beq.n	8001998 <Load_Calibration_From_Flash+0x84>
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	005b      	lsls	r3, r3, #1
 800194c:	68ba      	ldr	r2, [r7, #8]
 800194e:	4413      	add	r3, r2
 8001950:	881b      	ldrh	r3, [r3, #0]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d020      	beq.n	8001998 <Load_Calibration_From_Flash+0x84>
		{
			data_array[i] = flash_ptr[i];
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	005b      	lsls	r3, r3, #1
 800195a:	68ba      	ldr	r2, [r7, #8]
 800195c:	441a      	add	r2, r3
 800195e:	693b      	ldr	r3, [r7, #16]
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	68f9      	ldr	r1, [r7, #12]
 8001964:	440b      	add	r3, r1
 8001966:	8812      	ldrh	r2, [r2, #0]
 8001968:	801a      	strh	r2, [r3, #0]
			if(i%2==0)
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d111      	bne.n	8001998 <Load_Calibration_From_Flash+0x84>
			{
				Motor_Lamp->all |= (1<<j);
 8001974:	4b11      	ldr	r3, [pc, #68]	@ (80019bc <Load_Calibration_From_Flash+0xa8>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	881b      	ldrh	r3, [r3, #0]
 800197a:	b21a      	sxth	r2, r3
 800197c:	7dfb      	ldrb	r3, [r7, #23]
 800197e:	2101      	movs	r1, #1
 8001980:	fa01 f303 	lsl.w	r3, r1, r3
 8001984:	b21b      	sxth	r3, r3
 8001986:	4313      	orrs	r3, r2
 8001988:	b21a      	sxth	r2, r3
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <Load_Calibration_From_Flash+0xa8>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	b292      	uxth	r2, r2
 8001990:	801a      	strh	r2, [r3, #0]
				j++;
 8001992:	7dfb      	ldrb	r3, [r7, #23]
 8001994:	3301      	adds	r3, #1
 8001996:	75fb      	strb	r3, [r7, #23]
	for (int i = 0; i < POINT_COUNT; i++)
 8001998:	693b      	ldr	r3, [r7, #16]
 800199a:	3301      	adds	r3, #1
 800199c:	613b      	str	r3, [r7, #16]
 800199e:	693b      	ldr	r3, [r7, #16]
 80019a0:	2b11      	cmp	r3, #17
 80019a2:	ddc8      	ble.n	8001936 <Load_Calibration_From_Flash+0x22>
			}
		}

	}
}
 80019a4:	bf00      	nop
 80019a6:	bf00      	nop
 80019a8:	371c      	adds	r7, #28
 80019aa:	46bd      	mov	sp, r7
 80019ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b0:	4770      	bx	lr
 80019b2:	bf00      	nop
 80019b4:	2000251c 	.word	0x2000251c
 80019b8:	080e0000 	.word	0x080e0000
 80019bc:	200001f8 	.word	0x200001f8

080019c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019c4:	f002 f850 	bl	8003a68 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019c8:	f000 f844 	bl	8001a54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019cc:	f000 fc8c 	bl	80022e8 <MX_GPIO_Init>
  MX_DMA_Init();
 80019d0:	f000 fc6a 	bl	80022a8 <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 80019d4:	f00b f824 	bl	800ca20 <MX_USB_DEVICE_Init>
  MX_TIM1_Init();
 80019d8:	f000 f8a6 	bl	8001b28 <MX_TIM1_Init>
  MX_TIM3_Init();
 80019dc:	f000 f9d2 	bl	8001d84 <MX_TIM3_Init>
  MX_TIM4_Init();
 80019e0:	f000 fa5e 	bl	8001ea0 <MX_TIM4_Init>
  MX_TIM2_Init();
 80019e4:	f000 f958 	bl	8001c98 <MX_TIM2_Init>
  MX_TIM8_Init();
 80019e8:	f000 fb7c 	bl	80020e4 <MX_TIM8_Init>
  MX_TIM5_Init();
 80019ec:	f000 face 	bl	8001f8c <MX_TIM5_Init>
  MX_TIM7_Init();
 80019f0:	f000 fb42 	bl	8002078 <MX_TIM7_Init>
  MX_USART2_UART_Init();
 80019f4:	f000 fc2e 	bl	8002254 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  Init_Timer_chanal();
 80019f8:	f7fe fd5e 	bl	80004b8 <Init_Timer_chanal>
  HAL_Delay(5000);// đồng bộ với Hdmi
 80019fc:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001a00:	f002 f8a4 	bl	8003b4c <HAL_Delay>
  Load_Calibration_From_Flash(0x06U);
 8001a04:	2006      	movs	r0, #6
 8001a06:	f7ff ff85 	bl	8001914 <Load_Calibration_From_Flash>
  Robot_Init();
 8001a0a:	f7fe fe1b 	bl	8000644 <Robot_Init>
  Delay_SetTimer(TID_TIMER_1ms,1);
 8001a0e:	2101      	movs	r1, #1
 8001a10:	2000      	movs	r0, #0
 8001a12:	f7ff fe33 	bl	800167c <Delay_SetTimer>
  Delay_SetTimer(TID_TIMER_1000ms,5000);
 8001a16:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001a1a:	2003      	movs	r0, #3
 8001a1c:	f7ff fe2e 	bl	800167c <Delay_SetTimer>
  HMI_Init();
 8001a20:	f00b fcf2 	bl	800d408 <HMI_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 8001a24:	4809      	ldr	r0, [pc, #36]	@ (8001a4c <main+0x8c>)
 8001a26:	f005 f9bd 	bl	8006da4 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001a2a:	2000      	movs	r0, #0
 8001a2c:	f7ff fe5e 	bl	80016ec <Delay_GetTimer>
 8001a30:	4603      	mov	r3, r0
 8001a32:	461a      	mov	r2, r3
 8001a34:	4b06      	ldr	r3, [pc, #24]	@ (8001a50 <main+0x90>)
 8001a36:	701a      	strb	r2, [r3, #0]
		if(time_on==0x01)
 8001a38:	4b05      	ldr	r3, [pc, #20]	@ (8001a50 <main+0x90>)
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d101      	bne.n	8001a44 <main+0x84>
		{
			Task_Run_HMI();
 8001a40:	f000 fe48 	bl	80026d4 <Task_Run_HMI>
		}
		Task_Run_Home();
 8001a44:	f001 f982 	bl	8002d4c <Task_Run_Home>
		time_on=Delay_GetTimer(TID_TIMER_1ms);
 8001a48:	e7ef      	b.n	8001a2a <main+0x6a>
 8001a4a:	bf00      	nop
 8001a4c:	20000538 	.word	0x20000538
 8001a50:	20000670 	.word	0x20000670

08001a54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b094      	sub	sp, #80	@ 0x50
 8001a58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a5a:	f107 0320 	add.w	r3, r7, #32
 8001a5e:	2230      	movs	r2, #48	@ 0x30
 8001a60:	2100      	movs	r1, #0
 8001a62:	4618      	mov	r0, r3
 8001a64:	f00c fa96 	bl	800df94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a68:	f107 030c 	add.w	r3, r7, #12
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	601a      	str	r2, [r3, #0]
 8001a70:	605a      	str	r2, [r3, #4]
 8001a72:	609a      	str	r2, [r3, #8]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a78:	2300      	movs	r3, #0
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	4b28      	ldr	r3, [pc, #160]	@ (8001b20 <SystemClock_Config+0xcc>)
 8001a7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a80:	4a27      	ldr	r2, [pc, #156]	@ (8001b20 <SystemClock_Config+0xcc>)
 8001a82:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a86:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a88:	4b25      	ldr	r3, [pc, #148]	@ (8001b20 <SystemClock_Config+0xcc>)
 8001a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a90:	60bb      	str	r3, [r7, #8]
 8001a92:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001a94:	2300      	movs	r3, #0
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	4b22      	ldr	r3, [pc, #136]	@ (8001b24 <SystemClock_Config+0xd0>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a21      	ldr	r2, [pc, #132]	@ (8001b24 <SystemClock_Config+0xd0>)
 8001a9e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001aa2:	6013      	str	r3, [r2, #0]
 8001aa4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b24 <SystemClock_Config+0xd0>)
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001aac:	607b      	str	r3, [r7, #4]
 8001aae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001ab4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001ab8:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aba:	2302      	movs	r3, #2
 8001abc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001abe:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001ac2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001ac4:	2304      	movs	r3, #4
 8001ac6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001ac8:	23a8      	movs	r3, #168	@ 0xa8
 8001aca:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001acc:	2302      	movs	r3, #2
 8001ace:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001ad0:	2307      	movs	r3, #7
 8001ad2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001ad4:	f107 0320 	add.w	r3, r7, #32
 8001ad8:	4618      	mov	r0, r3
 8001ada:	f004 fc7b 	bl	80063d4 <HAL_RCC_OscConfig>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ae4:	f000 fcd9 	bl	800249a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ae8:	230f      	movs	r3, #15
 8001aea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001aec:	2302      	movs	r3, #2
 8001aee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001af0:	2300      	movs	r3, #0
 8001af2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001af4:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001af8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001afa:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001afe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b00:	f107 030c 	add.w	r3, r7, #12
 8001b04:	2105      	movs	r1, #5
 8001b06:	4618      	mov	r0, r3
 8001b08:	f004 fedc 	bl	80068c4 <HAL_RCC_ClockConfig>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	d001      	beq.n	8001b16 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001b12:	f000 fcc2 	bl	800249a <Error_Handler>
  }
}
 8001b16:	bf00      	nop
 8001b18:	3750      	adds	r7, #80	@ 0x50
 8001b1a:	46bd      	mov	sp, r7
 8001b1c:	bd80      	pop	{r7, pc}
 8001b1e:	bf00      	nop
 8001b20:	40023800 	.word	0x40023800
 8001b24:	40007000 	.word	0x40007000

08001b28 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b09a      	sub	sp, #104	@ 0x68
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	609a      	str	r2, [r3, #8]
 8001b3a:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001b3c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001b40:	2200      	movs	r2, #0
 8001b42:	601a      	str	r2, [r3, #0]
 8001b44:	605a      	str	r2, [r3, #4]
 8001b46:	609a      	str	r2, [r3, #8]
 8001b48:	60da      	str	r2, [r3, #12]
 8001b4a:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b4c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001b50:	2200      	movs	r2, #0
 8001b52:	601a      	str	r2, [r3, #0]
 8001b54:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b56:	f107 0320 	add.w	r3, r7, #32
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]
 8001b5e:	605a      	str	r2, [r3, #4]
 8001b60:	609a      	str	r2, [r3, #8]
 8001b62:	60da      	str	r2, [r3, #12]
 8001b64:	611a      	str	r2, [r3, #16]
 8001b66:	615a      	str	r2, [r3, #20]
 8001b68:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b6a:	463b      	mov	r3, r7
 8001b6c:	2220      	movs	r2, #32
 8001b6e:	2100      	movs	r1, #0
 8001b70:	4618      	mov	r0, r3
 8001b72:	f00c fa0f 	bl	800df94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b76:	4b46      	ldr	r3, [pc, #280]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b78:	4a46      	ldr	r2, [pc, #280]	@ (8001c94 <MX_TIM1_Init+0x16c>)
 8001b7a:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 8001b7c:	4b44      	ldr	r3, [pc, #272]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b7e:	2253      	movs	r2, #83	@ 0x53
 8001b80:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b82:	4b43      	ldr	r3, [pc, #268]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001b88:	4b41      	ldr	r3, [pc, #260]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b8e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b90:	4b3f      	ldr	r3, [pc, #252]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b96:	4b3e      	ldr	r3, [pc, #248]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001b9c:	4b3c      	ldr	r3, [pc, #240]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001b9e:	2280      	movs	r2, #128	@ 0x80
 8001ba0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ba2:	483b      	ldr	r0, [pc, #236]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001ba4:	f005 f8ae 	bl	8006d04 <HAL_TIM_Base_Init>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 8001bae:	f000 fc74 	bl	800249a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001bb2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001bb6:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001bb8:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001bbc:	4619      	mov	r1, r3
 8001bbe:	4834      	ldr	r0, [pc, #208]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001bc0:	f005 fc34 	bl	800742c <HAL_TIM_ConfigClockSource>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001bca:	f000 fc66 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001bce:	4830      	ldr	r0, [pc, #192]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001bd0:	f005 f958 	bl	8006e84 <HAL_TIM_PWM_Init>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d001      	beq.n	8001bde <MX_TIM1_Init+0xb6>
  {
    Error_Handler();
 8001bda:	f000 fc5e 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001bde:	2305      	movs	r3, #5
 8001be0:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8001be2:	2310      	movs	r3, #16
 8001be4:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 8001be6:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001bea:	4619      	mov	r1, r3
 8001bec:	4828      	ldr	r0, [pc, #160]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001bee:	f005 fce4 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8001bf8:	f000 fc4f 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001bfc:	2340      	movs	r3, #64	@ 0x40
 8001bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001c00:	2380      	movs	r3, #128	@ 0x80
 8001c02:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c04:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4821      	ldr	r0, [pc, #132]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001c0c:	f006 f8f0 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <MX_TIM1_Init+0xf2>
  {
    Error_Handler();
 8001c16:	f000 fc40 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c1a:	2360      	movs	r3, #96	@ 0x60
 8001c1c:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c22:	2300      	movs	r3, #0
 8001c24:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c26:	2300      	movs	r3, #0
 8001c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c32:	2300      	movs	r3, #0
 8001c34:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c36:	f107 0320 	add.w	r3, r7, #32
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	4619      	mov	r1, r3
 8001c3e:	4814      	ldr	r0, [pc, #80]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001c40:	f005 fb32 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <MX_TIM1_Init+0x126>
  {
    Error_Handler();
 8001c4a:	f000 fc26 	bl	800249a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c52:	2300      	movs	r3, #0
 8001c54:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c56:	2300      	movs	r3, #0
 8001c58:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c62:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001c66:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c6c:	463b      	mov	r3, r7
 8001c6e:	4619      	mov	r1, r3
 8001c70:	4807      	ldr	r0, [pc, #28]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001c72:	f006 f939 	bl	8007ee8 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c76:	4603      	mov	r3, r0
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <MX_TIM1_Init+0x158>
  {
    Error_Handler();
 8001c7c:	f000 fc0d 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c80:	4803      	ldr	r0, [pc, #12]	@ (8001c90 <MX_TIM1_Init+0x168>)
 8001c82:	f001 fd35 	bl	80036f0 <HAL_TIM_MspPostInit>

}
 8001c86:	bf00      	nop
 8001c88:	3768      	adds	r7, #104	@ 0x68
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	200003d0 	.word	0x200003d0
 8001c94:	40010000 	.word	0x40010000

08001c98 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b08e      	sub	sp, #56	@ 0x38
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001c9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	601a      	str	r2, [r3, #0]
 8001ca6:	605a      	str	r2, [r3, #4]
 8001ca8:	609a      	str	r2, [r3, #8]
 8001caa:	60da      	str	r2, [r3, #12]
 8001cac:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cae:	f107 031c 	add.w	r3, r7, #28
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cb8:	463b      	mov	r3, r7
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
 8001cbe:	605a      	str	r2, [r3, #4]
 8001cc0:	609a      	str	r2, [r3, #8]
 8001cc2:	60da      	str	r2, [r3, #12]
 8001cc4:	611a      	str	r2, [r3, #16]
 8001cc6:	615a      	str	r2, [r3, #20]
 8001cc8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cca:	4b2d      	ldr	r3, [pc, #180]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001ccc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cd2:	4b2b      	ldr	r3, [pc, #172]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd8:	4b29      	ldr	r3, [pc, #164]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001cde:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001ce0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ce4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	4b26      	ldr	r3, [pc, #152]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cec:	4b24      	ldr	r3, [pc, #144]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001cee:	2280      	movs	r2, #128	@ 0x80
 8001cf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001cf2:	4823      	ldr	r0, [pc, #140]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001cf4:	f005 f806 	bl	8006d04 <HAL_TIM_Base_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001cfe:	f000 fbcc 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001d02:	481f      	ldr	r0, [pc, #124]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001d04:	f005 f8be 	bl	8006e84 <HAL_TIM_PWM_Init>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d001      	beq.n	8001d12 <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8001d0e:	f000 fbc4 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001d12:	2307      	movs	r3, #7
 8001d14:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8001d16:	2300      	movs	r3, #0
 8001d18:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim2, &sSlaveConfig) != HAL_OK)
 8001d1a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d1e:	4619      	mov	r1, r3
 8001d20:	4817      	ldr	r0, [pc, #92]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001d22:	f005 fc4a 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8001d2c:	f000 fbb5 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC2REF;
 8001d30:	2350      	movs	r3, #80	@ 0x50
 8001d32:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001d34:	2380      	movs	r3, #128	@ 0x80
 8001d36:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d38:	f107 031c 	add.w	r3, r7, #28
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4810      	ldr	r0, [pc, #64]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001d40:	f006 f856 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8001d4a:	f000 fba6 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d4e:	2360      	movs	r3, #96	@ 0x60
 8001d50:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8001d52:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001d56:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001d60:	463b      	mov	r3, r7
 8001d62:	2204      	movs	r2, #4
 8001d64:	4619      	mov	r1, r3
 8001d66:	4806      	ldr	r0, [pc, #24]	@ (8001d80 <MX_TIM2_Init+0xe8>)
 8001d68:	f005 fa9e 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <MX_TIM2_Init+0xde>
  {
    Error_Handler();
 8001d72:	f000 fb92 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d76:	bf00      	nop
 8001d78:	3738      	adds	r7, #56	@ 0x38
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000418 	.word	0x20000418

08001d84 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b092      	sub	sp, #72	@ 0x48
 8001d88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d8a:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001d8e:	2200      	movs	r2, #0
 8001d90:	601a      	str	r2, [r3, #0]
 8001d92:	605a      	str	r2, [r3, #4]
 8001d94:	609a      	str	r2, [r3, #8]
 8001d96:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001d98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	601a      	str	r2, [r3, #0]
 8001da0:	605a      	str	r2, [r3, #4]
 8001da2:	609a      	str	r2, [r3, #8]
 8001da4:	60da      	str	r2, [r3, #12]
 8001da6:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001da8:	f107 031c 	add.w	r3, r7, #28
 8001dac:	2200      	movs	r2, #0
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001db2:	463b      	mov	r3, r7
 8001db4:	2200      	movs	r2, #0
 8001db6:	601a      	str	r2, [r3, #0]
 8001db8:	605a      	str	r2, [r3, #4]
 8001dba:	609a      	str	r2, [r3, #8]
 8001dbc:	60da      	str	r2, [r3, #12]
 8001dbe:	611a      	str	r2, [r3, #16]
 8001dc0:	615a      	str	r2, [r3, #20]
 8001dc2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001dc4:	4b34      	ldr	r3, [pc, #208]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001dc6:	4a35      	ldr	r2, [pc, #212]	@ (8001e9c <MX_TIM3_Init+0x118>)
 8001dc8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 83;
 8001dca:	4b33      	ldr	r3, [pc, #204]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001dcc:	2253      	movs	r2, #83	@ 0x53
 8001dce:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd0:	4b31      	ldr	r3, [pc, #196]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8001dd6:	4b30      	ldr	r3, [pc, #192]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001dd8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001ddc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dde:	4b2e      	ldr	r3, [pc, #184]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001de4:	4b2c      	ldr	r3, [pc, #176]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001de6:	2280      	movs	r2, #128	@ 0x80
 8001de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001dea:	482b      	ldr	r0, [pc, #172]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001dec:	f004 ff8a 	bl	8006d04 <HAL_TIM_Base_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001df6:	f000 fb50 	bl	800249a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dfa:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001e00:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8001e04:	4619      	mov	r1, r3
 8001e06:	4824      	ldr	r0, [pc, #144]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e08:	f005 fb10 	bl	800742c <HAL_TIM_ConfigClockSource>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001e12:	f000 fb42 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001e16:	4820      	ldr	r0, [pc, #128]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e18:	f005 f834 	bl	8006e84 <HAL_TIM_PWM_Init>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d001      	beq.n	8001e26 <MX_TIM3_Init+0xa2>
  {
    Error_Handler();
 8001e22:	f000 fb3a 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 8001e26:	2305      	movs	r3, #5
 8001e28:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 8001e2a:	2320      	movs	r3, #32
 8001e2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8001e2e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e32:	4619      	mov	r1, r3
 8001e34:	4818      	ldr	r0, [pc, #96]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e36:	f005 fbc0 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <MX_TIM3_Init+0xc0>
  {
    Error_Handler();
 8001e40:	f000 fb2b 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001e44:	2340      	movs	r3, #64	@ 0x40
 8001e46:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001e48:	2380      	movs	r3, #128	@ 0x80
 8001e4a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001e4c:	f107 031c 	add.w	r3, r7, #28
 8001e50:	4619      	mov	r1, r3
 8001e52:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e54:	f005 ffcc 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d001      	beq.n	8001e62 <MX_TIM3_Init+0xde>
  {
    Error_Handler();
 8001e5e:	f000 fb1c 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e62:	2360      	movs	r3, #96	@ 0x60
 8001e64:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001e66:	2300      	movs	r3, #0
 8001e68:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e72:	463b      	mov	r3, r7
 8001e74:	2200      	movs	r2, #0
 8001e76:	4619      	mov	r1, r3
 8001e78:	4807      	ldr	r0, [pc, #28]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e7a:	f005 fa15 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8001e7e:	4603      	mov	r3, r0
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d001      	beq.n	8001e88 <MX_TIM3_Init+0x104>
  {
    Error_Handler();
 8001e84:	f000 fb09 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001e88:	4803      	ldr	r0, [pc, #12]	@ (8001e98 <MX_TIM3_Init+0x114>)
 8001e8a:	f001 fc31 	bl	80036f0 <HAL_TIM_MspPostInit>

}
 8001e8e:	bf00      	nop
 8001e90:	3748      	adds	r7, #72	@ 0x48
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	20000460 	.word	0x20000460
 8001e9c:	40000400 	.word	0x40000400

08001ea0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b08e      	sub	sp, #56	@ 0x38
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eb6:	f107 031c 	add.w	r3, r7, #28
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
 8001ebe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	601a      	str	r2, [r3, #0]
 8001ec6:	605a      	str	r2, [r3, #4]
 8001ec8:	609a      	str	r2, [r3, #8]
 8001eca:	60da      	str	r2, [r3, #12]
 8001ecc:	611a      	str	r2, [r3, #16]
 8001ece:	615a      	str	r2, [r3, #20]
 8001ed0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ed2:	4b2c      	ldr	r3, [pc, #176]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001ed4:	4a2c      	ldr	r2, [pc, #176]	@ (8001f88 <MX_TIM4_Init+0xe8>)
 8001ed6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001ed8:	4b2a      	ldr	r3, [pc, #168]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001eda:	2200      	movs	r2, #0
 8001edc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ede:	4b29      	ldr	r3, [pc, #164]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8001ee4:	4b27      	ldr	r3, [pc, #156]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001ee6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001eea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eec:	4b25      	ldr	r3, [pc, #148]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001ef2:	4b24      	ldr	r3, [pc, #144]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001ef4:	2280      	movs	r2, #128	@ 0x80
 8001ef6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001ef8:	4822      	ldr	r0, [pc, #136]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001efa:	f004 ff03 	bl	8006d04 <HAL_TIM_Base_Init>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8001f04:	f000 fac9 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001f08:	481e      	ldr	r0, [pc, #120]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001f0a:	f004 ffbb 	bl	8006e84 <HAL_TIM_PWM_Init>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d001      	beq.n	8001f18 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8001f14:	f000 fac1 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8001f18:	2307      	movs	r3, #7
 8001f1a:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR3;
 8001f1c:	2330      	movs	r3, #48	@ 0x30
 8001f1e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8001f20:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f24:	4619      	mov	r1, r3
 8001f26:	4817      	ldr	r0, [pc, #92]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001f28:	f005 fb47 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d001      	beq.n	8001f36 <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8001f32:	f000 fab2 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8001f36:	2340      	movs	r3, #64	@ 0x40
 8001f38:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8001f3a:	2380      	movs	r3, #128	@ 0x80
 8001f3c:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001f3e:	f107 031c 	add.w	r3, r7, #28
 8001f42:	4619      	mov	r1, r3
 8001f44:	480f      	ldr	r0, [pc, #60]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001f46:	f005 ff53 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8001f50:	f000 faa3 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f54:	2360      	movs	r3, #96	@ 0x60
 8001f56:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8001f58:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8001f5c:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f62:	2300      	movs	r3, #0
 8001f64:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f66:	463b      	mov	r3, r7
 8001f68:	2200      	movs	r2, #0
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	4805      	ldr	r0, [pc, #20]	@ (8001f84 <MX_TIM4_Init+0xe4>)
 8001f6e:	f005 f99b 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8001f72:	4603      	mov	r3, r0
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d001      	beq.n	8001f7c <MX_TIM4_Init+0xdc>
  {
    Error_Handler();
 8001f78:	f000 fa8f 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001f7c:	bf00      	nop
 8001f7e:	3738      	adds	r7, #56	@ 0x38
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	200004a8 	.word	0x200004a8
 8001f88:	40000800 	.word	0x40000800

08001f8c <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b08e      	sub	sp, #56	@ 0x38
 8001f90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8001f92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f96:	2200      	movs	r2, #0
 8001f98:	601a      	str	r2, [r3, #0]
 8001f9a:	605a      	str	r2, [r3, #4]
 8001f9c:	609a      	str	r2, [r3, #8]
 8001f9e:	60da      	str	r2, [r3, #12]
 8001fa0:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa2:	f107 031c 	add.w	r3, r7, #28
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	601a      	str	r2, [r3, #0]
 8001faa:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fac:	463b      	mov	r3, r7
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
 8001fb4:	609a      	str	r2, [r3, #8]
 8001fb6:	60da      	str	r2, [r3, #12]
 8001fb8:	611a      	str	r2, [r3, #16]
 8001fba:	615a      	str	r2, [r3, #20]
 8001fbc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001fbe:	4b2c      	ldr	r3, [pc, #176]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fc0:	4a2c      	ldr	r2, [pc, #176]	@ (8002074 <MX_TIM5_Init+0xe8>)
 8001fc2:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8001fc4:	4b2a      	ldr	r3, [pc, #168]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fca:	4b29      	ldr	r3, [pc, #164]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001fd0:	4b27      	ldr	r3, [pc, #156]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fd2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fd6:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fd8:	4b25      	ldr	r3, [pc, #148]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fda:	2200      	movs	r2, #0
 8001fdc:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001fde:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fe0:	2280      	movs	r2, #128	@ 0x80
 8001fe2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001fe4:	4822      	ldr	r0, [pc, #136]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001fe6:	f004 fe8d 	bl	8006d04 <HAL_TIM_Base_Init>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2b00      	cmp	r3, #0
 8001fee:	d001      	beq.n	8001ff4 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001ff0:	f000 fa53 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001ff4:	481e      	ldr	r0, [pc, #120]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8001ff6:	f004 ff45 	bl	8006e84 <HAL_TIM_PWM_Init>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d001      	beq.n	8002004 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8002000:	f000 fa4b 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8002004:	2307      	movs	r3, #7
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR1;
 8002008:	2310      	movs	r3, #16
 800200a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim5, &sSlaveConfig) != HAL_OK)
 800200c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002010:	4619      	mov	r1, r3
 8002012:	4817      	ldr	r0, [pc, #92]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8002014:	f005 fad1 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 8002018:	4603      	mov	r3, r0
 800201a:	2b00      	cmp	r3, #0
 800201c:	d001      	beq.n	8002022 <MX_TIM5_Init+0x96>
  {
    Error_Handler();
 800201e:	f000 fa3c 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 8002022:	2340      	movs	r3, #64	@ 0x40
 8002024:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8002026:	2380      	movs	r3, #128	@ 0x80
 8002028:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800202a:	f107 031c 	add.w	r3, r7, #28
 800202e:	4619      	mov	r1, r3
 8002030:	480f      	ldr	r0, [pc, #60]	@ (8002070 <MX_TIM5_Init+0xe4>)
 8002032:	f005 fedd 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 8002036:	4603      	mov	r3, r0
 8002038:	2b00      	cmp	r3, #0
 800203a:	d001      	beq.n	8002040 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 800203c:	f000 fa2d 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002040:	2360      	movs	r3, #96	@ 0x60
 8002042:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 999;
 8002044:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8002048:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800204a:	2300      	movs	r3, #0
 800204c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800204e:	2300      	movs	r3, #0
 8002050:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002052:	463b      	mov	r3, r7
 8002054:	2200      	movs	r2, #0
 8002056:	4619      	mov	r1, r3
 8002058:	4805      	ldr	r0, [pc, #20]	@ (8002070 <MX_TIM5_Init+0xe4>)
 800205a:	f005 f925 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 800205e:	4603      	mov	r3, r0
 8002060:	2b00      	cmp	r3, #0
 8002062:	d001      	beq.n	8002068 <MX_TIM5_Init+0xdc>
  {
    Error_Handler();
 8002064:	f000 fa19 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002068:	bf00      	nop
 800206a:	3738      	adds	r7, #56	@ 0x38
 800206c:	46bd      	mov	sp, r7
 800206e:	bd80      	pop	{r7, pc}
 8002070:	200004f0 	.word	0x200004f0
 8002074:	40000c00 	.word	0x40000c00

08002078 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800207e:	463b      	mov	r3, r7
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002086:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <MX_TIM7_Init+0x64>)
 8002088:	4a15      	ldr	r2, [pc, #84]	@ (80020e0 <MX_TIM7_Init+0x68>)
 800208a:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 800208c:	4b13      	ldr	r3, [pc, #76]	@ (80020dc <MX_TIM7_Init+0x64>)
 800208e:	2253      	movs	r2, #83	@ 0x53
 8002090:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002092:	4b12      	ldr	r3, [pc, #72]	@ (80020dc <MX_TIM7_Init+0x64>)
 8002094:	2200      	movs	r2, #0
 8002096:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 999;
 8002098:	4b10      	ldr	r3, [pc, #64]	@ (80020dc <MX_TIM7_Init+0x64>)
 800209a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800209e:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020a0:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <MX_TIM7_Init+0x64>)
 80020a2:	2280      	movs	r2, #128	@ 0x80
 80020a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80020a6:	480d      	ldr	r0, [pc, #52]	@ (80020dc <MX_TIM7_Init+0x64>)
 80020a8:	f004 fe2c 	bl	8006d04 <HAL_TIM_Base_Init>
 80020ac:	4603      	mov	r3, r0
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d001      	beq.n	80020b6 <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 80020b2:	f000 f9f2 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80020b6:	2300      	movs	r3, #0
 80020b8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80020ba:	2300      	movs	r3, #0
 80020bc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80020be:	463b      	mov	r3, r7
 80020c0:	4619      	mov	r1, r3
 80020c2:	4806      	ldr	r0, [pc, #24]	@ (80020dc <MX_TIM7_Init+0x64>)
 80020c4:	f005 fe94 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 80020c8:	4603      	mov	r3, r0
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d001      	beq.n	80020d2 <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 80020ce:	f000 f9e4 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80020d2:	bf00      	nop
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	20000538 	.word	0x20000538
 80020e0:	40001400 	.word	0x40001400

080020e4 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b09a      	sub	sp, #104	@ 0x68
 80020e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80020ea:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80020ee:	2200      	movs	r2, #0
 80020f0:	601a      	str	r2, [r3, #0]
 80020f2:	605a      	str	r2, [r3, #4]
 80020f4:	609a      	str	r2, [r3, #8]
 80020f6:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 80020f8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]
 8002100:	605a      	str	r2, [r3, #4]
 8002102:	609a      	str	r2, [r3, #8]
 8002104:	60da      	str	r2, [r3, #12]
 8002106:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002108:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800210c:	2200      	movs	r2, #0
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002112:	f107 0320 	add.w	r3, r7, #32
 8002116:	2200      	movs	r2, #0
 8002118:	601a      	str	r2, [r3, #0]
 800211a:	605a      	str	r2, [r3, #4]
 800211c:	609a      	str	r2, [r3, #8]
 800211e:	60da      	str	r2, [r3, #12]
 8002120:	611a      	str	r2, [r3, #16]
 8002122:	615a      	str	r2, [r3, #20]
 8002124:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002126:	463b      	mov	r3, r7
 8002128:	2220      	movs	r2, #32
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f00b ff31 	bl	800df94 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8002132:	4b46      	ldr	r3, [pc, #280]	@ (800224c <MX_TIM8_Init+0x168>)
 8002134:	4a46      	ldr	r2, [pc, #280]	@ (8002250 <MX_TIM8_Init+0x16c>)
 8002136:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 83;
 8002138:	4b44      	ldr	r3, [pc, #272]	@ (800224c <MX_TIM8_Init+0x168>)
 800213a:	2253      	movs	r2, #83	@ 0x53
 800213c:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800213e:	4b43      	ldr	r3, [pc, #268]	@ (800224c <MX_TIM8_Init+0x168>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 999;
 8002144:	4b41      	ldr	r3, [pc, #260]	@ (800224c <MX_TIM8_Init+0x168>)
 8002146:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800214a:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800214c:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <MX_TIM8_Init+0x168>)
 800214e:	2200      	movs	r2, #0
 8002150:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002152:	4b3e      	ldr	r3, [pc, #248]	@ (800224c <MX_TIM8_Init+0x168>)
 8002154:	2200      	movs	r2, #0
 8002156:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002158:	4b3c      	ldr	r3, [pc, #240]	@ (800224c <MX_TIM8_Init+0x168>)
 800215a:	2280      	movs	r2, #128	@ 0x80
 800215c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800215e:	483b      	ldr	r0, [pc, #236]	@ (800224c <MX_TIM8_Init+0x168>)
 8002160:	f004 fdd0 	bl	8006d04 <HAL_TIM_Base_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 800216a:	f000 f996 	bl	800249a <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800216e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002172:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002174:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8002178:	4619      	mov	r1, r3
 800217a:	4834      	ldr	r0, [pc, #208]	@ (800224c <MX_TIM8_Init+0x168>)
 800217c:	f005 f956 	bl	800742c <HAL_TIM_ConfigClockSource>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8002186:	f000 f988 	bl	800249a <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800218a:	4830      	ldr	r0, [pc, #192]	@ (800224c <MX_TIM8_Init+0x168>)
 800218c:	f004 fe7a 	bl	8006e84 <HAL_TIM_PWM_Init>
 8002190:	4603      	mov	r3, r0
 8002192:	2b00      	cmp	r3, #0
 8002194:	d001      	beq.n	800219a <MX_TIM8_Init+0xb6>
  {
    Error_Handler();
 8002196:	f000 f980 	bl	800249a <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_GATED;
 800219a:	2305      	movs	r3, #5
 800219c:	647b      	str	r3, [r7, #68]	@ 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR2;
 800219e:	2320      	movs	r3, #32
 80021a0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim8, &sSlaveConfig) != HAL_OK)
 80021a2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80021a6:	4619      	mov	r1, r3
 80021a8:	4828      	ldr	r0, [pc, #160]	@ (800224c <MX_TIM8_Init+0x168>)
 80021aa:	f005 fa06 	bl	80075ba <HAL_TIM_SlaveConfigSynchro>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <MX_TIM8_Init+0xd4>
  {
    Error_Handler();
 80021b4:	f000 f971 	bl	800249a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC3REF;
 80021b8:	2360      	movs	r3, #96	@ 0x60
 80021ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 80021bc:	2380      	movs	r3, #128	@ 0x80
 80021be:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80021c0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80021c4:	4619      	mov	r1, r3
 80021c6:	4821      	ldr	r0, [pc, #132]	@ (800224c <MX_TIM8_Init+0x168>)
 80021c8:	f005 fe12 	bl	8007df0 <HAL_TIMEx_MasterConfigSynchronization>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 80021d2:	f000 f962 	bl	800249a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80021d6:	2360      	movs	r3, #96	@ 0x60
 80021d8:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80021de:	2300      	movs	r3, #0
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80021e2:	2300      	movs	r3, #0
 80021e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80021e6:	2300      	movs	r3, #0
 80021e8:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80021ea:	2300      	movs	r3, #0
 80021ec:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80021ee:	2300      	movs	r3, #0
 80021f0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80021f2:	f107 0320 	add.w	r3, r7, #32
 80021f6:	2208      	movs	r2, #8
 80021f8:	4619      	mov	r1, r3
 80021fa:	4814      	ldr	r0, [pc, #80]	@ (800224c <MX_TIM8_Init+0x168>)
 80021fc:	f005 f854 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d001      	beq.n	800220a <MX_TIM8_Init+0x126>
  {
    Error_Handler();
 8002206:	f000 f948 	bl	800249a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800220a:	2300      	movs	r3, #0
 800220c:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800220e:	2300      	movs	r3, #0
 8002210:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002216:	2300      	movs	r3, #0
 8002218:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800221a:	2300      	movs	r3, #0
 800221c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800221e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002222:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002224:	2300      	movs	r3, #0
 8002226:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002228:	463b      	mov	r3, r7
 800222a:	4619      	mov	r1, r3
 800222c:	4807      	ldr	r0, [pc, #28]	@ (800224c <MX_TIM8_Init+0x168>)
 800222e:	f005 fe5b 	bl	8007ee8 <HAL_TIMEx_ConfigBreakDeadTime>
 8002232:	4603      	mov	r3, r0
 8002234:	2b00      	cmp	r3, #0
 8002236:	d001      	beq.n	800223c <MX_TIM8_Init+0x158>
  {
    Error_Handler();
 8002238:	f000 f92f 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800223c:	4803      	ldr	r0, [pc, #12]	@ (800224c <MX_TIM8_Init+0x168>)
 800223e:	f001 fa57 	bl	80036f0 <HAL_TIM_MspPostInit>

}
 8002242:	bf00      	nop
 8002244:	3768      	adds	r7, #104	@ 0x68
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000580 	.word	0x20000580
 8002250:	40010400 	.word	0x40010400

08002254 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002258:	4b11      	ldr	r3, [pc, #68]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800225a:	4a12      	ldr	r2, [pc, #72]	@ (80022a4 <MX_USART2_UART_Init+0x50>)
 800225c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800225e:	4b10      	ldr	r3, [pc, #64]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002260:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002264:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002266:	4b0e      	ldr	r3, [pc, #56]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002268:	2200      	movs	r2, #0
 800226a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800226c:	4b0c      	ldr	r3, [pc, #48]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800226e:	2200      	movs	r2, #0
 8002270:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002272:	4b0b      	ldr	r3, [pc, #44]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002274:	2200      	movs	r2, #0
 8002276:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002278:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800227a:	220c      	movs	r2, #12
 800227c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227e:	4b08      	ldr	r3, [pc, #32]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002280:	2200      	movs	r2, #0
 8002282:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002284:	4b06      	ldr	r3, [pc, #24]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 8002286:	2200      	movs	r2, #0
 8002288:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800228a:	4805      	ldr	r0, [pc, #20]	@ (80022a0 <MX_USART2_UART_Init+0x4c>)
 800228c:	f005 fe92 	bl	8007fb4 <HAL_UART_Init>
 8002290:	4603      	mov	r3, r0
 8002292:	2b00      	cmp	r3, #0
 8002294:	d001      	beq.n	800229a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002296:	f000 f900 	bl	800249a <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	200005c8 	.word	0x200005c8
 80022a4:	40004400 	.word	0x40004400

080022a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b082      	sub	sp, #8
 80022ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80022ae:	2300      	movs	r3, #0
 80022b0:	607b      	str	r3, [r7, #4]
 80022b2:	4b0c      	ldr	r3, [pc, #48]	@ (80022e4 <MX_DMA_Init+0x3c>)
 80022b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b6:	4a0b      	ldr	r2, [pc, #44]	@ (80022e4 <MX_DMA_Init+0x3c>)
 80022b8:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80022be:	4b09      	ldr	r3, [pc, #36]	@ (80022e4 <MX_DMA_Init+0x3c>)
 80022c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022c6:	607b      	str	r3, [r7, #4]
 80022c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 2, 0);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2102      	movs	r1, #2
 80022ce:	2010      	movs	r0, #16
 80022d0:	f001 fd3b 	bl	8003d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80022d4:	2010      	movs	r0, #16
 80022d6:	f001 fd54 	bl	8003d82 <HAL_NVIC_EnableIRQ>

}
 80022da:	bf00      	nop
 80022dc:	3708      	adds	r7, #8
 80022de:	46bd      	mov	sp, r7
 80022e0:	bd80      	pop	{r7, pc}
 80022e2:	bf00      	nop
 80022e4:	40023800 	.word	0x40023800

080022e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b08a      	sub	sp, #40	@ 0x28
 80022ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ee:	f107 0314 	add.w	r3, r7, #20
 80022f2:	2200      	movs	r2, #0
 80022f4:	601a      	str	r2, [r3, #0]
 80022f6:	605a      	str	r2, [r3, #4]
 80022f8:	609a      	str	r2, [r3, #8]
 80022fa:	60da      	str	r2, [r3, #12]
 80022fc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80022fe:	2300      	movs	r3, #0
 8002300:	613b      	str	r3, [r7, #16]
 8002302:	4b5c      	ldr	r3, [pc, #368]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002304:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002306:	4a5b      	ldr	r2, [pc, #364]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002308:	f043 0310 	orr.w	r3, r3, #16
 800230c:	6313      	str	r3, [r2, #48]	@ 0x30
 800230e:	4b59      	ldr	r3, [pc, #356]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002312:	f003 0310 	and.w	r3, r3, #16
 8002316:	613b      	str	r3, [r7, #16]
 8002318:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800231a:	2300      	movs	r3, #0
 800231c:	60fb      	str	r3, [r7, #12]
 800231e:	4b55      	ldr	r3, [pc, #340]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002320:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002322:	4a54      	ldr	r2, [pc, #336]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002324:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002328:	6313      	str	r3, [r2, #48]	@ 0x30
 800232a:	4b52      	ldr	r3, [pc, #328]	@ (8002474 <MX_GPIO_Init+0x18c>)
 800232c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800232e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	60bb      	str	r3, [r7, #8]
 800233a:	4b4e      	ldr	r3, [pc, #312]	@ (8002474 <MX_GPIO_Init+0x18c>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800233e:	4a4d      	ldr	r2, [pc, #308]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002340:	f043 0304 	orr.w	r3, r3, #4
 8002344:	6313      	str	r3, [r2, #48]	@ 0x30
 8002346:	4b4b      	ldr	r3, [pc, #300]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800234a:	f003 0304 	and.w	r3, r3, #4
 800234e:	60bb      	str	r3, [r7, #8]
 8002350:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	4b47      	ldr	r3, [pc, #284]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235a:	4a46      	ldr	r2, [pc, #280]	@ (8002474 <MX_GPIO_Init+0x18c>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	@ 0x30
 8002362:	4b44      	ldr	r3, [pc, #272]	@ (8002474 <MX_GPIO_Init+0x18c>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	607b      	str	r3, [r7, #4]
 800236c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 800236e:	2200      	movs	r2, #0
 8002370:	217f      	movs	r1, #127	@ 0x7f
 8002372:	4841      	ldr	r0, [pc, #260]	@ (8002478 <MX_GPIO_Init+0x190>)
 8002374:	f002 fdaa 	bl	8004ecc <HAL_GPIO_WritePin>
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DIR_TIM3_Pin|DIR_TIM8_Pin, GPIO_PIN_RESET);
 8002378:	2200      	movs	r2, #0
 800237a:	f44f 7120 	mov.w	r1, #640	@ 0x280
 800237e:	483f      	ldr	r0, [pc, #252]	@ (800247c <MX_GPIO_Init+0x194>)
 8002380:	f002 fda4 	bl	8004ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, DIR_TIM1_Pin|DIR_NO_Pin, GPIO_PIN_RESET);
 8002384:	2200      	movs	r2, #0
 8002386:	f44f 4102 	mov.w	r1, #33280	@ 0x8200
 800238a:	483d      	ldr	r0, [pc, #244]	@ (8002480 <MX_GPIO_Init+0x198>)
 800238c:	f002 fd9e 	bl	8004ecc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 PE4 PE5
                           PE6 PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8002390:	237f      	movs	r3, #127	@ 0x7f
 8002392:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002394:	2301      	movs	r3, #1
 8002396:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800239c:	2300      	movs	r3, #0
 800239e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023a0:	f107 0314 	add.w	r3, r7, #20
 80023a4:	4619      	mov	r1, r3
 80023a6:	4834      	ldr	r0, [pc, #208]	@ (8002478 <MX_GPIO_Init+0x190>)
 80023a8:	f002 fbdc 	bl	8004b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80023ac:	2307      	movs	r3, #7
 80023ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80023b0:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80023b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ba:	f107 0314 	add.w	r3, r7, #20
 80023be:	4619      	mov	r1, r3
 80023c0:	482e      	ldr	r0, [pc, #184]	@ (800247c <MX_GPIO_Init+0x194>)
 80023c2:	f002 fbcf 	bl	8004b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 80023c6:	f44f 53fc 	mov.w	r3, #8064	@ 0x1f80
 80023ca:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023cc:	2300      	movs	r3, #0
 80023ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023d0:	2300      	movs	r3, #0
 80023d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	4619      	mov	r1, r3
 80023da:	4827      	ldr	r0, [pc, #156]	@ (8002478 <MX_GPIO_Init+0x190>)
 80023dc:	f002 fbc2 	bl	8004b64 <HAL_GPIO_Init>

  /*Configure GPIO pins : DIR_TIM3_Pin DIR_TIM8_Pin */
  GPIO_InitStruct.Pin = DIR_TIM3_Pin|DIR_TIM8_Pin;
 80023e0:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80023e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023e6:	2301      	movs	r3, #1
 80023e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023ea:	2300      	movs	r3, #0
 80023ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023ee:	2303      	movs	r3, #3
 80023f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023f2:	f107 0314 	add.w	r3, r7, #20
 80023f6:	4619      	mov	r1, r3
 80023f8:	4820      	ldr	r0, [pc, #128]	@ (800247c <MX_GPIO_Init+0x194>)
 80023fa:	f002 fbb3 	bl	8004b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_TIM1_Pin */
  GPIO_InitStruct.Pin = DIR_TIM1_Pin;
 80023fe:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002402:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002404:	2301      	movs	r3, #1
 8002406:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002408:	2300      	movs	r3, #0
 800240a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800240c:	2303      	movs	r3, #3
 800240e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_TIM1_GPIO_Port, &GPIO_InitStruct);
 8002410:	f107 0314 	add.w	r3, r7, #20
 8002414:	4619      	mov	r1, r3
 8002416:	481a      	ldr	r0, [pc, #104]	@ (8002480 <MX_GPIO_Init+0x198>)
 8002418:	f002 fba4 	bl	8004b64 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_NO_Pin */
  GPIO_InitStruct.Pin = DIR_NO_Pin;
 800241c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002420:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002422:	2301      	movs	r3, #1
 8002424:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002426:	2300      	movs	r3, #0
 8002428:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800242a:	2300      	movs	r3, #0
 800242c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DIR_NO_GPIO_Port, &GPIO_InitStruct);
 800242e:	f107 0314 	add.w	r3, r7, #20
 8002432:	4619      	mov	r1, r3
 8002434:	4812      	ldr	r0, [pc, #72]	@ (8002480 <MX_GPIO_Init+0x198>)
 8002436:	f002 fb95 	bl	8004b64 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800243a:	2200      	movs	r2, #0
 800243c:	2100      	movs	r1, #0
 800243e:	2006      	movs	r0, #6
 8002440:	f001 fc83 	bl	8003d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002444:	2006      	movs	r0, #6
 8002446:	f001 fc9c 	bl	8003d82 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800244a:	2200      	movs	r2, #0
 800244c:	2100      	movs	r1, #0
 800244e:	2007      	movs	r0, #7
 8002450:	f001 fc7b 	bl	8003d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002454:	2007      	movs	r0, #7
 8002456:	f001 fc94 	bl	8003d82 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800245a:	2200      	movs	r2, #0
 800245c:	2100      	movs	r1, #0
 800245e:	2008      	movs	r0, #8
 8002460:	f001 fc73 	bl	8003d4a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8002464:	2008      	movs	r0, #8
 8002466:	f001 fc8c 	bl	8003d82 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800246a:	bf00      	nop
 800246c:	3728      	adds	r7, #40	@ 0x28
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	40023800 	.word	0x40023800
 8002478:	40021000 	.word	0x40021000
 800247c:	40020800 	.word	0x40020800
 8002480:	40020000 	.word	0x40020000

08002484 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	80fb      	strh	r3, [r7, #6]
	//Interrup_gpio(GPIO_Pin);
}
 800248e:	bf00      	nop
 8002490:	370c      	adds	r7, #12
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr

0800249a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800249a:	b480      	push	{r7}
 800249c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800249e:	b672      	cpsid	i
}
 80024a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024a2:	bf00      	nop
 80024a4:	e7fd      	b.n	80024a2 <Error_Handler+0x8>
	...

080024a8 <Init_hmi>:
	{ 1 << 16, Save_Tray_1  },
	{ 1 << 17, Save_Tray_2  },
	{ 1 << 18,Save_Tray_3  },
};
void Init_hmi(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
	Tab->bits.Motor=0x01U;
 80024ac:	4b08      	ldr	r3, [pc, #32]	@ (80024d0 <Init_hmi+0x28>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	7813      	ldrb	r3, [r2, #0]
 80024b2:	f043 0302 	orr.w	r3, r3, #2
 80024b6:	7013      	strb	r3, [r2, #0]
	Tab->bits.Home =0x00U;
 80024b8:	4b05      	ldr	r3, [pc, #20]	@ (80024d0 <Init_hmi+0x28>)
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	7813      	ldrb	r3, [r2, #0]
 80024be:	f36f 0300 	bfc	r3, #0, #1
 80024c2:	7013      	strb	r3, [r2, #0]
}
 80024c4:	bf00      	nop
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	200001f0 	.word	0x200001f0

080024d4 <Task_scan_HMI>:
    return 0xffff; // không có bit nào = 1
}
// dữ liệu đã lưu ở Coils_Database[1]; 0-5: trái 0x, phải Ox, lên 0x, xuống 0y, lên 0z, xuống 0z

void Task_scan_HMI()
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
	uint8_t current_state=0x00U;
 80024da:	2300      	movs	r3, #0
 80024dc:	70fb      	strb	r3, [r7, #3]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 80024de:	2300      	movs	r3, #0
 80024e0:	607b      	str	r3, [r7, #4]
 80024e2:	e08f      	b.n	8002604 <Task_scan_HMI+0x130>
	{
		current_state= ( (Control_motor->all) &(1<<i))==0x00U ? 0x00U : 0x1U;
 80024e4:	4b4c      	ldr	r3, [pc, #304]	@ (8002618 <Task_scan_HMI+0x144>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	781b      	ldrb	r3, [r3, #0]
 80024ea:	461a      	mov	r2, r3
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	fa42 f303 	asr.w	r3, r2, r3
 80024f2:	f003 0301 	and.w	r3, r3, #1
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	bf14      	ite	ne
 80024fa:	2301      	movne	r3, #1
 80024fc:	2300      	moveq	r3, #0
 80024fe:	b2db      	uxtb	r3, r3
 8002500:	70fb      	strb	r3, [r7, #3]
		if (current_state == 0x1U)
 8002502:	78fb      	ldrb	r3, [r7, #3]
 8002504:	2b01      	cmp	r3, #1
 8002506:	d13a      	bne.n	800257e <Task_scan_HMI+0xaa>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			hmi_btns[i].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002508:	4944      	ldr	r1, [pc, #272]	@ (800261c <Task_scan_HMI+0x148>)
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	440b      	add	r3, r1
 8002516:	3304      	adds	r3, #4
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	1c59      	adds	r1, r3, #1
 800251c:	483f      	ldr	r0, [pc, #252]	@ (800261c <Task_scan_HMI+0x148>)
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	4613      	mov	r3, r2
 8002522:	005b      	lsls	r3, r3, #1
 8002524:	4413      	add	r3, r2
 8002526:	009b      	lsls	r3, r3, #2
 8002528:	4403      	add	r3, r0
 800252a:	3304      	adds	r3, #4
 800252c:	6019      	str	r1, [r3, #0]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (hmi_btns[i].press_timer >= 300u && hmi_btns[i].is_jogging == 0)
 800252e:	493b      	ldr	r1, [pc, #236]	@ (800261c <Task_scan_HMI+0x148>)
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	4613      	mov	r3, r2
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	009b      	lsls	r3, r3, #2
 800253a:	440b      	add	r3, r1
 800253c:	3304      	adds	r3, #4
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002544:	d352      	bcc.n	80025ec <Task_scan_HMI+0x118>
 8002546:	4935      	ldr	r1, [pc, #212]	@ (800261c <Task_scan_HMI+0x148>)
 8002548:	687a      	ldr	r2, [r7, #4]
 800254a:	4613      	mov	r3, r2
 800254c:	005b      	lsls	r3, r3, #1
 800254e:	4413      	add	r3, r2
 8002550:	009b      	lsls	r3, r3, #2
 8002552:	440b      	add	r3, r1
 8002554:	3308      	adds	r3, #8
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	2b00      	cmp	r3, #0
 800255a:	d147      	bne.n	80025ec <Task_scan_HMI+0x118>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				hmi_btns[i].is_jogging = 1;
 800255c:	492f      	ldr	r1, [pc, #188]	@ (800261c <Task_scan_HMI+0x148>)
 800255e:	687a      	ldr	r2, [r7, #4]
 8002560:	4613      	mov	r3, r2
 8002562:	005b      	lsls	r3, r3, #1
 8002564:	4413      	add	r3, r2
 8002566:	009b      	lsls	r3, r3, #2
 8002568:	440b      	add	r3, r1
 800256a:	3308      	adds	r3, #8
 800256c:	2201      	movs	r2, #1
 800256e:	701a      	strb	r2, [r3, #0]
				Handel_buttonTable[i].handler(STATUS_JOGGING_OXIS);
 8002570:	4a2b      	ldr	r2, [pc, #172]	@ (8002620 <Task_scan_HMI+0x14c>)
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002578:	2001      	movs	r0, #1
 800257a:	4798      	blx	r3
 800257c:	e036      	b.n	80025ec <Task_scan_HMI+0x118>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (hmi_btns[i].last_state == 1)
 800257e:	4927      	ldr	r1, [pc, #156]	@ (800261c <Task_scan_HMI+0x148>)
 8002580:	687a      	ldr	r2, [r7, #4]
 8002582:	4613      	mov	r3, r2
 8002584:	005b      	lsls	r3, r3, #1
 8002586:	4413      	add	r3, r2
 8002588:	009b      	lsls	r3, r3, #2
 800258a:	440b      	add	r3, r1
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	2b01      	cmp	r3, #1
 8002590:	d12c      	bne.n	80025ec <Task_scan_HMI+0x118>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (hmi_btns[i].press_timer < 300u) {
 8002592:	4922      	ldr	r1, [pc, #136]	@ (800261c <Task_scan_HMI+0x148>)
 8002594:	687a      	ldr	r2, [r7, #4]
 8002596:	4613      	mov	r3, r2
 8002598:	005b      	lsls	r3, r3, #1
 800259a:	4413      	add	r3, r2
 800259c:	009b      	lsls	r3, r3, #2
 800259e:	440b      	add	r3, r1
 80025a0:	3304      	adds	r3, #4
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80025a8:	d206      	bcs.n	80025b8 <Task_scan_HMI+0xe4>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
					Handel_buttonTable[i].handler(STATUS_STEP_OXIS);
 80025aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002620 <Task_scan_HMI+0x14c>)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	2002      	movs	r0, #2
 80025b4:	4798      	blx	r3
 80025b6:	e005      	b.n	80025c4 <Task_scan_HMI+0xf0>
				}
				else {
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
					Handel_buttonTable[i].handler(STATUS_STOP_OXIS);
 80025b8:	4a19      	ldr	r2, [pc, #100]	@ (8002620 <Task_scan_HMI+0x14c>)
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025c0:	2003      	movs	r0, #3
 80025c2:	4798      	blx	r3
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				hmi_btns[i].press_timer = 0;
 80025c4:	4915      	ldr	r1, [pc, #84]	@ (800261c <Task_scan_HMI+0x148>)
 80025c6:	687a      	ldr	r2, [r7, #4]
 80025c8:	4613      	mov	r3, r2
 80025ca:	005b      	lsls	r3, r3, #1
 80025cc:	4413      	add	r3, r2
 80025ce:	009b      	lsls	r3, r3, #2
 80025d0:	440b      	add	r3, r1
 80025d2:	3304      	adds	r3, #4
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
				hmi_btns[i].is_jogging = 0;
 80025d8:	4910      	ldr	r1, [pc, #64]	@ (800261c <Task_scan_HMI+0x148>)
 80025da:	687a      	ldr	r2, [r7, #4]
 80025dc:	4613      	mov	r3, r2
 80025de:	005b      	lsls	r3, r3, #1
 80025e0:	4413      	add	r3, r2
 80025e2:	009b      	lsls	r3, r3, #2
 80025e4:	440b      	add	r3, r1
 80025e6:	3308      	adds	r3, #8
 80025e8:	2200      	movs	r2, #0
 80025ea:	701a      	strb	r2, [r3, #0]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		hmi_btns[i].last_state = current_state;
 80025ec:	490b      	ldr	r1, [pc, #44]	@ (800261c <Task_scan_HMI+0x148>)
 80025ee:	687a      	ldr	r2, [r7, #4]
 80025f0:	4613      	mov	r3, r2
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	4413      	add	r3, r2
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	440b      	add	r3, r1
 80025fa:	78fa      	ldrb	r2, [r7, #3]
 80025fc:	701a      	strb	r2, [r3, #0]
	for(int i=0x00U; i< NUM_BUTTON_HOLD;i++)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	3301      	adds	r3, #1
 8002602:	607b      	str	r3, [r7, #4]
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2b05      	cmp	r3, #5
 8002608:	f67f af6c 	bls.w	80024e4 <Task_scan_HMI+0x10>
	}
}
 800260c:	bf00      	nop
 800260e:	bf00      	nop
 8002610:	3708      	adds	r7, #8
 8002612:	46bd      	mov	sp, r7
 8002614:	bd80      	pop	{r7, pc}
 8002616:	bf00      	nop
 8002618:	200001ec 	.word	0x200001ec
 800261c:	20000684 	.word	0x20000684
 8002620:	20000020 	.word	0x20000020

08002624 <Task_scan_maim>:
void Task_scan_maim()
{
 8002624:	b480      	push	{r7}
 8002626:	b083      	sub	sp, #12
 8002628:	af00      	add	r7, sp, #0
	    uint8_t current_state=0x00U;
 800262a:	2300      	movs	r3, #0
 800262c:	71fb      	strb	r3, [r7, #7]
		current_state=  (Home_controller_hmi->bits.stop) ;//&(1<<i))==0x00U ? 0x00U : 0x1U;
 800262e:	4b26      	ldr	r3, [pc, #152]	@ (80026c8 <Task_scan_maim+0xa4>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8002638:	b2db      	uxtb	r3, r3
 800263a:	71fb      	strb	r3, [r7, #7]
		if (current_state == 0x1U)
 800263c:	79fb      	ldrb	r3, [r7, #7]
 800263e:	2b01      	cmp	r3, #1
 8002640:	d11e      	bne.n	8002680 <Task_scan_maim+0x5c>
		{
			// --- TRƯỜNG HỢP ĐANG NHẤN ---
			main_btns[2].press_timer++; // Mỗi lần gọi là 1ms, cứ thế cộng dồn lên
 8002642:	4b22      	ldr	r3, [pc, #136]	@ (80026cc <Task_scan_maim+0xa8>)
 8002644:	69db      	ldr	r3, [r3, #28]
 8002646:	3301      	adds	r3, #1
 8002648:	4a20      	ldr	r2, [pc, #128]	@ (80026cc <Task_scan_maim+0xa8>)
 800264a:	61d3      	str	r3, [r2, #28]

			// Nếu giữ đủ 500ms và chưa Jog thì kích hoạt Jog
			if (main_btns[2].press_timer >= 300u && main_btns[2].is_jogging == 0)
 800264c:	4b1f      	ldr	r3, [pc, #124]	@ (80026cc <Task_scan_maim+0xa8>)
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002654:	d32f      	bcc.n	80026b6 <Task_scan_maim+0x92>
 8002656:	4b1d      	ldr	r3, [pc, #116]	@ (80026cc <Task_scan_maim+0xa8>)
 8002658:	f893 3020 	ldrb.w	r3, [r3, #32]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d12a      	bne.n	80026b6 <Task_scan_maim+0x92>
			{
				//MC_Jog(axis, direction, 10000, 5000);
				main_btns[2].is_jogging = 1;
 8002660:	4b1a      	ldr	r3, [pc, #104]	@ (80026cc <Task_scan_maim+0xa8>)
 8002662:	2201      	movs	r2, #1
 8002664:	f883 2020 	strb.w	r2, [r3, #32]
//				Handel_buttonTable[i].handler(STATUS_JOGGING_OXIS);
				if(stop_run) stop_run=0x00U;
 8002668:	4b19      	ldr	r3, [pc, #100]	@ (80026d0 <Task_scan_maim+0xac>)
 800266a:	781b      	ldrb	r3, [r3, #0]
 800266c:	2b00      	cmp	r3, #0
 800266e:	d003      	beq.n	8002678 <Task_scan_maim+0x54>
 8002670:	4b17      	ldr	r3, [pc, #92]	@ (80026d0 <Task_scan_maim+0xac>)
 8002672:	2200      	movs	r2, #0
 8002674:	701a      	strb	r2, [r3, #0]
 8002676:	e01e      	b.n	80026b6 <Task_scan_maim+0x92>
				else stop_run=0x01U;
 8002678:	4b15      	ldr	r3, [pc, #84]	@ (80026d0 <Task_scan_maim+0xac>)
 800267a:	2201      	movs	r2, #1
 800267c:	701a      	strb	r2, [r3, #0]
 800267e:	e01a      	b.n	80026b6 <Task_scan_maim+0x92>
			}
		}
		else
		{
			// --- TRƯỜNG HỢP NHẢ TAY (current_state == 0) ---
			if (main_btns[2].last_state == 1)
 8002680:	4b12      	ldr	r3, [pc, #72]	@ (80026cc <Task_scan_maim+0xa8>)
 8002682:	7e1b      	ldrb	r3, [r3, #24]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d116      	bne.n	80026b6 <Task_scan_maim+0x92>
			{ // Chỉ xử lý khi vừa mới nhả tay (Sườn xuống)

				if (main_btns[2].press_timer < 300u) {
 8002688:	4b10      	ldr	r3, [pc, #64]	@ (80026cc <Task_scan_maim+0xa8>)
 800268a:	69db      	ldr	r3, [r3, #28]
 800268c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8002690:	d20a      	bcs.n	80026a8 <Task_scan_maim+0x84>
					// Nhấn nhả nhanh: Nhích 100 xung
					//MC_MoveRelative(axis, direction * 100, 5000, 2000);
//					Handel_buttonTable[i].handler(STATUS_STEP_OXIS);
					if(stop_run) stop_run=0x00U;
 8002692:	4b0f      	ldr	r3, [pc, #60]	@ (80026d0 <Task_scan_maim+0xac>)
 8002694:	781b      	ldrb	r3, [r3, #0]
 8002696:	2b00      	cmp	r3, #0
 8002698:	d003      	beq.n	80026a2 <Task_scan_maim+0x7e>
 800269a:	4b0d      	ldr	r3, [pc, #52]	@ (80026d0 <Task_scan_maim+0xac>)
 800269c:	2200      	movs	r2, #0
 800269e:	701a      	strb	r2, [r3, #0]
 80026a0:	e002      	b.n	80026a8 <Task_scan_maim+0x84>
					else stop_run=0x01U;
 80026a2:	4b0b      	ldr	r3, [pc, #44]	@ (80026d0 <Task_scan_maim+0xac>)
 80026a4:	2201      	movs	r2, #1
 80026a6:	701a      	strb	r2, [r3, #0]
					// Nhả sau khi đã Jog: Dừng trục
					//MC_Stop(axis, 5000);
//					Handel_buttonTable[i].handler(STATUS_STOP_OXIS);
				}
				// Reset các biến để chuẩn bị cho lần nhấn sau
				main_btns[2].press_timer = 0;
 80026a8:	4b08      	ldr	r3, [pc, #32]	@ (80026cc <Task_scan_maim+0xa8>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	61da      	str	r2, [r3, #28]
				main_btns[2].is_jogging = 0;
 80026ae:	4b07      	ldr	r3, [pc, #28]	@ (80026cc <Task_scan_maim+0xa8>)
 80026b0:	2200      	movs	r2, #0
 80026b2:	f883 2020 	strb.w	r2, [r3, #32]
			}
		}
		// Lưu trạng thái để bắt sườn xuống ở chu kỳ 1ms sau
		main_btns[2].last_state = current_state;
 80026b6:	4a05      	ldr	r2, [pc, #20]	@ (80026cc <Task_scan_maim+0xa8>)
 80026b8:	79fb      	ldrb	r3, [r7, #7]
 80026ba:	7613      	strb	r3, [r2, #24]
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr
 80026c8:	20000200 	.word	0x20000200
 80026cc:	200006cc 	.word	0x200006cc
 80026d0:	20000674 	.word	0x20000674

080026d4 <Task_Run_HMI>:
void Task_Run_HMI(void)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b082      	sub	sp, #8
 80026d8:	af00      	add	r7, sp, #0
	if(start_run == 0x01U  && stop_run == 0x00U) Scanning_Task();
 80026da:	4b3c      	ldr	r3, [pc, #240]	@ (80027cc <Task_Run_HMI+0xf8>)
 80026dc:	781b      	ldrb	r3, [r3, #0]
 80026de:	2b01      	cmp	r3, #1
 80026e0:	d105      	bne.n	80026ee <Task_Run_HMI+0x1a>
 80026e2:	4b3b      	ldr	r3, [pc, #236]	@ (80027d0 <Task_Run_HMI+0xfc>)
 80026e4:	781b      	ldrb	r3, [r3, #0]
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d101      	bne.n	80026ee <Task_Run_HMI+0x1a>
 80026ea:	f000 f9b7 	bl	8002a5c <Scanning_Task>
	if(Tab->bits.Home == 1)
 80026ee:	4b39      	ldr	r3, [pc, #228]	@ (80027d4 <Task_Run_HMI+0x100>)
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	781b      	ldrb	r3, [r3, #0]
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d028      	beq.n	8002750 <Task_Run_HMI+0x7c>
	{
		// nếu có lệnh start thì di chuyển đến điểm lấy mẫu samplepoin hiệu chuẩn, sau đó di chuyển đến tray sản phẩm để do kích thước NG, Good
		uint8_t current_main = Home_controller_hmi->all;
 80026fe:	4b36      	ldr	r3, [pc, #216]	@ (80027d8 <Task_Run_HMI+0x104>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	70fb      	strb	r3, [r7, #3]
		fisrtbit = __builtin_ffs(current_main)-1;
 8002706:	78fb      	ldrb	r3, [r7, #3]
 8002708:	fa93 f2a3 	rbit	r2, r3
 800270c:	fab2 f282 	clz	r2, r2
 8002710:	2b00      	cmp	r3, #0
 8002712:	d101      	bne.n	8002718 <Task_Run_HMI+0x44>
 8002714:	f04f 32ff 	mov.w	r2, #4294967295
 8002718:	1c53      	adds	r3, r2, #1
 800271a:	b2db      	uxtb	r3, r3
 800271c:	3b01      	subs	r3, #1
 800271e:	b2db      	uxtb	r3, r3
 8002720:	b25a      	sxtb	r2, r3
 8002722:	4b2e      	ldr	r3, [pc, #184]	@ (80027dc <Task_Run_HMI+0x108>)
 8002724:	701a      	strb	r2, [r3, #0]
		if(fisrtbit >= 0)
 8002726:	4b2d      	ldr	r3, [pc, #180]	@ (80027dc <Task_Run_HMI+0x108>)
 8002728:	f993 3000 	ldrsb.w	r3, [r3]
 800272c:	2b00      	cmp	r3, #0
 800272e:	db0c      	blt.n	800274a <Task_Run_HMI+0x76>
		{
			Map_main[fisrtbit].handler(fisrtbit);
 8002730:	4b2a      	ldr	r3, [pc, #168]	@ (80027dc <Task_Run_HMI+0x108>)
 8002732:	f993 3000 	ldrsb.w	r3, [r3]
 8002736:	461a      	mov	r2, r3
 8002738:	4b29      	ldr	r3, [pc, #164]	@ (80027e0 <Task_Run_HMI+0x10c>)
 800273a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800273e:	4a27      	ldr	r2, [pc, #156]	@ (80027dc <Task_Run_HMI+0x108>)
 8002740:	f992 2000 	ldrsb.w	r2, [r2]
 8002744:	b2d2      	uxtb	r2, r2
 8002746:	4610      	mov	r0, r2
 8002748:	4798      	blx	r3
		}
		Task_scan_maim();
 800274a:	f7ff ff6b 	bl	8002624 <Task_scan_maim>
			motorMoveTable[fisrtbit].handler();
		}
		Task_scan_HMI();
	}

}
 800274e:	e039      	b.n	80027c4 <Task_Run_HMI+0xf0>
	else if (Tab->bits.Motor == 1 && home==0x00U)
 8002750:	4b20      	ldr	r3, [pc, #128]	@ (80027d4 <Task_Run_HMI+0x100>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	f003 0302 	and.w	r3, r3, #2
 800275a:	b2db      	uxtb	r3, r3
 800275c:	2b00      	cmp	r3, #0
 800275e:	d031      	beq.n	80027c4 <Task_Run_HMI+0xf0>
 8002760:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <Task_Run_HMI+0x110>)
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	b2db      	uxtb	r3, r3
 8002766:	2b00      	cmp	r3, #0
 8002768:	d12c      	bne.n	80027c4 <Task_Run_HMI+0xf0>
		uint32_t current = ((Save_Tray -> all) << 16)|(Worker_Control->all<< 8)| (Control_motor->all);
 800276a:	4b1f      	ldr	r3, [pc, #124]	@ (80027e8 <Task_Run_HMI+0x114>)
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	881b      	ldrh	r3, [r3, #0]
 8002770:	041a      	lsls	r2, r3, #16
 8002772:	4b1e      	ldr	r3, [pc, #120]	@ (80027ec <Task_Run_HMI+0x118>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	021b      	lsls	r3, r3, #8
 800277a:	4313      	orrs	r3, r2
 800277c:	4a1c      	ldr	r2, [pc, #112]	@ (80027f0 <Task_Run_HMI+0x11c>)
 800277e:	6812      	ldr	r2, [r2, #0]
 8002780:	7812      	ldrb	r2, [r2, #0]
 8002782:	4313      	orrs	r3, r2
 8002784:	607b      	str	r3, [r7, #4]
		fisrtbit = __builtin_ffs(current)-7;
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	fa93 f2a3 	rbit	r2, r3
 800278c:	fab2 f282 	clz	r2, r2
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <Task_Run_HMI+0xc4>
 8002794:	f04f 32ff 	mov.w	r2, #4294967295
 8002798:	1c53      	adds	r3, r2, #1
 800279a:	b2db      	uxtb	r3, r3
 800279c:	3b07      	subs	r3, #7
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	b25a      	sxtb	r2, r3
 80027a2:	4b0e      	ldr	r3, [pc, #56]	@ (80027dc <Task_Run_HMI+0x108>)
 80027a4:	701a      	strb	r2, [r3, #0]
		if(fisrtbit >= 0)
 80027a6:	4b0d      	ldr	r3, [pc, #52]	@ (80027dc <Task_Run_HMI+0x108>)
 80027a8:	f993 3000 	ldrsb.w	r3, [r3]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	db07      	blt.n	80027c0 <Task_Run_HMI+0xec>
			motorMoveTable[fisrtbit].handler();
 80027b0:	4b0a      	ldr	r3, [pc, #40]	@ (80027dc <Task_Run_HMI+0x108>)
 80027b2:	f993 3000 	ldrsb.w	r3, [r3]
 80027b6:	4a0f      	ldr	r2, [pc, #60]	@ (80027f4 <Task_Run_HMI+0x120>)
 80027b8:	00db      	lsls	r3, r3, #3
 80027ba:	4413      	add	r3, r2
 80027bc:	685b      	ldr	r3, [r3, #4]
 80027be:	4798      	blx	r3
		Task_scan_HMI();
 80027c0:	f7ff fe88 	bl	80024d4 <Task_scan_HMI>
}
 80027c4:	bf00      	nop
 80027c6:	3708      	adds	r7, #8
 80027c8:	46bd      	mov	sp, r7
 80027ca:	bd80      	pop	{r7, pc}
 80027cc:	20000673 	.word	0x20000673
 80027d0:	20000674 	.word	0x20000674
 80027d4:	200001f0 	.word	0x200001f0
 80027d8:	20000200 	.word	0x20000200
 80027dc:	20000671 	.word	0x20000671
 80027e0:	20000004 	.word	0x20000004
 80027e4:	20000000 	.word	0x20000000
 80027e8:	200001f4 	.word	0x200001f4
 80027ec:	200001fc 	.word	0x200001fc
 80027f0:	200001ec 	.word	0x200001ec
 80027f4:	20000038 	.word	0x20000038

080027f8 <Get_Target_Zigzag>:
// Giả sử P1, P2, P3 và dX, dY, Angle đã được tính ở bước Calibration
Point2D Get_Target_Zigzag(int hang, int cot) {
 80027f8:	b580      	push	{r7, lr}
 80027fa:	ed2d 8b02 	vpush	{d8}
 80027fe:	b088      	sub	sp, #32
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
 8002804:	6039      	str	r1, [r7, #0]
    Point2D target;
    int cot_thuc_te;

    // Nếu hàng lẻ (1, 3, 5...), đảo ngược chiều quét cột (từ 12 về 0)
    if (hang % 2 != 0)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	f003 0301 	and.w	r3, r3, #1
 800280c:	2b00      	cmp	r3, #0
 800280e:	d004      	beq.n	800281a <Get_Target_Zigzag+0x22>
    {
        cot_thuc_te = 12 - cot;
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	f1c3 030c 	rsb	r3, r3, #12
 8002816:	61fb      	str	r3, [r7, #28]
 8002818:	e001      	b.n	800281e <Get_Target_Zigzag+0x26>
    } else
    {
        cot_thuc_te = cot;
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	61fb      	str	r3, [r7, #28]
    }
    float offsetX = (float)cot_thuc_te * dX;
 800281e:	69fb      	ldr	r3, [r7, #28]
 8002820:	ee07 3a90 	vmov	s15, r3
 8002824:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002828:	4b3b      	ldr	r3, [pc, #236]	@ (8002918 <Get_Target_Zigzag+0x120>)
 800282a:	edd3 7a00 	vldr	s15, [r3]
 800282e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002832:	edc7 7a06 	vstr	s15, [r7, #24]
    float offsetY = (float)hang * dY;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	ee07 3a90 	vmov	s15, r3
 800283c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002840:	4b36      	ldr	r3, [pc, #216]	@ (800291c <Get_Target_Zigzag+0x124>)
 8002842:	edd3 7a00 	vldr	s15, [r3]
 8002846:	ee67 7a27 	vmul.f32	s15, s14, s15
 800284a:	edc7 7a05 	vstr	s15, [r7, #20]
    // Áp dụng ma trận xoay để bù góc nghiêng của khay
    target.x = Point2D_Tray1->x1 + (offsetX * cosf(Angle)) - (offsetY * sinf(Angle));
 800284e:	4b34      	ldr	r3, [pc, #208]	@ (8002920 <Get_Target_Zigzag+0x128>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	881b      	ldrh	r3, [r3, #0]
 8002854:	ee07 3a90 	vmov	s15, r3
 8002858:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800285c:	4b31      	ldr	r3, [pc, #196]	@ (8002924 <Get_Target_Zigzag+0x12c>)
 800285e:	edd3 7a00 	vldr	s15, [r3]
 8002862:	eeb0 0a67 	vmov.f32	s0, s15
 8002866:	f00b fc3f 	bl	800e0e8 <cosf>
 800286a:	eeb0 7a40 	vmov.f32	s14, s0
 800286e:	edd7 7a06 	vldr	s15, [r7, #24]
 8002872:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002876:	ee38 8a27 	vadd.f32	s16, s16, s15
 800287a:	4b2a      	ldr	r3, [pc, #168]	@ (8002924 <Get_Target_Zigzag+0x12c>)
 800287c:	edd3 7a00 	vldr	s15, [r3]
 8002880:	eeb0 0a67 	vmov.f32	s0, s15
 8002884:	f00b fc74 	bl	800e170 <sinf>
 8002888:	eeb0 7a40 	vmov.f32	s14, s0
 800288c:	edd7 7a05 	vldr	s15, [r7, #20]
 8002890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002894:	ee78 7a67 	vsub.f32	s15, s16, s15
 8002898:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800289c:	ee17 3a90 	vmov	r3, s15
 80028a0:	b29b      	uxth	r3, r3
 80028a2:	81bb      	strh	r3, [r7, #12]
    target.y = Point2D_Tray1->y1 + (offsetX * sinf(Angle)) + (offsetY * cosf(Angle));
 80028a4:	4b1e      	ldr	r3, [pc, #120]	@ (8002920 <Get_Target_Zigzag+0x128>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	885b      	ldrh	r3, [r3, #2]
 80028aa:	ee07 3a90 	vmov	s15, r3
 80028ae:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80028b2:	4b1c      	ldr	r3, [pc, #112]	@ (8002924 <Get_Target_Zigzag+0x12c>)
 80028b4:	edd3 7a00 	vldr	s15, [r3]
 80028b8:	eeb0 0a67 	vmov.f32	s0, s15
 80028bc:	f00b fc58 	bl	800e170 <sinf>
 80028c0:	eeb0 7a40 	vmov.f32	s14, s0
 80028c4:	edd7 7a06 	vldr	s15, [r7, #24]
 80028c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028cc:	ee38 8a27 	vadd.f32	s16, s16, s15
 80028d0:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <Get_Target_Zigzag+0x12c>)
 80028d2:	edd3 7a00 	vldr	s15, [r3]
 80028d6:	eeb0 0a67 	vmov.f32	s0, s15
 80028da:	f00b fc05 	bl	800e0e8 <cosf>
 80028de:	eeb0 7a40 	vmov.f32	s14, s0
 80028e2:	edd7 7a05 	vldr	s15, [r7, #20]
 80028e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028ea:	ee78 7a27 	vadd.f32	s15, s16, s15
 80028ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f2:	ee17 3a90 	vmov	r3, s15
 80028f6:	b29b      	uxth	r3, r3
 80028f8:	81fb      	strh	r3, [r7, #14]
    return target;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	2300      	movs	r3, #0
 8002900:	8a3a      	ldrh	r2, [r7, #16]
 8002902:	f362 030f 	bfi	r3, r2, #0, #16
 8002906:	8a7a      	ldrh	r2, [r7, #18]
 8002908:	f362 431f 	bfi	r3, r2, #16, #16
}
 800290c:	4618      	mov	r0, r3
 800290e:	3720      	adds	r7, #32
 8002910:	46bd      	mov	sp, r7
 8002912:	ecbd 8b02 	vpop	{d8}
 8002916:	bd80      	pop	{r7, pc}
 8002918:	20000678 	.word	0x20000678
 800291c:	2000067c 	.word	0x2000067c
 8002920:	20000204 	.word	0x20000204
 8002924:	20000680 	.word	0x20000680

08002928 <Task_Scan_Tray>:
uint8_t Task_Scan_Tray(uint16_t* time)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
	static int8_t i=0x00U, j=0x00U;
	static int32_t pulseX;
	static int32_t pulseY;
	if(state==0x00U)
 8002930:	4b43      	ldr	r3, [pc, #268]	@ (8002a40 <Task_Scan_Tray+0x118>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b00      	cmp	r3, #0
 8002936:	d127      	bne.n	8002988 <Task_Scan_Tray+0x60>
	{
		if(Motor_Busy()==0x00U)
 8002938:	f7fe f93c 	bl	8000bb4 <Motor_Busy>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d179      	bne.n	8002a36 <Task_Scan_Tray+0x10e>
		{
			Point2D pos = Get_Target_Zigzag(i, j);
 8002942:	4b40      	ldr	r3, [pc, #256]	@ (8002a44 <Task_Scan_Tray+0x11c>)
 8002944:	f993 3000 	ldrsb.w	r3, [r3]
 8002948:	461a      	mov	r2, r3
 800294a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a48 <Task_Scan_Tray+0x120>)
 800294c:	f993 3000 	ldrsb.w	r3, [r3]
 8002950:	4619      	mov	r1, r3
 8002952:	4610      	mov	r0, r2
 8002954:	f7ff ff50 	bl	80027f8 <Get_Target_Zigzag>
 8002958:	4603      	mov	r3, r0
 800295a:	60fb      	str	r3, [r7, #12]
			 pulseX = (int32_t)(pos.x );
 800295c:	89bb      	ldrh	r3, [r7, #12]
 800295e:	461a      	mov	r2, r3
 8002960:	4b3a      	ldr	r3, [pc, #232]	@ (8002a4c <Task_Scan_Tray+0x124>)
 8002962:	601a      	str	r2, [r3, #0]
			 pulseY = (int32_t)(pos.y );
 8002964:	89fb      	ldrh	r3, [r7, #14]
 8002966:	461a      	mov	r2, r3
 8002968:	4b39      	ldr	r3, [pc, #228]	@ (8002a50 <Task_Scan_Tray+0x128>)
 800296a:	601a      	str	r2, [r3, #0]
			MC_MoveLinear(pulseX,pulseY, 0x00u, 20000U);// di chuyển sang điểm mới
 800296c:	4b37      	ldr	r3, [pc, #220]	@ (8002a4c <Task_Scan_Tray+0x124>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a37      	ldr	r2, [pc, #220]	@ (8002a50 <Task_Scan_Tray+0x128>)
 8002972:	6811      	ldr	r1, [r2, #0]
 8002974:	ed9f 0a37 	vldr	s0, [pc, #220]	@ 8002a54 <Task_Scan_Tray+0x12c>
 8002978:	2200      	movs	r2, #0
 800297a:	4618      	mov	r0, r3
 800297c:	f7fe fb0e 	bl	8000f9c <MC_MoveLinear>
			state=0x01U;
 8002980:	4b2f      	ldr	r3, [pc, #188]	@ (8002a40 <Task_Scan_Tray+0x118>)
 8002982:	2201      	movs	r2, #1
 8002984:	701a      	strb	r2, [r3, #0]
 8002986:	e056      	b.n	8002a36 <Task_Scan_Tray+0x10e>

	}
	else
	{

		if(Motor_Busy()==0x00U)
 8002988:	f7fe f914 	bl	8000bb4 <Motor_Busy>
 800298c:	4603      	mov	r3, r0
 800298e:	2b00      	cmp	r3, #0
 8002990:	d151      	bne.n	8002a36 <Task_Scan_Tray+0x10e>
		{
			if(++*time>=100U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	881b      	ldrh	r3, [r3, #0]
 8002996:	3301      	adds	r3, #1
 8002998:	b29a      	uxth	r2, r3
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	801a      	strh	r2, [r3, #0]
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	881b      	ldrh	r3, [r3, #0]
 80029a2:	2b63      	cmp	r3, #99	@ 0x63
 80029a4:	d938      	bls.n	8002a18 <Task_Scan_Tray+0xf0>
			{
				*time =0x00U;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2200      	movs	r2, #0
 80029aa:	801a      	strh	r2, [r3, #0]
				state=0x00u;
 80029ac:	4b24      	ldr	r3, [pc, #144]	@ (8002a40 <Task_Scan_Tray+0x118>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	701a      	strb	r2, [r3, #0]
				MC_MoveLinear(pulseX,pulseY, 0x00u, 30000U);// di chuyển trục Z lên
 80029b2:	4b26      	ldr	r3, [pc, #152]	@ (8002a4c <Task_Scan_Tray+0x124>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a26      	ldr	r2, [pc, #152]	@ (8002a50 <Task_Scan_Tray+0x128>)
 80029b8:	6811      	ldr	r1, [r2, #0]
 80029ba:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8002a58 <Task_Scan_Tray+0x130>
 80029be:	2200      	movs	r2, #0
 80029c0:	4618      	mov	r0, r3
 80029c2:	f7fe faeb 	bl	8000f9c <MC_MoveLinear>
				j++;
 80029c6:	4b20      	ldr	r3, [pc, #128]	@ (8002a48 <Task_Scan_Tray+0x120>)
 80029c8:	f993 3000 	ldrsb.w	r3, [r3]
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	3301      	adds	r3, #1
 80029d0:	b2db      	uxtb	r3, r3
 80029d2:	b25a      	sxtb	r2, r3
 80029d4:	4b1c      	ldr	r3, [pc, #112]	@ (8002a48 <Task_Scan_Tray+0x120>)
 80029d6:	701a      	strb	r2, [r3, #0]
				if(j>=13U)
 80029d8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a48 <Task_Scan_Tray+0x120>)
 80029da:	f993 3000 	ldrsb.w	r3, [r3]
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	2b0c      	cmp	r3, #12
 80029e2:	d90b      	bls.n	80029fc <Task_Scan_Tray+0xd4>
				{
					j=0x00U;
 80029e4:	4b18      	ldr	r3, [pc, #96]	@ (8002a48 <Task_Scan_Tray+0x120>)
 80029e6:	2200      	movs	r2, #0
 80029e8:	701a      	strb	r2, [r3, #0]
					i++;
 80029ea:	4b16      	ldr	r3, [pc, #88]	@ (8002a44 <Task_Scan_Tray+0x11c>)
 80029ec:	f993 3000 	ldrsb.w	r3, [r3]
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	3301      	adds	r3, #1
 80029f4:	b2db      	uxtb	r3, r3
 80029f6:	b25a      	sxtb	r2, r3
 80029f8:	4b12      	ldr	r3, [pc, #72]	@ (8002a44 <Task_Scan_Tray+0x11c>)
 80029fa:	701a      	strb	r2, [r3, #0]
				}
				if(i>=13U)
 80029fc:	4b11      	ldr	r3, [pc, #68]	@ (8002a44 <Task_Scan_Tray+0x11c>)
 80029fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b0c      	cmp	r3, #12
 8002a06:	d916      	bls.n	8002a36 <Task_Scan_Tray+0x10e>
				{
					i=0x00U;
 8002a08:	4b0e      	ldr	r3, [pc, #56]	@ (8002a44 <Task_Scan_Tray+0x11c>)
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	701a      	strb	r2, [r3, #0]
					j=0x00U;
 8002a0e:	4b0e      	ldr	r3, [pc, #56]	@ (8002a48 <Task_Scan_Tray+0x120>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	701a      	strb	r2, [r3, #0]
					return 0x01U;
 8002a14:	2301      	movs	r3, #1
 8002a16:	e00f      	b.n	8002a38 <Task_Scan_Tray+0x110>
				}
			}
			else if(*time==0x01U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	881b      	ldrh	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d10a      	bne.n	8002a36 <Task_Scan_Tray+0x10e>
			{
				MC_MoveLinear(pulseX,pulseY, 7000u, 30000U);// di chuyển Z xuống
 8002a20:	4b0a      	ldr	r3, [pc, #40]	@ (8002a4c <Task_Scan_Tray+0x124>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a0a      	ldr	r2, [pc, #40]	@ (8002a50 <Task_Scan_Tray+0x128>)
 8002a26:	6811      	ldr	r1, [r2, #0]
 8002a28:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8002a58 <Task_Scan_Tray+0x130>
 8002a2c:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7fe fab3 	bl	8000f9c <MC_MoveLinear>
			}
		}
	}
	return 0x00U;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3710      	adds	r7, #16
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	20000675 	.word	0x20000675
 8002a44:	20000720 	.word	0x20000720
 8002a48:	20000721 	.word	0x20000721
 8002a4c:	20000724 	.word	0x20000724
 8002a50:	20000728 	.word	0x20000728
 8002a54:	469c4000 	.word	0x469c4000
 8002a58:	46ea6000 	.word	0x46ea6000

08002a5c <Scanning_Task>:
void Scanning_Task(void)
{
 8002a5c:	b598      	push	{r3, r4, r7, lr}
 8002a5e:	ed2d 8b02 	vpush	{d8}
 8002a62:	af00      	add	r7, sp, #0
	static uint8_t step_run=0x00U;
	static uint16_t time=0x00U;
	static  uint16_t sample_x=0x00U;
	static uint16_t sample_y=0x00U;
	if(Motor_Lamp->bits.tray1_1==0x00U || Motor_Lamp->bits.tray1_1==0x00U || Motor_Lamp->bits.tray1_1==0x00U)
 8002a64:	4bac      	ldr	r3, [pc, #688]	@ (8002d18 <Scanning_Task+0x2bc>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	f003 0308 	and.w	r3, r3, #8
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d00f      	beq.n	8002a94 <Scanning_Task+0x38>
 8002a74:	4ba8      	ldr	r3, [pc, #672]	@ (8002d18 <Scanning_Task+0x2bc>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	f003 0308 	and.w	r3, r3, #8
 8002a7e:	b2db      	uxtb	r3, r3
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d007      	beq.n	8002a94 <Scanning_Task+0x38>
 8002a84:	4ba4      	ldr	r3, [pc, #656]	@ (8002d18 <Scanning_Task+0x2bc>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	781b      	ldrb	r3, [r3, #0]
 8002a8a:	f003 0308 	and.w	r3, r3, #8
 8002a8e:	b2db      	uxtb	r3, r3
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d103      	bne.n	8002a9c <Scanning_Task+0x40>
	{
		start_run=0x00U;
 8002a94:	4ba1      	ldr	r3, [pc, #644]	@ (8002d1c <Scanning_Task+0x2c0>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
		return ;
 8002a9a:	e139      	b.n	8002d10 <Scanning_Task+0x2b4>
	}
	switch(step_run)
 8002a9c:	4ba0      	ldr	r3, [pc, #640]	@ (8002d20 <Scanning_Task+0x2c4>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d003      	beq.n	8002aac <Scanning_Task+0x50>
 8002aa4:	2b01      	cmp	r3, #1
 8002aa6:	f000 8113 	beq.w	8002cd0 <Scanning_Task+0x274>
				time=0x00U;
			}
		}
		break;
		default:
		break;
 8002aaa:	e131      	b.n	8002d10 <Scanning_Task+0x2b4>
			sample_x=(Get_Holding_Registers(6) + Get_Holding_Registers(8))/2;
 8002aac:	2006      	movs	r0, #6
 8002aae:	f00a fd55 	bl	800d55c <Get_Holding_Registers>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	461c      	mov	r4, r3
 8002ab6:	2008      	movs	r0, #8
 8002ab8:	f00a fd50 	bl	800d55c <Get_Holding_Registers>
 8002abc:	4603      	mov	r3, r0
 8002abe:	4423      	add	r3, r4
 8002ac0:	0fda      	lsrs	r2, r3, #31
 8002ac2:	4413      	add	r3, r2
 8002ac4:	105b      	asrs	r3, r3, #1
 8002ac6:	b29a      	uxth	r2, r3
 8002ac8:	4b96      	ldr	r3, [pc, #600]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002aca:	801a      	strh	r2, [r3, #0]
			sample_y=(Get_Holding_Registers(7) + Get_Holding_Registers(11u))/2;
 8002acc:	2007      	movs	r0, #7
 8002ace:	f00a fd45 	bl	800d55c <Get_Holding_Registers>
 8002ad2:	4603      	mov	r3, r0
 8002ad4:	461c      	mov	r4, r3
 8002ad6:	200b      	movs	r0, #11
 8002ad8:	f00a fd40 	bl	800d55c <Get_Holding_Registers>
 8002adc:	4603      	mov	r3, r0
 8002ade:	4423      	add	r3, r4
 8002ae0:	0fda      	lsrs	r2, r3, #31
 8002ae2:	4413      	add	r3, r2
 8002ae4:	105b      	asrs	r3, r3, #1
 8002ae6:	b29a      	uxth	r2, r3
 8002ae8:	4b8f      	ldr	r3, [pc, #572]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002aea:	801a      	strh	r2, [r3, #0]
			if(sample_x != 0x00U && sample_y != 0x00U )
 8002aec:	4b8d      	ldr	r3, [pc, #564]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002aee:	881b      	ldrh	r3, [r3, #0]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	f000 8108 	beq.w	8002d06 <Scanning_Task+0x2aa>
 8002af6:	4b8c      	ldr	r3, [pc, #560]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	f000 8103 	beq.w	8002d06 <Scanning_Task+0x2aa>
				MC_MoveLinear(sample_x,sample_y,0x00U,20000u);
 8002b00:	4b88      	ldr	r3, [pc, #544]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002b02:	881b      	ldrh	r3, [r3, #0]
 8002b04:	4618      	mov	r0, r3
 8002b06:	4b88      	ldr	r3, [pc, #544]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002b08:	881b      	ldrh	r3, [r3, #0]
 8002b0a:	ed9f 0a88 	vldr	s0, [pc, #544]	@ 8002d2c <Scanning_Task+0x2d0>
 8002b0e:	2200      	movs	r2, #0
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7fe fa43 	bl	8000f9c <MC_MoveLinear>
			if(Motor_Busy()==0x00U)
 8002b16:	f7fe f84d 	bl	8000bb4 <Motor_Busy>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	f040 80f4 	bne.w	8002d0a <Scanning_Task+0x2ae>
				if(++time>=100U)// 1S sau khi hiệu chuẩn mới di chuyển sang khay sản phẩm;
 8002b22:	4b83      	ldr	r3, [pc, #524]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002b24:	881b      	ldrh	r3, [r3, #0]
 8002b26:	3301      	adds	r3, #1
 8002b28:	b29a      	uxth	r2, r3
 8002b2a:	4b81      	ldr	r3, [pc, #516]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002b2c:	801a      	strh	r2, [r3, #0]
 8002b2e:	4b80      	ldr	r3, [pc, #512]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002b30:	881b      	ldrh	r3, [r3, #0]
 8002b32:	2b63      	cmp	r3, #99	@ 0x63
 8002b34:	f240 80bb 	bls.w	8002cae <Scanning_Task+0x252>
					dX = sqrtf(powf((float)Point2D_Tray1->x2 - (float)Point2D_Tray1->x1, 2) + powf((float)Point2D_Tray1->y2 - (float)Point2D_Tray1->y1, 2)) / 12.0f;
 8002b38:	4b7e      	ldr	r3, [pc, #504]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	889b      	ldrh	r3, [r3, #4]
 8002b3e:	ee07 3a90 	vmov	s15, r3
 8002b42:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b46:	4b7b      	ldr	r3, [pc, #492]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	881b      	ldrh	r3, [r3, #0]
 8002b4c:	ee07 3a90 	vmov	s15, r3
 8002b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b58:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002b5c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b60:	f00b fa4c 	bl	800dffc <powf>
 8002b64:	eeb0 8a40 	vmov.f32	s16, s0
 8002b68:	4b72      	ldr	r3, [pc, #456]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	88db      	ldrh	r3, [r3, #6]
 8002b6e:	ee07 3a90 	vmov	s15, r3
 8002b72:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002b76:	4b6f      	ldr	r3, [pc, #444]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	885b      	ldrh	r3, [r3, #2]
 8002b7c:	ee07 3a90 	vmov	s15, r3
 8002b80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b84:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b88:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002b8c:	eeb0 0a67 	vmov.f32	s0, s15
 8002b90:	f00b fa34 	bl	800dffc <powf>
 8002b94:	eef0 7a40 	vmov.f32	s15, s0
 8002b98:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002b9c:	eeb0 0a67 	vmov.f32	s0, s15
 8002ba0:	f00b fa84 	bl	800e0ac <sqrtf>
 8002ba4:	eeb0 7a40 	vmov.f32	s14, s0
 8002ba8:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8002bac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002bb0:	4b61      	ldr	r3, [pc, #388]	@ (8002d38 <Scanning_Task+0x2dc>)
 8002bb2:	edc3 7a00 	vstr	s15, [r3]
					dY = sqrtf(powf((float)Point2D_Tray1->x3 - (float)Point2D_Tray1->x1, 2) + powf((float)Point2D_Tray1->y3 - (float)Point2D_Tray1->y1, 2)) / 12.0f;
 8002bb6:	4b5f      	ldr	r3, [pc, #380]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	891b      	ldrh	r3, [r3, #8]
 8002bbc:	ee07 3a90 	vmov	s15, r3
 8002bc0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bc4:	4b5b      	ldr	r3, [pc, #364]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	881b      	ldrh	r3, [r3, #0]
 8002bca:	ee07 3a90 	vmov	s15, r3
 8002bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002bd6:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002bda:	eeb0 0a67 	vmov.f32	s0, s15
 8002bde:	f00b fa0d 	bl	800dffc <powf>
 8002be2:	eeb0 8a40 	vmov.f32	s16, s0
 8002be6:	4b53      	ldr	r3, [pc, #332]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	895b      	ldrh	r3, [r3, #10]
 8002bec:	ee07 3a90 	vmov	s15, r3
 8002bf0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bf4:	4b4f      	ldr	r3, [pc, #316]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	885b      	ldrh	r3, [r3, #2]
 8002bfa:	ee07 3a90 	vmov	s15, r3
 8002bfe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c02:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c06:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 8002c0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c0e:	f00b f9f5 	bl	800dffc <powf>
 8002c12:	eef0 7a40 	vmov.f32	s15, s0
 8002c16:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002c1a:	eeb0 0a67 	vmov.f32	s0, s15
 8002c1e:	f00b fa45 	bl	800e0ac <sqrtf>
 8002c22:	eeb0 7a40 	vmov.f32	s14, s0
 8002c26:	eef2 6a08 	vmov.f32	s13, #40	@ 0x41400000  12.0
 8002c2a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002c2e:	4b43      	ldr	r3, [pc, #268]	@ (8002d3c <Scanning_Task+0x2e0>)
 8002c30:	edc3 7a00 	vstr	s15, [r3]
					Angle = atan2f((float)Point2D_Tray1->y2 - (float)Point2D_Tray1->y1, (float)Point2D_Tray1->x2 - (float)Point2D_Tray1->x1);
 8002c34:	4b3f      	ldr	r3, [pc, #252]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	88db      	ldrh	r3, [r3, #6]
 8002c3a:	ee07 3a90 	vmov	s15, r3
 8002c3e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c42:	4b3c      	ldr	r3, [pc, #240]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	885b      	ldrh	r3, [r3, #2]
 8002c48:	ee07 3a90 	vmov	s15, r3
 8002c4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c50:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002c54:	4b37      	ldr	r3, [pc, #220]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	889b      	ldrh	r3, [r3, #4]
 8002c5a:	ee07 3a90 	vmov	s15, r3
 8002c5e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002c62:	4b34      	ldr	r3, [pc, #208]	@ (8002d34 <Scanning_Task+0x2d8>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	881b      	ldrh	r3, [r3, #0]
 8002c68:	ee07 3a90 	vmov	s15, r3
 8002c6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c70:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c74:	eef0 0a67 	vmov.f32	s1, s15
 8002c78:	eeb0 0a66 	vmov.f32	s0, s13
 8002c7c:	f00b f9bc 	bl	800dff8 <atan2f>
 8002c80:	eef0 7a40 	vmov.f32	s15, s0
 8002c84:	4b2e      	ldr	r3, [pc, #184]	@ (8002d40 <Scanning_Task+0x2e4>)
 8002c86:	edc3 7a00 	vstr	s15, [r3]
					MC_MoveLinear(sample_x,sample_y,0x00U,30000U);
 8002c8a:	4b26      	ldr	r3, [pc, #152]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002c8c:	881b      	ldrh	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	4b25      	ldr	r3, [pc, #148]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002c92:	881b      	ldrh	r3, [r3, #0]
 8002c94:	ed9f 0a2b 	vldr	s0, [pc, #172]	@ 8002d44 <Scanning_Task+0x2e8>
 8002c98:	2200      	movs	r2, #0
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	f7fe f97e 	bl	8000f9c <MC_MoveLinear>
					time =0x00U;
 8002ca0:	4b23      	ldr	r3, [pc, #140]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	801a      	strh	r2, [r3, #0]
					step_run=0x01U;
 8002ca6:	4b1e      	ldr	r3, [pc, #120]	@ (8002d20 <Scanning_Task+0x2c4>)
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
		break;
 8002cac:	e02d      	b.n	8002d0a <Scanning_Task+0x2ae>
				else if(time==0x01U)
 8002cae:	4b20      	ldr	r3, [pc, #128]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002cb0:	881b      	ldrh	r3, [r3, #0]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d129      	bne.n	8002d0a <Scanning_Task+0x2ae>
					MC_MoveLinear(sample_x,sample_y,7000U,30000U);
 8002cb6:	4b1b      	ldr	r3, [pc, #108]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002cb8:	881b      	ldrh	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002cbe:	881b      	ldrh	r3, [r3, #0]
 8002cc0:	ed9f 0a20 	vldr	s0, [pc, #128]	@ 8002d44 <Scanning_Task+0x2e8>
 8002cc4:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8002cc8:	4619      	mov	r1, r3
 8002cca:	f7fe f967 	bl	8000f9c <MC_MoveLinear>
		break;
 8002cce:	e01c      	b.n	8002d0a <Scanning_Task+0x2ae>
			if(Task_Scan_Tray(&time))
 8002cd0:	4817      	ldr	r0, [pc, #92]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002cd2:	f7ff fe29 	bl	8002928 <Task_Scan_Tray>
 8002cd6:	4603      	mov	r3, r0
 8002cd8:	2b00      	cmp	r3, #0
 8002cda:	d018      	beq.n	8002d0e <Scanning_Task+0x2b2>
				MC_MoveLinear(sample_x,sample_y,0x00U,10000u);
 8002cdc:	4b11      	ldr	r3, [pc, #68]	@ (8002d24 <Scanning_Task+0x2c8>)
 8002cde:	881b      	ldrh	r3, [r3, #0]
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	4b11      	ldr	r3, [pc, #68]	@ (8002d28 <Scanning_Task+0x2cc>)
 8002ce4:	881b      	ldrh	r3, [r3, #0]
 8002ce6:	ed9f 0a18 	vldr	s0, [pc, #96]	@ 8002d48 <Scanning_Task+0x2ec>
 8002cea:	2200      	movs	r2, #0
 8002cec:	4619      	mov	r1, r3
 8002cee:	f7fe f955 	bl	8000f9c <MC_MoveLinear>
				step_run=0x01U;
 8002cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8002d20 <Scanning_Task+0x2c4>)
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	701a      	strb	r2, [r3, #0]
				start_run=0x00U;
 8002cf8:	4b08      	ldr	r3, [pc, #32]	@ (8002d1c <Scanning_Task+0x2c0>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	701a      	strb	r2, [r3, #0]
				time=0x00U;
 8002cfe:	4b0c      	ldr	r3, [pc, #48]	@ (8002d30 <Scanning_Task+0x2d4>)
 8002d00:	2200      	movs	r2, #0
 8002d02:	801a      	strh	r2, [r3, #0]
		break;
 8002d04:	e003      	b.n	8002d0e <Scanning_Task+0x2b2>
				return;
 8002d06:	bf00      	nop
 8002d08:	e002      	b.n	8002d10 <Scanning_Task+0x2b4>
		break;
 8002d0a:	bf00      	nop
 8002d0c:	e000      	b.n	8002d10 <Scanning_Task+0x2b4>
		break;
 8002d0e:	bf00      	nop
	}
}
 8002d10:	46bd      	mov	sp, r7
 8002d12:	ecbd 8b02 	vpop	{d8}
 8002d16:	bd98      	pop	{r3, r4, r7, pc}
 8002d18:	200001f8 	.word	0x200001f8
 8002d1c:	20000673 	.word	0x20000673
 8002d20:	2000072c 	.word	0x2000072c
 8002d24:	2000072e 	.word	0x2000072e
 8002d28:	20000730 	.word	0x20000730
 8002d2c:	469c4000 	.word	0x469c4000
 8002d30:	20000732 	.word	0x20000732
 8002d34:	20000204 	.word	0x20000204
 8002d38:	20000678 	.word	0x20000678
 8002d3c:	2000067c 	.word	0x2000067c
 8002d40:	20000680 	.word	0x20000680
 8002d44:	46ea6000 	.word	0x46ea6000
 8002d48:	461c4000 	.word	0x461c4000

08002d4c <Task_Run_Home>:
void Task_Run_Home(void)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	af00      	add	r7, sp, #0
	Task_Gpio_input();
 8002d50:	f7fe fd30 	bl	80017b4 <Task_Gpio_input>
	if(home!=0x00u)
 8002d54:	4b0c      	ldr	r3, [pc, #48]	@ (8002d88 <Task_Run_Home+0x3c>)
 8002d56:	781b      	ldrb	r3, [r3, #0]
 8002d58:	b2db      	uxtb	r3, r3
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d012      	beq.n	8002d84 <Task_Run_Home+0x38>
	{
		start_run=0x00U;
 8002d5e:	4b0b      	ldr	r3, [pc, #44]	@ (8002d8c <Task_Run_Home+0x40>)
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
		state=0X00u;// trạng thái để đưa z xuống con hàng cần reset khi về home
 8002d64:	4b0a      	ldr	r3, [pc, #40]	@ (8002d90 <Task_Run_Home+0x44>)
 8002d66:	2200      	movs	r2, #0
 8002d68:	701a      	strb	r2, [r3, #0]
		if(Move_Home_3Step(&home))
 8002d6a:	4807      	ldr	r0, [pc, #28]	@ (8002d88 <Task_Run_Home+0x3c>)
 8002d6c:	f7fd ff42 	bl	8000bf4 <Move_Home_3Step>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d006      	beq.n	8002d84 <Task_Run_Home+0x38>
		{
			Reset_position();
 8002d76:	f7fd fbdf 	bl	8000538 <Reset_position>
			home=0x00U;
 8002d7a:	4b03      	ldr	r3, [pc, #12]	@ (8002d88 <Task_Run_Home+0x3c>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	701a      	strb	r2, [r3, #0]
			Reset_Oxis();
 8002d80:	f00a fc02 	bl	800d588 <Reset_Oxis>
		}
	}
}
 8002d84:	bf00      	nop
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000000 	.word	0x20000000
 8002d8c:	20000673 	.word	0x20000673
 8002d90:	20000675 	.word	0x20000675

08002d94 <Main_Reset>:
void Choose_glass_group(uint8_t num){
	if(num == 0) return;
}
void Main_Reset(uint8_t data)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	71fb      	strb	r3, [r7, #7]

}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
	...

08002dac <Main_Start>:
void Main_Start(uint8_t data)
{
 8002dac:	b480      	push	{r7}
 8002dae:	b083      	sub	sp, #12
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	4603      	mov	r3, r0
 8002db4:	71fb      	strb	r3, [r7, #7]
	start_run=0x01U;
 8002db6:	4b04      	ldr	r3, [pc, #16]	@ (8002dc8 <Main_Start+0x1c>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	701a      	strb	r2, [r3, #0]
}
 8002dbc:	bf00      	nop
 8002dbe:	370c      	adds	r7, #12
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr
 8002dc8:	20000673 	.word	0x20000673

08002dcc <Main_Stop>:
void Main_Stop(uint8_t data)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	4603      	mov	r3, r0
 8002dd4:	71fb      	strb	r3, [r7, #7]
}
 8002dd6:	bf00      	nop
 8002dd8:	370c      	adds	r7, #12
 8002dda:	46bd      	mov	sp, r7
 8002ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de0:	4770      	bx	lr

08002de2 <Main_SetX>:
void Main_SetX(uint8_t data)
{
 8002de2:	b480      	push	{r7}
 8002de4:	b083      	sub	sp, #12
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]

}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <Main_SetY>:
void Main_SetY(uint8_t data)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b083      	sub	sp, #12
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	4603      	mov	r3, r0
 8002e00:	71fb      	strb	r3, [r7, #7]

}
 8002e02:	bf00      	nop
 8002e04:	370c      	adds	r7, #12
 8002e06:	46bd      	mov	sp, r7
 8002e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e0c:	4770      	bx	lr

08002e0e <Main_SetZ>:
void Main_SetZ(uint8_t data)
{
 8002e0e:	b480      	push	{r7}
 8002e10:	b083      	sub	sp, #12
 8002e12:	af00      	add	r7, sp, #0
 8002e14:	4603      	mov	r3, r0
 8002e16:	71fb      	strb	r3, [r7, #7]

}
 8002e18:	bf00      	nop
 8002e1a:	370c      	adds	r7, #12
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <Main_Manual>:
void Main_Manual(uint8_t data)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	71fb      	strb	r3, [r7, #7]

}
 8002e2e:	bf00      	nop
 8002e30:	370c      	adds	r7, #12
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr

08002e3a <Handle_Left>:
// Nut sang trai Ox -> xa gốc tọa độ
void Handle_Left(uint8_t data)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b082      	sub	sp, #8
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	4603      	mov	r3, r0
 8002e42:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x00);
 8002e44:	79fb      	ldrb	r3, [r7, #7]
 8002e46:	2200      	movs	r2, #0
 8002e48:	4619      	mov	r1, r3
 8002e4a:	2000      	movs	r0, #0
 8002e4c:	f7fe f932 	bl	80010b4 <MC_MoveHandle>
}
 8002e50:	bf00      	nop
 8002e52:	3708      	adds	r7, #8
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <Handle_Right>:
void Handle_Right(uint8_t data)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b082      	sub	sp, #8
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	4603      	mov	r3, r0
 8002e60:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_X_ROBOT,data,0x01u);
 8002e62:	79fb      	ldrb	r3, [r7, #7]
 8002e64:	2201      	movs	r2, #1
 8002e66:	4619      	mov	r1, r3
 8002e68:	2000      	movs	r0, #0
 8002e6a:	f7fe f923 	bl	80010b4 <MC_MoveHandle>
}
 8002e6e:	bf00      	nop
 8002e70:	3708      	adds	r7, #8
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}

08002e76 <Handle_In>:
void Handle_In(uint8_t data)
{
 8002e76:	b580      	push	{r7, lr}
 8002e78:	b082      	sub	sp, #8
 8002e7a:	af00      	add	r7, sp, #0
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x00u);
 8002e80:	79fb      	ldrb	r3, [r7, #7]
 8002e82:	2200      	movs	r2, #0
 8002e84:	4619      	mov	r1, r3
 8002e86:	2001      	movs	r0, #1
 8002e88:	f7fe f914 	bl	80010b4 <MC_MoveHandle>
}
 8002e8c:	bf00      	nop
 8002e8e:	3708      	adds	r7, #8
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bd80      	pop	{r7, pc}

08002e94 <Handle_Out>:
void Handle_Out(uint8_t data)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Y_ROBOT,data, 0x01u);
 8002e9e:	79fb      	ldrb	r3, [r7, #7]
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	4619      	mov	r1, r3
 8002ea4:	2001      	movs	r0, #1
 8002ea6:	f7fe f905 	bl	80010b4 <MC_MoveHandle>
}
 8002eaa:	bf00      	nop
 8002eac:	3708      	adds	r7, #8
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bd80      	pop	{r7, pc}

08002eb2 <Handle_Up>:
void Handle_Up(uint8_t data)
{
 8002eb2:	b580      	push	{r7, lr}
 8002eb4:	b082      	sub	sp, #8
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	4603      	mov	r3, r0
 8002eba:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x00u);
 8002ebc:	79fb      	ldrb	r3, [r7, #7]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	2002      	movs	r0, #2
 8002ec4:	f7fe f8f6 	bl	80010b4 <MC_MoveHandle>
}
 8002ec8:	bf00      	nop
 8002eca:	3708      	adds	r7, #8
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}

08002ed0 <Handle_Down>:
void Handle_Down(uint8_t data)
{
 8002ed0:	b580      	push	{r7, lr}
 8002ed2:	b082      	sub	sp, #8
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
	MC_MoveHandle(AXIT_Z_ROBOT,data, 0x01);
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	2201      	movs	r2, #1
 8002ede:	4619      	mov	r1, r3
 8002ee0:	2002      	movs	r0, #2
 8002ee2:	f7fe f8e7 	bl	80010b4 <MC_MoveHandle>
}
 8002ee6:	bf00      	nop
 8002ee8:	3708      	adds	r7, #8
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bd80      	pop	{r7, pc}

08002eee <Pick_handle1>:
void Pick_handle1(void)
{
 8002eee:	b480      	push	{r7}
 8002ef0:	af00      	add	r7, sp, #0

}
 8002ef2:	bf00      	nop
 8002ef4:	46bd      	mov	sp, r7
 8002ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efa:	4770      	bx	lr

08002efc <Release_handle1>:
void Release_handle1(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0

}
 8002f00:	bf00      	nop
 8002f02:	46bd      	mov	sp, r7
 8002f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f08:	4770      	bx	lr

08002f0a <Pick_handle2>:
void Pick_handle2(void)
{
 8002f0a:	b480      	push	{r7}
 8002f0c:	af00      	add	r7, sp, #0

}
 8002f0e:	bf00      	nop
 8002f10:	46bd      	mov	sp, r7
 8002f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f16:	4770      	bx	lr

08002f18 <Release_handle2>:
void Release_handle2(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0

}
 8002f1c:	bf00      	nop
 8002f1e:	46bd      	mov	sp, r7
 8002f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f24:	4770      	bx	lr
	...

08002f28 <Save_1>:
void Save_1(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
	switch(save)
 8002f2c:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <Save_1+0xc0>)
 8002f2e:	781b      	ldrb	r3, [r3, #0]
 8002f30:	2b03      	cmp	r3, #3
 8002f32:	d038      	beq.n	8002fa6 <Save_1+0x7e>
 8002f34:	2b03      	cmp	r3, #3
 8002f36:	dc54      	bgt.n	8002fe2 <Save_1+0xba>
 8002f38:	2b01      	cmp	r3, #1
 8002f3a:	d002      	beq.n	8002f42 <Save_1+0x1a>
 8002f3c:	2b02      	cmp	r3, #2
 8002f3e:	d019      	beq.n	8002f74 <Save_1+0x4c>

		}
		break;
	}

}
 8002f40:	e04f      	b.n	8002fe2 <Save_1+0xba>
			if(Motor_Busy()==0x00U)
 8002f42:	f7fd fe37 	bl	8000bb4 <Motor_Busy>
 8002f46:	4603      	mov	r3, r0
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d145      	bne.n	8002fd8 <Save_1+0xb0>
				Copy_Holding_Registers(0x00U,0x06);
 8002f4c:	2106      	movs	r1, #6
 8002f4e:	2000      	movs	r0, #0
 8002f50:	f00a fb2c 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 8002f54:	2006      	movs	r0, #6
 8002f56:	f7fe fc91 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.ruber1_1=0x01U;
 8002f5a:	4b24      	ldr	r3, [pc, #144]	@ (8002fec <Save_1+0xc4>)
 8002f5c:	681a      	ldr	r2, [r3, #0]
 8002f5e:	7813      	ldrb	r3, [r2, #0]
 8002f60:	f043 0301 	orr.w	r3, r3, #1
 8002f64:	7013      	strb	r3, [r2, #0]
				save=0x00;
 8002f66:	4b20      	ldr	r3, [pc, #128]	@ (8002fe8 <Save_1+0xc0>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	701a      	strb	r2, [r3, #0]
				Reset_Tray(0x03);
 8002f6c:	2003      	movs	r0, #3
 8002f6e:	f00a fb3f 	bl	800d5f0 <Reset_Tray>
		break;
 8002f72:	e031      	b.n	8002fd8 <Save_1+0xb0>
			if(Motor_Busy()==0x00U)
 8002f74:	f7fd fe1e 	bl	8000bb4 <Motor_Busy>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d12e      	bne.n	8002fdc <Save_1+0xb4>
			Copy_Holding_Registers(0x00U,0x08);
 8002f7e:	2108      	movs	r1, #8
 8002f80:	2000      	movs	r0, #0
 8002f82:	f00a fb13 	bl	800d5ac <Copy_Holding_Registers>
			Save_Calibration_To_Flash(0x06U);
 8002f86:	2006      	movs	r0, #6
 8002f88:	f7fe fc78 	bl	800187c <Save_Calibration_To_Flash>
			Motor_Lamp->bits.ruber1_2=0x01U;
 8002f8c:	4b17      	ldr	r3, [pc, #92]	@ (8002fec <Save_1+0xc4>)
 8002f8e:	681a      	ldr	r2, [r3, #0]
 8002f90:	7813      	ldrb	r3, [r2, #0]
 8002f92:	f043 0302 	orr.w	r3, r3, #2
 8002f96:	7013      	strb	r3, [r2, #0]
			save=0x00;
 8002f98:	4b13      	ldr	r3, [pc, #76]	@ (8002fe8 <Save_1+0xc0>)
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	701a      	strb	r2, [r3, #0]
			Reset_Tray(0x03);
 8002f9e:	2003      	movs	r0, #3
 8002fa0:	f00a fb26 	bl	800d5f0 <Reset_Tray>
		break;
 8002fa4:	e01a      	b.n	8002fdc <Save_1+0xb4>
			if(Motor_Busy()==0x00U)
 8002fa6:	f7fd fe05 	bl	8000bb4 <Motor_Busy>
 8002faa:	4603      	mov	r3, r0
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d117      	bne.n	8002fe0 <Save_1+0xb8>
			Copy_Holding_Registers(0x00U,0x0a);
 8002fb0:	210a      	movs	r1, #10
 8002fb2:	2000      	movs	r0, #0
 8002fb4:	f00a fafa 	bl	800d5ac <Copy_Holding_Registers>
			Save_Calibration_To_Flash(0x06U);
 8002fb8:	2006      	movs	r0, #6
 8002fba:	f7fe fc5f 	bl	800187c <Save_Calibration_To_Flash>
			Motor_Lamp->bits.ruber1_3=0x01U;
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <Save_1+0xc4>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	7813      	ldrb	r3, [r2, #0]
 8002fc4:	f043 0304 	orr.w	r3, r3, #4
 8002fc8:	7013      	strb	r3, [r2, #0]
			save=0x00;
 8002fca:	4b07      	ldr	r3, [pc, #28]	@ (8002fe8 <Save_1+0xc0>)
 8002fcc:	2200      	movs	r2, #0
 8002fce:	701a      	strb	r2, [r3, #0]
			Reset_Tray(0x03);
 8002fd0:	2003      	movs	r0, #3
 8002fd2:	f00a fb0d 	bl	800d5f0 <Reset_Tray>
		break;
 8002fd6:	e003      	b.n	8002fe0 <Save_1+0xb8>
		break;
 8002fd8:	bf00      	nop
 8002fda:	e002      	b.n	8002fe2 <Save_1+0xba>
		break;
 8002fdc:	bf00      	nop
 8002fde:	e000      	b.n	8002fe2 <Save_1+0xba>
		break;
 8002fe0:	bf00      	nop
}
 8002fe2:	bf00      	nop
 8002fe4:	bd80      	pop	{r7, pc}
 8002fe6:	bf00      	nop
 8002fe8:	20000672 	.word	0x20000672
 8002fec:	200001f8 	.word	0x200001f8

08002ff0 <Save_2>:
void Save_2(void)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	af00      	add	r7, sp, #0
	switch(save)
 8002ff4:	4b2e      	ldr	r3, [pc, #184]	@ (80030b0 <Save_2+0xc0>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	2b06      	cmp	r3, #6
 8002ffa:	d038      	beq.n	800306e <Save_2+0x7e>
 8002ffc:	2b06      	cmp	r3, #6
 8002ffe:	dc54      	bgt.n	80030aa <Save_2+0xba>
 8003000:	2b04      	cmp	r3, #4
 8003002:	d002      	beq.n	800300a <Save_2+0x1a>
 8003004:	2b05      	cmp	r3, #5
 8003006:	d019      	beq.n	800303c <Save_2+0x4c>
			}

		}
		break;
	}
}
 8003008:	e04f      	b.n	80030aa <Save_2+0xba>
			if(Motor_Busy()==0x00U)
 800300a:	f7fd fdd3 	bl	8000bb4 <Motor_Busy>
 800300e:	4603      	mov	r3, r0
 8003010:	2b00      	cmp	r3, #0
 8003012:	d145      	bne.n	80030a0 <Save_2+0xb0>
				Copy_Holding_Registers(0x00U,12);
 8003014:	210c      	movs	r1, #12
 8003016:	2000      	movs	r0, #0
 8003018:	f00a fac8 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 800301c:	2006      	movs	r0, #6
 800301e:	f7fe fc2d 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray1_1=0x01U;
 8003022:	4b24      	ldr	r3, [pc, #144]	@ (80030b4 <Save_2+0xc4>)
 8003024:	681a      	ldr	r2, [r3, #0]
 8003026:	7813      	ldrb	r3, [r2, #0]
 8003028:	f043 0308 	orr.w	r3, r3, #8
 800302c:	7013      	strb	r3, [r2, #0]
				save=0x00;
 800302e:	4b20      	ldr	r3, [pc, #128]	@ (80030b0 <Save_2+0xc0>)
 8003030:	2200      	movs	r2, #0
 8003032:	701a      	strb	r2, [r3, #0]
				Reset_Tray(0x03);
 8003034:	2003      	movs	r0, #3
 8003036:	f00a fadb 	bl	800d5f0 <Reset_Tray>
		break;
 800303a:	e031      	b.n	80030a0 <Save_2+0xb0>
			if(Motor_Busy()==0x00U)
 800303c:	f7fd fdba 	bl	8000bb4 <Motor_Busy>
 8003040:	4603      	mov	r3, r0
 8003042:	2b00      	cmp	r3, #0
 8003044:	d12e      	bne.n	80030a4 <Save_2+0xb4>
				Copy_Holding_Registers(0x00U,14);
 8003046:	210e      	movs	r1, #14
 8003048:	2000      	movs	r0, #0
 800304a:	f00a faaf 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 800304e:	2006      	movs	r0, #6
 8003050:	f7fe fc14 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray1_2=0x01U;
 8003054:	4b17      	ldr	r3, [pc, #92]	@ (80030b4 <Save_2+0xc4>)
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	7813      	ldrb	r3, [r2, #0]
 800305a:	f043 0310 	orr.w	r3, r3, #16
 800305e:	7013      	strb	r3, [r2, #0]
				save=0x00;
 8003060:	4b13      	ldr	r3, [pc, #76]	@ (80030b0 <Save_2+0xc0>)
 8003062:	2200      	movs	r2, #0
 8003064:	701a      	strb	r2, [r3, #0]
				Reset_Tray(0x03);
 8003066:	2003      	movs	r0, #3
 8003068:	f00a fac2 	bl	800d5f0 <Reset_Tray>
		break;
 800306c:	e01a      	b.n	80030a4 <Save_2+0xb4>
			if(Motor_Busy()==0x00U)
 800306e:	f7fd fda1 	bl	8000bb4 <Motor_Busy>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d117      	bne.n	80030a8 <Save_2+0xb8>
				Copy_Holding_Registers(0x00U,16);
 8003078:	2110      	movs	r1, #16
 800307a:	2000      	movs	r0, #0
 800307c:	f00a fa96 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 8003080:	2006      	movs	r0, #6
 8003082:	f7fe fbfb 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray1_3=0x01U;
 8003086:	4b0b      	ldr	r3, [pc, #44]	@ (80030b4 <Save_2+0xc4>)
 8003088:	681a      	ldr	r2, [r3, #0]
 800308a:	7813      	ldrb	r3, [r2, #0]
 800308c:	f043 0320 	orr.w	r3, r3, #32
 8003090:	7013      	strb	r3, [r2, #0]
				save=0x00;
 8003092:	4b07      	ldr	r3, [pc, #28]	@ (80030b0 <Save_2+0xc0>)
 8003094:	2200      	movs	r2, #0
 8003096:	701a      	strb	r2, [r3, #0]
				Reset_Tray(0x03);
 8003098:	2003      	movs	r0, #3
 800309a:	f00a faa9 	bl	800d5f0 <Reset_Tray>
		break;
 800309e:	e003      	b.n	80030a8 <Save_2+0xb8>
		break;
 80030a0:	bf00      	nop
 80030a2:	e002      	b.n	80030aa <Save_2+0xba>
		break;
 80030a4:	bf00      	nop
 80030a6:	e000      	b.n	80030aa <Save_2+0xba>
		break;
 80030a8:	bf00      	nop
}
 80030aa:	bf00      	nop
 80030ac:	bd80      	pop	{r7, pc}
 80030ae:	bf00      	nop
 80030b0:	20000672 	.word	0x20000672
 80030b4:	200001f8 	.word	0x200001f8

080030b8 <Save_3>:
void Save_3(void)
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	af00      	add	r7, sp, #0
	switch(save)
 80030bc:	4b30      	ldr	r3, [pc, #192]	@ (8003180 <Save_3+0xc8>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b09      	cmp	r3, #9
 80030c2:	d038      	beq.n	8003136 <Save_3+0x7e>
 80030c4:	2b09      	cmp	r3, #9
 80030c6:	dc59      	bgt.n	800317c <Save_3+0xc4>
 80030c8:	2b07      	cmp	r3, #7
 80030ca:	d002      	beq.n	80030d2 <Save_3+0x1a>
 80030cc:	2b08      	cmp	r3, #8
 80030ce:	d019      	beq.n	8003104 <Save_3+0x4c>

		}
		break;
	}

}
 80030d0:	e054      	b.n	800317c <Save_3+0xc4>
			if(Motor_Busy()==0x00U)
 80030d2:	f7fd fd6f 	bl	8000bb4 <Motor_Busy>
 80030d6:	4603      	mov	r3, r0
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d14a      	bne.n	8003172 <Save_3+0xba>
				Copy_Holding_Registers(0x00U,18);
 80030dc:	2112      	movs	r1, #18
 80030de:	2000      	movs	r0, #0
 80030e0:	f00a fa64 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 80030e4:	2006      	movs	r0, #6
 80030e6:	f7fe fbc9 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray2_1=0x01U;
 80030ea:	4b26      	ldr	r3, [pc, #152]	@ (8003184 <Save_3+0xcc>)
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	7813      	ldrb	r3, [r2, #0]
 80030f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80030f4:	7013      	strb	r3, [r2, #0]
				Reset_Tray(0x03);
 80030f6:	2003      	movs	r0, #3
 80030f8:	f00a fa7a 	bl	800d5f0 <Reset_Tray>
				save=0x00;
 80030fc:	4b20      	ldr	r3, [pc, #128]	@ (8003180 <Save_3+0xc8>)
 80030fe:	2200      	movs	r2, #0
 8003100:	701a      	strb	r2, [r3, #0]
		break;
 8003102:	e036      	b.n	8003172 <Save_3+0xba>
			if(Motor_Busy()==0x00U)
 8003104:	f7fd fd56 	bl	8000bb4 <Motor_Busy>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	d133      	bne.n	8003176 <Save_3+0xbe>
				Copy_Holding_Registers(0x00U,20U);
 800310e:	2114      	movs	r1, #20
 8003110:	2000      	movs	r0, #0
 8003112:	f00a fa4b 	bl	800d5ac <Copy_Holding_Registers>
				Save_Calibration_To_Flash(0x06U);
 8003116:	2006      	movs	r0, #6
 8003118:	f7fe fbb0 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray2_2=0x01U;
 800311c:	4b19      	ldr	r3, [pc, #100]	@ (8003184 <Save_3+0xcc>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	7813      	ldrb	r3, [r2, #0]
 8003122:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003126:	7013      	strb	r3, [r2, #0]
				Reset_Tray(0x03);
 8003128:	2003      	movs	r0, #3
 800312a:	f00a fa61 	bl	800d5f0 <Reset_Tray>
				save=0x00;
 800312e:	4b14      	ldr	r3, [pc, #80]	@ (8003180 <Save_3+0xc8>)
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]
		break;
 8003134:	e01f      	b.n	8003176 <Save_3+0xbe>
			if(Motor_Busy()==0x00U)
 8003136:	f7fd fd3d 	bl	8000bb4 <Motor_Busy>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d11c      	bne.n	800317a <Save_3+0xc2>
				Copy_Holding_Registers(0x00U,22U);
 8003140:	2116      	movs	r1, #22
 8003142:	2000      	movs	r0, #0
 8003144:	f00a fa32 	bl	800d5ac <Copy_Holding_Registers>
				if(Motor_Busy()==0x00U)
 8003148:	f7fd fd34 	bl	8000bb4 <Motor_Busy>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d102      	bne.n	8003158 <Save_3+0xa0>
				Save_Calibration_To_Flash(0x06U);
 8003152:	2006      	movs	r0, #6
 8003154:	f7fe fb92 	bl	800187c <Save_Calibration_To_Flash>
				Motor_Lamp->bits.tray2_3=0x01U;
 8003158:	4b0a      	ldr	r3, [pc, #40]	@ (8003184 <Save_3+0xcc>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	7853      	ldrb	r3, [r2, #1]
 800315e:	f043 0301 	orr.w	r3, r3, #1
 8003162:	7053      	strb	r3, [r2, #1]
				Reset_Tray(0x04);
 8003164:	2004      	movs	r0, #4
 8003166:	f00a fa43 	bl	800d5f0 <Reset_Tray>
				save=0x00;
 800316a:	4b05      	ldr	r3, [pc, #20]	@ (8003180 <Save_3+0xc8>)
 800316c:	2200      	movs	r2, #0
 800316e:	701a      	strb	r2, [r3, #0]
		break;
 8003170:	e003      	b.n	800317a <Save_3+0xc2>
		break;
 8003172:	bf00      	nop
 8003174:	e002      	b.n	800317c <Save_3+0xc4>
		break;
 8003176:	bf00      	nop
 8003178:	e000      	b.n	800317c <Save_3+0xc4>
		break;
 800317a:	bf00      	nop
}
 800317c:	bf00      	nop
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000672 	.word	0x20000672
 8003184:	200001f8 	.word	0x200001f8

08003188 <Setmove_point>:
void Setmove_point(void)
{
 8003188:	b598      	push	{r3, r4, r7, lr}
 800318a:	af00      	add	r7, sp, #0
	switch(save)
 800318c:	4b91      	ldr	r3, [pc, #580]	@ (80033d4 <Setmove_point+0x24c>)
 800318e:	781b      	ldrb	r3, [r3, #0]
 8003190:	3b01      	subs	r3, #1
 8003192:	2b08      	cmp	r3, #8
 8003194:	f200 80fc 	bhi.w	8003390 <Setmove_point+0x208>
 8003198:	a201      	add	r2, pc, #4	@ (adr r2, 80031a0 <Setmove_point+0x18>)
 800319a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319e:	bf00      	nop
 80031a0:	080031c5 	.word	0x080031c5
 80031a4:	080031f9 	.word	0x080031f9
 80031a8:	0800322d 	.word	0x0800322d
 80031ac:	08003261 	.word	0x08003261
 80031b0:	08003295 	.word	0x08003295
 80031b4:	080032c9 	.word	0x080032c9
 80031b8:	080032fb 	.word	0x080032fb
 80031bc:	0800332d 	.word	0x0800332d
 80031c0:	0800335f 	.word	0x0800335f
	{
		case 0x01:
		{
			if(Motor_Busy()==0x00U)
 80031c4:	f7fd fcf6 	bl	8000bb4 <Motor_Busy>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	f040 80e2 	bne.w	8003394 <Setmove_point+0x20c>
			{
				MC_MoveLinear(Get_Holding_Registers(6),Get_Holding_Registers(7),0x00U,20000U);
 80031d0:	2006      	movs	r0, #6
 80031d2:	f00a f9c3 	bl	800d55c <Get_Holding_Registers>
 80031d6:	4603      	mov	r3, r0
 80031d8:	461c      	mov	r4, r3
 80031da:	2007      	movs	r0, #7
 80031dc:	f00a f9be 	bl	800d55c <Get_Holding_Registers>
 80031e0:	4603      	mov	r3, r0
 80031e2:	ed9f 0a7d 	vldr	s0, [pc, #500]	@ 80033d8 <Setmove_point+0x250>
 80031e6:	2200      	movs	r2, #0
 80031e8:	4619      	mov	r1, r3
 80031ea:	4620      	mov	r0, r4
 80031ec:	f7fd fed6 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 80031f0:	2003      	movs	r0, #3
 80031f2:	f00a f9fd 	bl	800d5f0 <Reset_Tray>
			}
		}
		break;
 80031f6:	e0cd      	b.n	8003394 <Setmove_point+0x20c>
		case 0x02:
		{
			if(Motor_Busy()==0x00U)
 80031f8:	f7fd fcdc 	bl	8000bb4 <Motor_Busy>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	f040 80ca 	bne.w	8003398 <Setmove_point+0x210>
			{
				MC_MoveLinear(Get_Holding_Registers(8),Get_Holding_Registers(9),0x00U,20000U);
 8003204:	2008      	movs	r0, #8
 8003206:	f00a f9a9 	bl	800d55c <Get_Holding_Registers>
 800320a:	4603      	mov	r3, r0
 800320c:	461c      	mov	r4, r3
 800320e:	2009      	movs	r0, #9
 8003210:	f00a f9a4 	bl	800d55c <Get_Holding_Registers>
 8003214:	4603      	mov	r3, r0
 8003216:	ed9f 0a70 	vldr	s0, [pc, #448]	@ 80033d8 <Setmove_point+0x250>
 800321a:	2200      	movs	r2, #0
 800321c:	4619      	mov	r1, r3
 800321e:	4620      	mov	r0, r4
 8003220:	f7fd febc 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 8003224:	2003      	movs	r0, #3
 8003226:	f00a f9e3 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 800322a:	e0b5      	b.n	8003398 <Setmove_point+0x210>
		case 0x03:
		{
			if(Motor_Busy()==0x00U)
 800322c:	f7fd fcc2 	bl	8000bb4 <Motor_Busy>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	f040 80b2 	bne.w	800339c <Setmove_point+0x214>
			{
				MC_MoveLinear(Get_Holding_Registers(10),Get_Holding_Registers(11),0x00U,20000U);
 8003238:	200a      	movs	r0, #10
 800323a:	f00a f98f 	bl	800d55c <Get_Holding_Registers>
 800323e:	4603      	mov	r3, r0
 8003240:	461c      	mov	r4, r3
 8003242:	200b      	movs	r0, #11
 8003244:	f00a f98a 	bl	800d55c <Get_Holding_Registers>
 8003248:	4603      	mov	r3, r0
 800324a:	ed9f 0a63 	vldr	s0, [pc, #396]	@ 80033d8 <Setmove_point+0x250>
 800324e:	2200      	movs	r2, #0
 8003250:	4619      	mov	r1, r3
 8003252:	4620      	mov	r0, r4
 8003254:	f7fd fea2 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 8003258:	2003      	movs	r0, #3
 800325a:	f00a f9c9 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 800325e:	e09d      	b.n	800339c <Setmove_point+0x214>
		case 0x04:
		{
			if(Motor_Busy()==0x00U)
 8003260:	f7fd fca8 	bl	8000bb4 <Motor_Busy>
 8003264:	4603      	mov	r3, r0
 8003266:	2b00      	cmp	r3, #0
 8003268:	f040 809a 	bne.w	80033a0 <Setmove_point+0x218>
			{
				MC_MoveLinear(Get_Holding_Registers(12),Get_Holding_Registers(13),0x00U,20000U);
 800326c:	200c      	movs	r0, #12
 800326e:	f00a f975 	bl	800d55c <Get_Holding_Registers>
 8003272:	4603      	mov	r3, r0
 8003274:	461c      	mov	r4, r3
 8003276:	200d      	movs	r0, #13
 8003278:	f00a f970 	bl	800d55c <Get_Holding_Registers>
 800327c:	4603      	mov	r3, r0
 800327e:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 80033d8 <Setmove_point+0x250>
 8003282:	2200      	movs	r2, #0
 8003284:	4619      	mov	r1, r3
 8003286:	4620      	mov	r0, r4
 8003288:	f7fd fe88 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 800328c:	2003      	movs	r0, #3
 800328e:	f00a f9af 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 8003292:	e085      	b.n	80033a0 <Setmove_point+0x218>
		case 0x05:
		{
			if(Motor_Busy()==0x00U)
 8003294:	f7fd fc8e 	bl	8000bb4 <Motor_Busy>
 8003298:	4603      	mov	r3, r0
 800329a:	2b00      	cmp	r3, #0
 800329c:	f040 8082 	bne.w	80033a4 <Setmove_point+0x21c>
			{
				MC_MoveLinear(Get_Holding_Registers(14),Get_Holding_Registers(15),0x00U,20000U);
 80032a0:	200e      	movs	r0, #14
 80032a2:	f00a f95b 	bl	800d55c <Get_Holding_Registers>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461c      	mov	r4, r3
 80032aa:	200f      	movs	r0, #15
 80032ac:	f00a f956 	bl	800d55c <Get_Holding_Registers>
 80032b0:	4603      	mov	r3, r0
 80032b2:	ed9f 0a49 	vldr	s0, [pc, #292]	@ 80033d8 <Setmove_point+0x250>
 80032b6:	2200      	movs	r2, #0
 80032b8:	4619      	mov	r1, r3
 80032ba:	4620      	mov	r0, r4
 80032bc:	f7fd fe6e 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 80032c0:	2003      	movs	r0, #3
 80032c2:	f00a f995 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 80032c6:	e06d      	b.n	80033a4 <Setmove_point+0x21c>
		case 0x06:
		{
			if(Motor_Busy()==0x00U)
 80032c8:	f7fd fc74 	bl	8000bb4 <Motor_Busy>
 80032cc:	4603      	mov	r3, r0
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d16a      	bne.n	80033a8 <Setmove_point+0x220>
			{
				MC_MoveLinear(Get_Holding_Registers(16),Get_Holding_Registers(17),0x00U,20000U);
 80032d2:	2010      	movs	r0, #16
 80032d4:	f00a f942 	bl	800d55c <Get_Holding_Registers>
 80032d8:	4603      	mov	r3, r0
 80032da:	461c      	mov	r4, r3
 80032dc:	2011      	movs	r0, #17
 80032de:	f00a f93d 	bl	800d55c <Get_Holding_Registers>
 80032e2:	4603      	mov	r3, r0
 80032e4:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 80033d8 <Setmove_point+0x250>
 80032e8:	2200      	movs	r2, #0
 80032ea:	4619      	mov	r1, r3
 80032ec:	4620      	mov	r0, r4
 80032ee:	f7fd fe55 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 80032f2:	2003      	movs	r0, #3
 80032f4:	f00a f97c 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 80032f8:	e056      	b.n	80033a8 <Setmove_point+0x220>
		case 0x07:
		{
			if(Motor_Busy()==0x00U)
 80032fa:	f7fd fc5b 	bl	8000bb4 <Motor_Busy>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b00      	cmp	r3, #0
 8003302:	d153      	bne.n	80033ac <Setmove_point+0x224>
			{
				MC_MoveLinear(Get_Holding_Registers(18),Get_Holding_Registers(19),0x00U,20000U);
 8003304:	2012      	movs	r0, #18
 8003306:	f00a f929 	bl	800d55c <Get_Holding_Registers>
 800330a:	4603      	mov	r3, r0
 800330c:	461c      	mov	r4, r3
 800330e:	2013      	movs	r0, #19
 8003310:	f00a f924 	bl	800d55c <Get_Holding_Registers>
 8003314:	4603      	mov	r3, r0
 8003316:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 80033d8 <Setmove_point+0x250>
 800331a:	2200      	movs	r2, #0
 800331c:	4619      	mov	r1, r3
 800331e:	4620      	mov	r0, r4
 8003320:	f7fd fe3c 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 8003324:	2003      	movs	r0, #3
 8003326:	f00a f963 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 800332a:	e03f      	b.n	80033ac <Setmove_point+0x224>
		case 0x08:
		{
			if(Motor_Busy()==0x00U)
 800332c:	f7fd fc42 	bl	8000bb4 <Motor_Busy>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d13c      	bne.n	80033b0 <Setmove_point+0x228>
			{
				MC_MoveLinear(Get_Holding_Registers(20),Get_Holding_Registers(21),0x00U,20000U);
 8003336:	2014      	movs	r0, #20
 8003338:	f00a f910 	bl	800d55c <Get_Holding_Registers>
 800333c:	4603      	mov	r3, r0
 800333e:	461c      	mov	r4, r3
 8003340:	2015      	movs	r0, #21
 8003342:	f00a f90b 	bl	800d55c <Get_Holding_Registers>
 8003346:	4603      	mov	r3, r0
 8003348:	ed9f 0a23 	vldr	s0, [pc, #140]	@ 80033d8 <Setmove_point+0x250>
 800334c:	2200      	movs	r2, #0
 800334e:	4619      	mov	r1, r3
 8003350:	4620      	mov	r0, r4
 8003352:	f7fd fe23 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x03);
 8003356:	2003      	movs	r0, #3
 8003358:	f00a f94a 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 800335c:	e028      	b.n	80033b0 <Setmove_point+0x228>
		case 0x09:
		{
			if(Motor_Busy()==0x00U)
 800335e:	f7fd fc29 	bl	8000bb4 <Motor_Busy>
 8003362:	4603      	mov	r3, r0
 8003364:	2b00      	cmp	r3, #0
 8003366:	d125      	bne.n	80033b4 <Setmove_point+0x22c>
			{
				MC_MoveLinear(Get_Holding_Registers(22),Get_Holding_Registers(23),0x00U,20000U);
 8003368:	2016      	movs	r0, #22
 800336a:	f00a f8f7 	bl	800d55c <Get_Holding_Registers>
 800336e:	4603      	mov	r3, r0
 8003370:	461c      	mov	r4, r3
 8003372:	2017      	movs	r0, #23
 8003374:	f00a f8f2 	bl	800d55c <Get_Holding_Registers>
 8003378:	4603      	mov	r3, r0
 800337a:	ed9f 0a17 	vldr	s0, [pc, #92]	@ 80033d8 <Setmove_point+0x250>
 800337e:	2200      	movs	r2, #0
 8003380:	4619      	mov	r1, r3
 8003382:	4620      	mov	r0, r4
 8003384:	f7fd fe0a 	bl	8000f9c <MC_MoveLinear>
				Reset_Tray(0x04);
 8003388:	2004      	movs	r0, #4
 800338a:	f00a f931 	bl	800d5f0 <Reset_Tray>
			}

		}
		break;
 800338e:	e011      	b.n	80033b4 <Setmove_point+0x22c>
		default:
		break;
 8003390:	bf00      	nop
 8003392:	e010      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 8003394:	bf00      	nop
 8003396:	e00e      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 8003398:	bf00      	nop
 800339a:	e00c      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 800339c:	bf00      	nop
 800339e:	e00a      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033a0:	bf00      	nop
 80033a2:	e008      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033a4:	bf00      	nop
 80033a6:	e006      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033a8:	bf00      	nop
 80033aa:	e004      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033ac:	bf00      	nop
 80033ae:	e002      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033b0:	bf00      	nop
 80033b2:	e000      	b.n	80033b6 <Setmove_point+0x22e>
		break;
 80033b4:	bf00      	nop
	}
	Reset_Tray(0x02);
 80033b6:	2002      	movs	r0, #2
 80033b8:	f00a f91a 	bl	800d5f0 <Reset_Tray>
	save=0x00U;
 80033bc:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <Setmove_point+0x24c>)
 80033be:	2200      	movs	r2, #0
 80033c0:	701a      	strb	r2, [r3, #0]
	Motor_Lamp->bits.led_move=0x01U;
 80033c2:	4b06      	ldr	r3, [pc, #24]	@ (80033dc <Setmove_point+0x254>)
 80033c4:	681a      	ldr	r2, [r3, #0]
 80033c6:	7853      	ldrb	r3, [r2, #1]
 80033c8:	f043 0302 	orr.w	r3, r3, #2
 80033cc:	7053      	strb	r3, [r2, #1]

}
 80033ce:	bf00      	nop
 80033d0:	bd98      	pop	{r3, r4, r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000672 	.word	0x20000672
 80033d8:	469c4000 	.word	0x469c4000
 80033dc:	200001f8 	.word	0x200001f8

080033e0 <Save_Glass_1>:
void Save_Glass_1(void)
{
 80033e0:	b480      	push	{r7}
 80033e2:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_1 7 và 8
	save=0x01;
 80033e4:	4b03      	ldr	r3, [pc, #12]	@ (80033f4 <Save_Glass_1+0x14>)
 80033e6:	2201      	movs	r2, #1
 80033e8:	701a      	strb	r2, [r3, #0]
}
 80033ea:	bf00      	nop
 80033ec:	46bd      	mov	sp, r7
 80033ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f2:	4770      	bx	lr
 80033f4:	20000672 	.word	0x20000672

080033f8 <Save_Glass_2>:
void Save_Glass_2(void)
{
 80033f8:	b480      	push	{r7}
 80033fa:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x02;
 80033fc:	4b03      	ldr	r3, [pc, #12]	@ (800340c <Save_Glass_2+0x14>)
 80033fe:	2202      	movs	r2, #2
 8003400:	701a      	strb	r2, [r3, #0]
}
 8003402:	bf00      	nop
 8003404:	46bd      	mov	sp, r7
 8003406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340a:	4770      	bx	lr
 800340c:	20000672 	.word	0x20000672

08003410 <Save_Glass_3>:
void Save_Glass_3(void)
{
 8003410:	b480      	push	{r7}
 8003412:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_3 vào flash và trên biến
	save=0x03;
 8003414:	4b03      	ldr	r3, [pc, #12]	@ (8003424 <Save_Glass_3+0x14>)
 8003416:	2203      	movs	r2, #3
 8003418:	701a      	strb	r2, [r3, #0]
}
 800341a:	bf00      	nop
 800341c:	46bd      	mov	sp, r7
 800341e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003422:	4770      	bx	lr
 8003424:	20000672 	.word	0x20000672

08003428 <Save_Cover_1>:
{
	// Lưu giá trị glass_2 vào flash và trên biến

}
void Save_Cover_1(void)
{
 8003428:	b480      	push	{r7}
 800342a:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x04;
 800342c:	4b03      	ldr	r3, [pc, #12]	@ (800343c <Save_Cover_1+0x14>)
 800342e:	2204      	movs	r2, #4
 8003430:	701a      	strb	r2, [r3, #0]
}
 8003432:	bf00      	nop
 8003434:	46bd      	mov	sp, r7
 8003436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343a:	4770      	bx	lr
 800343c:	20000672 	.word	0x20000672

08003440 <Save_Cover_2>:
void Save_Cover_2(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x05;
 8003444:	4b03      	ldr	r3, [pc, #12]	@ (8003454 <Save_Cover_2+0x14>)
 8003446:	2205      	movs	r2, #5
 8003448:	701a      	strb	r2, [r3, #0]
}
 800344a:	bf00      	nop
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr
 8003454:	20000672 	.word	0x20000672

08003458 <Save_Cover_3>:
void Save_Cover_3(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
	// Lưu giá trị glass_2 vào flash và trên biến
	save=0x06;
 800345c:	4b03      	ldr	r3, [pc, #12]	@ (800346c <Save_Cover_3+0x14>)
 800345e:	2206      	movs	r2, #6
 8003460:	701a      	strb	r2, [r3, #0]
}
 8003462:	bf00      	nop
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	20000672 	.word	0x20000672

08003470 <Save_Tray_1>:
void Save_Cover_All(void)
{
	// Lưu giá trị glass_2 vào flash và trên biến
}
void Save_Tray_1(void)
{
 8003470:	b480      	push	{r7}
 8003472:	af00      	add	r7, sp, #0
	save=0x07U;
 8003474:	4b03      	ldr	r3, [pc, #12]	@ (8003484 <Save_Tray_1+0x14>)
 8003476:	2207      	movs	r2, #7
 8003478:	701a      	strb	r2, [r3, #0]
}
 800347a:	bf00      	nop
 800347c:	46bd      	mov	sp, r7
 800347e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003482:	4770      	bx	lr
 8003484:	20000672 	.word	0x20000672

08003488 <Save_Tray_2>:
void Save_Tray_2(void)
{
 8003488:	b480      	push	{r7}
 800348a:	af00      	add	r7, sp, #0

	save=0x08U;
 800348c:	4b03      	ldr	r3, [pc, #12]	@ (800349c <Save_Tray_2+0x14>)
 800348e:	2208      	movs	r2, #8
 8003490:	701a      	strb	r2, [r3, #0]
}
 8003492:	bf00      	nop
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	20000672 	.word	0x20000672

080034a0 <Save_Tray_3>:
void Save_Tray_3(void)
{
 80034a0:	b480      	push	{r7}
 80034a2:	af00      	add	r7, sp, #0

	save=0x09U;
 80034a4:	4b03      	ldr	r3, [pc, #12]	@ (80034b4 <Save_Tray_3+0x14>)
 80034a6:	2209      	movs	r2, #9
 80034a8:	701a      	strb	r2, [r3, #0]
}
 80034aa:	bf00      	nop
 80034ac:	46bd      	mov	sp, r7
 80034ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034b2:	4770      	bx	lr
 80034b4:	20000672 	.word	0x20000672

080034b8 <Handle_Set>:
void Handle_Set(void)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	af00      	add	r7, sp, #0
	MC_MoveLinear(Holding_Registers_Database[0],Holding_Registers_Database[1],Holding_Registers_Database[2],20000U);
 80034bc:	4b07      	ldr	r3, [pc, #28]	@ (80034dc <Handle_Set+0x24>)
 80034be:	881b      	ldrh	r3, [r3, #0]
 80034c0:	4618      	mov	r0, r3
 80034c2:	4b06      	ldr	r3, [pc, #24]	@ (80034dc <Handle_Set+0x24>)
 80034c4:	885b      	ldrh	r3, [r3, #2]
 80034c6:	4619      	mov	r1, r3
 80034c8:	4b04      	ldr	r3, [pc, #16]	@ (80034dc <Handle_Set+0x24>)
 80034ca:	889b      	ldrh	r3, [r3, #4]
 80034cc:	ed9f 0a04 	vldr	s0, [pc, #16]	@ 80034e0 <Handle_Set+0x28>
 80034d0:	461a      	mov	r2, r3
 80034d2:	f7fd fd63 	bl	8000f9c <MC_MoveLinear>

}
 80034d6:	bf00      	nop
 80034d8:	bd80      	pop	{r7, pc}
 80034da:	bf00      	nop
 80034dc:	2000251c 	.word	0x2000251c
 80034e0:	469c4000 	.word	0x469c4000

080034e4 <Handle_Home>:
void Handle_Home(void)
{
 80034e4:	b480      	push	{r7}
 80034e6:	af00      	add	r7, sp, #0
	if(home==0x00U)
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <Handle_Home+0x20>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d102      	bne.n	80034f8 <Handle_Home+0x14>
	{
		home=0x01U;
 80034f2:	4b04      	ldr	r3, [pc, #16]	@ (8003504 <Handle_Home+0x20>)
 80034f4:	2201      	movs	r2, #1
 80034f6:	701a      	strb	r2, [r3, #0]
	}
}
 80034f8:	bf00      	nop
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	20000000 	.word	0x20000000

08003508 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b082      	sub	sp, #8
 800350c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800350e:	2300      	movs	r3, #0
 8003510:	607b      	str	r3, [r7, #4]
 8003512:	4b21      	ldr	r3, [pc, #132]	@ (8003598 <HAL_MspInit+0x90>)
 8003514:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003516:	4a20      	ldr	r2, [pc, #128]	@ (8003598 <HAL_MspInit+0x90>)
 8003518:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800351c:	6453      	str	r3, [r2, #68]	@ 0x44
 800351e:	4b1e      	ldr	r3, [pc, #120]	@ (8003598 <HAL_MspInit+0x90>)
 8003520:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003522:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003526:	607b      	str	r3, [r7, #4]
 8003528:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800352a:	2300      	movs	r3, #0
 800352c:	603b      	str	r3, [r7, #0]
 800352e:	4b1a      	ldr	r3, [pc, #104]	@ (8003598 <HAL_MspInit+0x90>)
 8003530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003532:	4a19      	ldr	r2, [pc, #100]	@ (8003598 <HAL_MspInit+0x90>)
 8003534:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003538:	6413      	str	r3, [r2, #64]	@ 0x40
 800353a:	4b17      	ldr	r3, [pc, #92]	@ (8003598 <HAL_MspInit+0x90>)
 800353c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003542:	603b      	str	r3, [r7, #0]
 8003544:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
 8003546:	2200      	movs	r2, #0
 8003548:	2101      	movs	r1, #1
 800354a:	f06f 000b 	mvn.w	r0, #11
 800354e:	f000 fbfc 	bl	8003d4a <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
 8003552:	2200      	movs	r2, #0
 8003554:	2101      	movs	r1, #1
 8003556:	f06f 000a 	mvn.w	r0, #10
 800355a:	f000 fbf6 	bl	8003d4a <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
 800355e:	2200      	movs	r2, #0
 8003560:	2101      	movs	r1, #1
 8003562:	f06f 0009 	mvn.w	r0, #9
 8003566:	f000 fbf0 	bl	8003d4a <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
 800356a:	2200      	movs	r2, #0
 800356c:	2101      	movs	r1, #1
 800356e:	f06f 0004 	mvn.w	r0, #4
 8003572:	f000 fbea 	bl	8003d4a <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
 8003576:	2200      	movs	r2, #0
 8003578:	2101      	movs	r1, #1
 800357a:	f06f 0003 	mvn.w	r0, #3
 800357e:	f000 fbe4 	bl	8003d4a <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
 8003582:	2200      	movs	r2, #0
 8003584:	2101      	movs	r1, #1
 8003586:	f06f 0001 	mvn.w	r0, #1
 800358a:	f000 fbde 	bl	8003d4a <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	40023800 	.word	0x40023800

0800359c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b08a      	sub	sp, #40	@ 0x28
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a4a      	ldr	r2, [pc, #296]	@ (80036d4 <HAL_TIM_Base_MspInit+0x138>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d10e      	bne.n	80035cc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80035ae:	2300      	movs	r3, #0
 80035b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80035b2:	4b49      	ldr	r3, [pc, #292]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035b6:	4a48      	ldr	r2, [pc, #288]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035b8:	f043 0301 	orr.w	r3, r3, #1
 80035bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80035be:	4b46      	ldr	r3, [pc, #280]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c2:	f003 0301 	and.w	r3, r3, #1
 80035c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80035c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80035ca:	e07e      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM2)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80035d4:	d10e      	bne.n	80035f4 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	623b      	str	r3, [r7, #32]
 80035da:	4b3f      	ldr	r3, [pc, #252]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035de:	4a3e      	ldr	r2, [pc, #248]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035e0:	f043 0301 	orr.w	r3, r3, #1
 80035e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035e6:	4b3c      	ldr	r3, [pc, #240]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80035e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ea:	f003 0301 	and.w	r3, r3, #1
 80035ee:	623b      	str	r3, [r7, #32]
 80035f0:	6a3b      	ldr	r3, [r7, #32]
}
 80035f2:	e06a      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM3)
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	4a38      	ldr	r2, [pc, #224]	@ (80036dc <HAL_TIM_Base_MspInit+0x140>)
 80035fa:	4293      	cmp	r3, r2
 80035fc:	d10e      	bne.n	800361c <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	61fb      	str	r3, [r7, #28]
 8003602:	4b35      	ldr	r3, [pc, #212]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003606:	4a34      	ldr	r2, [pc, #208]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003608:	f043 0302 	orr.w	r3, r3, #2
 800360c:	6413      	str	r3, [r2, #64]	@ 0x40
 800360e:	4b32      	ldr	r3, [pc, #200]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003612:	f003 0302 	and.w	r3, r3, #2
 8003616:	61fb      	str	r3, [r7, #28]
 8003618:	69fb      	ldr	r3, [r7, #28]
}
 800361a:	e056      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM4)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	4a2f      	ldr	r2, [pc, #188]	@ (80036e0 <HAL_TIM_Base_MspInit+0x144>)
 8003622:	4293      	cmp	r3, r2
 8003624:	d10e      	bne.n	8003644 <HAL_TIM_Base_MspInit+0xa8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003626:	2300      	movs	r3, #0
 8003628:	61bb      	str	r3, [r7, #24]
 800362a:	4b2b      	ldr	r3, [pc, #172]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 800362c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800362e:	4a2a      	ldr	r2, [pc, #168]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003630:	f043 0304 	orr.w	r3, r3, #4
 8003634:	6413      	str	r3, [r2, #64]	@ 0x40
 8003636:	4b28      	ldr	r3, [pc, #160]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003638:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800363a:	f003 0304 	and.w	r3, r3, #4
 800363e:	61bb      	str	r3, [r7, #24]
 8003640:	69bb      	ldr	r3, [r7, #24]
}
 8003642:	e042      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM5)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	4a26      	ldr	r2, [pc, #152]	@ (80036e4 <HAL_TIM_Base_MspInit+0x148>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d10e      	bne.n	800366c <HAL_TIM_Base_MspInit+0xd0>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800364e:	2300      	movs	r3, #0
 8003650:	617b      	str	r3, [r7, #20]
 8003652:	4b21      	ldr	r3, [pc, #132]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003656:	4a20      	ldr	r2, [pc, #128]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003658:	f043 0308 	orr.w	r3, r3, #8
 800365c:	6413      	str	r3, [r2, #64]	@ 0x40
 800365e:	4b1e      	ldr	r3, [pc, #120]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003662:	f003 0308 	and.w	r3, r3, #8
 8003666:	617b      	str	r3, [r7, #20]
 8003668:	697b      	ldr	r3, [r7, #20]
}
 800366a:	e02e      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM7)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	4a1d      	ldr	r2, [pc, #116]	@ (80036e8 <HAL_TIM_Base_MspInit+0x14c>)
 8003672:	4293      	cmp	r3, r2
 8003674:	d116      	bne.n	80036a4 <HAL_TIM_Base_MspInit+0x108>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003676:	2300      	movs	r3, #0
 8003678:	613b      	str	r3, [r7, #16]
 800367a:	4b17      	ldr	r3, [pc, #92]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 800367c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800367e:	4a16      	ldr	r2, [pc, #88]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003680:	f043 0320 	orr.w	r3, r3, #32
 8003684:	6413      	str	r3, [r2, #64]	@ 0x40
 8003686:	4b14      	ldr	r3, [pc, #80]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 8003688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800368a:	f003 0320 	and.w	r3, r3, #32
 800368e:	613b      	str	r3, [r7, #16]
 8003690:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM7_IRQn, 1, 0);
 8003692:	2200      	movs	r2, #0
 8003694:	2101      	movs	r1, #1
 8003696:	2037      	movs	r0, #55	@ 0x37
 8003698:	f000 fb57 	bl	8003d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800369c:	2037      	movs	r0, #55	@ 0x37
 800369e:	f000 fb70 	bl	8003d82 <HAL_NVIC_EnableIRQ>
}
 80036a2:	e012      	b.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
  else if(htim_base->Instance==TIM8)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a10      	ldr	r2, [pc, #64]	@ (80036ec <HAL_TIM_Base_MspInit+0x150>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d10d      	bne.n	80036ca <HAL_TIM_Base_MspInit+0x12e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80036ae:	2300      	movs	r3, #0
 80036b0:	60fb      	str	r3, [r7, #12]
 80036b2:	4b09      	ldr	r3, [pc, #36]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80036b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036b6:	4a08      	ldr	r2, [pc, #32]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80036b8:	f043 0302 	orr.w	r3, r3, #2
 80036bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80036be:	4b06      	ldr	r3, [pc, #24]	@ (80036d8 <HAL_TIM_Base_MspInit+0x13c>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036c2:	f003 0302 	and.w	r3, r3, #2
 80036c6:	60fb      	str	r3, [r7, #12]
 80036c8:	68fb      	ldr	r3, [r7, #12]
}
 80036ca:	bf00      	nop
 80036cc:	3728      	adds	r7, #40	@ 0x28
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	40010000 	.word	0x40010000
 80036d8:	40023800 	.word	0x40023800
 80036dc:	40000400 	.word	0x40000400
 80036e0:	40000800 	.word	0x40000800
 80036e4:	40000c00 	.word	0x40000c00
 80036e8:	40001400 	.word	0x40001400
 80036ec:	40010400 	.word	0x40010400

080036f0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b08a      	sub	sp, #40	@ 0x28
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036f8:	f107 0314 	add.w	r3, r7, #20
 80036fc:	2200      	movs	r2, #0
 80036fe:	601a      	str	r2, [r3, #0]
 8003700:	605a      	str	r2, [r3, #4]
 8003702:	609a      	str	r2, [r3, #8]
 8003704:	60da      	str	r2, [r3, #12]
 8003706:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a37      	ldr	r2, [pc, #220]	@ (80037ec <HAL_TIM_MspPostInit+0xfc>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d11f      	bne.n	8003752 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003712:	2300      	movs	r3, #0
 8003714:	613b      	str	r3, [r7, #16]
 8003716:	4b36      	ldr	r3, [pc, #216]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	4a35      	ldr	r2, [pc, #212]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 800371c:	f043 0301 	orr.w	r3, r3, #1
 8003720:	6313      	str	r3, [r2, #48]	@ 0x30
 8003722:	4b33      	ldr	r3, [pc, #204]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 8003724:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003726:	f003 0301 	and.w	r3, r3, #1
 800372a:	613b      	str	r3, [r7, #16]
 800372c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800372e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003732:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003734:	2302      	movs	r3, #2
 8003736:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003738:	2300      	movs	r3, #0
 800373a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800373c:	2300      	movs	r3, #0
 800373e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003740:	2301      	movs	r3, #1
 8003742:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003744:	f107 0314 	add.w	r3, r7, #20
 8003748:	4619      	mov	r1, r3
 800374a:	482a      	ldr	r0, [pc, #168]	@ (80037f4 <HAL_TIM_MspPostInit+0x104>)
 800374c:	f001 fa0a 	bl	8004b64 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8003750:	e047      	b.n	80037e2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM3)
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	4a28      	ldr	r2, [pc, #160]	@ (80037f8 <HAL_TIM_MspPostInit+0x108>)
 8003758:	4293      	cmp	r3, r2
 800375a:	d11e      	bne.n	800379a <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800375c:	2300      	movs	r3, #0
 800375e:	60fb      	str	r3, [r7, #12]
 8003760:	4b23      	ldr	r3, [pc, #140]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 8003762:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003764:	4a22      	ldr	r2, [pc, #136]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 8003766:	f043 0304 	orr.w	r3, r3, #4
 800376a:	6313      	str	r3, [r2, #48]	@ 0x30
 800376c:	4b20      	ldr	r3, [pc, #128]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 800376e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003770:	f003 0304 	and.w	r3, r3, #4
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8003778:	2340      	movs	r3, #64	@ 0x40
 800377a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800377c:	2302      	movs	r3, #2
 800377e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003780:	2300      	movs	r3, #0
 8003782:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003784:	2300      	movs	r3, #0
 8003786:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003788:	2302      	movs	r3, #2
 800378a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800378c:	f107 0314 	add.w	r3, r7, #20
 8003790:	4619      	mov	r1, r3
 8003792:	481a      	ldr	r0, [pc, #104]	@ (80037fc <HAL_TIM_MspPostInit+0x10c>)
 8003794:	f001 f9e6 	bl	8004b64 <HAL_GPIO_Init>
}
 8003798:	e023      	b.n	80037e2 <HAL_TIM_MspPostInit+0xf2>
  else if(htim->Instance==TIM8)
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4a18      	ldr	r2, [pc, #96]	@ (8003800 <HAL_TIM_MspPostInit+0x110>)
 80037a0:	4293      	cmp	r3, r2
 80037a2:	d11e      	bne.n	80037e2 <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80037a4:	2300      	movs	r3, #0
 80037a6:	60bb      	str	r3, [r7, #8]
 80037a8:	4b11      	ldr	r3, [pc, #68]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 80037aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ac:	4a10      	ldr	r2, [pc, #64]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 80037ae:	f043 0304 	orr.w	r3, r3, #4
 80037b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80037b4:	4b0e      	ldr	r3, [pc, #56]	@ (80037f0 <HAL_TIM_MspPostInit+0x100>)
 80037b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037b8:	f003 0304 	and.w	r3, r3, #4
 80037bc:	60bb      	str	r3, [r7, #8]
 80037be:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80037c0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80037c4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c6:	2302      	movs	r3, #2
 80037c8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037ce:	2300      	movs	r3, #0
 80037d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80037d2:	2303      	movs	r3, #3
 80037d4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80037d6:	f107 0314 	add.w	r3, r7, #20
 80037da:	4619      	mov	r1, r3
 80037dc:	4807      	ldr	r0, [pc, #28]	@ (80037fc <HAL_TIM_MspPostInit+0x10c>)
 80037de:	f001 f9c1 	bl	8004b64 <HAL_GPIO_Init>
}
 80037e2:	bf00      	nop
 80037e4:	3728      	adds	r7, #40	@ 0x28
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40010000 	.word	0x40010000
 80037f0:	40023800 	.word	0x40023800
 80037f4:	40020000 	.word	0x40020000
 80037f8:	40000400 	.word	0x40000400
 80037fc:	40020800 	.word	0x40020800
 8003800:	40010400 	.word	0x40010400

08003804 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	@ 0x28
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800380c:	f107 0314 	add.w	r3, r7, #20
 8003810:	2200      	movs	r2, #0
 8003812:	601a      	str	r2, [r3, #0]
 8003814:	605a      	str	r2, [r3, #4]
 8003816:	609a      	str	r2, [r3, #8]
 8003818:	60da      	str	r2, [r3, #12]
 800381a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a34      	ldr	r2, [pc, #208]	@ (80038f4 <HAL_UART_MspInit+0xf0>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d161      	bne.n	80038ea <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003826:	2300      	movs	r3, #0
 8003828:	613b      	str	r3, [r7, #16]
 800382a:	4b33      	ldr	r3, [pc, #204]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 800382c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800382e:	4a32      	ldr	r2, [pc, #200]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 8003830:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003834:	6413      	str	r3, [r2, #64]	@ 0x40
 8003836:	4b30      	ldr	r3, [pc, #192]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 8003838:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800383a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800383e:	613b      	str	r3, [r7, #16]
 8003840:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003842:	2300      	movs	r3, #0
 8003844:	60fb      	str	r3, [r7, #12]
 8003846:	4b2c      	ldr	r3, [pc, #176]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 8003848:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800384a:	4a2b      	ldr	r2, [pc, #172]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 800384c:	f043 0301 	orr.w	r3, r3, #1
 8003850:	6313      	str	r3, [r2, #48]	@ 0x30
 8003852:	4b29      	ldr	r3, [pc, #164]	@ (80038f8 <HAL_UART_MspInit+0xf4>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003856:	f003 0301 	and.w	r3, r3, #1
 800385a:	60fb      	str	r3, [r7, #12]
 800385c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800385e:	230c      	movs	r3, #12
 8003860:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003862:	2302      	movs	r3, #2
 8003864:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003866:	2300      	movs	r3, #0
 8003868:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800386a:	2303      	movs	r3, #3
 800386c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800386e:	2307      	movs	r3, #7
 8003870:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003872:	f107 0314 	add.w	r3, r7, #20
 8003876:	4619      	mov	r1, r3
 8003878:	4820      	ldr	r0, [pc, #128]	@ (80038fc <HAL_UART_MspInit+0xf8>)
 800387a:	f001 f973 	bl	8004b64 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800387e:	4b20      	ldr	r3, [pc, #128]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 8003880:	4a20      	ldr	r2, [pc, #128]	@ (8003904 <HAL_UART_MspInit+0x100>)
 8003882:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003884:	4b1e      	ldr	r3, [pc, #120]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 8003886:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800388a:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800388c:	4b1c      	ldr	r3, [pc, #112]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 800388e:	2200      	movs	r2, #0
 8003890:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003892:	4b1b      	ldr	r3, [pc, #108]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 8003894:	2200      	movs	r2, #0
 8003896:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003898:	4b19      	ldr	r3, [pc, #100]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 800389a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800389e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80038a0:	4b17      	ldr	r3, [pc, #92]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80038a6:	4b16      	ldr	r3, [pc, #88]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80038ac:	4b14      	ldr	r3, [pc, #80]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038ae:	2200      	movs	r2, #0
 80038b0:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80038b2:	4b13      	ldr	r3, [pc, #76]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80038b8:	4b11      	ldr	r3, [pc, #68]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80038be:	4810      	ldr	r0, [pc, #64]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038c0:	f000 fa7a 	bl	8003db8 <HAL_DMA_Init>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d001      	beq.n	80038ce <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 80038ca:	f7fe fde6 	bl	800249a <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a0b      	ldr	r2, [pc, #44]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038d2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80038d4:	4a0a      	ldr	r2, [pc, #40]	@ (8003900 <HAL_UART_MspInit+0xfc>)
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 2, 0);
 80038da:	2200      	movs	r2, #0
 80038dc:	2102      	movs	r1, #2
 80038de:	2026      	movs	r0, #38	@ 0x26
 80038e0:	f000 fa33 	bl	8003d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80038e4:	2026      	movs	r0, #38	@ 0x26
 80038e6:	f000 fa4c 	bl	8003d82 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 80038ea:	bf00      	nop
 80038ec:	3728      	adds	r7, #40	@ 0x28
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	40004400 	.word	0x40004400
 80038f8:	40023800 	.word	0x40023800
 80038fc:	40020000 	.word	0x40020000
 8003900:	20000610 	.word	0x20000610
 8003904:	40026088 	.word	0x40026088

08003908 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003908:	b480      	push	{r7}
 800390a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800390c:	bf00      	nop
 800390e:	e7fd      	b.n	800390c <NMI_Handler+0x4>

08003910 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003914:	bf00      	nop
 8003916:	e7fd      	b.n	8003914 <HardFault_Handler+0x4>

08003918 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800391c:	bf00      	nop
 800391e:	e7fd      	b.n	800391c <MemManage_Handler+0x4>

08003920 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003920:	b480      	push	{r7}
 8003922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003924:	bf00      	nop
 8003926:	e7fd      	b.n	8003924 <BusFault_Handler+0x4>

08003928 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003928:	b480      	push	{r7}
 800392a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800392c:	bf00      	nop
 800392e:	e7fd      	b.n	800392c <UsageFault_Handler+0x4>

08003930 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003934:	bf00      	nop
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800393e:	b480      	push	{r7}
 8003940:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003942:	bf00      	nop
 8003944:	46bd      	mov	sp, r7
 8003946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394a:	4770      	bx	lr

0800394c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800394c:	b480      	push	{r7}
 800394e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003950:	bf00      	nop
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800395a:	b580      	push	{r7, lr}
 800395c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800395e:	f000 f8d5 	bl	8003b0c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003962:	bf00      	nop
 8003964:	bd80      	pop	{r7, pc}

08003966 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003966:	b580      	push	{r7, lr}
 8003968:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */
	Interrup_gpio_OX();
 800396a:	f7fd f83d 	bl	80009e8 <Interrup_gpio_OX>
  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800396e:	2001      	movs	r0, #1
 8003970:	f001 fac6 	bl	8004f00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003974:	bf00      	nop
 8003976:	bd80      	pop	{r7, pc}

08003978 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */
	Interrup_gpio_OY();
 800397c:	f7fd f87c 	bl	8000a78 <Interrup_gpio_OY>
  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8003980:	2002      	movs	r0, #2
 8003982:	f001 fabd 	bl	8004f00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8003986:	bf00      	nop
 8003988:	bd80      	pop	{r7, pc}

0800398a <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 800398a:	b580      	push	{r7, lr}
 800398c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */
	Interrup_gpio_OZ();
 800398e:	f7fd f8bd 	bl	8000b0c <Interrup_gpio_OZ>
  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8003992:	2004      	movs	r0, #4
 8003994:	f001 fab4 	bl	8004f00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8003998:	bf00      	nop
 800399a:	bd80      	pop	{r7, pc}

0800399c <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80039a0:	4802      	ldr	r0, [pc, #8]	@ (80039ac <DMA1_Stream5_IRQHandler+0x10>)
 80039a2:	f000 fba1 	bl	80040e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80039a6:	bf00      	nop
 80039a8:	bd80      	pop	{r7, pc}
 80039aa:	bf00      	nop
 80039ac:	20000610 	.word	0x20000610

080039b0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80039b4:	4802      	ldr	r0, [pc, #8]	@ (80039c0 <USART2_IRQHandler+0x10>)
 80039b6:	f004 fc31 	bl	800821c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80039ba:	bf00      	nop
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	200005c8 	.word	0x200005c8

080039c4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */
  TIM7_Interrupt();
 80039c8:	f7fd fe0e 	bl	80015e8 <TIM7_Interrupt>
  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80039cc:	4802      	ldr	r0, [pc, #8]	@ (80039d8 <TIM7_IRQHandler+0x14>)
 80039ce:	f003 fb7b 	bl	80070c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80039d2:	bf00      	nop
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	20000538 	.word	0x20000538

080039dc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 80039e0:	4802      	ldr	r0, [pc, #8]	@ (80039ec <OTG_FS_IRQHandler+0x10>)
 80039e2:	f001 fbe9 	bl	80051b8 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80039e6:	bf00      	nop
 80039e8:	bd80      	pop	{r7, pc}
 80039ea:	bf00      	nop
 80039ec:	20001c18 	.word	0x20001c18

080039f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039f0:	b480      	push	{r7}
 80039f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039f4:	4b06      	ldr	r3, [pc, #24]	@ (8003a10 <SystemInit+0x20>)
 80039f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80039fa:	4a05      	ldr	r2, [pc, #20]	@ (8003a10 <SystemInit+0x20>)
 80039fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003a00:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003a04:	bf00      	nop
 8003a06:	46bd      	mov	sp, r7
 8003a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0c:	4770      	bx	lr
 8003a0e:	bf00      	nop
 8003a10:	e000ed00 	.word	0xe000ed00

08003a14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a14:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003a4c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003a18:	f7ff ffea 	bl	80039f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a1c:	480c      	ldr	r0, [pc, #48]	@ (8003a50 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003a1e:	490d      	ldr	r1, [pc, #52]	@ (8003a54 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003a20:	4a0d      	ldr	r2, [pc, #52]	@ (8003a58 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003a22:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a24:	e002      	b.n	8003a2c <LoopCopyDataInit>

08003a26 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a26:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a28:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a2a:	3304      	adds	r3, #4

08003a2c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a2c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a2e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a30:	d3f9      	bcc.n	8003a26 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a32:	4a0a      	ldr	r2, [pc, #40]	@ (8003a5c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003a34:	4c0a      	ldr	r4, [pc, #40]	@ (8003a60 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003a36:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a38:	e001      	b.n	8003a3e <LoopFillZerobss>

08003a3a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a3a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a3c:	3204      	adds	r2, #4

08003a3e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a3e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a40:	d3fb      	bcc.n	8003a3a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003a42:	f00a fab5 	bl	800dfb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a46:	f7fd ffbb 	bl	80019c0 <main>
  bx  lr    
 8003a4a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a4c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003a50:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a54:	20000258 	.word	0x20000258
  ldr r2, =_sidata
 8003a58:	0800fde0 	.word	0x0800fde0
  ldr r2, =_sbss
 8003a5c:	20000258 	.word	0x20000258
  ldr r4, =_ebss
 8003a60:	20002784 	.word	0x20002784

08003a64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a64:	e7fe      	b.n	8003a64 <ADC_IRQHandler>
	...

08003a68 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a6c:	4b0e      	ldr	r3, [pc, #56]	@ (8003aa8 <HAL_Init+0x40>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a0d      	ldr	r2, [pc, #52]	@ (8003aa8 <HAL_Init+0x40>)
 8003a72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a76:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003a78:	4b0b      	ldr	r3, [pc, #44]	@ (8003aa8 <HAL_Init+0x40>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a0a      	ldr	r2, [pc, #40]	@ (8003aa8 <HAL_Init+0x40>)
 8003a7e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003a82:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003a84:	4b08      	ldr	r3, [pc, #32]	@ (8003aa8 <HAL_Init+0x40>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4a07      	ldr	r2, [pc, #28]	@ (8003aa8 <HAL_Init+0x40>)
 8003a8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a8e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003a90:	2003      	movs	r0, #3
 8003a92:	f000 f94f 	bl	8003d34 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003a96:	200f      	movs	r0, #15
 8003a98:	f000 f808 	bl	8003aac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003a9c:	f7ff fd34 	bl	8003508 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003aa0:	2300      	movs	r3, #0
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	bd80      	pop	{r7, pc}
 8003aa6:	bf00      	nop
 8003aa8:	40023c00 	.word	0x40023c00

08003aac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ab4:	4b12      	ldr	r3, [pc, #72]	@ (8003b00 <HAL_InitTick+0x54>)
 8003ab6:	681a      	ldr	r2, [r3, #0]
 8003ab8:	4b12      	ldr	r3, [pc, #72]	@ (8003b04 <HAL_InitTick+0x58>)
 8003aba:	781b      	ldrb	r3, [r3, #0]
 8003abc:	4619      	mov	r1, r3
 8003abe:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ac2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ac6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aca:	4618      	mov	r0, r3
 8003acc:	f000 f967 	bl	8003d9e <HAL_SYSTICK_Config>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d001      	beq.n	8003ada <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e00e      	b.n	8003af8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	2b0f      	cmp	r3, #15
 8003ade:	d80a      	bhi.n	8003af6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	6879      	ldr	r1, [r7, #4]
 8003ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ae8:	f000 f92f 	bl	8003d4a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003aec:	4a06      	ldr	r2, [pc, #24]	@ (8003b08 <HAL_InitTick+0x5c>)
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003af2:	2300      	movs	r3, #0
 8003af4:	e000      	b.n	8003af8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003af6:	2301      	movs	r3, #1
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3708      	adds	r7, #8
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	200000d0 	.word	0x200000d0
 8003b04:	200000d8 	.word	0x200000d8
 8003b08:	200000d4 	.word	0x200000d4

08003b0c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b10:	4b06      	ldr	r3, [pc, #24]	@ (8003b2c <HAL_IncTick+0x20>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <HAL_IncTick+0x24>)
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	4a04      	ldr	r2, [pc, #16]	@ (8003b30 <HAL_IncTick+0x24>)
 8003b1e:	6013      	str	r3, [r2, #0]
}
 8003b20:	bf00      	nop
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
 8003b2a:	bf00      	nop
 8003b2c:	200000d8 	.word	0x200000d8
 8003b30:	20000734 	.word	0x20000734

08003b34 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b34:	b480      	push	{r7}
 8003b36:	af00      	add	r7, sp, #0
  return uwTick;
 8003b38:	4b03      	ldr	r3, [pc, #12]	@ (8003b48 <HAL_GetTick+0x14>)
 8003b3a:	681b      	ldr	r3, [r3, #0]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	20000734 	.word	0x20000734

08003b4c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b4c:	b580      	push	{r7, lr}
 8003b4e:	b084      	sub	sp, #16
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b54:	f7ff ffee 	bl	8003b34 <HAL_GetTick>
 8003b58:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b64:	d005      	beq.n	8003b72 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b66:	4b0a      	ldr	r3, [pc, #40]	@ (8003b90 <HAL_Delay+0x44>)
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	4413      	add	r3, r2
 8003b70:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003b72:	bf00      	nop
 8003b74:	f7ff ffde 	bl	8003b34 <HAL_GetTick>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	68fa      	ldr	r2, [r7, #12]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d8f7      	bhi.n	8003b74 <HAL_Delay+0x28>
  {
  }
}
 8003b84:	bf00      	nop
 8003b86:	bf00      	nop
 8003b88:	3710      	adds	r7, #16
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
 8003b8e:	bf00      	nop
 8003b90:	200000d8 	.word	0x200000d8

08003b94 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b94:	b480      	push	{r7}
 8003b96:	b085      	sub	sp, #20
 8003b98:	af00      	add	r7, sp, #0
 8003b9a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8003bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ba6:	68db      	ldr	r3, [r3, #12]
 8003ba8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003baa:	68ba      	ldr	r2, [r7, #8]
 8003bac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003bb0:	4013      	ands	r3, r2
 8003bb2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003bb8:	68bb      	ldr	r3, [r7, #8]
 8003bba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bbc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003bc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003bc4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bc6:	4a04      	ldr	r2, [pc, #16]	@ (8003bd8 <__NVIC_SetPriorityGrouping+0x44>)
 8003bc8:	68bb      	ldr	r3, [r7, #8]
 8003bca:	60d3      	str	r3, [r2, #12]
}
 8003bcc:	bf00      	nop
 8003bce:	3714      	adds	r7, #20
 8003bd0:	46bd      	mov	sp, r7
 8003bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd6:	4770      	bx	lr
 8003bd8:	e000ed00 	.word	0xe000ed00

08003bdc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003bdc:	b480      	push	{r7}
 8003bde:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003be0:	4b04      	ldr	r3, [pc, #16]	@ (8003bf4 <__NVIC_GetPriorityGrouping+0x18>)
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	0a1b      	lsrs	r3, r3, #8
 8003be6:	f003 0307 	and.w	r3, r3, #7
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	46bd      	mov	sp, r7
 8003bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf2:	4770      	bx	lr
 8003bf4:	e000ed00 	.word	0xe000ed00

08003bf8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b083      	sub	sp, #12
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	db0b      	blt.n	8003c22 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	f003 021f 	and.w	r2, r3, #31
 8003c10:	4907      	ldr	r1, [pc, #28]	@ (8003c30 <__NVIC_EnableIRQ+0x38>)
 8003c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	2001      	movs	r0, #1
 8003c1a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003c22:	bf00      	nop
 8003c24:	370c      	adds	r7, #12
 8003c26:	46bd      	mov	sp, r7
 8003c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2c:	4770      	bx	lr
 8003c2e:	bf00      	nop
 8003c30:	e000e100 	.word	0xe000e100

08003c34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b083      	sub	sp, #12
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	4603      	mov	r3, r0
 8003c3c:	6039      	str	r1, [r7, #0]
 8003c3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	db0a      	blt.n	8003c5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c48:	683b      	ldr	r3, [r7, #0]
 8003c4a:	b2da      	uxtb	r2, r3
 8003c4c:	490c      	ldr	r1, [pc, #48]	@ (8003c80 <__NVIC_SetPriority+0x4c>)
 8003c4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c52:	0112      	lsls	r2, r2, #4
 8003c54:	b2d2      	uxtb	r2, r2
 8003c56:	440b      	add	r3, r1
 8003c58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c5c:	e00a      	b.n	8003c74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c5e:	683b      	ldr	r3, [r7, #0]
 8003c60:	b2da      	uxtb	r2, r3
 8003c62:	4908      	ldr	r1, [pc, #32]	@ (8003c84 <__NVIC_SetPriority+0x50>)
 8003c64:	79fb      	ldrb	r3, [r7, #7]
 8003c66:	f003 030f 	and.w	r3, r3, #15
 8003c6a:	3b04      	subs	r3, #4
 8003c6c:	0112      	lsls	r2, r2, #4
 8003c6e:	b2d2      	uxtb	r2, r2
 8003c70:	440b      	add	r3, r1
 8003c72:	761a      	strb	r2, [r3, #24]
}
 8003c74:	bf00      	nop
 8003c76:	370c      	adds	r7, #12
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c7e:	4770      	bx	lr
 8003c80:	e000e100 	.word	0xe000e100
 8003c84:	e000ed00 	.word	0xe000ed00

08003c88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b089      	sub	sp, #36	@ 0x24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	60f8      	str	r0, [r7, #12]
 8003c90:	60b9      	str	r1, [r7, #8]
 8003c92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003c9c:	69fb      	ldr	r3, [r7, #28]
 8003c9e:	f1c3 0307 	rsb	r3, r3, #7
 8003ca2:	2b04      	cmp	r3, #4
 8003ca4:	bf28      	it	cs
 8003ca6:	2304      	movcs	r3, #4
 8003ca8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	3304      	adds	r3, #4
 8003cae:	2b06      	cmp	r3, #6
 8003cb0:	d902      	bls.n	8003cb8 <NVIC_EncodePriority+0x30>
 8003cb2:	69fb      	ldr	r3, [r7, #28]
 8003cb4:	3b03      	subs	r3, #3
 8003cb6:	e000      	b.n	8003cba <NVIC_EncodePriority+0x32>
 8003cb8:	2300      	movs	r3, #0
 8003cba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cbc:	f04f 32ff 	mov.w	r2, #4294967295
 8003cc0:	69bb      	ldr	r3, [r7, #24]
 8003cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cc6:	43da      	mvns	r2, r3
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	401a      	ands	r2, r3
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003cd0:	f04f 31ff 	mov.w	r1, #4294967295
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cda:	43d9      	mvns	r1, r3
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ce0:	4313      	orrs	r3, r2
         );
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3724      	adds	r7, #36	@ 0x24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cec:	4770      	bx	lr
	...

08003cf0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b082      	sub	sp, #8
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d00:	d301      	bcc.n	8003d06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d02:	2301      	movs	r3, #1
 8003d04:	e00f      	b.n	8003d26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d06:	4a0a      	ldr	r2, [pc, #40]	@ (8003d30 <SysTick_Config+0x40>)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	3b01      	subs	r3, #1
 8003d0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d0e:	210f      	movs	r1, #15
 8003d10:	f04f 30ff 	mov.w	r0, #4294967295
 8003d14:	f7ff ff8e 	bl	8003c34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d18:	4b05      	ldr	r3, [pc, #20]	@ (8003d30 <SysTick_Config+0x40>)
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d1e:	4b04      	ldr	r3, [pc, #16]	@ (8003d30 <SysTick_Config+0x40>)
 8003d20:	2207      	movs	r2, #7
 8003d22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d24:	2300      	movs	r3, #0
}
 8003d26:	4618      	mov	r0, r3
 8003d28:	3708      	adds	r7, #8
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	e000e010 	.word	0xe000e010

08003d34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b082      	sub	sp, #8
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d3c:	6878      	ldr	r0, [r7, #4]
 8003d3e:	f7ff ff29 	bl	8003b94 <__NVIC_SetPriorityGrouping>
}
 8003d42:	bf00      	nop
 8003d44:	3708      	adds	r7, #8
 8003d46:	46bd      	mov	sp, r7
 8003d48:	bd80      	pop	{r7, pc}

08003d4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d4a:	b580      	push	{r7, lr}
 8003d4c:	b086      	sub	sp, #24
 8003d4e:	af00      	add	r7, sp, #0
 8003d50:	4603      	mov	r3, r0
 8003d52:	60b9      	str	r1, [r7, #8]
 8003d54:	607a      	str	r2, [r7, #4]
 8003d56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d58:	2300      	movs	r3, #0
 8003d5a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d5c:	f7ff ff3e 	bl	8003bdc <__NVIC_GetPriorityGrouping>
 8003d60:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d62:	687a      	ldr	r2, [r7, #4]
 8003d64:	68b9      	ldr	r1, [r7, #8]
 8003d66:	6978      	ldr	r0, [r7, #20]
 8003d68:	f7ff ff8e 	bl	8003c88 <NVIC_EncodePriority>
 8003d6c:	4602      	mov	r2, r0
 8003d6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d72:	4611      	mov	r1, r2
 8003d74:	4618      	mov	r0, r3
 8003d76:	f7ff ff5d 	bl	8003c34 <__NVIC_SetPriority>
}
 8003d7a:	bf00      	nop
 8003d7c:	3718      	adds	r7, #24
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	bd80      	pop	{r7, pc}

08003d82 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b082      	sub	sp, #8
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	4603      	mov	r3, r0
 8003d8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003d8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d90:	4618      	mov	r0, r3
 8003d92:	f7ff ff31 	bl	8003bf8 <__NVIC_EnableIRQ>
}
 8003d96:	bf00      	nop
 8003d98:	3708      	adds	r7, #8
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}

08003d9e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003d9e:	b580      	push	{r7, lr}
 8003da0:	b082      	sub	sp, #8
 8003da2:	af00      	add	r7, sp, #0
 8003da4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003da6:	6878      	ldr	r0, [r7, #4]
 8003da8:	f7ff ffa2 	bl	8003cf0 <SysTick_Config>
 8003dac:	4603      	mov	r3, r0
}
 8003dae:	4618      	mov	r0, r3
 8003db0:	3708      	adds	r7, #8
 8003db2:	46bd      	mov	sp, r7
 8003db4:	bd80      	pop	{r7, pc}
	...

08003db8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003db8:	b580      	push	{r7, lr}
 8003dba:	b086      	sub	sp, #24
 8003dbc:	af00      	add	r7, sp, #0
 8003dbe:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003dc4:	f7ff feb6 	bl	8003b34 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e099      	b.n	8003f08 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2200      	movs	r2, #0
 8003de0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681a      	ldr	r2, [r3, #0]
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	f022 0201 	bic.w	r2, r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003df4:	e00f      	b.n	8003e16 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003df6:	f7ff fe9d 	bl	8003b34 <HAL_GetTick>
 8003dfa:	4602      	mov	r2, r0
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	1ad3      	subs	r3, r2, r3
 8003e00:	2b05      	cmp	r3, #5
 8003e02:	d908      	bls.n	8003e16 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	2220      	movs	r2, #32
 8003e08:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2203      	movs	r2, #3
 8003e0e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003e12:	2303      	movs	r3, #3
 8003e14:	e078      	b.n	8003f08 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d1e8      	bne.n	8003df6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003e2c:	697a      	ldr	r2, [r7, #20]
 8003e2e:	4b38      	ldr	r3, [pc, #224]	@ (8003f10 <HAL_DMA_Init+0x158>)
 8003e30:	4013      	ands	r3, r2
 8003e32:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685a      	ldr	r2, [r3, #4]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e42:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	691b      	ldr	r3, [r3, #16]
 8003e48:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003e4e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	699b      	ldr	r3, [r3, #24]
 8003e54:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003e5a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003e62:	697a      	ldr	r2, [r7, #20]
 8003e64:	4313      	orrs	r3, r2
 8003e66:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e6c:	2b04      	cmp	r3, #4
 8003e6e:	d107      	bne.n	8003e80 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e78:	4313      	orrs	r3, r2
 8003e7a:	697a      	ldr	r2, [r7, #20]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	695b      	ldr	r3, [r3, #20]
 8003e8e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	f023 0307 	bic.w	r3, r3, #7
 8003e96:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e9c:	697a      	ldr	r2, [r7, #20]
 8003e9e:	4313      	orrs	r3, r2
 8003ea0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ea6:	2b04      	cmp	r3, #4
 8003ea8:	d117      	bne.n	8003eda <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003eae:	697a      	ldr	r2, [r7, #20]
 8003eb0:	4313      	orrs	r3, r2
 8003eb2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d00e      	beq.n	8003eda <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f000 fb01 	bl	80044c4 <DMA_CheckFifoParam>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d008      	beq.n	8003eda <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2240      	movs	r2, #64	@ 0x40
 8003ecc:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003ed6:	2301      	movs	r3, #1
 8003ed8:	e016      	b.n	8003f08 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	697a      	ldr	r2, [r7, #20]
 8003ee0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003ee2:	6878      	ldr	r0, [r7, #4]
 8003ee4:	f000 fab8 	bl	8004458 <DMA_CalcBaseAndBitshift>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ef0:	223f      	movs	r2, #63	@ 0x3f
 8003ef2:	409a      	lsls	r2, r3
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	2200      	movs	r2, #0
 8003efc:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	2201      	movs	r2, #1
 8003f02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	f010803f 	.word	0xf010803f

08003f14 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b086      	sub	sp, #24
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	60b9      	str	r1, [r7, #8]
 8003f1e:	607a      	str	r2, [r7, #4]
 8003f20:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f22:	2300      	movs	r3, #0
 8003f24:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f2a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003f32:	2b01      	cmp	r3, #1
 8003f34:	d101      	bne.n	8003f3a <HAL_DMA_Start_IT+0x26>
 8003f36:	2302      	movs	r3, #2
 8003f38:	e040      	b.n	8003fbc <HAL_DMA_Start_IT+0xa8>
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	2b01      	cmp	r3, #1
 8003f4c:	d12f      	bne.n	8003fae <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2202      	movs	r2, #2
 8003f52:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	2200      	movs	r2, #0
 8003f5a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	687a      	ldr	r2, [r7, #4]
 8003f60:	68b9      	ldr	r1, [r7, #8]
 8003f62:	68f8      	ldr	r0, [r7, #12]
 8003f64:	f000 fa4a 	bl	80043fc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f6c:	223f      	movs	r2, #63	@ 0x3f
 8003f6e:	409a      	lsls	r2, r3
 8003f70:	693b      	ldr	r3, [r7, #16]
 8003f72:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f042 0216 	orr.w	r2, r2, #22
 8003f82:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d007      	beq.n	8003f9c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	681a      	ldr	r2, [r3, #0]
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	f042 0208 	orr.w	r2, r2, #8
 8003f9a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	681a      	ldr	r2, [r3, #0]
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	f042 0201 	orr.w	r2, r2, #1
 8003faa:	601a      	str	r2, [r3, #0]
 8003fac:	e005      	b.n	8003fba <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	2200      	movs	r2, #0
 8003fb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003fb6:	2302      	movs	r3, #2
 8003fb8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3718      	adds	r7, #24
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003fd0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003fd2:	f7ff fdaf 	bl	8003b34 <HAL_GetTick>
 8003fd6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003fde:	b2db      	uxtb	r3, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d008      	beq.n	8003ff6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2280      	movs	r2, #128	@ 0x80
 8003fe8:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	2200      	movs	r2, #0
 8003fee:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e052      	b.n	800409c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f022 0216 	bic.w	r2, r2, #22
 8004004:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	695a      	ldr	r2, [r3, #20]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004014:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800401a:	2b00      	cmp	r3, #0
 800401c:	d103      	bne.n	8004026 <HAL_DMA_Abort+0x62>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004022:	2b00      	cmp	r3, #0
 8004024:	d007      	beq.n	8004036 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	681a      	ldr	r2, [r3, #0]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 0208 	bic.w	r2, r2, #8
 8004034:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	681a      	ldr	r2, [r3, #0]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f022 0201 	bic.w	r2, r2, #1
 8004044:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004046:	e013      	b.n	8004070 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004048:	f7ff fd74 	bl	8003b34 <HAL_GetTick>
 800404c:	4602      	mov	r2, r0
 800404e:	68bb      	ldr	r3, [r7, #8]
 8004050:	1ad3      	subs	r3, r2, r3
 8004052:	2b05      	cmp	r3, #5
 8004054:	d90c      	bls.n	8004070 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2220      	movs	r2, #32
 800405a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2203      	movs	r2, #3
 8004060:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800406c:	2303      	movs	r3, #3
 800406e:	e015      	b.n	800409c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0301 	and.w	r3, r3, #1
 800407a:	2b00      	cmp	r3, #0
 800407c:	d1e4      	bne.n	8004048 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004082:	223f      	movs	r2, #63	@ 0x3f
 8004084:	409a      	lsls	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	2201      	movs	r2, #1
 800408e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2200      	movs	r2, #0
 8004096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	3710      	adds	r7, #16
 80040a0:	46bd      	mov	sp, r7
 80040a2:	bd80      	pop	{r7, pc}

080040a4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80040a4:	b480      	push	{r7}
 80040a6:	b083      	sub	sp, #12
 80040a8:	af00      	add	r7, sp, #0
 80040aa:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	2b02      	cmp	r3, #2
 80040b6:	d004      	beq.n	80040c2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2280      	movs	r2, #128	@ 0x80
 80040bc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e00c      	b.n	80040dc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2205      	movs	r2, #5
 80040c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f022 0201 	bic.w	r2, r2, #1
 80040d8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80040da:	2300      	movs	r3, #0
}
 80040dc:	4618      	mov	r0, r3
 80040de:	370c      	adds	r7, #12
 80040e0:	46bd      	mov	sp, r7
 80040e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e6:	4770      	bx	lr

080040e8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b086      	sub	sp, #24
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80040f0:	2300      	movs	r3, #0
 80040f2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80040f4:	4b8e      	ldr	r3, [pc, #568]	@ (8004330 <HAL_DMA_IRQHandler+0x248>)
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4a8e      	ldr	r2, [pc, #568]	@ (8004334 <HAL_DMA_IRQHandler+0x24c>)
 80040fa:	fba2 2303 	umull	r2, r3, r2, r3
 80040fe:	0a9b      	lsrs	r3, r3, #10
 8004100:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004106:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004108:	693b      	ldr	r3, [r7, #16]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004112:	2208      	movs	r2, #8
 8004114:	409a      	lsls	r2, r3
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4013      	ands	r3, r2
 800411a:	2b00      	cmp	r3, #0
 800411c:	d01a      	beq.n	8004154 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	f003 0304 	and.w	r3, r3, #4
 8004128:	2b00      	cmp	r3, #0
 800412a:	d013      	beq.n	8004154 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f022 0204 	bic.w	r2, r2, #4
 800413a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004140:	2208      	movs	r2, #8
 8004142:	409a      	lsls	r2, r3
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800414c:	f043 0201 	orr.w	r2, r3, #1
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004158:	2201      	movs	r2, #1
 800415a:	409a      	lsls	r2, r3
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	4013      	ands	r3, r2
 8004160:	2b00      	cmp	r3, #0
 8004162:	d012      	beq.n	800418a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	695b      	ldr	r3, [r3, #20]
 800416a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800416e:	2b00      	cmp	r3, #0
 8004170:	d00b      	beq.n	800418a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004176:	2201      	movs	r2, #1
 8004178:	409a      	lsls	r2, r3
 800417a:	693b      	ldr	r3, [r7, #16]
 800417c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004182:	f043 0202 	orr.w	r2, r3, #2
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800418e:	2204      	movs	r2, #4
 8004190:	409a      	lsls	r2, r3
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	4013      	ands	r3, r2
 8004196:	2b00      	cmp	r3, #0
 8004198:	d012      	beq.n	80041c0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	f003 0302 	and.w	r3, r3, #2
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d00b      	beq.n	80041c0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041ac:	2204      	movs	r2, #4
 80041ae:	409a      	lsls	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b8:	f043 0204 	orr.w	r2, r3, #4
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041c4:	2210      	movs	r2, #16
 80041c6:	409a      	lsls	r2, r3
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	4013      	ands	r3, r2
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d043      	beq.n	8004258 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f003 0308 	and.w	r3, r3, #8
 80041da:	2b00      	cmp	r3, #0
 80041dc:	d03c      	beq.n	8004258 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80041e2:	2210      	movs	r2, #16
 80041e4:	409a      	lsls	r2, r3
 80041e6:	693b      	ldr	r3, [r7, #16]
 80041e8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d018      	beq.n	800422a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004202:	2b00      	cmp	r3, #0
 8004204:	d108      	bne.n	8004218 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420a:	2b00      	cmp	r3, #0
 800420c:	d024      	beq.n	8004258 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	4798      	blx	r3
 8004216:	e01f      	b.n	8004258 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800421c:	2b00      	cmp	r3, #0
 800421e:	d01b      	beq.n	8004258 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004224:	6878      	ldr	r0, [r7, #4]
 8004226:	4798      	blx	r3
 8004228:	e016      	b.n	8004258 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004234:	2b00      	cmp	r3, #0
 8004236:	d107      	bne.n	8004248 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	681a      	ldr	r2, [r3, #0]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f022 0208 	bic.w	r2, r2, #8
 8004246:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800424c:	2b00      	cmp	r3, #0
 800424e:	d003      	beq.n	8004258 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004254:	6878      	ldr	r0, [r7, #4]
 8004256:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800425c:	2220      	movs	r2, #32
 800425e:	409a      	lsls	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4013      	ands	r3, r2
 8004264:	2b00      	cmp	r3, #0
 8004266:	f000 808f 	beq.w	8004388 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0310 	and.w	r3, r3, #16
 8004274:	2b00      	cmp	r3, #0
 8004276:	f000 8087 	beq.w	8004388 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800427e:	2220      	movs	r2, #32
 8004280:	409a      	lsls	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b05      	cmp	r3, #5
 8004290:	d136      	bne.n	8004300 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	681a      	ldr	r2, [r3, #0]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0216 	bic.w	r2, r2, #22
 80042a0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	695a      	ldr	r2, [r3, #20]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042b0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d103      	bne.n	80042c2 <HAL_DMA_IRQHandler+0x1da>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d007      	beq.n	80042d2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 0208 	bic.w	r2, r2, #8
 80042d0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80042d6:	223f      	movs	r2, #63	@ 0x3f
 80042d8:	409a      	lsls	r2, r3
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	2201      	movs	r2, #1
 80042e2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d07e      	beq.n	80043f4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	4798      	blx	r3
        }
        return;
 80042fe:	e079      	b.n	80043f4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800430a:	2b00      	cmp	r3, #0
 800430c:	d01d      	beq.n	800434a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10d      	bne.n	8004338 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004320:	2b00      	cmp	r3, #0
 8004322:	d031      	beq.n	8004388 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	4798      	blx	r3
 800432c:	e02c      	b.n	8004388 <HAL_DMA_IRQHandler+0x2a0>
 800432e:	bf00      	nop
 8004330:	200000d0 	.word	0x200000d0
 8004334:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800433c:	2b00      	cmp	r3, #0
 800433e:	d023      	beq.n	8004388 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	4798      	blx	r3
 8004348:	e01e      	b.n	8004388 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004354:	2b00      	cmp	r3, #0
 8004356:	d10f      	bne.n	8004378 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	681a      	ldr	r2, [r3, #0]
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	f022 0210 	bic.w	r2, r2, #16
 8004366:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2201      	movs	r2, #1
 800436c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800437c:	2b00      	cmp	r3, #0
 800437e:	d003      	beq.n	8004388 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800438c:	2b00      	cmp	r3, #0
 800438e:	d032      	beq.n	80043f6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	d022      	beq.n	80043e2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2205      	movs	r2, #5
 80043a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f022 0201 	bic.w	r2, r2, #1
 80043b2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80043b4:	68bb      	ldr	r3, [r7, #8]
 80043b6:	3301      	adds	r3, #1
 80043b8:	60bb      	str	r3, [r7, #8]
 80043ba:	697a      	ldr	r2, [r7, #20]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d307      	bcc.n	80043d0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0301 	and.w	r3, r3, #1
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d1f2      	bne.n	80043b4 <HAL_DMA_IRQHandler+0x2cc>
 80043ce:	e000      	b.n	80043d2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 80043d0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2201      	movs	r2, #1
 80043d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d005      	beq.n	80043f6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043ee:	6878      	ldr	r0, [r7, #4]
 80043f0:	4798      	blx	r3
 80043f2:	e000      	b.n	80043f6 <HAL_DMA_IRQHandler+0x30e>
        return;
 80043f4:	bf00      	nop
    }
  }
}
 80043f6:	3718      	adds	r7, #24
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bd80      	pop	{r7, pc}

080043fc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
 8004408:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	681a      	ldr	r2, [r3, #0]
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004418:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	683a      	ldr	r2, [r7, #0]
 8004420:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	2b40      	cmp	r3, #64	@ 0x40
 8004428:	d108      	bne.n	800443c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	687a      	ldr	r2, [r7, #4]
 8004430:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800443a:	e007      	b.n	800444c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	68ba      	ldr	r2, [r7, #8]
 8004442:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	60da      	str	r2, [r3, #12]
}
 800444c:	bf00      	nop
 800444e:	3714      	adds	r7, #20
 8004450:	46bd      	mov	sp, r7
 8004452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004456:	4770      	bx	lr

08004458 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004458:	b480      	push	{r7}
 800445a:	b085      	sub	sp, #20
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	b2db      	uxtb	r3, r3
 8004466:	3b10      	subs	r3, #16
 8004468:	4a14      	ldr	r2, [pc, #80]	@ (80044bc <DMA_CalcBaseAndBitshift+0x64>)
 800446a:	fba2 2303 	umull	r2, r3, r2, r3
 800446e:	091b      	lsrs	r3, r3, #4
 8004470:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004472:	4a13      	ldr	r2, [pc, #76]	@ (80044c0 <DMA_CalcBaseAndBitshift+0x68>)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	4413      	add	r3, r2
 8004478:	781b      	ldrb	r3, [r3, #0]
 800447a:	461a      	mov	r2, r3
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2b03      	cmp	r3, #3
 8004484:	d909      	bls.n	800449a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800448e:	f023 0303 	bic.w	r3, r3, #3
 8004492:	1d1a      	adds	r2, r3, #4
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	659a      	str	r2, [r3, #88]	@ 0x58
 8004498:	e007      	b.n	80044aa <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80044a2:	f023 0303 	bic.w	r3, r3, #3
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	3714      	adds	r7, #20
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr
 80044ba:	bf00      	nop
 80044bc:	aaaaaaab 	.word	0xaaaaaaab
 80044c0:	0800f7a8 	.word	0x0800f7a8

080044c4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80044c4:	b480      	push	{r7}
 80044c6:	b085      	sub	sp, #20
 80044c8:	af00      	add	r7, sp, #0
 80044ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80044cc:	2300      	movs	r3, #0
 80044ce:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80044d4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	699b      	ldr	r3, [r3, #24]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d11f      	bne.n	800451e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80044de:	68bb      	ldr	r3, [r7, #8]
 80044e0:	2b03      	cmp	r3, #3
 80044e2:	d856      	bhi.n	8004592 <DMA_CheckFifoParam+0xce>
 80044e4:	a201      	add	r2, pc, #4	@ (adr r2, 80044ec <DMA_CheckFifoParam+0x28>)
 80044e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044ea:	bf00      	nop
 80044ec:	080044fd 	.word	0x080044fd
 80044f0:	0800450f 	.word	0x0800450f
 80044f4:	080044fd 	.word	0x080044fd
 80044f8:	08004593 	.word	0x08004593
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004500:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004504:	2b00      	cmp	r3, #0
 8004506:	d046      	beq.n	8004596 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800450c:	e043      	b.n	8004596 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004512:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004516:	d140      	bne.n	800459a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004518:	2301      	movs	r3, #1
 800451a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800451c:	e03d      	b.n	800459a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004526:	d121      	bne.n	800456c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004528:	68bb      	ldr	r3, [r7, #8]
 800452a:	2b03      	cmp	r3, #3
 800452c:	d837      	bhi.n	800459e <DMA_CheckFifoParam+0xda>
 800452e:	a201      	add	r2, pc, #4	@ (adr r2, 8004534 <DMA_CheckFifoParam+0x70>)
 8004530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004534:	08004545 	.word	0x08004545
 8004538:	0800454b 	.word	0x0800454b
 800453c:	08004545 	.word	0x08004545
 8004540:	0800455d 	.word	0x0800455d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	73fb      	strb	r3, [r7, #15]
      break;
 8004548:	e030      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800454e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d025      	beq.n	80045a2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800455a:	e022      	b.n	80045a2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004560:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004564:	d11f      	bne.n	80045a6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004566:	2301      	movs	r3, #1
 8004568:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800456a:	e01c      	b.n	80045a6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800456c:	68bb      	ldr	r3, [r7, #8]
 800456e:	2b02      	cmp	r3, #2
 8004570:	d903      	bls.n	800457a <DMA_CheckFifoParam+0xb6>
 8004572:	68bb      	ldr	r3, [r7, #8]
 8004574:	2b03      	cmp	r3, #3
 8004576:	d003      	beq.n	8004580 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004578:	e018      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	73fb      	strb	r3, [r7, #15]
      break;
 800457e:	e015      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004584:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004588:	2b00      	cmp	r3, #0
 800458a:	d00e      	beq.n	80045aa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800458c:	2301      	movs	r3, #1
 800458e:	73fb      	strb	r3, [r7, #15]
      break;
 8004590:	e00b      	b.n	80045aa <DMA_CheckFifoParam+0xe6>
      break;
 8004592:	bf00      	nop
 8004594:	e00a      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;
 8004596:	bf00      	nop
 8004598:	e008      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;
 800459a:	bf00      	nop
 800459c:	e006      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;
 800459e:	bf00      	nop
 80045a0:	e004      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;
 80045a2:	bf00      	nop
 80045a4:	e002      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;   
 80045a6:	bf00      	nop
 80045a8:	e000      	b.n	80045ac <DMA_CheckFifoParam+0xe8>
      break;
 80045aa:	bf00      	nop
    }
  } 
  
  return status; 
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3714      	adds	r7, #20
 80045b2:	46bd      	mov	sp, r7
 80045b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b8:	4770      	bx	lr
 80045ba:	bf00      	nop

080045bc <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80045ca:	4b23      	ldr	r3, [pc, #140]	@ (8004658 <HAL_FLASH_Program+0x9c>)
 80045cc:	7e1b      	ldrb	r3, [r3, #24]
 80045ce:	2b01      	cmp	r3, #1
 80045d0:	d101      	bne.n	80045d6 <HAL_FLASH_Program+0x1a>
 80045d2:	2302      	movs	r3, #2
 80045d4:	e03b      	b.n	800464e <HAL_FLASH_Program+0x92>
 80045d6:	4b20      	ldr	r3, [pc, #128]	@ (8004658 <HAL_FLASH_Program+0x9c>)
 80045d8:	2201      	movs	r2, #1
 80045da:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80045dc:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80045e0:	f000 f870 	bl	80046c4 <FLASH_WaitForLastOperation>
 80045e4:	4603      	mov	r3, r0
 80045e6:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 80045e8:	7dfb      	ldrb	r3, [r7, #23]
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d12b      	bne.n	8004646 <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d105      	bne.n	8004600 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 80045f4:	783b      	ldrb	r3, [r7, #0]
 80045f6:	4619      	mov	r1, r3
 80045f8:	68b8      	ldr	r0, [r7, #8]
 80045fa:	f000 f91b 	bl	8004834 <FLASH_Program_Byte>
 80045fe:	e016      	b.n	800462e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2b01      	cmp	r3, #1
 8004604:	d105      	bne.n	8004612 <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004606:	883b      	ldrh	r3, [r7, #0]
 8004608:	4619      	mov	r1, r3
 800460a:	68b8      	ldr	r0, [r7, #8]
 800460c:	f000 f8ee 	bl	80047ec <FLASH_Program_HalfWord>
 8004610:	e00d      	b.n	800462e <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2b02      	cmp	r3, #2
 8004616:	d105      	bne.n	8004624 <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4619      	mov	r1, r3
 800461c:	68b8      	ldr	r0, [r7, #8]
 800461e:	f000 f8c3 	bl	80047a8 <FLASH_Program_Word>
 8004622:	e004      	b.n	800462e <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004624:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004628:	68b8      	ldr	r0, [r7, #8]
 800462a:	f000 f88b 	bl	8004744 <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800462e:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004632:	f000 f847 	bl	80046c4 <FLASH_WaitForLastOperation>
 8004636:	4603      	mov	r3, r0
 8004638:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 800463a:	4b08      	ldr	r3, [pc, #32]	@ (800465c <HAL_FLASH_Program+0xa0>)
 800463c:	691b      	ldr	r3, [r3, #16]
 800463e:	4a07      	ldr	r2, [pc, #28]	@ (800465c <HAL_FLASH_Program+0xa0>)
 8004640:	f023 0301 	bic.w	r3, r3, #1
 8004644:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004646:	4b04      	ldr	r3, [pc, #16]	@ (8004658 <HAL_FLASH_Program+0x9c>)
 8004648:	2200      	movs	r2, #0
 800464a:	761a      	strb	r2, [r3, #24]

  return status;
 800464c:	7dfb      	ldrb	r3, [r7, #23]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3718      	adds	r7, #24
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}
 8004656:	bf00      	nop
 8004658:	200000dc 	.word	0x200000dc
 800465c:	40023c00 	.word	0x40023c00

08004660 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004660:	b480      	push	{r7}
 8004662:	b083      	sub	sp, #12
 8004664:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004666:	2300      	movs	r3, #0
 8004668:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800466a:	4b0b      	ldr	r3, [pc, #44]	@ (8004698 <HAL_FLASH_Unlock+0x38>)
 800466c:	691b      	ldr	r3, [r3, #16]
 800466e:	2b00      	cmp	r3, #0
 8004670:	da0b      	bge.n	800468a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004672:	4b09      	ldr	r3, [pc, #36]	@ (8004698 <HAL_FLASH_Unlock+0x38>)
 8004674:	4a09      	ldr	r2, [pc, #36]	@ (800469c <HAL_FLASH_Unlock+0x3c>)
 8004676:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004678:	4b07      	ldr	r3, [pc, #28]	@ (8004698 <HAL_FLASH_Unlock+0x38>)
 800467a:	4a09      	ldr	r2, [pc, #36]	@ (80046a0 <HAL_FLASH_Unlock+0x40>)
 800467c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800467e:	4b06      	ldr	r3, [pc, #24]	@ (8004698 <HAL_FLASH_Unlock+0x38>)
 8004680:	691b      	ldr	r3, [r3, #16]
 8004682:	2b00      	cmp	r3, #0
 8004684:	da01      	bge.n	800468a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004686:	2301      	movs	r3, #1
 8004688:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800468a:	79fb      	ldrb	r3, [r7, #7]
}
 800468c:	4618      	mov	r0, r3
 800468e:	370c      	adds	r7, #12
 8004690:	46bd      	mov	sp, r7
 8004692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004696:	4770      	bx	lr
 8004698:	40023c00 	.word	0x40023c00
 800469c:	45670123 	.word	0x45670123
 80046a0:	cdef89ab 	.word	0xcdef89ab

080046a4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80046a8:	4b05      	ldr	r3, [pc, #20]	@ (80046c0 <HAL_FLASH_Lock+0x1c>)
 80046aa:	691b      	ldr	r3, [r3, #16]
 80046ac:	4a04      	ldr	r2, [pc, #16]	@ (80046c0 <HAL_FLASH_Lock+0x1c>)
 80046ae:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046b2:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80046b4:	2300      	movs	r3, #0
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr
 80046c0:	40023c00 	.word	0x40023c00

080046c4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80046cc:	2300      	movs	r3, #0
 80046ce:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80046d0:	4b1a      	ldr	r3, [pc, #104]	@ (800473c <FLASH_WaitForLastOperation+0x78>)
 80046d2:	2200      	movs	r2, #0
 80046d4:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 80046d6:	f7ff fa2d 	bl	8003b34 <HAL_GetTick>
 80046da:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 80046dc:	e010      	b.n	8004700 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e4:	d00c      	beq.n	8004700 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d007      	beq.n	80046fc <FLASH_WaitForLastOperation+0x38>
 80046ec:	f7ff fa22 	bl	8003b34 <HAL_GetTick>
 80046f0:	4602      	mov	r2, r0
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	1ad3      	subs	r3, r2, r3
 80046f6:	687a      	ldr	r2, [r7, #4]
 80046f8:	429a      	cmp	r2, r3
 80046fa:	d201      	bcs.n	8004700 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 80046fc:	2303      	movs	r3, #3
 80046fe:	e019      	b.n	8004734 <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004700:	4b0f      	ldr	r3, [pc, #60]	@ (8004740 <FLASH_WaitForLastOperation+0x7c>)
 8004702:	68db      	ldr	r3, [r3, #12]
 8004704:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004708:	2b00      	cmp	r3, #0
 800470a:	d1e8      	bne.n	80046de <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800470c:	4b0c      	ldr	r3, [pc, #48]	@ (8004740 <FLASH_WaitForLastOperation+0x7c>)
 800470e:	68db      	ldr	r3, [r3, #12]
 8004710:	f003 0301 	and.w	r3, r3, #1
 8004714:	2b00      	cmp	r3, #0
 8004716:	d002      	beq.n	800471e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004718:	4b09      	ldr	r3, [pc, #36]	@ (8004740 <FLASH_WaitForLastOperation+0x7c>)
 800471a:	2201      	movs	r2, #1
 800471c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800471e:	4b08      	ldr	r3, [pc, #32]	@ (8004740 <FLASH_WaitForLastOperation+0x7c>)
 8004720:	68db      	ldr	r3, [r3, #12]
 8004722:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004726:	2b00      	cmp	r3, #0
 8004728:	d003      	beq.n	8004732 <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800472a:	f000 f8a5 	bl	8004878 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e000      	b.n	8004734 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004732:	2300      	movs	r3, #0

}
 8004734:	4618      	mov	r0, r3
 8004736:	3710      	adds	r7, #16
 8004738:	46bd      	mov	sp, r7
 800473a:	bd80      	pop	{r7, pc}
 800473c:	200000dc 	.word	0x200000dc
 8004740:	40023c00 	.word	0x40023c00

08004744 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004750:	4b14      	ldr	r3, [pc, #80]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	4a13      	ldr	r2, [pc, #76]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 8004756:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800475a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800475c:	4b11      	ldr	r3, [pc, #68]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 800475e:	691b      	ldr	r3, [r3, #16]
 8004760:	4a10      	ldr	r2, [pc, #64]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 8004762:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8004766:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004768:	4b0e      	ldr	r3, [pc, #56]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	4a0d      	ldr	r2, [pc, #52]	@ (80047a4 <FLASH_Program_DoubleWord+0x60>)
 800476e:	f043 0301 	orr.w	r3, r3, #1
 8004772:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 800477a:	f3bf 8f6f 	isb	sy
}
 800477e:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 8004780:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004784:	f04f 0200 	mov.w	r2, #0
 8004788:	f04f 0300 	mov.w	r3, #0
 800478c:	000a      	movs	r2, r1
 800478e:	2300      	movs	r3, #0
 8004790:	68f9      	ldr	r1, [r7, #12]
 8004792:	3104      	adds	r1, #4
 8004794:	4613      	mov	r3, r2
 8004796:	600b      	str	r3, [r1, #0]
}
 8004798:	bf00      	nop
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr
 80047a4:	40023c00 	.word	0x40023c00

080047a8 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80047a8:	b480      	push	{r7}
 80047aa:	b083      	sub	sp, #12
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80047b2:	4b0d      	ldr	r3, [pc, #52]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047b4:	691b      	ldr	r3, [r3, #16]
 80047b6:	4a0c      	ldr	r2, [pc, #48]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047bc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 80047be:	4b0a      	ldr	r3, [pc, #40]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047c0:	691b      	ldr	r3, [r3, #16]
 80047c2:	4a09      	ldr	r2, [pc, #36]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80047c8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80047ca:	4b07      	ldr	r3, [pc, #28]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047cc:	691b      	ldr	r3, [r3, #16]
 80047ce:	4a06      	ldr	r2, [pc, #24]	@ (80047e8 <FLASH_Program_Word+0x40>)
 80047d0:	f043 0301 	orr.w	r3, r3, #1
 80047d4:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	601a      	str	r2, [r3, #0]
}
 80047dc:	bf00      	nop
 80047de:	370c      	adds	r7, #12
 80047e0:	46bd      	mov	sp, r7
 80047e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047e6:	4770      	bx	lr
 80047e8:	40023c00 	.word	0x40023c00

080047ec <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b083      	sub	sp, #12
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	460b      	mov	r3, r1
 80047f6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80047f8:	4b0d      	ldr	r3, [pc, #52]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 80047fa:	691b      	ldr	r3, [r3, #16]
 80047fc:	4a0c      	ldr	r2, [pc, #48]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 80047fe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004802:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004804:	4b0a      	ldr	r3, [pc, #40]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 8004806:	691b      	ldr	r3, [r3, #16]
 8004808:	4a09      	ldr	r2, [pc, #36]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 800480a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800480e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004810:	4b07      	ldr	r3, [pc, #28]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 8004812:	691b      	ldr	r3, [r3, #16]
 8004814:	4a06      	ldr	r2, [pc, #24]	@ (8004830 <FLASH_Program_HalfWord+0x44>)
 8004816:	f043 0301 	orr.w	r3, r3, #1
 800481a:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	887a      	ldrh	r2, [r7, #2]
 8004820:	801a      	strh	r2, [r3, #0]
}
 8004822:	bf00      	nop
 8004824:	370c      	adds	r7, #12
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	40023c00 	.word	0x40023c00

08004834 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	460b      	mov	r3, r1
 800483e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004840:	4b0c      	ldr	r3, [pc, #48]	@ (8004874 <FLASH_Program_Byte+0x40>)
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	4a0b      	ldr	r2, [pc, #44]	@ (8004874 <FLASH_Program_Byte+0x40>)
 8004846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800484a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800484c:	4b09      	ldr	r3, [pc, #36]	@ (8004874 <FLASH_Program_Byte+0x40>)
 800484e:	4a09      	ldr	r2, [pc, #36]	@ (8004874 <FLASH_Program_Byte+0x40>)
 8004850:	691b      	ldr	r3, [r3, #16]
 8004852:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004854:	4b07      	ldr	r3, [pc, #28]	@ (8004874 <FLASH_Program_Byte+0x40>)
 8004856:	691b      	ldr	r3, [r3, #16]
 8004858:	4a06      	ldr	r2, [pc, #24]	@ (8004874 <FLASH_Program_Byte+0x40>)
 800485a:	f043 0301 	orr.w	r3, r3, #1
 800485e:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	78fa      	ldrb	r2, [r7, #3]
 8004864:	701a      	strb	r2, [r3, #0]
}
 8004866:	bf00      	nop
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr
 8004872:	bf00      	nop
 8004874:	40023c00 	.word	0x40023c00

08004878 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800487c:	4b27      	ldr	r3, [pc, #156]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 800487e:	68db      	ldr	r3, [r3, #12]
 8004880:	f003 0310 	and.w	r3, r3, #16
 8004884:	2b00      	cmp	r3, #0
 8004886:	d008      	beq.n	800489a <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004888:	4b25      	ldr	r3, [pc, #148]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 800488a:	69db      	ldr	r3, [r3, #28]
 800488c:	f043 0310 	orr.w	r3, r3, #16
 8004890:	4a23      	ldr	r2, [pc, #140]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 8004892:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004894:	4b21      	ldr	r3, [pc, #132]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 8004896:	2210      	movs	r2, #16
 8004898:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800489a:	4b20      	ldr	r3, [pc, #128]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 800489c:	68db      	ldr	r3, [r3, #12]
 800489e:	f003 0320 	and.w	r3, r3, #32
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d008      	beq.n	80048b8 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80048a6:	4b1e      	ldr	r3, [pc, #120]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048a8:	69db      	ldr	r3, [r3, #28]
 80048aa:	f043 0308 	orr.w	r3, r3, #8
 80048ae:	4a1c      	ldr	r2, [pc, #112]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048b0:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80048b2:	4b1a      	ldr	r3, [pc, #104]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048b4:	2220      	movs	r2, #32
 80048b6:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 80048b8:	4b18      	ldr	r3, [pc, #96]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048ba:	68db      	ldr	r3, [r3, #12]
 80048bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d008      	beq.n	80048d6 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 80048c4:	4b16      	ldr	r3, [pc, #88]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048c6:	69db      	ldr	r3, [r3, #28]
 80048c8:	f043 0304 	orr.w	r3, r3, #4
 80048cc:	4a14      	ldr	r2, [pc, #80]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048ce:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 80048d0:	4b12      	ldr	r3, [pc, #72]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048d2:	2240      	movs	r2, #64	@ 0x40
 80048d4:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 80048d6:	4b11      	ldr	r3, [pc, #68]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d008      	beq.n	80048f4 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 80048e2:	4b0f      	ldr	r3, [pc, #60]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048e4:	69db      	ldr	r3, [r3, #28]
 80048e6:	f043 0302 	orr.w	r3, r3, #2
 80048ea:	4a0d      	ldr	r2, [pc, #52]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 80048ec:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 80048ee:	4b0b      	ldr	r3, [pc, #44]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048f0:	2280      	movs	r2, #128	@ 0x80
 80048f2:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80048f4:	4b09      	ldr	r3, [pc, #36]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	f003 0302 	and.w	r3, r3, #2
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d008      	beq.n	8004912 <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004900:	4b07      	ldr	r3, [pc, #28]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 8004902:	69db      	ldr	r3, [r3, #28]
 8004904:	f043 0320 	orr.w	r3, r3, #32
 8004908:	4a05      	ldr	r2, [pc, #20]	@ (8004920 <FLASH_SetErrorCode+0xa8>)
 800490a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800490c:	4b03      	ldr	r3, [pc, #12]	@ (800491c <FLASH_SetErrorCode+0xa4>)
 800490e:	2202      	movs	r2, #2
 8004910:	60da      	str	r2, [r3, #12]
  }
}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	40023c00 	.word	0x40023c00
 8004920:	200000dc 	.word	0x200000dc

08004924 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b084      	sub	sp, #16
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t index = 0U;
 800492e:	2300      	movs	r3, #0
 8004930:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004932:	4b31      	ldr	r3, [pc, #196]	@ (80049f8 <HAL_FLASHEx_Erase+0xd4>)
 8004934:	7e1b      	ldrb	r3, [r3, #24]
 8004936:	2b01      	cmp	r3, #1
 8004938:	d101      	bne.n	800493e <HAL_FLASHEx_Erase+0x1a>
 800493a:	2302      	movs	r3, #2
 800493c:	e058      	b.n	80049f0 <HAL_FLASHEx_Erase+0xcc>
 800493e:	4b2e      	ldr	r3, [pc, #184]	@ (80049f8 <HAL_FLASHEx_Erase+0xd4>)
 8004940:	2201      	movs	r2, #1
 8004942:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004944:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004948:	f7ff febc 	bl	80046c4 <FLASH_WaitForLastOperation>
 800494c:	4603      	mov	r3, r0
 800494e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004950:	7bfb      	ldrb	r3, [r7, #15]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d148      	bne.n	80049e8 <HAL_FLASHEx_Erase+0xc4>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	f04f 32ff 	mov.w	r2, #4294967295
 800495c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2b01      	cmp	r3, #1
 8004964:	d115      	bne.n	8004992 <HAL_FLASHEx_Erase+0x6e>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	691b      	ldr	r3, [r3, #16]
 800496a:	b2da      	uxtb	r2, r3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	685b      	ldr	r3, [r3, #4]
 8004970:	4619      	mov	r1, r3
 8004972:	4610      	mov	r0, r2
 8004974:	f000 f844 	bl	8004a00 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004978:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800497c:	f7ff fea2 	bl	80046c4 <FLASH_WaitForLastOperation>
 8004980:	4603      	mov	r3, r0
 8004982:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004984:	4b1d      	ldr	r3, [pc, #116]	@ (80049fc <HAL_FLASHEx_Erase+0xd8>)
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	4a1c      	ldr	r2, [pc, #112]	@ (80049fc <HAL_FLASHEx_Erase+0xd8>)
 800498a:	f023 0304 	bic.w	r3, r3, #4
 800498e:	6113      	str	r3, [r2, #16]
 8004990:	e028      	b.n	80049e4 <HAL_FLASHEx_Erase+0xc0>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	60bb      	str	r3, [r7, #8]
 8004998:	e01c      	b.n	80049d4 <HAL_FLASHEx_Erase+0xb0>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	691b      	ldr	r3, [r3, #16]
 800499e:	b2db      	uxtb	r3, r3
 80049a0:	4619      	mov	r1, r3
 80049a2:	68b8      	ldr	r0, [r7, #8]
 80049a4:	f000 f850 	bl	8004a48 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80049a8:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80049ac:	f7ff fe8a 	bl	80046c4 <FLASH_WaitForLastOperation>
 80049b0:	4603      	mov	r3, r0
 80049b2:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 80049b4:	4b11      	ldr	r3, [pc, #68]	@ (80049fc <HAL_FLASHEx_Erase+0xd8>)
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	4a10      	ldr	r2, [pc, #64]	@ (80049fc <HAL_FLASHEx_Erase+0xd8>)
 80049ba:	f023 037a 	bic.w	r3, r3, #122	@ 0x7a
 80049be:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 80049c0:	7bfb      	ldrb	r3, [r7, #15]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d003      	beq.n	80049ce <HAL_FLASHEx_Erase+0xaa>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	601a      	str	r2, [r3, #0]
          break;
 80049cc:	e00a      	b.n	80049e4 <HAL_FLASHEx_Erase+0xc0>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	3301      	adds	r3, #1
 80049d2:	60bb      	str	r3, [r7, #8]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	68da      	ldr	r2, [r3, #12]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	689b      	ldr	r3, [r3, #8]
 80049dc:	4413      	add	r3, r2
 80049de:	68ba      	ldr	r2, [r7, #8]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d3da      	bcc.n	800499a <HAL_FLASHEx_Erase+0x76>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80049e4:	f000 f878 	bl	8004ad8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80049e8:	4b03      	ldr	r3, [pc, #12]	@ (80049f8 <HAL_FLASHEx_Erase+0xd4>)
 80049ea:	2200      	movs	r2, #0
 80049ec:	761a      	strb	r2, [r3, #24]

  return status;
 80049ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80049f0:	4618      	mov	r0, r3
 80049f2:	3710      	adds	r7, #16
 80049f4:	46bd      	mov	sp, r7
 80049f6:	bd80      	pop	{r7, pc}
 80049f8:	200000dc 	.word	0x200000dc
 80049fc:	40023c00 	.word	0x40023c00

08004a00 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004a00:	b480      	push	{r7}
 8004a02:	b083      	sub	sp, #12
 8004a04:	af00      	add	r7, sp, #0
 8004a06:	4603      	mov	r3, r0
 8004a08:	6039      	str	r1, [r7, #0]
 8004a0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a0c:	4b0d      	ldr	r3, [pc, #52]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a0e:	691b      	ldr	r3, [r3, #16]
 8004a10:	4a0c      	ldr	r2, [pc, #48]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a16:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004a18:	4b0a      	ldr	r3, [pc, #40]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a1a:	691b      	ldr	r3, [r3, #16]
 8004a1c:	4a09      	ldr	r2, [pc, #36]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a1e:	f043 0304 	orr.w	r3, r3, #4
 8004a22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 8004a24:	4b07      	ldr	r3, [pc, #28]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a26:	691a      	ldr	r2, [r3, #16]
 8004a28:	79fb      	ldrb	r3, [r7, #7]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	4313      	orrs	r3, r2
 8004a2e:	4a05      	ldr	r2, [pc, #20]	@ (8004a44 <FLASH_MassErase+0x44>)
 8004a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a34:	6113      	str	r3, [r2, #16]
}
 8004a36:	bf00      	nop
 8004a38:	370c      	adds	r7, #12
 8004a3a:	46bd      	mov	sp, r7
 8004a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop
 8004a44:	40023c00 	.word	0x40023c00

08004a48 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b085      	sub	sp, #20
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004a54:	2300      	movs	r3, #0
 8004a56:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004a58:	78fb      	ldrb	r3, [r7, #3]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d102      	bne.n	8004a64 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	60fb      	str	r3, [r7, #12]
 8004a62:	e010      	b.n	8004a86 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004a64:	78fb      	ldrb	r3, [r7, #3]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d103      	bne.n	8004a72 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004a6a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004a6e:	60fb      	str	r3, [r7, #12]
 8004a70:	e009      	b.n	8004a86 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004a72:	78fb      	ldrb	r3, [r7, #3]
 8004a74:	2b02      	cmp	r3, #2
 8004a76:	d103      	bne.n	8004a80 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004a78:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	e002      	b.n	8004a86 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004a80:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004a84:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004a86:	4b13      	ldr	r3, [pc, #76]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	4a12      	ldr	r2, [pc, #72]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004a8c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a90:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004a92:	4b10      	ldr	r3, [pc, #64]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004a94:	691a      	ldr	r2, [r3, #16]
 8004a96:	490f      	ldr	r1, [pc, #60]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004aa4:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8004aa8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004aaa:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	00db      	lsls	r3, r3, #3
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	4a07      	ldr	r2, [pc, #28]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004ab6:	f043 0302 	orr.w	r3, r3, #2
 8004aba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004abc:	4b05      	ldr	r3, [pc, #20]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004abe:	691b      	ldr	r3, [r3, #16]
 8004ac0:	4a04      	ldr	r2, [pc, #16]	@ (8004ad4 <FLASH_Erase_Sector+0x8c>)
 8004ac2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ac6:	6113      	str	r3, [r2, #16]
}
 8004ac8:	bf00      	nop
 8004aca:	3714      	adds	r7, #20
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr
 8004ad4:	40023c00 	.word	0x40023c00

08004ad8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004adc:	4b20      	ldr	r3, [pc, #128]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d017      	beq.n	8004b18 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004ae8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	4a1c      	ldr	r2, [pc, #112]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004aee:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004af2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004af4:	4b1a      	ldr	r3, [pc, #104]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a19      	ldr	r2, [pc, #100]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004afa:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004afe:	6013      	str	r3, [r2, #0]
 8004b00:	4b17      	ldr	r3, [pc, #92]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	4a16      	ldr	r2, [pc, #88]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b06:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004b0a:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b0c:	4b14      	ldr	r3, [pc, #80]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a13      	ldr	r2, [pc, #76]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b12:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b16:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004b18:	4b11      	ldr	r3, [pc, #68]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d017      	beq.n	8004b54 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004b24:	4b0e      	ldr	r3, [pc, #56]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a0d      	ldr	r2, [pc, #52]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b2a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004b2e:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004b30:	4b0b      	ldr	r3, [pc, #44]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	4a0a      	ldr	r2, [pc, #40]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b36:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004b3a:	6013      	str	r3, [r2, #0]
 8004b3c:	4b08      	ldr	r3, [pc, #32]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	4a07      	ldr	r2, [pc, #28]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b46:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b48:	4b05      	ldr	r3, [pc, #20]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	4a04      	ldr	r2, [pc, #16]	@ (8004b60 <FLASH_FlushCaches+0x88>)
 8004b4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b52:	6013      	str	r3, [r2, #0]
  }
}
 8004b54:	bf00      	nop
 8004b56:	46bd      	mov	sp, r7
 8004b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5c:	4770      	bx	lr
 8004b5e:	bf00      	nop
 8004b60:	40023c00 	.word	0x40023c00

08004b64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b089      	sub	sp, #36	@ 0x24
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
 8004b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b72:	2300      	movs	r3, #0
 8004b74:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b76:	2300      	movs	r3, #0
 8004b78:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	61fb      	str	r3, [r7, #28]
 8004b7e:	e16b      	b.n	8004e58 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b80:	2201      	movs	r2, #1
 8004b82:	69fb      	ldr	r3, [r7, #28]
 8004b84:	fa02 f303 	lsl.w	r3, r2, r3
 8004b88:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b8a:	683b      	ldr	r3, [r7, #0]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4013      	ands	r3, r2
 8004b92:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b94:	693a      	ldr	r2, [r7, #16]
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	429a      	cmp	r2, r3
 8004b9a:	f040 815a 	bne.w	8004e52 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	685b      	ldr	r3, [r3, #4]
 8004ba2:	f003 0303 	and.w	r3, r3, #3
 8004ba6:	2b01      	cmp	r3, #1
 8004ba8:	d005      	beq.n	8004bb6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	685b      	ldr	r3, [r3, #4]
 8004bae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004bb2:	2b02      	cmp	r3, #2
 8004bb4:	d130      	bne.n	8004c18 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	005b      	lsls	r3, r3, #1
 8004bc0:	2203      	movs	r2, #3
 8004bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc6:	43db      	mvns	r3, r3
 8004bc8:	69ba      	ldr	r2, [r7, #24]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	69fb      	ldr	r3, [r7, #28]
 8004bd4:	005b      	lsls	r3, r3, #1
 8004bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	69ba      	ldr	r2, [r7, #24]
 8004be4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bec:	2201      	movs	r2, #1
 8004bee:	69fb      	ldr	r3, [r7, #28]
 8004bf0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf4:	43db      	mvns	r3, r3
 8004bf6:	69ba      	ldr	r2, [r7, #24]
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bfc:	683b      	ldr	r3, [r7, #0]
 8004bfe:	685b      	ldr	r3, [r3, #4]
 8004c00:	091b      	lsrs	r3, r3, #4
 8004c02:	f003 0201 	and.w	r2, r3, #1
 8004c06:	69fb      	ldr	r3, [r7, #28]
 8004c08:	fa02 f303 	lsl.w	r3, r2, r3
 8004c0c:	69ba      	ldr	r2, [r7, #24]
 8004c0e:	4313      	orrs	r3, r2
 8004c10:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	69ba      	ldr	r2, [r7, #24]
 8004c16:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c18:	683b      	ldr	r3, [r7, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f003 0303 	and.w	r3, r3, #3
 8004c20:	2b03      	cmp	r3, #3
 8004c22:	d017      	beq.n	8004c54 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004c2a:	69fb      	ldr	r3, [r7, #28]
 8004c2c:	005b      	lsls	r3, r3, #1
 8004c2e:	2203      	movs	r2, #3
 8004c30:	fa02 f303 	lsl.w	r3, r2, r3
 8004c34:	43db      	mvns	r3, r3
 8004c36:	69ba      	ldr	r2, [r7, #24]
 8004c38:	4013      	ands	r3, r2
 8004c3a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	689a      	ldr	r2, [r3, #8]
 8004c40:	69fb      	ldr	r3, [r7, #28]
 8004c42:	005b      	lsls	r3, r3, #1
 8004c44:	fa02 f303 	lsl.w	r3, r2, r3
 8004c48:	69ba      	ldr	r2, [r7, #24]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	69ba      	ldr	r2, [r7, #24]
 8004c52:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	685b      	ldr	r3, [r3, #4]
 8004c58:	f003 0303 	and.w	r3, r3, #3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d123      	bne.n	8004ca8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c60:	69fb      	ldr	r3, [r7, #28]
 8004c62:	08da      	lsrs	r2, r3, #3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	3208      	adds	r2, #8
 8004c68:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c6e:	69fb      	ldr	r3, [r7, #28]
 8004c70:	f003 0307 	and.w	r3, r3, #7
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	220f      	movs	r2, #15
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	43db      	mvns	r3, r3
 8004c7e:	69ba      	ldr	r2, [r7, #24]
 8004c80:	4013      	ands	r3, r2
 8004c82:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c84:	683b      	ldr	r3, [r7, #0]
 8004c86:	691a      	ldr	r2, [r3, #16]
 8004c88:	69fb      	ldr	r3, [r7, #28]
 8004c8a:	f003 0307 	and.w	r3, r3, #7
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	fa02 f303 	lsl.w	r3, r2, r3
 8004c94:	69ba      	ldr	r2, [r7, #24]
 8004c96:	4313      	orrs	r3, r2
 8004c98:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c9a:	69fb      	ldr	r3, [r7, #28]
 8004c9c:	08da      	lsrs	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	3208      	adds	r2, #8
 8004ca2:	69b9      	ldr	r1, [r7, #24]
 8004ca4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004cae:	69fb      	ldr	r3, [r7, #28]
 8004cb0:	005b      	lsls	r3, r3, #1
 8004cb2:	2203      	movs	r2, #3
 8004cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb8:	43db      	mvns	r3, r3
 8004cba:	69ba      	ldr	r2, [r7, #24]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cc0:	683b      	ldr	r3, [r7, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f003 0203 	and.w	r2, r3, #3
 8004cc8:	69fb      	ldr	r3, [r7, #28]
 8004cca:	005b      	lsls	r3, r3, #1
 8004ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd0:	69ba      	ldr	r2, [r7, #24]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	69ba      	ldr	r2, [r7, #24]
 8004cda:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004ce4:	2b00      	cmp	r3, #0
 8004ce6:	f000 80b4 	beq.w	8004e52 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cea:	2300      	movs	r3, #0
 8004cec:	60fb      	str	r3, [r7, #12]
 8004cee:	4b60      	ldr	r3, [pc, #384]	@ (8004e70 <HAL_GPIO_Init+0x30c>)
 8004cf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cf2:	4a5f      	ldr	r2, [pc, #380]	@ (8004e70 <HAL_GPIO_Init+0x30c>)
 8004cf4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004cf8:	6453      	str	r3, [r2, #68]	@ 0x44
 8004cfa:	4b5d      	ldr	r3, [pc, #372]	@ (8004e70 <HAL_GPIO_Init+0x30c>)
 8004cfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004cfe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d06:	4a5b      	ldr	r2, [pc, #364]	@ (8004e74 <HAL_GPIO_Init+0x310>)
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	089b      	lsrs	r3, r3, #2
 8004d0c:	3302      	adds	r3, #2
 8004d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004d14:	69fb      	ldr	r3, [r7, #28]
 8004d16:	f003 0303 	and.w	r3, r3, #3
 8004d1a:	009b      	lsls	r3, r3, #2
 8004d1c:	220f      	movs	r2, #15
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4013      	ands	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a52      	ldr	r2, [pc, #328]	@ (8004e78 <HAL_GPIO_Init+0x314>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d02b      	beq.n	8004d8a <HAL_GPIO_Init+0x226>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a51      	ldr	r2, [pc, #324]	@ (8004e7c <HAL_GPIO_Init+0x318>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d025      	beq.n	8004d86 <HAL_GPIO_Init+0x222>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a50      	ldr	r2, [pc, #320]	@ (8004e80 <HAL_GPIO_Init+0x31c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d01f      	beq.n	8004d82 <HAL_GPIO_Init+0x21e>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a4f      	ldr	r2, [pc, #316]	@ (8004e84 <HAL_GPIO_Init+0x320>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d019      	beq.n	8004d7e <HAL_GPIO_Init+0x21a>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a4e      	ldr	r2, [pc, #312]	@ (8004e88 <HAL_GPIO_Init+0x324>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d013      	beq.n	8004d7a <HAL_GPIO_Init+0x216>
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	4a4d      	ldr	r2, [pc, #308]	@ (8004e8c <HAL_GPIO_Init+0x328>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d00d      	beq.n	8004d76 <HAL_GPIO_Init+0x212>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4a4c      	ldr	r2, [pc, #304]	@ (8004e90 <HAL_GPIO_Init+0x32c>)
 8004d5e:	4293      	cmp	r3, r2
 8004d60:	d007      	beq.n	8004d72 <HAL_GPIO_Init+0x20e>
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	4a4b      	ldr	r2, [pc, #300]	@ (8004e94 <HAL_GPIO_Init+0x330>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d101      	bne.n	8004d6e <HAL_GPIO_Init+0x20a>
 8004d6a:	2307      	movs	r3, #7
 8004d6c:	e00e      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d6e:	2308      	movs	r3, #8
 8004d70:	e00c      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d72:	2306      	movs	r3, #6
 8004d74:	e00a      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d76:	2305      	movs	r3, #5
 8004d78:	e008      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d7a:	2304      	movs	r3, #4
 8004d7c:	e006      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d7e:	2303      	movs	r3, #3
 8004d80:	e004      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d82:	2302      	movs	r3, #2
 8004d84:	e002      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d86:	2301      	movs	r3, #1
 8004d88:	e000      	b.n	8004d8c <HAL_GPIO_Init+0x228>
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	69fa      	ldr	r2, [r7, #28]
 8004d8e:	f002 0203 	and.w	r2, r2, #3
 8004d92:	0092      	lsls	r2, r2, #2
 8004d94:	4093      	lsls	r3, r2
 8004d96:	69ba      	ldr	r2, [r7, #24]
 8004d98:	4313      	orrs	r3, r2
 8004d9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d9c:	4935      	ldr	r1, [pc, #212]	@ (8004e74 <HAL_GPIO_Init+0x310>)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	089b      	lsrs	r3, r3, #2
 8004da2:	3302      	adds	r3, #2
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004daa:	4b3b      	ldr	r3, [pc, #236]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004dac:	689b      	ldr	r3, [r3, #8]
 8004dae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	43db      	mvns	r3, r3
 8004db4:	69ba      	ldr	r2, [r7, #24]
 8004db6:	4013      	ands	r3, r2
 8004db8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004dba:	683b      	ldr	r3, [r7, #0]
 8004dbc:	685b      	ldr	r3, [r3, #4]
 8004dbe:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d003      	beq.n	8004dce <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	693b      	ldr	r3, [r7, #16]
 8004dca:	4313      	orrs	r3, r2
 8004dcc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004dce:	4a32      	ldr	r2, [pc, #200]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004dd0:	69bb      	ldr	r3, [r7, #24]
 8004dd2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dd4:	4b30      	ldr	r3, [pc, #192]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004dd6:	68db      	ldr	r3, [r3, #12]
 8004dd8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	43db      	mvns	r3, r3
 8004dde:	69ba      	ldr	r2, [r7, #24]
 8004de0:	4013      	ands	r3, r2
 8004de2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	685b      	ldr	r3, [r3, #4]
 8004de8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	693b      	ldr	r3, [r7, #16]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004df8:	4a27      	ldr	r2, [pc, #156]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004dfa:	69bb      	ldr	r3, [r7, #24]
 8004dfc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004dfe:	4b26      	ldr	r3, [pc, #152]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	43db      	mvns	r3, r3
 8004e08:	69ba      	ldr	r2, [r7, #24]
 8004e0a:	4013      	ands	r3, r2
 8004e0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d003      	beq.n	8004e22 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	693b      	ldr	r3, [r7, #16]
 8004e1e:	4313      	orrs	r3, r2
 8004e20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e22:	4a1d      	ldr	r2, [pc, #116]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004e24:	69bb      	ldr	r3, [r7, #24]
 8004e26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e28:	4b1b      	ldr	r3, [pc, #108]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	43db      	mvns	r3, r3
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	4013      	ands	r3, r2
 8004e36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d003      	beq.n	8004e4c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e4c:	4a12      	ldr	r2, [pc, #72]	@ (8004e98 <HAL_GPIO_Init+0x334>)
 8004e4e:	69bb      	ldr	r3, [r7, #24]
 8004e50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e52:	69fb      	ldr	r3, [r7, #28]
 8004e54:	3301      	adds	r3, #1
 8004e56:	61fb      	str	r3, [r7, #28]
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	2b0f      	cmp	r3, #15
 8004e5c:	f67f ae90 	bls.w	8004b80 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e60:	bf00      	nop
 8004e62:	bf00      	nop
 8004e64:	3724      	adds	r7, #36	@ 0x24
 8004e66:	46bd      	mov	sp, r7
 8004e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6c:	4770      	bx	lr
 8004e6e:	bf00      	nop
 8004e70:	40023800 	.word	0x40023800
 8004e74:	40013800 	.word	0x40013800
 8004e78:	40020000 	.word	0x40020000
 8004e7c:	40020400 	.word	0x40020400
 8004e80:	40020800 	.word	0x40020800
 8004e84:	40020c00 	.word	0x40020c00
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	40021400 	.word	0x40021400
 8004e90:	40021800 	.word	0x40021800
 8004e94:	40021c00 	.word	0x40021c00
 8004e98:	40013c00 	.word	0x40013c00

08004e9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e9c:	b480      	push	{r7}
 8004e9e:	b085      	sub	sp, #20
 8004ea0:	af00      	add	r7, sp, #0
 8004ea2:	6078      	str	r0, [r7, #4]
 8004ea4:	460b      	mov	r3, r1
 8004ea6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	691a      	ldr	r2, [r3, #16]
 8004eac:	887b      	ldrh	r3, [r7, #2]
 8004eae:	4013      	ands	r3, r2
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d002      	beq.n	8004eba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	73fb      	strb	r3, [r7, #15]
 8004eb8:	e001      	b.n	8004ebe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004ebe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ec0:	4618      	mov	r0, r3
 8004ec2:	3714      	adds	r7, #20
 8004ec4:	46bd      	mov	sp, r7
 8004ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eca:	4770      	bx	lr

08004ecc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b083      	sub	sp, #12
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	6078      	str	r0, [r7, #4]
 8004ed4:	460b      	mov	r3, r1
 8004ed6:	807b      	strh	r3, [r7, #2]
 8004ed8:	4613      	mov	r3, r2
 8004eda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004edc:	787b      	ldrb	r3, [r7, #1]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ee2:	887a      	ldrh	r2, [r7, #2]
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ee8:	e003      	b.n	8004ef2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004eea:	887b      	ldrh	r3, [r7, #2]
 8004eec:	041a      	lsls	r2, r3, #16
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	619a      	str	r2, [r3, #24]
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
	...

08004f00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b082      	sub	sp, #8
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	4603      	mov	r3, r0
 8004f08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004f0a:	4b08      	ldr	r3, [pc, #32]	@ (8004f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f0c:	695a      	ldr	r2, [r3, #20]
 8004f0e:	88fb      	ldrh	r3, [r7, #6]
 8004f10:	4013      	ands	r3, r2
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d006      	beq.n	8004f24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004f16:	4a05      	ldr	r2, [pc, #20]	@ (8004f2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004f18:	88fb      	ldrh	r3, [r7, #6]
 8004f1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	4618      	mov	r0, r3
 8004f20:	f7fd fab0 	bl	8002484 <HAL_GPIO_EXTI_Callback>
  }
}
 8004f24:	bf00      	nop
 8004f26:	3708      	adds	r7, #8
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}
 8004f2c:	40013c00 	.word	0x40013c00

08004f30 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	b086      	sub	sp, #24
 8004f34:	af02      	add	r7, sp, #8
 8004f36:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d101      	bne.n	8004f42 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	e101      	b.n	8005146 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004f4e:	b2db      	uxtb	r3, r3
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d106      	bne.n	8004f62 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004f5c:	6878      	ldr	r0, [r7, #4]
 8004f5e:	f007 ff3f 	bl	800cde0 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2203      	movs	r2, #3
 8004f66:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004f6a:	68bb      	ldr	r3, [r7, #8]
 8004f6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004f70:	d102      	bne.n	8004f78 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4618      	mov	r0, r3
 8004f7e:	f004 fb6a 	bl	8009656 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6818      	ldr	r0, [r3, #0]
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	7c1a      	ldrb	r2, [r3, #16]
 8004f8a:	f88d 2000 	strb.w	r2, [sp]
 8004f8e:	3304      	adds	r3, #4
 8004f90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004f92:	f004 fa49 	bl	8009428 <USB_CoreInit>
 8004f96:	4603      	mov	r3, r0
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d005      	beq.n	8004fa8 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	2202      	movs	r2, #2
 8004fa0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e0ce      	b.n	8005146 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	2100      	movs	r1, #0
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f004 fb62 	bl	8009678 <USB_SetCurrentMode>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d005      	beq.n	8004fc6 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2202      	movs	r2, #2
 8004fbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e0bf      	b.n	8005146 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004fc6:	2300      	movs	r3, #0
 8004fc8:	73fb      	strb	r3, [r7, #15]
 8004fca:	e04a      	b.n	8005062 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004fcc:	7bfa      	ldrb	r2, [r7, #15]
 8004fce:	6879      	ldr	r1, [r7, #4]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	00db      	lsls	r3, r3, #3
 8004fd4:	4413      	add	r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	3315      	adds	r3, #21
 8004fdc:	2201      	movs	r2, #1
 8004fde:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004fe0:	7bfa      	ldrb	r2, [r7, #15]
 8004fe2:	6879      	ldr	r1, [r7, #4]
 8004fe4:	4613      	mov	r3, r2
 8004fe6:	00db      	lsls	r3, r3, #3
 8004fe8:	4413      	add	r3, r2
 8004fea:	009b      	lsls	r3, r3, #2
 8004fec:	440b      	add	r3, r1
 8004fee:	3314      	adds	r3, #20
 8004ff0:	7bfa      	ldrb	r2, [r7, #15]
 8004ff2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004ff4:	7bfa      	ldrb	r2, [r7, #15]
 8004ff6:	7bfb      	ldrb	r3, [r7, #15]
 8004ff8:	b298      	uxth	r0, r3
 8004ffa:	6879      	ldr	r1, [r7, #4]
 8004ffc:	4613      	mov	r3, r2
 8004ffe:	00db      	lsls	r3, r3, #3
 8005000:	4413      	add	r3, r2
 8005002:	009b      	lsls	r3, r3, #2
 8005004:	440b      	add	r3, r1
 8005006:	332e      	adds	r3, #46	@ 0x2e
 8005008:	4602      	mov	r2, r0
 800500a:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800500c:	7bfa      	ldrb	r2, [r7, #15]
 800500e:	6879      	ldr	r1, [r7, #4]
 8005010:	4613      	mov	r3, r2
 8005012:	00db      	lsls	r3, r3, #3
 8005014:	4413      	add	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	440b      	add	r3, r1
 800501a:	3318      	adds	r3, #24
 800501c:	2200      	movs	r2, #0
 800501e:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005020:	7bfa      	ldrb	r2, [r7, #15]
 8005022:	6879      	ldr	r1, [r7, #4]
 8005024:	4613      	mov	r3, r2
 8005026:	00db      	lsls	r3, r3, #3
 8005028:	4413      	add	r3, r2
 800502a:	009b      	lsls	r3, r3, #2
 800502c:	440b      	add	r3, r1
 800502e:	331c      	adds	r3, #28
 8005030:	2200      	movs	r2, #0
 8005032:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005034:	7bfa      	ldrb	r2, [r7, #15]
 8005036:	6879      	ldr	r1, [r7, #4]
 8005038:	4613      	mov	r3, r2
 800503a:	00db      	lsls	r3, r3, #3
 800503c:	4413      	add	r3, r2
 800503e:	009b      	lsls	r3, r3, #2
 8005040:	440b      	add	r3, r1
 8005042:	3320      	adds	r3, #32
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005048:	7bfa      	ldrb	r2, [r7, #15]
 800504a:	6879      	ldr	r1, [r7, #4]
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	440b      	add	r3, r1
 8005056:	3324      	adds	r3, #36	@ 0x24
 8005058:	2200      	movs	r2, #0
 800505a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800505c:	7bfb      	ldrb	r3, [r7, #15]
 800505e:	3301      	adds	r3, #1
 8005060:	73fb      	strb	r3, [r7, #15]
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	791b      	ldrb	r3, [r3, #4]
 8005066:	7bfa      	ldrb	r2, [r7, #15]
 8005068:	429a      	cmp	r2, r3
 800506a:	d3af      	bcc.n	8004fcc <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800506c:	2300      	movs	r3, #0
 800506e:	73fb      	strb	r3, [r7, #15]
 8005070:	e044      	b.n	80050fc <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8005072:	7bfa      	ldrb	r2, [r7, #15]
 8005074:	6879      	ldr	r1, [r7, #4]
 8005076:	4613      	mov	r3, r2
 8005078:	00db      	lsls	r3, r3, #3
 800507a:	4413      	add	r3, r2
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	440b      	add	r3, r1
 8005080:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8005084:	2200      	movs	r2, #0
 8005086:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8005088:	7bfa      	ldrb	r2, [r7, #15]
 800508a:	6879      	ldr	r1, [r7, #4]
 800508c:	4613      	mov	r3, r2
 800508e:	00db      	lsls	r3, r3, #3
 8005090:	4413      	add	r3, r2
 8005092:	009b      	lsls	r3, r3, #2
 8005094:	440b      	add	r3, r1
 8005096:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 800509a:	7bfa      	ldrb	r2, [r7, #15]
 800509c:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800509e:	7bfa      	ldrb	r2, [r7, #15]
 80050a0:	6879      	ldr	r1, [r7, #4]
 80050a2:	4613      	mov	r3, r2
 80050a4:	00db      	lsls	r3, r3, #3
 80050a6:	4413      	add	r3, r2
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	440b      	add	r3, r1
 80050ac:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80050b0:	2200      	movs	r2, #0
 80050b2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80050b4:	7bfa      	ldrb	r2, [r7, #15]
 80050b6:	6879      	ldr	r1, [r7, #4]
 80050b8:	4613      	mov	r3, r2
 80050ba:	00db      	lsls	r3, r3, #3
 80050bc:	4413      	add	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	440b      	add	r3, r1
 80050c2:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80050c6:	2200      	movs	r2, #0
 80050c8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80050ca:	7bfa      	ldrb	r2, [r7, #15]
 80050cc:	6879      	ldr	r1, [r7, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	00db      	lsls	r3, r3, #3
 80050d2:	4413      	add	r3, r2
 80050d4:	009b      	lsls	r3, r3, #2
 80050d6:	440b      	add	r3, r1
 80050d8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80050dc:	2200      	movs	r2, #0
 80050de:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80050e0:	7bfa      	ldrb	r2, [r7, #15]
 80050e2:	6879      	ldr	r1, [r7, #4]
 80050e4:	4613      	mov	r3, r2
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4413      	add	r3, r2
 80050ea:	009b      	lsls	r3, r3, #2
 80050ec:	440b      	add	r3, r1
 80050ee:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80050f2:	2200      	movs	r2, #0
 80050f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80050f6:	7bfb      	ldrb	r3, [r7, #15]
 80050f8:	3301      	adds	r3, #1
 80050fa:	73fb      	strb	r3, [r7, #15]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	791b      	ldrb	r3, [r3, #4]
 8005100:	7bfa      	ldrb	r2, [r7, #15]
 8005102:	429a      	cmp	r2, r3
 8005104:	d3b5      	bcc.n	8005072 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6818      	ldr	r0, [r3, #0]
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	7c1a      	ldrb	r2, [r3, #16]
 800510e:	f88d 2000 	strb.w	r2, [sp]
 8005112:	3304      	adds	r3, #4
 8005114:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005116:	f004 fafb 	bl	8009710 <USB_DevInit>
 800511a:	4603      	mov	r3, r0
 800511c:	2b00      	cmp	r3, #0
 800511e:	d005      	beq.n	800512c <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	2202      	movs	r2, #2
 8005124:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e00c      	b.n	8005146 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2200      	movs	r2, #0
 8005130:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	2201      	movs	r2, #1
 8005136:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f005 fb45 	bl	800a7ce <USB_DevDisconnect>

  return HAL_OK;
 8005144:	2300      	movs	r3, #0
}
 8005146:	4618      	mov	r0, r3
 8005148:	3710      	adds	r7, #16
 800514a:	46bd      	mov	sp, r7
 800514c:	bd80      	pop	{r7, pc}

0800514e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800514e:	b580      	push	{r7, lr}
 8005150:	b084      	sub	sp, #16
 8005152:	af00      	add	r7, sp, #0
 8005154:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005162:	2b01      	cmp	r3, #1
 8005164:	d101      	bne.n	800516a <HAL_PCD_Start+0x1c>
 8005166:	2302      	movs	r3, #2
 8005168:	e022      	b.n	80051b0 <HAL_PCD_Start+0x62>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	2201      	movs	r2, #1
 800516e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	68db      	ldr	r3, [r3, #12]
 8005176:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800517a:	2b00      	cmp	r3, #0
 800517c:	d009      	beq.n	8005192 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8005182:	2b01      	cmp	r3, #1
 8005184:	d105      	bne.n	8005192 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800518a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	4618      	mov	r0, r3
 8005198:	f004 fa4c 	bl	8009634 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	4618      	mov	r0, r3
 80051a2:	f005 faf3 	bl	800a78c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	2200      	movs	r2, #0
 80051aa:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80051b8:	b590      	push	{r4, r7, lr}
 80051ba:	b08d      	sub	sp, #52	@ 0x34
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051c6:	6a3b      	ldr	r3, [r7, #32]
 80051c8:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	4618      	mov	r0, r3
 80051d0:	f005 fbb1 	bl	800a936 <USB_GetMode>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	f040 848c 	bne.w	8005af4 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4618      	mov	r0, r3
 80051e2:	f005 fb15 	bl	800a810 <USB_ReadInterrupts>
 80051e6:	4603      	mov	r3, r0
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	f000 8482 	beq.w	8005af2 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	0a1b      	lsrs	r3, r3, #8
 80051f8:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4618      	mov	r0, r3
 8005208:	f005 fb02 	bl	800a810 <USB_ReadInterrupts>
 800520c:	4603      	mov	r3, r0
 800520e:	f003 0302 	and.w	r3, r3, #2
 8005212:	2b02      	cmp	r3, #2
 8005214:	d107      	bne.n	8005226 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695a      	ldr	r2, [r3, #20]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f002 0202 	and.w	r2, r2, #2
 8005224:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	4618      	mov	r0, r3
 800522c:	f005 faf0 	bl	800a810 <USB_ReadInterrupts>
 8005230:	4603      	mov	r3, r0
 8005232:	f003 0310 	and.w	r3, r3, #16
 8005236:	2b10      	cmp	r3, #16
 8005238:	d161      	bne.n	80052fe <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	699a      	ldr	r2, [r3, #24]
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f022 0210 	bic.w	r2, r2, #16
 8005248:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	6a1b      	ldr	r3, [r3, #32]
 800524e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	f003 020f 	and.w	r2, r3, #15
 8005256:	4613      	mov	r3, r2
 8005258:	00db      	lsls	r3, r3, #3
 800525a:	4413      	add	r3, r2
 800525c:	009b      	lsls	r3, r3, #2
 800525e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005262:	687a      	ldr	r2, [r7, #4]
 8005264:	4413      	add	r3, r2
 8005266:	3304      	adds	r3, #4
 8005268:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 800526a:	69bb      	ldr	r3, [r7, #24]
 800526c:	0c5b      	lsrs	r3, r3, #17
 800526e:	f003 030f 	and.w	r3, r3, #15
 8005272:	2b02      	cmp	r3, #2
 8005274:	d124      	bne.n	80052c0 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 800527c:	4013      	ands	r3, r2
 800527e:	2b00      	cmp	r3, #0
 8005280:	d035      	beq.n	80052ee <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	091b      	lsrs	r3, r3, #4
 800528a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800528c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005290:	b29b      	uxth	r3, r3
 8005292:	461a      	mov	r2, r3
 8005294:	6a38      	ldr	r0, [r7, #32]
 8005296:	f005 f927 	bl	800a4e8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800529a:	697b      	ldr	r3, [r7, #20]
 800529c:	68da      	ldr	r2, [r3, #12]
 800529e:	69bb      	ldr	r3, [r7, #24]
 80052a0:	091b      	lsrs	r3, r3, #4
 80052a2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052a6:	441a      	add	r2, r3
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052ac:	697b      	ldr	r3, [r7, #20]
 80052ae:	695a      	ldr	r2, [r3, #20]
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	091b      	lsrs	r3, r3, #4
 80052b4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052b8:	441a      	add	r2, r3
 80052ba:	697b      	ldr	r3, [r7, #20]
 80052bc:	615a      	str	r2, [r3, #20]
 80052be:	e016      	b.n	80052ee <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	0c5b      	lsrs	r3, r3, #17
 80052c4:	f003 030f 	and.w	r3, r3, #15
 80052c8:	2b06      	cmp	r3, #6
 80052ca:	d110      	bne.n	80052ee <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80052d2:	2208      	movs	r2, #8
 80052d4:	4619      	mov	r1, r3
 80052d6:	6a38      	ldr	r0, [r7, #32]
 80052d8:	f005 f906 	bl	800a4e8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80052dc:	697b      	ldr	r3, [r7, #20]
 80052de:	695a      	ldr	r2, [r3, #20]
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	091b      	lsrs	r3, r3, #4
 80052e4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80052e8:	441a      	add	r2, r3
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	699a      	ldr	r2, [r3, #24]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f042 0210 	orr.w	r2, r2, #16
 80052fc:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4618      	mov	r0, r3
 8005304:	f005 fa84 	bl	800a810 <USB_ReadInterrupts>
 8005308:	4603      	mov	r3, r0
 800530a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800530e:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005312:	f040 80a7 	bne.w	8005464 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8005316:	2300      	movs	r3, #0
 8005318:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4618      	mov	r0, r3
 8005320:	f005 fa89 	bl	800a836 <USB_ReadDevAllOutEpInterrupt>
 8005324:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8005326:	e099      	b.n	800545c <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8005328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 808e 	beq.w	8005450 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	4611      	mov	r1, r2
 800533e:	4618      	mov	r0, r3
 8005340:	f005 faad 	bl	800a89e <USB_ReadDevOutEPInterrupt>
 8005344:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00c      	beq.n	800536a <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005352:	015a      	lsls	r2, r3, #5
 8005354:	69fb      	ldr	r3, [r7, #28]
 8005356:	4413      	add	r3, r2
 8005358:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800535c:	461a      	mov	r2, r3
 800535e:	2301      	movs	r3, #1
 8005360:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005362:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005364:	6878      	ldr	r0, [r7, #4]
 8005366:	f000 fea3 	bl	80060b0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 800536a:	693b      	ldr	r3, [r7, #16]
 800536c:	f003 0308 	and.w	r3, r3, #8
 8005370:	2b00      	cmp	r3, #0
 8005372:	d00c      	beq.n	800538e <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8005374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	4413      	add	r3, r2
 800537c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005380:	461a      	mov	r2, r3
 8005382:	2308      	movs	r3, #8
 8005384:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005386:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005388:	6878      	ldr	r0, [r7, #4]
 800538a:	f000 ff79 	bl	8006280 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800538e:	693b      	ldr	r3, [r7, #16]
 8005390:	f003 0310 	and.w	r3, r3, #16
 8005394:	2b00      	cmp	r3, #0
 8005396:	d008      	beq.n	80053aa <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005398:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800539a:	015a      	lsls	r2, r3, #5
 800539c:	69fb      	ldr	r3, [r7, #28]
 800539e:	4413      	add	r3, r2
 80053a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80053a4:	461a      	mov	r2, r3
 80053a6:	2310      	movs	r3, #16
 80053a8:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80053aa:	693b      	ldr	r3, [r7, #16]
 80053ac:	f003 0302 	and.w	r3, r3, #2
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d030      	beq.n	8005416 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80053b4:	6a3b      	ldr	r3, [r7, #32]
 80053b6:	695b      	ldr	r3, [r3, #20]
 80053b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80053bc:	2b80      	cmp	r3, #128	@ 0x80
 80053be:	d109      	bne.n	80053d4 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80053c0:	69fb      	ldr	r3, [r7, #28]
 80053c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	69fa      	ldr	r2, [r7, #28]
 80053ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80053ce:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80053d2:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80053d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053d6:	4613      	mov	r3, r2
 80053d8:	00db      	lsls	r3, r3, #3
 80053da:	4413      	add	r3, r2
 80053dc:	009b      	lsls	r3, r3, #2
 80053de:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80053e2:	687a      	ldr	r2, [r7, #4]
 80053e4:	4413      	add	r3, r2
 80053e6:	3304      	adds	r3, #4
 80053e8:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	78db      	ldrb	r3, [r3, #3]
 80053ee:	2b01      	cmp	r3, #1
 80053f0:	d108      	bne.n	8005404 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	2200      	movs	r2, #0
 80053f6:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80053f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053fa:	b2db      	uxtb	r3, r3
 80053fc:	4619      	mov	r1, r3
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f007 fdf4 	bl	800cfec <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8005404:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005406:	015a      	lsls	r2, r3, #5
 8005408:	69fb      	ldr	r3, [r7, #28]
 800540a:	4413      	add	r3, r2
 800540c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005410:	461a      	mov	r2, r3
 8005412:	2302      	movs	r3, #2
 8005414:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8005416:	693b      	ldr	r3, [r7, #16]
 8005418:	f003 0320 	and.w	r3, r3, #32
 800541c:	2b00      	cmp	r3, #0
 800541e:	d008      	beq.n	8005432 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005422:	015a      	lsls	r2, r3, #5
 8005424:	69fb      	ldr	r3, [r7, #28]
 8005426:	4413      	add	r3, r2
 8005428:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800542c:	461a      	mov	r2, r3
 800542e:	2320      	movs	r3, #32
 8005430:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005438:	2b00      	cmp	r3, #0
 800543a:	d009      	beq.n	8005450 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800543c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800543e:	015a      	lsls	r2, r3, #5
 8005440:	69fb      	ldr	r3, [r7, #28]
 8005442:	4413      	add	r3, r2
 8005444:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005448:	461a      	mov	r2, r3
 800544a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800544e:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005450:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005452:	3301      	adds	r3, #1
 8005454:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005458:	085b      	lsrs	r3, r3, #1
 800545a:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800545c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800545e:	2b00      	cmp	r3, #0
 8005460:	f47f af62 	bne.w	8005328 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4618      	mov	r0, r3
 800546a:	f005 f9d1 	bl	800a810 <USB_ReadInterrupts>
 800546e:	4603      	mov	r3, r0
 8005470:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005474:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005478:	f040 80db 	bne.w	8005632 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	4618      	mov	r0, r3
 8005482:	f005 f9f2 	bl	800a86a <USB_ReadDevAllInEpInterrupt>
 8005486:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005488:	2300      	movs	r3, #0
 800548a:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800548c:	e0cd      	b.n	800562a <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800548e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005490:	f003 0301 	and.w	r3, r3, #1
 8005494:	2b00      	cmp	r3, #0
 8005496:	f000 80c2 	beq.w	800561e <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054a0:	b2d2      	uxtb	r2, r2
 80054a2:	4611      	mov	r1, r2
 80054a4:	4618      	mov	r0, r3
 80054a6:	f005 fa18 	bl	800a8da <USB_ReadDevInEPInterrupt>
 80054aa:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	f003 0301 	and.w	r3, r3, #1
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d057      	beq.n	8005566 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b8:	f003 030f 	and.w	r3, r3, #15
 80054bc:	2201      	movs	r2, #1
 80054be:	fa02 f303 	lsl.w	r3, r2, r3
 80054c2:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054c4:	69fb      	ldr	r3, [r7, #28]
 80054c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	69f9      	ldr	r1, [r7, #28]
 80054d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054d6:	4013      	ands	r3, r2
 80054d8:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80054da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054dc:	015a      	lsls	r2, r3, #5
 80054de:	69fb      	ldr	r3, [r7, #28]
 80054e0:	4413      	add	r3, r2
 80054e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054e6:	461a      	mov	r2, r3
 80054e8:	2301      	movs	r3, #1
 80054ea:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	799b      	ldrb	r3, [r3, #6]
 80054f0:	2b01      	cmp	r3, #1
 80054f2:	d132      	bne.n	800555a <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80054f4:	6879      	ldr	r1, [r7, #4]
 80054f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80054f8:	4613      	mov	r3, r2
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	4413      	add	r3, r2
 80054fe:	009b      	lsls	r3, r3, #2
 8005500:	440b      	add	r3, r1
 8005502:	3320      	adds	r3, #32
 8005504:	6819      	ldr	r1, [r3, #0]
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800550a:	4613      	mov	r3, r2
 800550c:	00db      	lsls	r3, r3, #3
 800550e:	4413      	add	r3, r2
 8005510:	009b      	lsls	r3, r3, #2
 8005512:	4403      	add	r3, r0
 8005514:	331c      	adds	r3, #28
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	4419      	add	r1, r3
 800551a:	6878      	ldr	r0, [r7, #4]
 800551c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800551e:	4613      	mov	r3, r2
 8005520:	00db      	lsls	r3, r3, #3
 8005522:	4413      	add	r3, r2
 8005524:	009b      	lsls	r3, r3, #2
 8005526:	4403      	add	r3, r0
 8005528:	3320      	adds	r3, #32
 800552a:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800552c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800552e:	2b00      	cmp	r3, #0
 8005530:	d113      	bne.n	800555a <HAL_PCD_IRQHandler+0x3a2>
 8005532:	6879      	ldr	r1, [r7, #4]
 8005534:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005536:	4613      	mov	r3, r2
 8005538:	00db      	lsls	r3, r3, #3
 800553a:	4413      	add	r3, r2
 800553c:	009b      	lsls	r3, r3, #2
 800553e:	440b      	add	r3, r1
 8005540:	3324      	adds	r3, #36	@ 0x24
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	2b00      	cmp	r3, #0
 8005546:	d108      	bne.n	800555a <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6818      	ldr	r0, [r3, #0]
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005552:	461a      	mov	r2, r3
 8005554:	2101      	movs	r1, #1
 8005556:	f005 fa1f 	bl	800a998 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800555a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800555c:	b2db      	uxtb	r3, r3
 800555e:	4619      	mov	r1, r3
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f007 fcbe 	bl	800cee2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	f003 0308 	and.w	r3, r3, #8
 800556c:	2b00      	cmp	r3, #0
 800556e:	d008      	beq.n	8005582 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005570:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005572:	015a      	lsls	r2, r3, #5
 8005574:	69fb      	ldr	r3, [r7, #28]
 8005576:	4413      	add	r3, r2
 8005578:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800557c:	461a      	mov	r2, r3
 800557e:	2308      	movs	r3, #8
 8005580:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8005582:	693b      	ldr	r3, [r7, #16]
 8005584:	f003 0310 	and.w	r3, r3, #16
 8005588:	2b00      	cmp	r3, #0
 800558a:	d008      	beq.n	800559e <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800558c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800558e:	015a      	lsls	r2, r3, #5
 8005590:	69fb      	ldr	r3, [r7, #28]
 8005592:	4413      	add	r3, r2
 8005594:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005598:	461a      	mov	r2, r3
 800559a:	2310      	movs	r3, #16
 800559c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800559e:	693b      	ldr	r3, [r7, #16]
 80055a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d008      	beq.n	80055ba <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80055a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055aa:	015a      	lsls	r2, r3, #5
 80055ac:	69fb      	ldr	r3, [r7, #28]
 80055ae:	4413      	add	r3, r2
 80055b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055b4:	461a      	mov	r2, r3
 80055b6:	2340      	movs	r3, #64	@ 0x40
 80055b8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80055ba:	693b      	ldr	r3, [r7, #16]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d023      	beq.n	800560c <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80055c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80055c6:	6a38      	ldr	r0, [r7, #32]
 80055c8:	f004 fa06 	bl	80099d8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80055cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ce:	4613      	mov	r3, r2
 80055d0:	00db      	lsls	r3, r3, #3
 80055d2:	4413      	add	r3, r2
 80055d4:	009b      	lsls	r3, r3, #2
 80055d6:	3310      	adds	r3, #16
 80055d8:	687a      	ldr	r2, [r7, #4]
 80055da:	4413      	add	r3, r2
 80055dc:	3304      	adds	r3, #4
 80055de:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	78db      	ldrb	r3, [r3, #3]
 80055e4:	2b01      	cmp	r3, #1
 80055e6:	d108      	bne.n	80055fa <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	2200      	movs	r2, #0
 80055ec:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80055ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055f0:	b2db      	uxtb	r3, r3
 80055f2:	4619      	mov	r1, r3
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f007 fd0b 	bl	800d010 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80055fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055fc:	015a      	lsls	r2, r3, #5
 80055fe:	69fb      	ldr	r3, [r7, #28]
 8005600:	4413      	add	r3, r2
 8005602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005606:	461a      	mov	r2, r3
 8005608:	2302      	movs	r3, #2
 800560a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800560c:	693b      	ldr	r3, [r7, #16]
 800560e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005612:	2b00      	cmp	r3, #0
 8005614:	d003      	beq.n	800561e <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8005616:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f000 fcbd 	bl	8005f98 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800561e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005620:	3301      	adds	r3, #1
 8005622:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8005624:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005626:	085b      	lsrs	r3, r3, #1
 8005628:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 800562a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800562c:	2b00      	cmp	r3, #0
 800562e:	f47f af2e 	bne.w	800548e <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4618      	mov	r0, r3
 8005638:	f005 f8ea 	bl	800a810 <USB_ReadInterrupts>
 800563c:	4603      	mov	r3, r0
 800563e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005642:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005646:	d122      	bne.n	800568e <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005648:	69fb      	ldr	r3, [r7, #28]
 800564a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800564e:	685b      	ldr	r3, [r3, #4]
 8005650:	69fa      	ldr	r2, [r7, #28]
 8005652:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005656:	f023 0301 	bic.w	r3, r3, #1
 800565a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8005662:	2b01      	cmp	r3, #1
 8005664:	d108      	bne.n	8005678 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	2200      	movs	r2, #0
 800566a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800566e:	2100      	movs	r1, #0
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fea3 	bl	80063bc <HAL_PCDEx_LPM_Callback>
 8005676:	e002      	b.n	800567e <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f007 fca9 	bl	800cfd0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	695a      	ldr	r2, [r3, #20]
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800568c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	4618      	mov	r0, r3
 8005694:	f005 f8bc 	bl	800a810 <USB_ReadInterrupts>
 8005698:	4603      	mov	r3, r0
 800569a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800569e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80056a2:	d112      	bne.n	80056ca <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80056a4:	69fb      	ldr	r3, [r7, #28]
 80056a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056aa:	689b      	ldr	r3, [r3, #8]
 80056ac:	f003 0301 	and.w	r3, r3, #1
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d102      	bne.n	80056ba <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80056b4:	6878      	ldr	r0, [r7, #4]
 80056b6:	f007 fc65 	bl	800cf84 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	695a      	ldr	r2, [r3, #20]
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80056c8:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4618      	mov	r0, r3
 80056d0:	f005 f89e 	bl	800a810 <USB_ReadInterrupts>
 80056d4:	4603      	mov	r3, r0
 80056d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80056da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056de:	f040 80b7 	bne.w	8005850 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80056e2:	69fb      	ldr	r3, [r7, #28]
 80056e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	69fa      	ldr	r2, [r7, #28]
 80056ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056f0:	f023 0301 	bic.w	r3, r3, #1
 80056f4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	2110      	movs	r1, #16
 80056fc:	4618      	mov	r0, r3
 80056fe:	f004 f96b 	bl	80099d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005702:	2300      	movs	r3, #0
 8005704:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005706:	e046      	b.n	8005796 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005708:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800570a:	015a      	lsls	r2, r3, #5
 800570c:	69fb      	ldr	r3, [r7, #28]
 800570e:	4413      	add	r3, r2
 8005710:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005714:	461a      	mov	r2, r3
 8005716:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800571a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800571c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800571e:	015a      	lsls	r2, r3, #5
 8005720:	69fb      	ldr	r3, [r7, #28]
 8005722:	4413      	add	r3, r2
 8005724:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800572c:	0151      	lsls	r1, r2, #5
 800572e:	69fa      	ldr	r2, [r7, #28]
 8005730:	440a      	add	r2, r1
 8005732:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005736:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800573a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800573c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800573e:	015a      	lsls	r2, r3, #5
 8005740:	69fb      	ldr	r3, [r7, #28]
 8005742:	4413      	add	r3, r2
 8005744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005748:	461a      	mov	r2, r3
 800574a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800574e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005752:	015a      	lsls	r2, r3, #5
 8005754:	69fb      	ldr	r3, [r7, #28]
 8005756:	4413      	add	r3, r2
 8005758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005760:	0151      	lsls	r1, r2, #5
 8005762:	69fa      	ldr	r2, [r7, #28]
 8005764:	440a      	add	r2, r1
 8005766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800576a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800576e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	4413      	add	r3, r2
 8005778:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005780:	0151      	lsls	r1, r2, #5
 8005782:	69fa      	ldr	r2, [r7, #28]
 8005784:	440a      	add	r2, r1
 8005786:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800578a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800578e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005790:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005792:	3301      	adds	r3, #1
 8005794:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	791b      	ldrb	r3, [r3, #4]
 800579a:	461a      	mov	r2, r3
 800579c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800579e:	4293      	cmp	r3, r2
 80057a0:	d3b2      	bcc.n	8005708 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057a8:	69db      	ldr	r3, [r3, #28]
 80057aa:	69fa      	ldr	r2, [r7, #28]
 80057ac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057b0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80057b4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	7bdb      	ldrb	r3, [r3, #15]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d016      	beq.n	80057ec <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80057be:	69fb      	ldr	r3, [r7, #28]
 80057c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057c8:	69fa      	ldr	r2, [r7, #28]
 80057ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057ce:	f043 030b 	orr.w	r3, r3, #11
 80057d2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80057d6:	69fb      	ldr	r3, [r7, #28]
 80057d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057de:	69fa      	ldr	r2, [r7, #28]
 80057e0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057e4:	f043 030b 	orr.w	r3, r3, #11
 80057e8:	6453      	str	r3, [r2, #68]	@ 0x44
 80057ea:	e015      	b.n	8005818 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80057ec:	69fb      	ldr	r3, [r7, #28]
 80057ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80057f2:	695b      	ldr	r3, [r3, #20]
 80057f4:	69fa      	ldr	r2, [r7, #28]
 80057f6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80057fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80057fe:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8005802:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800580a:	691b      	ldr	r3, [r3, #16]
 800580c:	69fa      	ldr	r2, [r7, #28]
 800580e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005812:	f043 030b 	orr.w	r3, r3, #11
 8005816:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005818:	69fb      	ldr	r3, [r7, #28]
 800581a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	69fa      	ldr	r2, [r7, #28]
 8005822:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005826:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800582a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	6818      	ldr	r0, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800583a:	461a      	mov	r2, r3
 800583c:	f005 f8ac 	bl	800a998 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	695a      	ldr	r2, [r3, #20]
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800584e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4618      	mov	r0, r3
 8005856:	f004 ffdb 	bl	800a810 <USB_ReadInterrupts>
 800585a:	4603      	mov	r3, r0
 800585c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005864:	d123      	bne.n	80058ae <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	4618      	mov	r0, r3
 800586c:	f005 f871 	bl	800a952 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f004 f928 	bl	8009aca <USB_GetDevSpeed>
 800587a:	4603      	mov	r3, r0
 800587c:	461a      	mov	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681c      	ldr	r4, [r3, #0]
 8005886:	f001 fa09 	bl	8006c9c <HAL_RCC_GetHCLKFreq>
 800588a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005890:	461a      	mov	r2, r3
 8005892:	4620      	mov	r0, r4
 8005894:	f003 fe2c 	bl	80094f0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f007 fb4a 	bl	800cf32 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	695a      	ldr	r2, [r3, #20]
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80058ac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	4618      	mov	r0, r3
 80058b4:	f004 ffac 	bl	800a810 <USB_ReadInterrupts>
 80058b8:	4603      	mov	r3, r0
 80058ba:	f003 0308 	and.w	r3, r3, #8
 80058be:	2b08      	cmp	r3, #8
 80058c0:	d10a      	bne.n	80058d8 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80058c2:	6878      	ldr	r0, [r7, #4]
 80058c4:	f007 fb27 	bl	800cf16 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695a      	ldr	r2, [r3, #20]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f002 0208 	and.w	r2, r2, #8
 80058d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4618      	mov	r0, r3
 80058de:	f004 ff97 	bl	800a810 <USB_ReadInterrupts>
 80058e2:	4603      	mov	r3, r0
 80058e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e8:	2b80      	cmp	r3, #128	@ 0x80
 80058ea:	d123      	bne.n	8005934 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80058ec:	6a3b      	ldr	r3, [r7, #32]
 80058ee:	699b      	ldr	r3, [r3, #24]
 80058f0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058f4:	6a3b      	ldr	r3, [r7, #32]
 80058f6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80058f8:	2301      	movs	r3, #1
 80058fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80058fc:	e014      	b.n	8005928 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80058fe:	6879      	ldr	r1, [r7, #4]
 8005900:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005902:	4613      	mov	r3, r2
 8005904:	00db      	lsls	r3, r3, #3
 8005906:	4413      	add	r3, r2
 8005908:	009b      	lsls	r3, r3, #2
 800590a:	440b      	add	r3, r1
 800590c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005910:	781b      	ldrb	r3, [r3, #0]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d105      	bne.n	8005922 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005918:	b2db      	uxtb	r3, r3
 800591a:	4619      	mov	r1, r3
 800591c:	6878      	ldr	r0, [r7, #4]
 800591e:	f000 fb0a 	bl	8005f36 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	3301      	adds	r3, #1
 8005926:	627b      	str	r3, [r7, #36]	@ 0x24
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	791b      	ldrb	r3, [r3, #4]
 800592c:	461a      	mov	r2, r3
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	4293      	cmp	r3, r2
 8005932:	d3e4      	bcc.n	80058fe <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	4618      	mov	r0, r3
 800593a:	f004 ff69 	bl	800a810 <USB_ReadInterrupts>
 800593e:	4603      	mov	r3, r0
 8005940:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005944:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005948:	d13c      	bne.n	80059c4 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800594a:	2301      	movs	r3, #1
 800594c:	627b      	str	r3, [r7, #36]	@ 0x24
 800594e:	e02b      	b.n	80059a8 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005952:	015a      	lsls	r2, r3, #5
 8005954:	69fb      	ldr	r3, [r7, #28]
 8005956:	4413      	add	r3, r2
 8005958:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005964:	4613      	mov	r3, r2
 8005966:	00db      	lsls	r3, r3, #3
 8005968:	4413      	add	r3, r2
 800596a:	009b      	lsls	r3, r3, #2
 800596c:	440b      	add	r3, r1
 800596e:	3318      	adds	r3, #24
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b01      	cmp	r3, #1
 8005974:	d115      	bne.n	80059a2 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005976:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005978:	2b00      	cmp	r3, #0
 800597a:	da12      	bge.n	80059a2 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800597c:	6879      	ldr	r1, [r7, #4]
 800597e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005980:	4613      	mov	r3, r2
 8005982:	00db      	lsls	r3, r3, #3
 8005984:	4413      	add	r3, r2
 8005986:	009b      	lsls	r3, r3, #2
 8005988:	440b      	add	r3, r1
 800598a:	3317      	adds	r3, #23
 800598c:	2201      	movs	r2, #1
 800598e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005990:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005992:	b2db      	uxtb	r3, r3
 8005994:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005998:	b2db      	uxtb	r3, r3
 800599a:	4619      	mov	r1, r3
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f000 faca 	bl	8005f36 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059a4:	3301      	adds	r3, #1
 80059a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	791b      	ldrb	r3, [r3, #4]
 80059ac:	461a      	mov	r2, r3
 80059ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d3cd      	bcc.n	8005950 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	695a      	ldr	r2, [r3, #20]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80059c2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	4618      	mov	r0, r3
 80059ca:	f004 ff21 	bl	800a810 <USB_ReadInterrupts>
 80059ce:	4603      	mov	r3, r0
 80059d0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80059d4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80059d8:	d156      	bne.n	8005a88 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80059da:	2301      	movs	r3, #1
 80059dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80059de:	e045      	b.n	8005a6c <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80059e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e2:	015a      	lsls	r2, r3, #5
 80059e4:	69fb      	ldr	r3, [r7, #28]
 80059e6:	4413      	add	r3, r2
 80059e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80059f0:	6879      	ldr	r1, [r7, #4]
 80059f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80059f4:	4613      	mov	r3, r2
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	440b      	add	r3, r1
 80059fe:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8005a02:	781b      	ldrb	r3, [r3, #0]
 8005a04:	2b01      	cmp	r3, #1
 8005a06:	d12e      	bne.n	8005a66 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005a08:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	da2b      	bge.n	8005a66 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8005a0e:	69bb      	ldr	r3, [r7, #24]
 8005a10:	0c1a      	lsrs	r2, r3, #16
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8005a18:	4053      	eors	r3, r2
 8005a1a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d121      	bne.n	8005a66 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005a22:	6879      	ldr	r1, [r7, #4]
 8005a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a26:	4613      	mov	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	440b      	add	r3, r1
 8005a30:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8005a34:	2201      	movs	r2, #1
 8005a36:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005a38:	6a3b      	ldr	r3, [r7, #32]
 8005a3a:	699b      	ldr	r3, [r3, #24]
 8005a3c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005a40:	6a3b      	ldr	r3, [r7, #32]
 8005a42:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005a44:	6a3b      	ldr	r3, [r7, #32]
 8005a46:	695b      	ldr	r3, [r3, #20]
 8005a48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d10a      	bne.n	8005a66 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005a50:	69fb      	ldr	r3, [r7, #28]
 8005a52:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	69fa      	ldr	r2, [r7, #28]
 8005a5a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005a5e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005a62:	6053      	str	r3, [r2, #4]
            break;
 8005a64:	e008      	b.n	8005a78 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a68:	3301      	adds	r3, #1
 8005a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	791b      	ldrb	r3, [r3, #4]
 8005a70:	461a      	mov	r2, r3
 8005a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d3b3      	bcc.n	80059e0 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	695a      	ldr	r2, [r3, #20]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005a86:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	4618      	mov	r0, r3
 8005a8e:	f004 febf 	bl	800a810 <USB_ReadInterrupts>
 8005a92:	4603      	mov	r3, r0
 8005a94:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a9c:	d10a      	bne.n	8005ab4 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	f007 fac8 	bl	800d034 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	695a      	ldr	r2, [r3, #20]
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005ab2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	4618      	mov	r0, r3
 8005aba:	f004 fea9 	bl	800a810 <USB_ReadInterrupts>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	f003 0304 	and.w	r3, r3, #4
 8005ac4:	2b04      	cmp	r3, #4
 8005ac6:	d115      	bne.n	8005af4 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	685b      	ldr	r3, [r3, #4]
 8005ace:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	f003 0304 	and.w	r3, r3, #4
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d002      	beq.n	8005ae0 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005ada:	6878      	ldr	r0, [r7, #4]
 8005adc:	f007 fab8 	bl	800d050 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6859      	ldr	r1, [r3, #4]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	69ba      	ldr	r2, [r7, #24]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	605a      	str	r2, [r3, #4]
 8005af0:	e000      	b.n	8005af4 <HAL_PCD_IRQHandler+0x93c>
      return;
 8005af2:	bf00      	nop
    }
  }
}
 8005af4:	3734      	adds	r7, #52	@ 0x34
 8005af6:	46bd      	mov	sp, r7
 8005af8:	bd90      	pop	{r4, r7, pc}

08005afa <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005afa:	b580      	push	{r7, lr}
 8005afc:	b082      	sub	sp, #8
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
 8005b02:	460b      	mov	r3, r1
 8005b04:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b0c:	2b01      	cmp	r3, #1
 8005b0e:	d101      	bne.n	8005b14 <HAL_PCD_SetAddress+0x1a>
 8005b10:	2302      	movs	r3, #2
 8005b12:	e012      	b.n	8005b3a <HAL_PCD_SetAddress+0x40>
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	2201      	movs	r2, #1
 8005b18:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	78fa      	ldrb	r2, [r7, #3]
 8005b20:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	78fa      	ldrb	r2, [r7, #3]
 8005b28:	4611      	mov	r1, r2
 8005b2a:	4618      	mov	r0, r3
 8005b2c:	f004 fe08 	bl	800a740 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005b38:	2300      	movs	r3, #0
}
 8005b3a:	4618      	mov	r0, r3
 8005b3c:	3708      	adds	r7, #8
 8005b3e:	46bd      	mov	sp, r7
 8005b40:	bd80      	pop	{r7, pc}

08005b42 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005b42:	b580      	push	{r7, lr}
 8005b44:	b084      	sub	sp, #16
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	4608      	mov	r0, r1
 8005b4c:	4611      	mov	r1, r2
 8005b4e:	461a      	mov	r2, r3
 8005b50:	4603      	mov	r3, r0
 8005b52:	70fb      	strb	r3, [r7, #3]
 8005b54:	460b      	mov	r3, r1
 8005b56:	803b      	strh	r3, [r7, #0]
 8005b58:	4613      	mov	r3, r2
 8005b5a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005b60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	da0f      	bge.n	8005b88 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005b68:	78fb      	ldrb	r3, [r7, #3]
 8005b6a:	f003 020f 	and.w	r2, r3, #15
 8005b6e:	4613      	mov	r3, r2
 8005b70:	00db      	lsls	r3, r3, #3
 8005b72:	4413      	add	r3, r2
 8005b74:	009b      	lsls	r3, r3, #2
 8005b76:	3310      	adds	r3, #16
 8005b78:	687a      	ldr	r2, [r7, #4]
 8005b7a:	4413      	add	r3, r2
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	2201      	movs	r2, #1
 8005b84:	705a      	strb	r2, [r3, #1]
 8005b86:	e00f      	b.n	8005ba8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b88:	78fb      	ldrb	r3, [r7, #3]
 8005b8a:	f003 020f 	and.w	r2, r3, #15
 8005b8e:	4613      	mov	r3, r2
 8005b90:	00db      	lsls	r3, r3, #3
 8005b92:	4413      	add	r3, r2
 8005b94:	009b      	lsls	r3, r3, #2
 8005b96:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	4413      	add	r3, r2
 8005b9e:	3304      	adds	r3, #4
 8005ba0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005ba8:	78fb      	ldrb	r3, [r7, #3]
 8005baa:	f003 030f 	and.w	r3, r3, #15
 8005bae:	b2da      	uxtb	r2, r3
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005bb4:	883b      	ldrh	r3, [r7, #0]
 8005bb6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	78ba      	ldrb	r2, [r7, #2]
 8005bc2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	785b      	ldrb	r3, [r3, #1]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d004      	beq.n	8005bd6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005bcc:	68fb      	ldr	r3, [r7, #12]
 8005bce:	781b      	ldrb	r3, [r3, #0]
 8005bd0:	461a      	mov	r2, r3
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005bd6:	78bb      	ldrb	r3, [r7, #2]
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d102      	bne.n	8005be2 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005bdc:	68fb      	ldr	r3, [r7, #12]
 8005bde:	2200      	movs	r2, #0
 8005be0:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005be8:	2b01      	cmp	r3, #1
 8005bea:	d101      	bne.n	8005bf0 <HAL_PCD_EP_Open+0xae>
 8005bec:	2302      	movs	r3, #2
 8005bee:	e00e      	b.n	8005c0e <HAL_PCD_EP_Open+0xcc>
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68f9      	ldr	r1, [r7, #12]
 8005bfe:	4618      	mov	r0, r3
 8005c00:	f003 ff88 	bl	8009b14 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005c0c:	7afb      	ldrb	r3, [r7, #11]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c16:	b580      	push	{r7, lr}
 8005c18:	b084      	sub	sp, #16
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
 8005c1e:	460b      	mov	r3, r1
 8005c20:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005c22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	da0f      	bge.n	8005c4a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c2a:	78fb      	ldrb	r3, [r7, #3]
 8005c2c:	f003 020f 	and.w	r2, r3, #15
 8005c30:	4613      	mov	r3, r2
 8005c32:	00db      	lsls	r3, r3, #3
 8005c34:	4413      	add	r3, r2
 8005c36:	009b      	lsls	r3, r3, #2
 8005c38:	3310      	adds	r3, #16
 8005c3a:	687a      	ldr	r2, [r7, #4]
 8005c3c:	4413      	add	r3, r2
 8005c3e:	3304      	adds	r3, #4
 8005c40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	2201      	movs	r2, #1
 8005c46:	705a      	strb	r2, [r3, #1]
 8005c48:	e00f      	b.n	8005c6a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005c4a:	78fb      	ldrb	r3, [r7, #3]
 8005c4c:	f003 020f 	and.w	r2, r3, #15
 8005c50:	4613      	mov	r3, r2
 8005c52:	00db      	lsls	r3, r3, #3
 8005c54:	4413      	add	r3, r2
 8005c56:	009b      	lsls	r3, r3, #2
 8005c58:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005c5c:	687a      	ldr	r2, [r7, #4]
 8005c5e:	4413      	add	r3, r2
 8005c60:	3304      	adds	r3, #4
 8005c62:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	2200      	movs	r2, #0
 8005c68:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c6a:	78fb      	ldrb	r3, [r7, #3]
 8005c6c:	f003 030f 	and.w	r3, r3, #15
 8005c70:	b2da      	uxtb	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005c7c:	2b01      	cmp	r3, #1
 8005c7e:	d101      	bne.n	8005c84 <HAL_PCD_EP_Close+0x6e>
 8005c80:	2302      	movs	r3, #2
 8005c82:	e00e      	b.n	8005ca2 <HAL_PCD_EP_Close+0x8c>
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	2201      	movs	r2, #1
 8005c88:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	68f9      	ldr	r1, [r7, #12]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f003 ffc6 	bl	8009c24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2200      	movs	r2, #0
 8005c9c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3710      	adds	r7, #16
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b086      	sub	sp, #24
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	607a      	str	r2, [r7, #4]
 8005cb4:	603b      	str	r3, [r7, #0]
 8005cb6:	460b      	mov	r3, r1
 8005cb8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005cba:	7afb      	ldrb	r3, [r7, #11]
 8005cbc:	f003 020f 	and.w	r2, r3, #15
 8005cc0:	4613      	mov	r3, r2
 8005cc2:	00db      	lsls	r3, r3, #3
 8005cc4:	4413      	add	r3, r2
 8005cc6:	009b      	lsls	r3, r3, #2
 8005cc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4413      	add	r3, r2
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005cd4:	697b      	ldr	r3, [r7, #20]
 8005cd6:	687a      	ldr	r2, [r7, #4]
 8005cd8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	683a      	ldr	r2, [r7, #0]
 8005cde:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005ce6:	697b      	ldr	r3, [r7, #20]
 8005ce8:	2200      	movs	r2, #0
 8005cea:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cec:	7afb      	ldrb	r3, [r7, #11]
 8005cee:	f003 030f 	and.w	r3, r3, #15
 8005cf2:	b2da      	uxtb	r2, r3
 8005cf4:	697b      	ldr	r3, [r7, #20]
 8005cf6:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	799b      	ldrb	r3, [r3, #6]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d102      	bne.n	8005d06 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005d00:	687a      	ldr	r2, [r7, #4]
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005d06:	68fb      	ldr	r3, [r7, #12]
 8005d08:	6818      	ldr	r0, [r3, #0]
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	799b      	ldrb	r3, [r3, #6]
 8005d0e:	461a      	mov	r2, r3
 8005d10:	6979      	ldr	r1, [r7, #20]
 8005d12:	f004 f863 	bl	8009ddc <USB_EPStartXfer>

  return HAL_OK;
 8005d16:	2300      	movs	r3, #0
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}

08005d20 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
 8005d28:	460b      	mov	r3, r1
 8005d2a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005d2c:	78fb      	ldrb	r3, [r7, #3]
 8005d2e:	f003 020f 	and.w	r2, r3, #15
 8005d32:	6879      	ldr	r1, [r7, #4]
 8005d34:	4613      	mov	r3, r2
 8005d36:	00db      	lsls	r3, r3, #3
 8005d38:	4413      	add	r3, r2
 8005d3a:	009b      	lsls	r3, r3, #2
 8005d3c:	440b      	add	r3, r1
 8005d3e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005d42:	681b      	ldr	r3, [r3, #0]
}
 8005d44:	4618      	mov	r0, r3
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b086      	sub	sp, #24
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	60f8      	str	r0, [r7, #12]
 8005d58:	607a      	str	r2, [r7, #4]
 8005d5a:	603b      	str	r3, [r7, #0]
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d60:	7afb      	ldrb	r3, [r7, #11]
 8005d62:	f003 020f 	and.w	r2, r3, #15
 8005d66:	4613      	mov	r3, r2
 8005d68:	00db      	lsls	r3, r3, #3
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	3310      	adds	r3, #16
 8005d70:	68fa      	ldr	r2, [r7, #12]
 8005d72:	4413      	add	r3, r2
 8005d74:	3304      	adds	r3, #4
 8005d76:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005d78:	697b      	ldr	r3, [r7, #20]
 8005d7a:	687a      	ldr	r2, [r7, #4]
 8005d7c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005d7e:	697b      	ldr	r3, [r7, #20]
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005d84:	697b      	ldr	r3, [r7, #20]
 8005d86:	2200      	movs	r2, #0
 8005d88:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	2201      	movs	r2, #1
 8005d8e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d90:	7afb      	ldrb	r3, [r7, #11]
 8005d92:	f003 030f 	and.w	r3, r3, #15
 8005d96:	b2da      	uxtb	r2, r3
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	799b      	ldrb	r3, [r3, #6]
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d102      	bne.n	8005daa <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	6818      	ldr	r0, [r3, #0]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	799b      	ldrb	r3, [r3, #6]
 8005db2:	461a      	mov	r2, r3
 8005db4:	6979      	ldr	r1, [r7, #20]
 8005db6:	f004 f811 	bl	8009ddc <USB_EPStartXfer>

  return HAL_OK;
 8005dba:	2300      	movs	r3, #0
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3718      	adds	r7, #24
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b084      	sub	sp, #16
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
 8005dcc:	460b      	mov	r3, r1
 8005dce:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005dd0:	78fb      	ldrb	r3, [r7, #3]
 8005dd2:	f003 030f 	and.w	r3, r3, #15
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	7912      	ldrb	r2, [r2, #4]
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d901      	bls.n	8005de2 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e04f      	b.n	8005e82 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005de2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	da0f      	bge.n	8005e0a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005dea:	78fb      	ldrb	r3, [r7, #3]
 8005dec:	f003 020f 	and.w	r2, r3, #15
 8005df0:	4613      	mov	r3, r2
 8005df2:	00db      	lsls	r3, r3, #3
 8005df4:	4413      	add	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	3310      	adds	r3, #16
 8005dfa:	687a      	ldr	r2, [r7, #4]
 8005dfc:	4413      	add	r3, r2
 8005dfe:	3304      	adds	r3, #4
 8005e00:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	2201      	movs	r2, #1
 8005e06:	705a      	strb	r2, [r3, #1]
 8005e08:	e00d      	b.n	8005e26 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005e0a:	78fa      	ldrb	r2, [r7, #3]
 8005e0c:	4613      	mov	r3, r2
 8005e0e:	00db      	lsls	r3, r3, #3
 8005e10:	4413      	add	r3, r2
 8005e12:	009b      	lsls	r3, r3, #2
 8005e14:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e18:	687a      	ldr	r2, [r7, #4]
 8005e1a:	4413      	add	r3, r2
 8005e1c:	3304      	adds	r3, #4
 8005e1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2201      	movs	r2, #1
 8005e2a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005e2c:	78fb      	ldrb	r3, [r7, #3]
 8005e2e:	f003 030f 	and.w	r3, r3, #15
 8005e32:	b2da      	uxtb	r2, r3
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d101      	bne.n	8005e46 <HAL_PCD_EP_SetStall+0x82>
 8005e42:	2302      	movs	r3, #2
 8005e44:	e01d      	b.n	8005e82 <HAL_PCD_EP_SetStall+0xbe>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2201      	movs	r2, #1
 8005e4a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	68f9      	ldr	r1, [r7, #12]
 8005e54:	4618      	mov	r0, r3
 8005e56:	f004 fb9f 	bl	800a598 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005e5a:	78fb      	ldrb	r3, [r7, #3]
 8005e5c:	f003 030f 	and.w	r3, r3, #15
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d109      	bne.n	8005e78 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6818      	ldr	r0, [r3, #0]
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	7999      	ldrb	r1, [r3, #6]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005e72:	461a      	mov	r2, r3
 8005e74:	f004 fd90 	bl	800a998 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005e80:	2300      	movs	r3, #0
}
 8005e82:	4618      	mov	r0, r3
 8005e84:	3710      	adds	r7, #16
 8005e86:	46bd      	mov	sp, r7
 8005e88:	bd80      	pop	{r7, pc}

08005e8a <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005e8a:	b580      	push	{r7, lr}
 8005e8c:	b084      	sub	sp, #16
 8005e8e:	af00      	add	r7, sp, #0
 8005e90:	6078      	str	r0, [r7, #4]
 8005e92:	460b      	mov	r3, r1
 8005e94:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005e96:	78fb      	ldrb	r3, [r7, #3]
 8005e98:	f003 030f 	and.w	r3, r3, #15
 8005e9c:	687a      	ldr	r2, [r7, #4]
 8005e9e:	7912      	ldrb	r2, [r2, #4]
 8005ea0:	4293      	cmp	r3, r2
 8005ea2:	d901      	bls.n	8005ea8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e042      	b.n	8005f2e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005ea8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	da0f      	bge.n	8005ed0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005eb0:	78fb      	ldrb	r3, [r7, #3]
 8005eb2:	f003 020f 	and.w	r2, r3, #15
 8005eb6:	4613      	mov	r3, r2
 8005eb8:	00db      	lsls	r3, r3, #3
 8005eba:	4413      	add	r3, r2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	3310      	adds	r3, #16
 8005ec0:	687a      	ldr	r2, [r7, #4]
 8005ec2:	4413      	add	r3, r2
 8005ec4:	3304      	adds	r3, #4
 8005ec6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	2201      	movs	r2, #1
 8005ecc:	705a      	strb	r2, [r3, #1]
 8005ece:	e00f      	b.n	8005ef0 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ed0:	78fb      	ldrb	r3, [r7, #3]
 8005ed2:	f003 020f 	and.w	r2, r3, #15
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	00db      	lsls	r3, r3, #3
 8005eda:	4413      	add	r3, r2
 8005edc:	009b      	lsls	r3, r3, #2
 8005ede:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005ee2:	687a      	ldr	r2, [r7, #4]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	3304      	adds	r3, #4
 8005ee8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005ef6:	78fb      	ldrb	r3, [r7, #3]
 8005ef8:	f003 030f 	and.w	r3, r3, #15
 8005efc:	b2da      	uxtb	r2, r3
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d101      	bne.n	8005f10 <HAL_PCD_EP_ClrStall+0x86>
 8005f0c:	2302      	movs	r3, #2
 8005f0e:	e00e      	b.n	8005f2e <HAL_PCD_EP_ClrStall+0xa4>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2201      	movs	r2, #1
 8005f14:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	68f9      	ldr	r1, [r7, #12]
 8005f1e:	4618      	mov	r0, r3
 8005f20:	f004 fba8 	bl	800a674 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
}
 8005f2e:	4618      	mov	r0, r3
 8005f30:	3710      	adds	r7, #16
 8005f32:	46bd      	mov	sp, r7
 8005f34:	bd80      	pop	{r7, pc}

08005f36 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f36:	b580      	push	{r7, lr}
 8005f38:	b084      	sub	sp, #16
 8005f3a:	af00      	add	r7, sp, #0
 8005f3c:	6078      	str	r0, [r7, #4]
 8005f3e:	460b      	mov	r3, r1
 8005f40:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005f42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	da0c      	bge.n	8005f64 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f4a:	78fb      	ldrb	r3, [r7, #3]
 8005f4c:	f003 020f 	and.w	r2, r3, #15
 8005f50:	4613      	mov	r3, r2
 8005f52:	00db      	lsls	r3, r3, #3
 8005f54:	4413      	add	r3, r2
 8005f56:	009b      	lsls	r3, r3, #2
 8005f58:	3310      	adds	r3, #16
 8005f5a:	687a      	ldr	r2, [r7, #4]
 8005f5c:	4413      	add	r3, r2
 8005f5e:	3304      	adds	r3, #4
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	e00c      	b.n	8005f7e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f64:	78fb      	ldrb	r3, [r7, #3]
 8005f66:	f003 020f 	and.w	r2, r3, #15
 8005f6a:	4613      	mov	r3, r2
 8005f6c:	00db      	lsls	r3, r3, #3
 8005f6e:	4413      	add	r3, r2
 8005f70:	009b      	lsls	r3, r3, #2
 8005f72:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	4413      	add	r3, r2
 8005f7a:	3304      	adds	r3, #4
 8005f7c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68f9      	ldr	r1, [r7, #12]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f004 f9c7 	bl	800a318 <USB_EPStopXfer>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005f8e:	7afb      	ldrb	r3, [r7, #11]
}
 8005f90:	4618      	mov	r0, r3
 8005f92:	3710      	adds	r7, #16
 8005f94:	46bd      	mov	sp, r7
 8005f96:	bd80      	pop	{r7, pc}

08005f98 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b08a      	sub	sp, #40	@ 0x28
 8005f9c:	af02      	add	r7, sp, #8
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fa8:	697b      	ldr	r3, [r7, #20]
 8005faa:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005fac:	683a      	ldr	r2, [r7, #0]
 8005fae:	4613      	mov	r3, r2
 8005fb0:	00db      	lsls	r3, r3, #3
 8005fb2:	4413      	add	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	3310      	adds	r3, #16
 8005fb8:	687a      	ldr	r2, [r7, #4]
 8005fba:	4413      	add	r3, r2
 8005fbc:	3304      	adds	r3, #4
 8005fbe:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	695a      	ldr	r2, [r3, #20]
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d901      	bls.n	8005fd0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e06b      	b.n	80060a8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	691a      	ldr	r2, [r3, #16]
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	1ad3      	subs	r3, r2, r3
 8005fda:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005fdc:	68fb      	ldr	r3, [r7, #12]
 8005fde:	689b      	ldr	r3, [r3, #8]
 8005fe0:	69fa      	ldr	r2, [r7, #28]
 8005fe2:	429a      	cmp	r2, r3
 8005fe4:	d902      	bls.n	8005fec <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	689b      	ldr	r3, [r3, #8]
 8005fea:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005fec:	69fb      	ldr	r3, [r7, #28]
 8005fee:	3303      	adds	r3, #3
 8005ff0:	089b      	lsrs	r3, r3, #2
 8005ff2:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ff4:	e02a      	b.n	800604c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005ff6:	68fb      	ldr	r3, [r7, #12]
 8005ff8:	691a      	ldr	r2, [r3, #16]
 8005ffa:	68fb      	ldr	r3, [r7, #12]
 8005ffc:	695b      	ldr	r3, [r3, #20]
 8005ffe:	1ad3      	subs	r3, r2, r3
 8006000:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	69fa      	ldr	r2, [r7, #28]
 8006008:	429a      	cmp	r2, r3
 800600a:	d902      	bls.n	8006012 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8006012:	69fb      	ldr	r3, [r7, #28]
 8006014:	3303      	adds	r3, #3
 8006016:	089b      	lsrs	r3, r3, #2
 8006018:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	68d9      	ldr	r1, [r3, #12]
 800601e:	683b      	ldr	r3, [r7, #0]
 8006020:	b2da      	uxtb	r2, r3
 8006022:	69fb      	ldr	r3, [r7, #28]
 8006024:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 800602a:	9300      	str	r3, [sp, #0]
 800602c:	4603      	mov	r3, r0
 800602e:	6978      	ldr	r0, [r7, #20]
 8006030:	f004 fa1c 	bl	800a46c <USB_WritePacket>

    ep->xfer_buff  += len;
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	68da      	ldr	r2, [r3, #12]
 8006038:	69fb      	ldr	r3, [r7, #28]
 800603a:	441a      	add	r2, r3
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	695a      	ldr	r2, [r3, #20]
 8006044:	69fb      	ldr	r3, [r7, #28]
 8006046:	441a      	add	r2, r3
 8006048:	68fb      	ldr	r3, [r7, #12]
 800604a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	015a      	lsls	r2, r3, #5
 8006050:	693b      	ldr	r3, [r7, #16]
 8006052:	4413      	add	r3, r2
 8006054:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006058:	699b      	ldr	r3, [r3, #24]
 800605a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	429a      	cmp	r2, r3
 8006060:	d809      	bhi.n	8006076 <PCD_WriteEmptyTxFifo+0xde>
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	695a      	ldr	r2, [r3, #20]
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800606a:	429a      	cmp	r2, r3
 800606c:	d203      	bcs.n	8006076 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d1bf      	bne.n	8005ff6 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	695b      	ldr	r3, [r3, #20]
 800607e:	429a      	cmp	r2, r3
 8006080:	d811      	bhi.n	80060a6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006082:	683b      	ldr	r3, [r7, #0]
 8006084:	f003 030f 	and.w	r3, r3, #15
 8006088:	2201      	movs	r2, #1
 800608a:	fa02 f303 	lsl.w	r3, r2, r3
 800608e:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8006090:	693b      	ldr	r3, [r7, #16]
 8006092:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006096:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	43db      	mvns	r3, r3
 800609c:	6939      	ldr	r1, [r7, #16]
 800609e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80060a2:	4013      	ands	r3, r2
 80060a4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80060a6:	2300      	movs	r3, #0
}
 80060a8:	4618      	mov	r0, r3
 80060aa:	3720      	adds	r7, #32
 80060ac:	46bd      	mov	sp, r7
 80060ae:	bd80      	pop	{r7, pc}

080060b0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80060b0:	b580      	push	{r7, lr}
 80060b2:	b088      	sub	sp, #32
 80060b4:	af00      	add	r7, sp, #0
 80060b6:	6078      	str	r0, [r7, #4]
 80060b8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060c0:	69fb      	ldr	r3, [r7, #28]
 80060c2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	333c      	adds	r3, #60	@ 0x3c
 80060c8:	3304      	adds	r3, #4
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	015a      	lsls	r2, r3, #5
 80060d2:	69bb      	ldr	r3, [r7, #24]
 80060d4:	4413      	add	r3, r2
 80060d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060da:	689b      	ldr	r3, [r3, #8]
 80060dc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	799b      	ldrb	r3, [r3, #6]
 80060e2:	2b01      	cmp	r3, #1
 80060e4:	d17b      	bne.n	80061de <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80060e6:	693b      	ldr	r3, [r7, #16]
 80060e8:	f003 0308 	and.w	r3, r3, #8
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d015      	beq.n	800611c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	4a61      	ldr	r2, [pc, #388]	@ (8006278 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	f240 80b9 	bls.w	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80060fa:	693b      	ldr	r3, [r7, #16]
 80060fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006100:	2b00      	cmp	r3, #0
 8006102:	f000 80b3 	beq.w	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	015a      	lsls	r2, r3, #5
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	4413      	add	r3, r2
 800610e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006112:	461a      	mov	r2, r3
 8006114:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006118:	6093      	str	r3, [r2, #8]
 800611a:	e0a7      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 800611c:	693b      	ldr	r3, [r7, #16]
 800611e:	f003 0320 	and.w	r3, r3, #32
 8006122:	2b00      	cmp	r3, #0
 8006124:	d009      	beq.n	800613a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006126:	683b      	ldr	r3, [r7, #0]
 8006128:	015a      	lsls	r2, r3, #5
 800612a:	69bb      	ldr	r3, [r7, #24]
 800612c:	4413      	add	r3, r2
 800612e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006132:	461a      	mov	r2, r3
 8006134:	2320      	movs	r3, #32
 8006136:	6093      	str	r3, [r2, #8]
 8006138:	e098      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 800613a:	693b      	ldr	r3, [r7, #16]
 800613c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006140:	2b00      	cmp	r3, #0
 8006142:	f040 8093 	bne.w	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	4a4b      	ldr	r2, [pc, #300]	@ (8006278 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800614a:	4293      	cmp	r3, r2
 800614c:	d90f      	bls.n	800616e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00a      	beq.n	800616e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006158:	683b      	ldr	r3, [r7, #0]
 800615a:	015a      	lsls	r2, r3, #5
 800615c:	69bb      	ldr	r3, [r7, #24]
 800615e:	4413      	add	r3, r2
 8006160:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006164:	461a      	mov	r2, r3
 8006166:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800616a:	6093      	str	r3, [r2, #8]
 800616c:	e07e      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	4613      	mov	r3, r2
 8006172:	00db      	lsls	r3, r3, #3
 8006174:	4413      	add	r3, r2
 8006176:	009b      	lsls	r3, r3, #2
 8006178:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	4413      	add	r3, r2
 8006180:	3304      	adds	r3, #4
 8006182:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	6a1a      	ldr	r2, [r3, #32]
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	0159      	lsls	r1, r3, #5
 800618c:	69bb      	ldr	r3, [r7, #24]
 800618e:	440b      	add	r3, r1
 8006190:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800619a:	1ad2      	subs	r2, r2, r3
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80061a0:	683b      	ldr	r3, [r7, #0]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d114      	bne.n	80061d0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	691b      	ldr	r3, [r3, #16]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d109      	bne.n	80061c2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	6818      	ldr	r0, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80061b8:	461a      	mov	r2, r3
 80061ba:	2101      	movs	r1, #1
 80061bc:	f004 fbec 	bl	800a998 <USB_EP0_OutStart>
 80061c0:	e006      	b.n	80061d0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	68da      	ldr	r2, [r3, #12]
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	695b      	ldr	r3, [r3, #20]
 80061ca:	441a      	add	r2, r3
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80061d0:	683b      	ldr	r3, [r7, #0]
 80061d2:	b2db      	uxtb	r3, r3
 80061d4:	4619      	mov	r1, r3
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f006 fe68 	bl	800ceac <HAL_PCD_DataOutStageCallback>
 80061dc:	e046      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80061de:	697b      	ldr	r3, [r7, #20]
 80061e0:	4a26      	ldr	r2, [pc, #152]	@ (800627c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80061e2:	4293      	cmp	r3, r2
 80061e4:	d124      	bne.n	8006230 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d00a      	beq.n	8006206 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	015a      	lsls	r2, r3, #5
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	4413      	add	r3, r2
 80061f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061fc:	461a      	mov	r2, r3
 80061fe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006202:	6093      	str	r3, [r2, #8]
 8006204:	e032      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	f003 0320 	and.w	r3, r3, #32
 800620c:	2b00      	cmp	r3, #0
 800620e:	d008      	beq.n	8006222 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	015a      	lsls	r2, r3, #5
 8006214:	69bb      	ldr	r3, [r7, #24]
 8006216:	4413      	add	r3, r2
 8006218:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800621c:	461a      	mov	r2, r3
 800621e:	2320      	movs	r3, #32
 8006220:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006222:	683b      	ldr	r3, [r7, #0]
 8006224:	b2db      	uxtb	r3, r3
 8006226:	4619      	mov	r1, r3
 8006228:	6878      	ldr	r0, [r7, #4]
 800622a:	f006 fe3f 	bl	800ceac <HAL_PCD_DataOutStageCallback>
 800622e:	e01d      	b.n	800626c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8006230:	683b      	ldr	r3, [r7, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d114      	bne.n	8006260 <PCD_EP_OutXfrComplete_int+0x1b0>
 8006236:	6879      	ldr	r1, [r7, #4]
 8006238:	683a      	ldr	r2, [r7, #0]
 800623a:	4613      	mov	r3, r2
 800623c:	00db      	lsls	r3, r3, #3
 800623e:	4413      	add	r3, r2
 8006240:	009b      	lsls	r3, r3, #2
 8006242:	440b      	add	r3, r1
 8006244:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d108      	bne.n	8006260 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6818      	ldr	r0, [r3, #0]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006258:	461a      	mov	r2, r3
 800625a:	2100      	movs	r1, #0
 800625c:	f004 fb9c 	bl	800a998 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	b2db      	uxtb	r3, r3
 8006264:	4619      	mov	r1, r3
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f006 fe20 	bl	800ceac <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800626c:	2300      	movs	r3, #0
}
 800626e:	4618      	mov	r0, r3
 8006270:	3720      	adds	r7, #32
 8006272:	46bd      	mov	sp, r7
 8006274:	bd80      	pop	{r7, pc}
 8006276:	bf00      	nop
 8006278:	4f54300a 	.word	0x4f54300a
 800627c:	4f54310a 	.word	0x4f54310a

08006280 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006280:	b580      	push	{r7, lr}
 8006282:	b086      	sub	sp, #24
 8006284:	af00      	add	r7, sp, #0
 8006286:	6078      	str	r0, [r7, #4]
 8006288:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006290:	697b      	ldr	r3, [r7, #20]
 8006292:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	333c      	adds	r3, #60	@ 0x3c
 8006298:	3304      	adds	r3, #4
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	015a      	lsls	r2, r3, #5
 80062a2:	693b      	ldr	r3, [r7, #16]
 80062a4:	4413      	add	r3, r2
 80062a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062aa:	689b      	ldr	r3, [r3, #8]
 80062ac:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	4a15      	ldr	r2, [pc, #84]	@ (8006308 <PCD_EP_OutSetupPacket_int+0x88>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d90e      	bls.n	80062d4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d009      	beq.n	80062d4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	015a      	lsls	r2, r3, #5
 80062c4:	693b      	ldr	r3, [r7, #16]
 80062c6:	4413      	add	r3, r2
 80062c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062cc:	461a      	mov	r2, r3
 80062ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062d2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f006 fdd7 	bl	800ce88 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	4a0a      	ldr	r2, [pc, #40]	@ (8006308 <PCD_EP_OutSetupPacket_int+0x88>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d90c      	bls.n	80062fc <PCD_EP_OutSetupPacket_int+0x7c>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	799b      	ldrb	r3, [r3, #6]
 80062e6:	2b01      	cmp	r3, #1
 80062e8:	d108      	bne.n	80062fc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	6818      	ldr	r0, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80062f4:	461a      	mov	r2, r3
 80062f6:	2101      	movs	r1, #1
 80062f8:	f004 fb4e 	bl	800a998 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3718      	adds	r7, #24
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	4f54300a 	.word	0x4f54300a

0800630c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 800630c:	b480      	push	{r7}
 800630e:	b085      	sub	sp, #20
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	460b      	mov	r3, r1
 8006316:	70fb      	strb	r3, [r7, #3]
 8006318:	4613      	mov	r3, r2
 800631a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006322:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8006324:	78fb      	ldrb	r3, [r7, #3]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d107      	bne.n	800633a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800632a:	883b      	ldrh	r3, [r7, #0]
 800632c:	0419      	lsls	r1, r3, #16
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68ba      	ldr	r2, [r7, #8]
 8006334:	430a      	orrs	r2, r1
 8006336:	629a      	str	r2, [r3, #40]	@ 0x28
 8006338:	e028      	b.n	800638c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006340:	0c1b      	lsrs	r3, r3, #16
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	4413      	add	r3, r2
 8006346:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006348:	2300      	movs	r3, #0
 800634a:	73fb      	strb	r3, [r7, #15]
 800634c:	e00d      	b.n	800636a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681a      	ldr	r2, [r3, #0]
 8006352:	7bfb      	ldrb	r3, [r7, #15]
 8006354:	3340      	adds	r3, #64	@ 0x40
 8006356:	009b      	lsls	r3, r3, #2
 8006358:	4413      	add	r3, r2
 800635a:	685b      	ldr	r3, [r3, #4]
 800635c:	0c1b      	lsrs	r3, r3, #16
 800635e:	68ba      	ldr	r2, [r7, #8]
 8006360:	4413      	add	r3, r2
 8006362:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006364:	7bfb      	ldrb	r3, [r7, #15]
 8006366:	3301      	adds	r3, #1
 8006368:	73fb      	strb	r3, [r7, #15]
 800636a:	7bfa      	ldrb	r2, [r7, #15]
 800636c:	78fb      	ldrb	r3, [r7, #3]
 800636e:	3b01      	subs	r3, #1
 8006370:	429a      	cmp	r2, r3
 8006372:	d3ec      	bcc.n	800634e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006374:	883b      	ldrh	r3, [r7, #0]
 8006376:	0418      	lsls	r0, r3, #16
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6819      	ldr	r1, [r3, #0]
 800637c:	78fb      	ldrb	r3, [r7, #3]
 800637e:	3b01      	subs	r3, #1
 8006380:	68ba      	ldr	r2, [r7, #8]
 8006382:	4302      	orrs	r2, r0
 8006384:	3340      	adds	r3, #64	@ 0x40
 8006386:	009b      	lsls	r3, r3, #2
 8006388:	440b      	add	r3, r1
 800638a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3714      	adds	r7, #20
 8006392:	46bd      	mov	sp, r7
 8006394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006398:	4770      	bx	lr

0800639a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800639a:	b480      	push	{r7}
 800639c:	b083      	sub	sp, #12
 800639e:	af00      	add	r7, sp, #0
 80063a0:	6078      	str	r0, [r7, #4]
 80063a2:	460b      	mov	r3, r1
 80063a4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	887a      	ldrh	r2, [r7, #2]
 80063ac:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80063ae:	2300      	movs	r3, #0
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063ba:	4770      	bx	lr

080063bc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	460b      	mov	r3, r1
 80063c6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80063c8:	bf00      	nop
 80063ca:	370c      	adds	r7, #12
 80063cc:	46bd      	mov	sp, r7
 80063ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d2:	4770      	bx	lr

080063d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80063d4:	b580      	push	{r7, lr}
 80063d6:	b086      	sub	sp, #24
 80063d8:	af00      	add	r7, sp, #0
 80063da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d101      	bne.n	80063e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	e267      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d075      	beq.n	80064de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80063f2:	4b88      	ldr	r3, [pc, #544]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80063f4:	689b      	ldr	r3, [r3, #8]
 80063f6:	f003 030c 	and.w	r3, r3, #12
 80063fa:	2b04      	cmp	r3, #4
 80063fc:	d00c      	beq.n	8006418 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80063fe:	4b85      	ldr	r3, [pc, #532]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006406:	2b08      	cmp	r3, #8
 8006408:	d112      	bne.n	8006430 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800640a:	4b82      	ldr	r3, [pc, #520]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800640c:	685b      	ldr	r3, [r3, #4]
 800640e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006412:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006416:	d10b      	bne.n	8006430 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006418:	4b7e      	ldr	r3, [pc, #504]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006420:	2b00      	cmp	r3, #0
 8006422:	d05b      	beq.n	80064dc <HAL_RCC_OscConfig+0x108>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d157      	bne.n	80064dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800642c:	2301      	movs	r3, #1
 800642e:	e242      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	685b      	ldr	r3, [r3, #4]
 8006434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006438:	d106      	bne.n	8006448 <HAL_RCC_OscConfig+0x74>
 800643a:	4b76      	ldr	r3, [pc, #472]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	4a75      	ldr	r2, [pc, #468]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006440:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006444:	6013      	str	r3, [r2, #0]
 8006446:	e01d      	b.n	8006484 <HAL_RCC_OscConfig+0xb0>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	685b      	ldr	r3, [r3, #4]
 800644c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006450:	d10c      	bne.n	800646c <HAL_RCC_OscConfig+0x98>
 8006452:	4b70      	ldr	r3, [pc, #448]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a6f      	ldr	r2, [pc, #444]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006458:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800645c:	6013      	str	r3, [r2, #0]
 800645e:	4b6d      	ldr	r3, [pc, #436]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a6c      	ldr	r2, [pc, #432]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006464:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006468:	6013      	str	r3, [r2, #0]
 800646a:	e00b      	b.n	8006484 <HAL_RCC_OscConfig+0xb0>
 800646c:	4b69      	ldr	r3, [pc, #420]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	4a68      	ldr	r2, [pc, #416]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006472:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006476:	6013      	str	r3, [r2, #0]
 8006478:	4b66      	ldr	r3, [pc, #408]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	4a65      	ldr	r2, [pc, #404]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 800647e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006482:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d013      	beq.n	80064b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800648c:	f7fd fb52 	bl	8003b34 <HAL_GetTick>
 8006490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006492:	e008      	b.n	80064a6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006494:	f7fd fb4e 	bl	8003b34 <HAL_GetTick>
 8006498:	4602      	mov	r2, r0
 800649a:	693b      	ldr	r3, [r7, #16]
 800649c:	1ad3      	subs	r3, r2, r3
 800649e:	2b64      	cmp	r3, #100	@ 0x64
 80064a0:	d901      	bls.n	80064a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80064a2:	2303      	movs	r3, #3
 80064a4:	e207      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064a6:	4b5b      	ldr	r3, [pc, #364]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d0f0      	beq.n	8006494 <HAL_RCC_OscConfig+0xc0>
 80064b2:	e014      	b.n	80064de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80064b4:	f7fd fb3e 	bl	8003b34 <HAL_GetTick>
 80064b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ba:	e008      	b.n	80064ce <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80064bc:	f7fd fb3a 	bl	8003b34 <HAL_GetTick>
 80064c0:	4602      	mov	r2, r0
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	1ad3      	subs	r3, r2, r3
 80064c6:	2b64      	cmp	r3, #100	@ 0x64
 80064c8:	d901      	bls.n	80064ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80064ca:	2303      	movs	r3, #3
 80064cc:	e1f3      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80064ce:	4b51      	ldr	r3, [pc, #324]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d1f0      	bne.n	80064bc <HAL_RCC_OscConfig+0xe8>
 80064da:	e000      	b.n	80064de <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f003 0302 	and.w	r3, r3, #2
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d063      	beq.n	80065b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064ea:	4b4a      	ldr	r3, [pc, #296]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80064ec:	689b      	ldr	r3, [r3, #8]
 80064ee:	f003 030c 	and.w	r3, r3, #12
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d00b      	beq.n	800650e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80064f6:	4b47      	ldr	r3, [pc, #284]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80064f8:	689b      	ldr	r3, [r3, #8]
 80064fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80064fe:	2b08      	cmp	r3, #8
 8006500:	d11c      	bne.n	800653c <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006502:	4b44      	ldr	r3, [pc, #272]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800650a:	2b00      	cmp	r3, #0
 800650c:	d116      	bne.n	800653c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800650e:	4b41      	ldr	r3, [pc, #260]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	f003 0302 	and.w	r3, r3, #2
 8006516:	2b00      	cmp	r3, #0
 8006518:	d005      	beq.n	8006526 <HAL_RCC_OscConfig+0x152>
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	68db      	ldr	r3, [r3, #12]
 800651e:	2b01      	cmp	r3, #1
 8006520:	d001      	beq.n	8006526 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e1c7      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006526:	4b3b      	ldr	r3, [pc, #236]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	691b      	ldr	r3, [r3, #16]
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	4937      	ldr	r1, [pc, #220]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006536:	4313      	orrs	r3, r2
 8006538:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800653a:	e03a      	b.n	80065b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	68db      	ldr	r3, [r3, #12]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d020      	beq.n	8006586 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006544:	4b34      	ldr	r3, [pc, #208]	@ (8006618 <HAL_RCC_OscConfig+0x244>)
 8006546:	2201      	movs	r2, #1
 8006548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800654a:	f7fd faf3 	bl	8003b34 <HAL_GetTick>
 800654e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006550:	e008      	b.n	8006564 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006552:	f7fd faef 	bl	8003b34 <HAL_GetTick>
 8006556:	4602      	mov	r2, r0
 8006558:	693b      	ldr	r3, [r7, #16]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d901      	bls.n	8006564 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e1a8      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006564:	4b2b      	ldr	r3, [pc, #172]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0302 	and.w	r3, r3, #2
 800656c:	2b00      	cmp	r3, #0
 800656e:	d0f0      	beq.n	8006552 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006570:	4b28      	ldr	r3, [pc, #160]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	4925      	ldr	r1, [pc, #148]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 8006580:	4313      	orrs	r3, r2
 8006582:	600b      	str	r3, [r1, #0]
 8006584:	e015      	b.n	80065b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006586:	4b24      	ldr	r3, [pc, #144]	@ (8006618 <HAL_RCC_OscConfig+0x244>)
 8006588:	2200      	movs	r2, #0
 800658a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800658c:	f7fd fad2 	bl	8003b34 <HAL_GetTick>
 8006590:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006592:	e008      	b.n	80065a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006594:	f7fd face 	bl	8003b34 <HAL_GetTick>
 8006598:	4602      	mov	r2, r0
 800659a:	693b      	ldr	r3, [r7, #16]
 800659c:	1ad3      	subs	r3, r2, r3
 800659e:	2b02      	cmp	r3, #2
 80065a0:	d901      	bls.n	80065a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80065a2:	2303      	movs	r3, #3
 80065a4:	e187      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80065a6:	4b1b      	ldr	r3, [pc, #108]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d1f0      	bne.n	8006594 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	f003 0308 	and.w	r3, r3, #8
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d036      	beq.n	800662c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	695b      	ldr	r3, [r3, #20]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d016      	beq.n	80065f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80065c6:	4b15      	ldr	r3, [pc, #84]	@ (800661c <HAL_RCC_OscConfig+0x248>)
 80065c8:	2201      	movs	r2, #1
 80065ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065cc:	f7fd fab2 	bl	8003b34 <HAL_GetTick>
 80065d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065d2:	e008      	b.n	80065e6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80065d4:	f7fd faae 	bl	8003b34 <HAL_GetTick>
 80065d8:	4602      	mov	r2, r0
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	1ad3      	subs	r3, r2, r3
 80065de:	2b02      	cmp	r3, #2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e167      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80065e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006614 <HAL_RCC_OscConfig+0x240>)
 80065e8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d0f0      	beq.n	80065d4 <HAL_RCC_OscConfig+0x200>
 80065f2:	e01b      	b.n	800662c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80065f4:	4b09      	ldr	r3, [pc, #36]	@ (800661c <HAL_RCC_OscConfig+0x248>)
 80065f6:	2200      	movs	r2, #0
 80065f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065fa:	f7fd fa9b 	bl	8003b34 <HAL_GetTick>
 80065fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006600:	e00e      	b.n	8006620 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006602:	f7fd fa97 	bl	8003b34 <HAL_GetTick>
 8006606:	4602      	mov	r2, r0
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	2b02      	cmp	r3, #2
 800660e:	d907      	bls.n	8006620 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006610:	2303      	movs	r3, #3
 8006612:	e150      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
 8006614:	40023800 	.word	0x40023800
 8006618:	42470000 	.word	0x42470000
 800661c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006620:	4b88      	ldr	r3, [pc, #544]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006622:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006624:	f003 0302 	and.w	r3, r3, #2
 8006628:	2b00      	cmp	r3, #0
 800662a:	d1ea      	bne.n	8006602 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	f003 0304 	and.w	r3, r3, #4
 8006634:	2b00      	cmp	r3, #0
 8006636:	f000 8097 	beq.w	8006768 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800663a:	2300      	movs	r3, #0
 800663c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800663e:	4b81      	ldr	r3, [pc, #516]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006640:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006642:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006646:	2b00      	cmp	r3, #0
 8006648:	d10f      	bne.n	800666a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800664a:	2300      	movs	r3, #0
 800664c:	60bb      	str	r3, [r7, #8]
 800664e:	4b7d      	ldr	r3, [pc, #500]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006652:	4a7c      	ldr	r2, [pc, #496]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006654:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006658:	6413      	str	r3, [r2, #64]	@ 0x40
 800665a:	4b7a      	ldr	r3, [pc, #488]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 800665c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800665e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006662:	60bb      	str	r3, [r7, #8]
 8006664:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006666:	2301      	movs	r3, #1
 8006668:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800666a:	4b77      	ldr	r3, [pc, #476]	@ (8006848 <HAL_RCC_OscConfig+0x474>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006672:	2b00      	cmp	r3, #0
 8006674:	d118      	bne.n	80066a8 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006676:	4b74      	ldr	r3, [pc, #464]	@ (8006848 <HAL_RCC_OscConfig+0x474>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a73      	ldr	r2, [pc, #460]	@ (8006848 <HAL_RCC_OscConfig+0x474>)
 800667c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006680:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006682:	f7fd fa57 	bl	8003b34 <HAL_GetTick>
 8006686:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006688:	e008      	b.n	800669c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800668a:	f7fd fa53 	bl	8003b34 <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	2b02      	cmp	r3, #2
 8006696:	d901      	bls.n	800669c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e10c      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800669c:	4b6a      	ldr	r3, [pc, #424]	@ (8006848 <HAL_RCC_OscConfig+0x474>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d0f0      	beq.n	800668a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d106      	bne.n	80066be <HAL_RCC_OscConfig+0x2ea>
 80066b0:	4b64      	ldr	r3, [pc, #400]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066b4:	4a63      	ldr	r2, [pc, #396]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066b6:	f043 0301 	orr.w	r3, r3, #1
 80066ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80066bc:	e01c      	b.n	80066f8 <HAL_RCC_OscConfig+0x324>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	689b      	ldr	r3, [r3, #8]
 80066c2:	2b05      	cmp	r3, #5
 80066c4:	d10c      	bne.n	80066e0 <HAL_RCC_OscConfig+0x30c>
 80066c6:	4b5f      	ldr	r3, [pc, #380]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066ca:	4a5e      	ldr	r2, [pc, #376]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066cc:	f043 0304 	orr.w	r3, r3, #4
 80066d0:	6713      	str	r3, [r2, #112]	@ 0x70
 80066d2:	4b5c      	ldr	r3, [pc, #368]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066d6:	4a5b      	ldr	r2, [pc, #364]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066d8:	f043 0301 	orr.w	r3, r3, #1
 80066dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80066de:	e00b      	b.n	80066f8 <HAL_RCC_OscConfig+0x324>
 80066e0:	4b58      	ldr	r3, [pc, #352]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066e4:	4a57      	ldr	r2, [pc, #348]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066e6:	f023 0301 	bic.w	r3, r3, #1
 80066ea:	6713      	str	r3, [r2, #112]	@ 0x70
 80066ec:	4b55      	ldr	r3, [pc, #340]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066f0:	4a54      	ldr	r2, [pc, #336]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80066f2:	f023 0304 	bic.w	r3, r3, #4
 80066f6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	689b      	ldr	r3, [r3, #8]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d015      	beq.n	800672c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006700:	f7fd fa18 	bl	8003b34 <HAL_GetTick>
 8006704:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006706:	e00a      	b.n	800671e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006708:	f7fd fa14 	bl	8003b34 <HAL_GetTick>
 800670c:	4602      	mov	r2, r0
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	1ad3      	subs	r3, r2, r3
 8006712:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006716:	4293      	cmp	r3, r2
 8006718:	d901      	bls.n	800671e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800671a:	2303      	movs	r3, #3
 800671c:	e0cb      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800671e:	4b49      	ldr	r3, [pc, #292]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006720:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d0ee      	beq.n	8006708 <HAL_RCC_OscConfig+0x334>
 800672a:	e014      	b.n	8006756 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800672c:	f7fd fa02 	bl	8003b34 <HAL_GetTick>
 8006730:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006732:	e00a      	b.n	800674a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006734:	f7fd f9fe 	bl	8003b34 <HAL_GetTick>
 8006738:	4602      	mov	r2, r0
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	1ad3      	subs	r3, r2, r3
 800673e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006742:	4293      	cmp	r3, r2
 8006744:	d901      	bls.n	800674a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8006746:	2303      	movs	r3, #3
 8006748:	e0b5      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800674a:	4b3e      	ldr	r3, [pc, #248]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 800674c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800674e:	f003 0302 	and.w	r3, r3, #2
 8006752:	2b00      	cmp	r3, #0
 8006754:	d1ee      	bne.n	8006734 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006756:	7dfb      	ldrb	r3, [r7, #23]
 8006758:	2b01      	cmp	r3, #1
 800675a:	d105      	bne.n	8006768 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800675c:	4b39      	ldr	r3, [pc, #228]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 800675e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006760:	4a38      	ldr	r2, [pc, #224]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006762:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006766:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	699b      	ldr	r3, [r3, #24]
 800676c:	2b00      	cmp	r3, #0
 800676e:	f000 80a1 	beq.w	80068b4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8006772:	4b34      	ldr	r3, [pc, #208]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 8006774:	689b      	ldr	r3, [r3, #8]
 8006776:	f003 030c 	and.w	r3, r3, #12
 800677a:	2b08      	cmp	r3, #8
 800677c:	d05c      	beq.n	8006838 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	699b      	ldr	r3, [r3, #24]
 8006782:	2b02      	cmp	r3, #2
 8006784:	d141      	bne.n	800680a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006786:	4b31      	ldr	r3, [pc, #196]	@ (800684c <HAL_RCC_OscConfig+0x478>)
 8006788:	2200      	movs	r2, #0
 800678a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800678c:	f7fd f9d2 	bl	8003b34 <HAL_GetTick>
 8006790:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006792:	e008      	b.n	80067a6 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006794:	f7fd f9ce 	bl	8003b34 <HAL_GetTick>
 8006798:	4602      	mov	r2, r0
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	1ad3      	subs	r3, r2, r3
 800679e:	2b02      	cmp	r3, #2
 80067a0:	d901      	bls.n	80067a6 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80067a2:	2303      	movs	r3, #3
 80067a4:	e087      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80067a6:	4b27      	ldr	r3, [pc, #156]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1f0      	bne.n	8006794 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	69da      	ldr	r2, [r3, #28]
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a1b      	ldr	r3, [r3, #32]
 80067ba:	431a      	orrs	r2, r3
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067c0:	019b      	lsls	r3, r3, #6
 80067c2:	431a      	orrs	r2, r3
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067c8:	085b      	lsrs	r3, r3, #1
 80067ca:	3b01      	subs	r3, #1
 80067cc:	041b      	lsls	r3, r3, #16
 80067ce:	431a      	orrs	r2, r3
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067d4:	061b      	lsls	r3, r3, #24
 80067d6:	491b      	ldr	r1, [pc, #108]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80067d8:	4313      	orrs	r3, r2
 80067da:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80067dc:	4b1b      	ldr	r3, [pc, #108]	@ (800684c <HAL_RCC_OscConfig+0x478>)
 80067de:	2201      	movs	r2, #1
 80067e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80067e2:	f7fd f9a7 	bl	8003b34 <HAL_GetTick>
 80067e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067e8:	e008      	b.n	80067fc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067ea:	f7fd f9a3 	bl	8003b34 <HAL_GetTick>
 80067ee:	4602      	mov	r2, r0
 80067f0:	693b      	ldr	r3, [r7, #16]
 80067f2:	1ad3      	subs	r3, r2, r3
 80067f4:	2b02      	cmp	r3, #2
 80067f6:	d901      	bls.n	80067fc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80067f8:	2303      	movs	r3, #3
 80067fa:	e05c      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067fc:	4b11      	ldr	r3, [pc, #68]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d0f0      	beq.n	80067ea <HAL_RCC_OscConfig+0x416>
 8006808:	e054      	b.n	80068b4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800680a:	4b10      	ldr	r3, [pc, #64]	@ (800684c <HAL_RCC_OscConfig+0x478>)
 800680c:	2200      	movs	r2, #0
 800680e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006810:	f7fd f990 	bl	8003b34 <HAL_GetTick>
 8006814:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006816:	e008      	b.n	800682a <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006818:	f7fd f98c 	bl	8003b34 <HAL_GetTick>
 800681c:	4602      	mov	r2, r0
 800681e:	693b      	ldr	r3, [r7, #16]
 8006820:	1ad3      	subs	r3, r2, r3
 8006822:	2b02      	cmp	r3, #2
 8006824:	d901      	bls.n	800682a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8006826:	2303      	movs	r3, #3
 8006828:	e045      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800682a:	4b06      	ldr	r3, [pc, #24]	@ (8006844 <HAL_RCC_OscConfig+0x470>)
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1f0      	bne.n	8006818 <HAL_RCC_OscConfig+0x444>
 8006836:	e03d      	b.n	80068b4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	2b01      	cmp	r3, #1
 800683e:	d107      	bne.n	8006850 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e038      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
 8006844:	40023800 	.word	0x40023800
 8006848:	40007000 	.word	0x40007000
 800684c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006850:	4b1b      	ldr	r3, [pc, #108]	@ (80068c0 <HAL_RCC_OscConfig+0x4ec>)
 8006852:	685b      	ldr	r3, [r3, #4]
 8006854:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	699b      	ldr	r3, [r3, #24]
 800685a:	2b01      	cmp	r3, #1
 800685c:	d028      	beq.n	80068b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006868:	429a      	cmp	r2, r3
 800686a:	d121      	bne.n	80068b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006876:	429a      	cmp	r2, r3
 8006878:	d11a      	bne.n	80068b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800687a:	68fa      	ldr	r2, [r7, #12]
 800687c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006880:	4013      	ands	r3, r2
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006886:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006888:	4293      	cmp	r3, r2
 800688a:	d111      	bne.n	80068b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006896:	085b      	lsrs	r3, r3, #1
 8006898:	3b01      	subs	r3, #1
 800689a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800689c:	429a      	cmp	r2, r3
 800689e:	d107      	bne.n	80068b0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068aa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80068ac:	429a      	cmp	r2, r3
 80068ae:	d001      	beq.n	80068b4 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80068b0:	2301      	movs	r3, #1
 80068b2:	e000      	b.n	80068b6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80068b4:	2300      	movs	r3, #0
}
 80068b6:	4618      	mov	r0, r3
 80068b8:	3718      	adds	r7, #24
 80068ba:	46bd      	mov	sp, r7
 80068bc:	bd80      	pop	{r7, pc}
 80068be:	bf00      	nop
 80068c0:	40023800 	.word	0x40023800

080068c4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80068c4:	b580      	push	{r7, lr}
 80068c6:	b084      	sub	sp, #16
 80068c8:	af00      	add	r7, sp, #0
 80068ca:	6078      	str	r0, [r7, #4]
 80068cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d101      	bne.n	80068d8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80068d4:	2301      	movs	r3, #1
 80068d6:	e0cc      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80068d8:	4b68      	ldr	r3, [pc, #416]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	f003 0307 	and.w	r3, r3, #7
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d90c      	bls.n	8006900 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80068e6:	4b65      	ldr	r3, [pc, #404]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	b2d2      	uxtb	r2, r2
 80068ec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80068ee:	4b63      	ldr	r3, [pc, #396]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	f003 0307 	and.w	r3, r3, #7
 80068f6:	683a      	ldr	r2, [r7, #0]
 80068f8:	429a      	cmp	r2, r3
 80068fa:	d001      	beq.n	8006900 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e0b8      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f003 0302 	and.w	r3, r3, #2
 8006908:	2b00      	cmp	r3, #0
 800690a:	d020      	beq.n	800694e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f003 0304 	and.w	r3, r3, #4
 8006914:	2b00      	cmp	r3, #0
 8006916:	d005      	beq.n	8006924 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006918:	4b59      	ldr	r3, [pc, #356]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	4a58      	ldr	r2, [pc, #352]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 800691e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8006922:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	f003 0308 	and.w	r3, r3, #8
 800692c:	2b00      	cmp	r3, #0
 800692e:	d005      	beq.n	800693c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006930:	4b53      	ldr	r3, [pc, #332]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	4a52      	ldr	r2, [pc, #328]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006936:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800693a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800693c:	4b50      	ldr	r3, [pc, #320]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	494d      	ldr	r1, [pc, #308]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 800694a:	4313      	orrs	r3, r2
 800694c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f003 0301 	and.w	r3, r3, #1
 8006956:	2b00      	cmp	r3, #0
 8006958:	d044      	beq.n	80069e4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	685b      	ldr	r3, [r3, #4]
 800695e:	2b01      	cmp	r3, #1
 8006960:	d107      	bne.n	8006972 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006962:	4b47      	ldr	r3, [pc, #284]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800696a:	2b00      	cmp	r3, #0
 800696c:	d119      	bne.n	80069a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800696e:	2301      	movs	r3, #1
 8006970:	e07f      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	2b02      	cmp	r3, #2
 8006978:	d003      	beq.n	8006982 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800697e:	2b03      	cmp	r3, #3
 8006980:	d107      	bne.n	8006992 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006982:	4b3f      	ldr	r3, [pc, #252]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800698a:	2b00      	cmp	r3, #0
 800698c:	d109      	bne.n	80069a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800698e:	2301      	movs	r3, #1
 8006990:	e06f      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006992:	4b3b      	ldr	r3, [pc, #236]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b00      	cmp	r3, #0
 800699c:	d101      	bne.n	80069a2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800699e:	2301      	movs	r3, #1
 80069a0:	e067      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80069a2:	4b37      	ldr	r3, [pc, #220]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f023 0203 	bic.w	r2, r3, #3
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	685b      	ldr	r3, [r3, #4]
 80069ae:	4934      	ldr	r1, [pc, #208]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 80069b0:	4313      	orrs	r3, r2
 80069b2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80069b4:	f7fd f8be 	bl	8003b34 <HAL_GetTick>
 80069b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069ba:	e00a      	b.n	80069d2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80069bc:	f7fd f8ba 	bl	8003b34 <HAL_GetTick>
 80069c0:	4602      	mov	r2, r0
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	1ad3      	subs	r3, r2, r3
 80069c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80069ca:	4293      	cmp	r3, r2
 80069cc:	d901      	bls.n	80069d2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80069ce:	2303      	movs	r3, #3
 80069d0:	e04f      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80069d2:	4b2b      	ldr	r3, [pc, #172]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f003 020c 	and.w	r2, r3, #12
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685b      	ldr	r3, [r3, #4]
 80069de:	009b      	lsls	r3, r3, #2
 80069e0:	429a      	cmp	r2, r3
 80069e2:	d1eb      	bne.n	80069bc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80069e4:	4b25      	ldr	r3, [pc, #148]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f003 0307 	and.w	r3, r3, #7
 80069ec:	683a      	ldr	r2, [r7, #0]
 80069ee:	429a      	cmp	r2, r3
 80069f0:	d20c      	bcs.n	8006a0c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80069f2:	4b22      	ldr	r3, [pc, #136]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	b2d2      	uxtb	r2, r2
 80069f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80069fa:	4b20      	ldr	r3, [pc, #128]	@ (8006a7c <HAL_RCC_ClockConfig+0x1b8>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	f003 0307 	and.w	r3, r3, #7
 8006a02:	683a      	ldr	r2, [r7, #0]
 8006a04:	429a      	cmp	r2, r3
 8006a06:	d001      	beq.n	8006a0c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006a08:	2301      	movs	r3, #1
 8006a0a:	e032      	b.n	8006a72 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	f003 0304 	and.w	r3, r3, #4
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d008      	beq.n	8006a2a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006a18:	4b19      	ldr	r3, [pc, #100]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	4916      	ldr	r1, [pc, #88]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a26:	4313      	orrs	r3, r2
 8006a28:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f003 0308 	and.w	r3, r3, #8
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d009      	beq.n	8006a4a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006a36:	4b12      	ldr	r3, [pc, #72]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a38:	689b      	ldr	r3, [r3, #8]
 8006a3a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	691b      	ldr	r3, [r3, #16]
 8006a42:	00db      	lsls	r3, r3, #3
 8006a44:	490e      	ldr	r1, [pc, #56]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a46:	4313      	orrs	r3, r2
 8006a48:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006a4a:	f000 f821 	bl	8006a90 <HAL_RCC_GetSysClockFreq>
 8006a4e:	4602      	mov	r2, r0
 8006a50:	4b0b      	ldr	r3, [pc, #44]	@ (8006a80 <HAL_RCC_ClockConfig+0x1bc>)
 8006a52:	689b      	ldr	r3, [r3, #8]
 8006a54:	091b      	lsrs	r3, r3, #4
 8006a56:	f003 030f 	and.w	r3, r3, #15
 8006a5a:	490a      	ldr	r1, [pc, #40]	@ (8006a84 <HAL_RCC_ClockConfig+0x1c0>)
 8006a5c:	5ccb      	ldrb	r3, [r1, r3]
 8006a5e:	fa22 f303 	lsr.w	r3, r2, r3
 8006a62:	4a09      	ldr	r2, [pc, #36]	@ (8006a88 <HAL_RCC_ClockConfig+0x1c4>)
 8006a64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006a66:	4b09      	ldr	r3, [pc, #36]	@ (8006a8c <HAL_RCC_ClockConfig+0x1c8>)
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	f7fd f81e 	bl	8003aac <HAL_InitTick>

  return HAL_OK;
 8006a70:	2300      	movs	r3, #0
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	40023c00 	.word	0x40023c00
 8006a80:	40023800 	.word	0x40023800
 8006a84:	0800f790 	.word	0x0800f790
 8006a88:	200000d0 	.word	0x200000d0
 8006a8c:	200000d4 	.word	0x200000d4

08006a90 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006a90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006a94:	b094      	sub	sp, #80	@ 0x50
 8006a96:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006aa8:	4b79      	ldr	r3, [pc, #484]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006aaa:	689b      	ldr	r3, [r3, #8]
 8006aac:	f003 030c 	and.w	r3, r3, #12
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d00d      	beq.n	8006ad0 <HAL_RCC_GetSysClockFreq+0x40>
 8006ab4:	2b08      	cmp	r3, #8
 8006ab6:	f200 80e1 	bhi.w	8006c7c <HAL_RCC_GetSysClockFreq+0x1ec>
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d002      	beq.n	8006ac4 <HAL_RCC_GetSysClockFreq+0x34>
 8006abe:	2b04      	cmp	r3, #4
 8006ac0:	d003      	beq.n	8006aca <HAL_RCC_GetSysClockFreq+0x3a>
 8006ac2:	e0db      	b.n	8006c7c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006ac4:	4b73      	ldr	r3, [pc, #460]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8006ac6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ac8:	e0db      	b.n	8006c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006aca:	4b73      	ldr	r3, [pc, #460]	@ (8006c98 <HAL_RCC_GetSysClockFreq+0x208>)
 8006acc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006ace:	e0d8      	b.n	8006c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006ad0:	4b6f      	ldr	r3, [pc, #444]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006ad8:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006ada:	4b6d      	ldr	r3, [pc, #436]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d063      	beq.n	8006bae <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006ae6:	4b6a      	ldr	r3, [pc, #424]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ae8:	685b      	ldr	r3, [r3, #4]
 8006aea:	099b      	lsrs	r3, r3, #6
 8006aec:	2200      	movs	r2, #0
 8006aee:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006af0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8006af2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006af4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006af8:	633b      	str	r3, [r7, #48]	@ 0x30
 8006afa:	2300      	movs	r3, #0
 8006afc:	637b      	str	r3, [r7, #52]	@ 0x34
 8006afe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8006b02:	4622      	mov	r2, r4
 8006b04:	462b      	mov	r3, r5
 8006b06:	f04f 0000 	mov.w	r0, #0
 8006b0a:	f04f 0100 	mov.w	r1, #0
 8006b0e:	0159      	lsls	r1, r3, #5
 8006b10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006b14:	0150      	lsls	r0, r2, #5
 8006b16:	4602      	mov	r2, r0
 8006b18:	460b      	mov	r3, r1
 8006b1a:	4621      	mov	r1, r4
 8006b1c:	1a51      	subs	r1, r2, r1
 8006b1e:	6139      	str	r1, [r7, #16]
 8006b20:	4629      	mov	r1, r5
 8006b22:	eb63 0301 	sbc.w	r3, r3, r1
 8006b26:	617b      	str	r3, [r7, #20]
 8006b28:	f04f 0200 	mov.w	r2, #0
 8006b2c:	f04f 0300 	mov.w	r3, #0
 8006b30:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006b34:	4659      	mov	r1, fp
 8006b36:	018b      	lsls	r3, r1, #6
 8006b38:	4651      	mov	r1, sl
 8006b3a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006b3e:	4651      	mov	r1, sl
 8006b40:	018a      	lsls	r2, r1, #6
 8006b42:	4651      	mov	r1, sl
 8006b44:	ebb2 0801 	subs.w	r8, r2, r1
 8006b48:	4659      	mov	r1, fp
 8006b4a:	eb63 0901 	sbc.w	r9, r3, r1
 8006b4e:	f04f 0200 	mov.w	r2, #0
 8006b52:	f04f 0300 	mov.w	r3, #0
 8006b56:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006b5a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006b5e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006b62:	4690      	mov	r8, r2
 8006b64:	4699      	mov	r9, r3
 8006b66:	4623      	mov	r3, r4
 8006b68:	eb18 0303 	adds.w	r3, r8, r3
 8006b6c:	60bb      	str	r3, [r7, #8]
 8006b6e:	462b      	mov	r3, r5
 8006b70:	eb49 0303 	adc.w	r3, r9, r3
 8006b74:	60fb      	str	r3, [r7, #12]
 8006b76:	f04f 0200 	mov.w	r2, #0
 8006b7a:	f04f 0300 	mov.w	r3, #0
 8006b7e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006b82:	4629      	mov	r1, r5
 8006b84:	024b      	lsls	r3, r1, #9
 8006b86:	4621      	mov	r1, r4
 8006b88:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006b8c:	4621      	mov	r1, r4
 8006b8e:	024a      	lsls	r2, r1, #9
 8006b90:	4610      	mov	r0, r2
 8006b92:	4619      	mov	r1, r3
 8006b94:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006b96:	2200      	movs	r2, #0
 8006b98:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006b9a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006b9c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006ba0:	f7f9 fb12 	bl	80001c8 <__aeabi_uldivmod>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	460b      	mov	r3, r1
 8006ba8:	4613      	mov	r3, r2
 8006baa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006bac:	e058      	b.n	8006c60 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006bae:	4b38      	ldr	r3, [pc, #224]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006bb0:	685b      	ldr	r3, [r3, #4]
 8006bb2:	099b      	lsrs	r3, r3, #6
 8006bb4:	2200      	movs	r2, #0
 8006bb6:	4618      	mov	r0, r3
 8006bb8:	4611      	mov	r1, r2
 8006bba:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006bbe:	623b      	str	r3, [r7, #32]
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bc4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006bc8:	4642      	mov	r2, r8
 8006bca:	464b      	mov	r3, r9
 8006bcc:	f04f 0000 	mov.w	r0, #0
 8006bd0:	f04f 0100 	mov.w	r1, #0
 8006bd4:	0159      	lsls	r1, r3, #5
 8006bd6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006bda:	0150      	lsls	r0, r2, #5
 8006bdc:	4602      	mov	r2, r0
 8006bde:	460b      	mov	r3, r1
 8006be0:	4641      	mov	r1, r8
 8006be2:	ebb2 0a01 	subs.w	sl, r2, r1
 8006be6:	4649      	mov	r1, r9
 8006be8:	eb63 0b01 	sbc.w	fp, r3, r1
 8006bec:	f04f 0200 	mov.w	r2, #0
 8006bf0:	f04f 0300 	mov.w	r3, #0
 8006bf4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006bf8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006bfc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006c00:	ebb2 040a 	subs.w	r4, r2, sl
 8006c04:	eb63 050b 	sbc.w	r5, r3, fp
 8006c08:	f04f 0200 	mov.w	r2, #0
 8006c0c:	f04f 0300 	mov.w	r3, #0
 8006c10:	00eb      	lsls	r3, r5, #3
 8006c12:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c16:	00e2      	lsls	r2, r4, #3
 8006c18:	4614      	mov	r4, r2
 8006c1a:	461d      	mov	r5, r3
 8006c1c:	4643      	mov	r3, r8
 8006c1e:	18e3      	adds	r3, r4, r3
 8006c20:	603b      	str	r3, [r7, #0]
 8006c22:	464b      	mov	r3, r9
 8006c24:	eb45 0303 	adc.w	r3, r5, r3
 8006c28:	607b      	str	r3, [r7, #4]
 8006c2a:	f04f 0200 	mov.w	r2, #0
 8006c2e:	f04f 0300 	mov.w	r3, #0
 8006c32:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006c36:	4629      	mov	r1, r5
 8006c38:	028b      	lsls	r3, r1, #10
 8006c3a:	4621      	mov	r1, r4
 8006c3c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006c40:	4621      	mov	r1, r4
 8006c42:	028a      	lsls	r2, r1, #10
 8006c44:	4610      	mov	r0, r2
 8006c46:	4619      	mov	r1, r3
 8006c48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	61bb      	str	r3, [r7, #24]
 8006c4e:	61fa      	str	r2, [r7, #28]
 8006c50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006c54:	f7f9 fab8 	bl	80001c8 <__aeabi_uldivmod>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	460b      	mov	r3, r1
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006c60:	4b0b      	ldr	r3, [pc, #44]	@ (8006c90 <HAL_RCC_GetSysClockFreq+0x200>)
 8006c62:	685b      	ldr	r3, [r3, #4]
 8006c64:	0c1b      	lsrs	r3, r3, #16
 8006c66:	f003 0303 	and.w	r3, r3, #3
 8006c6a:	3301      	adds	r3, #1
 8006c6c:	005b      	lsls	r3, r3, #1
 8006c6e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006c70:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006c72:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c78:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c7a:	e002      	b.n	8006c82 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006c7c:	4b05      	ldr	r3, [pc, #20]	@ (8006c94 <HAL_RCC_GetSysClockFreq+0x204>)
 8006c7e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006c82:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006c84:	4618      	mov	r0, r3
 8006c86:	3750      	adds	r7, #80	@ 0x50
 8006c88:	46bd      	mov	sp, r7
 8006c8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c8e:	bf00      	nop
 8006c90:	40023800 	.word	0x40023800
 8006c94:	00f42400 	.word	0x00f42400
 8006c98:	007a1200 	.word	0x007a1200

08006c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ca0:	4b03      	ldr	r3, [pc, #12]	@ (8006cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ca2:	681b      	ldr	r3, [r3, #0]
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	46bd      	mov	sp, r7
 8006ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cac:	4770      	bx	lr
 8006cae:	bf00      	nop
 8006cb0:	200000d0 	.word	0x200000d0

08006cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006cb8:	f7ff fff0 	bl	8006c9c <HAL_RCC_GetHCLKFreq>
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	4b05      	ldr	r3, [pc, #20]	@ (8006cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	0a9b      	lsrs	r3, r3, #10
 8006cc4:	f003 0307 	and.w	r3, r3, #7
 8006cc8:	4903      	ldr	r1, [pc, #12]	@ (8006cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006cca:	5ccb      	ldrb	r3, [r1, r3]
 8006ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cd0:	4618      	mov	r0, r3
 8006cd2:	bd80      	pop	{r7, pc}
 8006cd4:	40023800 	.word	0x40023800
 8006cd8:	0800f7a0 	.word	0x0800f7a0

08006cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006ce0:	f7ff ffdc 	bl	8006c9c <HAL_RCC_GetHCLKFreq>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	4b05      	ldr	r3, [pc, #20]	@ (8006cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	0b5b      	lsrs	r3, r3, #13
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	4903      	ldr	r1, [pc, #12]	@ (8006d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006cf2:	5ccb      	ldrb	r3, [r1, r3]
 8006cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cf8:	4618      	mov	r0, r3
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	40023800 	.word	0x40023800
 8006d00:	0800f7a0 	.word	0x0800f7a0

08006d04 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d101      	bne.n	8006d16 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	e041      	b.n	8006d9a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d106      	bne.n	8006d30 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	2200      	movs	r2, #0
 8006d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d2a:	6878      	ldr	r0, [r7, #4]
 8006d2c:	f7fc fc36 	bl	800359c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	2202      	movs	r2, #2
 8006d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681a      	ldr	r2, [r3, #0]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	3304      	adds	r3, #4
 8006d40:	4619      	mov	r1, r3
 8006d42:	4610      	mov	r0, r2
 8006d44:	f000 fcae 	bl	80076a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2201      	movs	r2, #1
 8006d4c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2201      	movs	r2, #1
 8006d54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2201      	movs	r2, #1
 8006d5c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	2201      	movs	r2, #1
 8006d64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	2201      	movs	r2, #1
 8006d6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	2201      	movs	r2, #1
 8006d74:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	2201      	movs	r2, #1
 8006d84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	2201      	movs	r2, #1
 8006d8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2201      	movs	r2, #1
 8006d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006d98:	2300      	movs	r3, #0
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3708      	adds	r7, #8
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
	...

08006da4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b085      	sub	sp, #20
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006db2:	b2db      	uxtb	r3, r3
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d001      	beq.n	8006dbc <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e04e      	b.n	8006e5a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2202      	movs	r2, #2
 8006dc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	68da      	ldr	r2, [r3, #12]
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f042 0201 	orr.w	r2, r2, #1
 8006dd2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	681b      	ldr	r3, [r3, #0]
 8006dd8:	4a23      	ldr	r2, [pc, #140]	@ (8006e68 <HAL_TIM_Base_Start_IT+0xc4>)
 8006dda:	4293      	cmp	r3, r2
 8006ddc:	d022      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006de6:	d01d      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4a1f      	ldr	r2, [pc, #124]	@ (8006e6c <HAL_TIM_Base_Start_IT+0xc8>)
 8006dee:	4293      	cmp	r3, r2
 8006df0:	d018      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	4a1e      	ldr	r2, [pc, #120]	@ (8006e70 <HAL_TIM_Base_Start_IT+0xcc>)
 8006df8:	4293      	cmp	r3, r2
 8006dfa:	d013      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	4a1c      	ldr	r2, [pc, #112]	@ (8006e74 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e02:	4293      	cmp	r3, r2
 8006e04:	d00e      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8006e78 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d009      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	4a19      	ldr	r2, [pc, #100]	@ (8006e7c <HAL_TIM_Base_Start_IT+0xd8>)
 8006e16:	4293      	cmp	r3, r2
 8006e18:	d004      	beq.n	8006e24 <HAL_TIM_Base_Start_IT+0x80>
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	4a18      	ldr	r2, [pc, #96]	@ (8006e80 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e20:	4293      	cmp	r3, r2
 8006e22:	d111      	bne.n	8006e48 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	f003 0307 	and.w	r3, r3, #7
 8006e2e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	2b06      	cmp	r3, #6
 8006e34:	d010      	beq.n	8006e58 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	681a      	ldr	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f042 0201 	orr.w	r2, r2, #1
 8006e44:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e46:	e007      	b.n	8006e58 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	681a      	ldr	r2, [r3, #0]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f042 0201 	orr.w	r2, r2, #1
 8006e56:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3714      	adds	r7, #20
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e64:	4770      	bx	lr
 8006e66:	bf00      	nop
 8006e68:	40010000 	.word	0x40010000
 8006e6c:	40000400 	.word	0x40000400
 8006e70:	40000800 	.word	0x40000800
 8006e74:	40000c00 	.word	0x40000c00
 8006e78:	40010400 	.word	0x40010400
 8006e7c:	40014000 	.word	0x40014000
 8006e80:	40001800 	.word	0x40001800

08006e84 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006e84:	b580      	push	{r7, lr}
 8006e86:	b082      	sub	sp, #8
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d101      	bne.n	8006e96 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e041      	b.n	8006f1a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e9c:	b2db      	uxtb	r3, r3
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d106      	bne.n	8006eb0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 f839 	bl	8006f22 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	3304      	adds	r3, #4
 8006ec0:	4619      	mov	r1, r3
 8006ec2:	4610      	mov	r0, r2
 8006ec4:	f000 fbee 	bl	80076a4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2201      	movs	r2, #1
 8006ecc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2201      	movs	r2, #1
 8006ed4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	2201      	movs	r2, #1
 8006edc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	2201      	movs	r2, #1
 8006f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2201      	movs	r2, #1
 8006f0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2201      	movs	r2, #1
 8006f14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006f18:	2300      	movs	r3, #0
}
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006f22:	b480      	push	{r7}
 8006f24:	b083      	sub	sp, #12
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006f2a:	bf00      	nop
 8006f2c:	370c      	adds	r7, #12
 8006f2e:	46bd      	mov	sp, r7
 8006f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f34:	4770      	bx	lr
	...

08006f38 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b084      	sub	sp, #16
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
 8006f40:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	2b00      	cmp	r3, #0
 8006f46:	d109      	bne.n	8006f5c <HAL_TIM_PWM_Start+0x24>
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f4e:	b2db      	uxtb	r3, r3
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	bf14      	ite	ne
 8006f54:	2301      	movne	r3, #1
 8006f56:	2300      	moveq	r3, #0
 8006f58:	b2db      	uxtb	r3, r3
 8006f5a:	e022      	b.n	8006fa2 <HAL_TIM_PWM_Start+0x6a>
 8006f5c:	683b      	ldr	r3, [r7, #0]
 8006f5e:	2b04      	cmp	r3, #4
 8006f60:	d109      	bne.n	8006f76 <HAL_TIM_PWM_Start+0x3e>
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	2b01      	cmp	r3, #1
 8006f6c:	bf14      	ite	ne
 8006f6e:	2301      	movne	r3, #1
 8006f70:	2300      	moveq	r3, #0
 8006f72:	b2db      	uxtb	r3, r3
 8006f74:	e015      	b.n	8006fa2 <HAL_TIM_PWM_Start+0x6a>
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	2b08      	cmp	r3, #8
 8006f7a:	d109      	bne.n	8006f90 <HAL_TIM_PWM_Start+0x58>
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b01      	cmp	r3, #1
 8006f86:	bf14      	ite	ne
 8006f88:	2301      	movne	r3, #1
 8006f8a:	2300      	moveq	r3, #0
 8006f8c:	b2db      	uxtb	r3, r3
 8006f8e:	e008      	b.n	8006fa2 <HAL_TIM_PWM_Start+0x6a>
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006f96:	b2db      	uxtb	r3, r3
 8006f98:	2b01      	cmp	r3, #1
 8006f9a:	bf14      	ite	ne
 8006f9c:	2301      	movne	r3, #1
 8006f9e:	2300      	moveq	r3, #0
 8006fa0:	b2db      	uxtb	r3, r3
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d001      	beq.n	8006faa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	e07c      	b.n	80070a4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d104      	bne.n	8006fba <HAL_TIM_PWM_Start+0x82>
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	2202      	movs	r2, #2
 8006fb4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006fb8:	e013      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xaa>
 8006fba:	683b      	ldr	r3, [r7, #0]
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	d104      	bne.n	8006fca <HAL_TIM_PWM_Start+0x92>
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2202      	movs	r2, #2
 8006fc4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006fc8:	e00b      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xaa>
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	2b08      	cmp	r3, #8
 8006fce:	d104      	bne.n	8006fda <HAL_TIM_PWM_Start+0xa2>
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	2202      	movs	r2, #2
 8006fd4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006fd8:	e003      	b.n	8006fe2 <HAL_TIM_PWM_Start+0xaa>
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2202      	movs	r2, #2
 8006fde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	6839      	ldr	r1, [r7, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fedb 	bl	8007da6 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a2d      	ldr	r2, [pc, #180]	@ (80070ac <HAL_TIM_PWM_Start+0x174>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d004      	beq.n	8007004 <HAL_TIM_PWM_Start+0xcc>
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	4a2c      	ldr	r2, [pc, #176]	@ (80070b0 <HAL_TIM_PWM_Start+0x178>)
 8007000:	4293      	cmp	r3, r2
 8007002:	d101      	bne.n	8007008 <HAL_TIM_PWM_Start+0xd0>
 8007004:	2301      	movs	r3, #1
 8007006:	e000      	b.n	800700a <HAL_TIM_PWM_Start+0xd2>
 8007008:	2300      	movs	r3, #0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d007      	beq.n	800701e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800701c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4a22      	ldr	r2, [pc, #136]	@ (80070ac <HAL_TIM_PWM_Start+0x174>)
 8007024:	4293      	cmp	r3, r2
 8007026:	d022      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007030:	d01d      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a1f      	ldr	r2, [pc, #124]	@ (80070b4 <HAL_TIM_PWM_Start+0x17c>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d018      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a1d      	ldr	r2, [pc, #116]	@ (80070b8 <HAL_TIM_PWM_Start+0x180>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d013      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a1c      	ldr	r2, [pc, #112]	@ (80070bc <HAL_TIM_PWM_Start+0x184>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d00e      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a16      	ldr	r2, [pc, #88]	@ (80070b0 <HAL_TIM_PWM_Start+0x178>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d009      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	4a18      	ldr	r2, [pc, #96]	@ (80070c0 <HAL_TIM_PWM_Start+0x188>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d004      	beq.n	800706e <HAL_TIM_PWM_Start+0x136>
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	4a16      	ldr	r2, [pc, #88]	@ (80070c4 <HAL_TIM_PWM_Start+0x18c>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d111      	bne.n	8007092 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	689b      	ldr	r3, [r3, #8]
 8007074:	f003 0307 	and.w	r3, r3, #7
 8007078:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	2b06      	cmp	r3, #6
 800707e:	d010      	beq.n	80070a2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	681a      	ldr	r2, [r3, #0]
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f042 0201 	orr.w	r2, r2, #1
 800708e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007090:	e007      	b.n	80070a2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	f042 0201 	orr.w	r2, r2, #1
 80070a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070a2:	2300      	movs	r3, #0
}
 80070a4:	4618      	mov	r0, r3
 80070a6:	3710      	adds	r7, #16
 80070a8:	46bd      	mov	sp, r7
 80070aa:	bd80      	pop	{r7, pc}
 80070ac:	40010000 	.word	0x40010000
 80070b0:	40010400 	.word	0x40010400
 80070b4:	40000400 	.word	0x40000400
 80070b8:	40000800 	.word	0x40000800
 80070bc:	40000c00 	.word	0x40000c00
 80070c0:	40014000 	.word	0x40014000
 80070c4:	40001800 	.word	0x40001800

080070c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	68db      	ldr	r3, [r3, #12]
 80070d6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	691b      	ldr	r3, [r3, #16]
 80070de:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	f003 0302 	and.w	r3, r3, #2
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d020      	beq.n	800712c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	f003 0302 	and.w	r3, r3, #2
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d01b      	beq.n	800712c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	f06f 0202 	mvn.w	r2, #2
 80070fc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2201      	movs	r2, #1
 8007102:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	f003 0303 	and.w	r3, r3, #3
 800710e:	2b00      	cmp	r3, #0
 8007110:	d003      	beq.n	800711a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007112:	6878      	ldr	r0, [r7, #4]
 8007114:	f000 faa7 	bl	8007666 <HAL_TIM_IC_CaptureCallback>
 8007118:	e005      	b.n	8007126 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800711a:	6878      	ldr	r0, [r7, #4]
 800711c:	f000 fa99 	bl	8007652 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 faaa 	bl	800767a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	2200      	movs	r2, #0
 800712a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f003 0304 	and.w	r3, r3, #4
 8007132:	2b00      	cmp	r3, #0
 8007134:	d020      	beq.n	8007178 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	f003 0304 	and.w	r3, r3, #4
 800713c:	2b00      	cmp	r3, #0
 800713e:	d01b      	beq.n	8007178 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	f06f 0204 	mvn.w	r2, #4
 8007148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	2202      	movs	r2, #2
 800714e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	681b      	ldr	r3, [r3, #0]
 8007154:	699b      	ldr	r3, [r3, #24]
 8007156:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800715a:	2b00      	cmp	r3, #0
 800715c:	d003      	beq.n	8007166 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800715e:	6878      	ldr	r0, [r7, #4]
 8007160:	f000 fa81 	bl	8007666 <HAL_TIM_IC_CaptureCallback>
 8007164:	e005      	b.n	8007172 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f000 fa73 	bl	8007652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800716c:	6878      	ldr	r0, [r7, #4]
 800716e:	f000 fa84 	bl	800767a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2200      	movs	r2, #0
 8007176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007178:	68bb      	ldr	r3, [r7, #8]
 800717a:	f003 0308 	and.w	r3, r3, #8
 800717e:	2b00      	cmp	r3, #0
 8007180:	d020      	beq.n	80071c4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	f003 0308 	and.w	r3, r3, #8
 8007188:	2b00      	cmp	r3, #0
 800718a:	d01b      	beq.n	80071c4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	f06f 0208 	mvn.w	r2, #8
 8007194:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2204      	movs	r2, #4
 800719a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	f003 0303 	and.w	r3, r3, #3
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d003      	beq.n	80071b2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071aa:	6878      	ldr	r0, [r7, #4]
 80071ac:	f000 fa5b 	bl	8007666 <HAL_TIM_IC_CaptureCallback>
 80071b0:	e005      	b.n	80071be <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071b2:	6878      	ldr	r0, [r7, #4]
 80071b4:	f000 fa4d 	bl	8007652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f000 fa5e 	bl	800767a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2200      	movs	r2, #0
 80071c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80071c4:	68bb      	ldr	r3, [r7, #8]
 80071c6:	f003 0310 	and.w	r3, r3, #16
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d020      	beq.n	8007210 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	f003 0310 	and.w	r3, r3, #16
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d01b      	beq.n	8007210 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	681b      	ldr	r3, [r3, #0]
 80071dc:	f06f 0210 	mvn.w	r2, #16
 80071e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	2208      	movs	r2, #8
 80071e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80071f6:	6878      	ldr	r0, [r7, #4]
 80071f8:	f000 fa35 	bl	8007666 <HAL_TIM_IC_CaptureCallback>
 80071fc:	e005      	b.n	800720a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 fa27 	bl	8007652 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007204:	6878      	ldr	r0, [r7, #4]
 8007206:	f000 fa38 	bl	800767a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	2200      	movs	r2, #0
 800720e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007210:	68bb      	ldr	r3, [r7, #8]
 8007212:	f003 0301 	and.w	r3, r3, #1
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00c      	beq.n	8007234 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	f003 0301 	and.w	r3, r3, #1
 8007220:	2b00      	cmp	r3, #0
 8007222:	d007      	beq.n	8007234 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	f06f 0201 	mvn.w	r2, #1
 800722c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800722e:	6878      	ldr	r0, [r7, #4]
 8007230:	f000 fa05 	bl	800763e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800723a:	2b00      	cmp	r3, #0
 800723c:	d00c      	beq.n	8007258 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007244:	2b00      	cmp	r3, #0
 8007246:	d007      	beq.n	8007258 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8007250:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007252:	6878      	ldr	r0, [r7, #4]
 8007254:	f000 fea4 	bl	8007fa0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007258:	68bb      	ldr	r3, [r7, #8]
 800725a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00c      	beq.n	800727c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007268:	2b00      	cmp	r3, #0
 800726a:	d007      	beq.n	800727c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fa09 	bl	800768e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	f003 0320 	and.w	r3, r3, #32
 8007282:	2b00      	cmp	r3, #0
 8007284:	d00c      	beq.n	80072a0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f003 0320 	and.w	r3, r3, #32
 800728c:	2b00      	cmp	r3, #0
 800728e:	d007      	beq.n	80072a0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	f06f 0220 	mvn.w	r2, #32
 8007298:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800729a:	6878      	ldr	r0, [r7, #4]
 800729c:	f000 fe76 	bl	8007f8c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80072a0:	bf00      	nop
 80072a2:	3710      	adds	r7, #16
 80072a4:	46bd      	mov	sp, r7
 80072a6:	bd80      	pop	{r7, pc}

080072a8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80072a8:	b580      	push	{r7, lr}
 80072aa:	b086      	sub	sp, #24
 80072ac:	af00      	add	r7, sp, #0
 80072ae:	60f8      	str	r0, [r7, #12]
 80072b0:	60b9      	str	r1, [r7, #8]
 80072b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80072b4:	2300      	movs	r3, #0
 80072b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80072be:	2b01      	cmp	r3, #1
 80072c0:	d101      	bne.n	80072c6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80072c2:	2302      	movs	r3, #2
 80072c4:	e0ae      	b.n	8007424 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	2201      	movs	r2, #1
 80072ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	2b0c      	cmp	r3, #12
 80072d2:	f200 809f 	bhi.w	8007414 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80072d6:	a201      	add	r2, pc, #4	@ (adr r2, 80072dc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80072d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072dc:	08007311 	.word	0x08007311
 80072e0:	08007415 	.word	0x08007415
 80072e4:	08007415 	.word	0x08007415
 80072e8:	08007415 	.word	0x08007415
 80072ec:	08007351 	.word	0x08007351
 80072f0:	08007415 	.word	0x08007415
 80072f4:	08007415 	.word	0x08007415
 80072f8:	08007415 	.word	0x08007415
 80072fc:	08007393 	.word	0x08007393
 8007300:	08007415 	.word	0x08007415
 8007304:	08007415 	.word	0x08007415
 8007308:	08007415 	.word	0x08007415
 800730c:	080073d3 	.word	0x080073d3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	68b9      	ldr	r1, [r7, #8]
 8007316:	4618      	mov	r0, r3
 8007318:	f000 fa6a 	bl	80077f0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	699a      	ldr	r2, [r3, #24]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f042 0208 	orr.w	r2, r2, #8
 800732a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	699a      	ldr	r2, [r3, #24]
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	f022 0204 	bic.w	r2, r2, #4
 800733a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	6999      	ldr	r1, [r3, #24]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	691a      	ldr	r2, [r3, #16]
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	430a      	orrs	r2, r1
 800734c:	619a      	str	r2, [r3, #24]
      break;
 800734e:	e064      	b.n	800741a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	68b9      	ldr	r1, [r7, #8]
 8007356:	4618      	mov	r0, r3
 8007358:	f000 faba 	bl	80078d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	699a      	ldr	r2, [r3, #24]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800736a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	699a      	ldr	r2, [r3, #24]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800737a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	6999      	ldr	r1, [r3, #24]
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	691b      	ldr	r3, [r3, #16]
 8007386:	021a      	lsls	r2, r3, #8
 8007388:	68fb      	ldr	r3, [r7, #12]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	430a      	orrs	r2, r1
 800738e:	619a      	str	r2, [r3, #24]
      break;
 8007390:	e043      	b.n	800741a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	68b9      	ldr	r1, [r7, #8]
 8007398:	4618      	mov	r0, r3
 800739a:	f000 fb0f 	bl	80079bc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f042 0208 	orr.w	r2, r2, #8
 80073ac:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	69da      	ldr	r2, [r3, #28]
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	f022 0204 	bic.w	r2, r2, #4
 80073bc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	69d9      	ldr	r1, [r3, #28]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	691a      	ldr	r2, [r3, #16]
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	430a      	orrs	r2, r1
 80073ce:	61da      	str	r2, [r3, #28]
      break;
 80073d0:	e023      	b.n	800741a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	68b9      	ldr	r1, [r7, #8]
 80073d8:	4618      	mov	r0, r3
 80073da:	f000 fb63 	bl	8007aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	69da      	ldr	r2, [r3, #28]
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80073ec:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	69da      	ldr	r2, [r3, #28]
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80073fc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	69d9      	ldr	r1, [r3, #28]
 8007404:	68bb      	ldr	r3, [r7, #8]
 8007406:	691b      	ldr	r3, [r3, #16]
 8007408:	021a      	lsls	r2, r3, #8
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	430a      	orrs	r2, r1
 8007410:	61da      	str	r2, [r3, #28]
      break;
 8007412:	e002      	b.n	800741a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	75fb      	strb	r3, [r7, #23]
      break;
 8007418:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007422:	7dfb      	ldrb	r3, [r7, #23]
}
 8007424:	4618      	mov	r0, r3
 8007426:	3718      	adds	r7, #24
 8007428:	46bd      	mov	sp, r7
 800742a:	bd80      	pop	{r7, pc}

0800742c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b084      	sub	sp, #16
 8007430:	af00      	add	r7, sp, #0
 8007432:	6078      	str	r0, [r7, #4]
 8007434:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007436:	2300      	movs	r3, #0
 8007438:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007440:	2b01      	cmp	r3, #1
 8007442:	d101      	bne.n	8007448 <HAL_TIM_ConfigClockSource+0x1c>
 8007444:	2302      	movs	r3, #2
 8007446:	e0b4      	b.n	80075b2 <HAL_TIM_ConfigClockSource+0x186>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2202      	movs	r2, #2
 8007454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	689b      	ldr	r3, [r3, #8]
 800745e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007460:	68bb      	ldr	r3, [r7, #8]
 8007462:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007466:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007468:	68bb      	ldr	r3, [r7, #8]
 800746a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800746e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	68ba      	ldr	r2, [r7, #8]
 8007476:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007478:	683b      	ldr	r3, [r7, #0]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007480:	d03e      	beq.n	8007500 <HAL_TIM_ConfigClockSource+0xd4>
 8007482:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007486:	f200 8087 	bhi.w	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 800748a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800748e:	f000 8086 	beq.w	800759e <HAL_TIM_ConfigClockSource+0x172>
 8007492:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007496:	d87f      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 8007498:	2b70      	cmp	r3, #112	@ 0x70
 800749a:	d01a      	beq.n	80074d2 <HAL_TIM_ConfigClockSource+0xa6>
 800749c:	2b70      	cmp	r3, #112	@ 0x70
 800749e:	d87b      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074a0:	2b60      	cmp	r3, #96	@ 0x60
 80074a2:	d050      	beq.n	8007546 <HAL_TIM_ConfigClockSource+0x11a>
 80074a4:	2b60      	cmp	r3, #96	@ 0x60
 80074a6:	d877      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074a8:	2b50      	cmp	r3, #80	@ 0x50
 80074aa:	d03c      	beq.n	8007526 <HAL_TIM_ConfigClockSource+0xfa>
 80074ac:	2b50      	cmp	r3, #80	@ 0x50
 80074ae:	d873      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074b0:	2b40      	cmp	r3, #64	@ 0x40
 80074b2:	d058      	beq.n	8007566 <HAL_TIM_ConfigClockSource+0x13a>
 80074b4:	2b40      	cmp	r3, #64	@ 0x40
 80074b6:	d86f      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074b8:	2b30      	cmp	r3, #48	@ 0x30
 80074ba:	d064      	beq.n	8007586 <HAL_TIM_ConfigClockSource+0x15a>
 80074bc:	2b30      	cmp	r3, #48	@ 0x30
 80074be:	d86b      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074c0:	2b20      	cmp	r3, #32
 80074c2:	d060      	beq.n	8007586 <HAL_TIM_ConfigClockSource+0x15a>
 80074c4:	2b20      	cmp	r3, #32
 80074c6:	d867      	bhi.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d05c      	beq.n	8007586 <HAL_TIM_ConfigClockSource+0x15a>
 80074cc:	2b10      	cmp	r3, #16
 80074ce:	d05a      	beq.n	8007586 <HAL_TIM_ConfigClockSource+0x15a>
 80074d0:	e062      	b.n	8007598 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80074d6:	683b      	ldr	r3, [r7, #0]
 80074d8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80074da:	683b      	ldr	r3, [r7, #0]
 80074dc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80074e2:	f000 fc40 	bl	8007d66 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	689b      	ldr	r3, [r3, #8]
 80074ec:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80074f4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	68ba      	ldr	r2, [r7, #8]
 80074fc:	609a      	str	r2, [r3, #8]
      break;
 80074fe:	e04f      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800750c:	683b      	ldr	r3, [r7, #0]
 800750e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007510:	f000 fc29 	bl	8007d66 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	689a      	ldr	r2, [r3, #8]
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007522:	609a      	str	r2, [r3, #8]
      break;
 8007524:	e03c      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800752a:	683b      	ldr	r3, [r7, #0]
 800752c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800752e:	683b      	ldr	r3, [r7, #0]
 8007530:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007532:	461a      	mov	r2, r3
 8007534:	f000 fb9d 	bl	8007c72 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2150      	movs	r1, #80	@ 0x50
 800753e:	4618      	mov	r0, r3
 8007540:	f000 fbf6 	bl	8007d30 <TIM_ITRx_SetConfig>
      break;
 8007544:	e02c      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800754a:	683b      	ldr	r3, [r7, #0]
 800754c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800754e:	683b      	ldr	r3, [r7, #0]
 8007550:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007552:	461a      	mov	r2, r3
 8007554:	f000 fbbc 	bl	8007cd0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	2160      	movs	r1, #96	@ 0x60
 800755e:	4618      	mov	r0, r3
 8007560:	f000 fbe6 	bl	8007d30 <TIM_ITRx_SetConfig>
      break;
 8007564:	e01c      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800756a:	683b      	ldr	r3, [r7, #0]
 800756c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800756e:	683b      	ldr	r3, [r7, #0]
 8007570:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007572:	461a      	mov	r2, r3
 8007574:	f000 fb7d 	bl	8007c72 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2140      	movs	r1, #64	@ 0x40
 800757e:	4618      	mov	r0, r3
 8007580:	f000 fbd6 	bl	8007d30 <TIM_ITRx_SetConfig>
      break;
 8007584:	e00c      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681a      	ldr	r2, [r3, #0]
 800758a:	683b      	ldr	r3, [r7, #0]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	4619      	mov	r1, r3
 8007590:	4610      	mov	r0, r2
 8007592:	f000 fbcd 	bl	8007d30 <TIM_ITRx_SetConfig>
      break;
 8007596:	e003      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007598:	2301      	movs	r3, #1
 800759a:	73fb      	strb	r3, [r7, #15]
      break;
 800759c:	e000      	b.n	80075a0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800759e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	2201      	movs	r2, #1
 80075a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3710      	adds	r7, #16
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b082      	sub	sp, #8
 80075be:	af00      	add	r7, sp, #0
 80075c0:	6078      	str	r0, [r7, #4]
 80075c2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d101      	bne.n	80075d2 <HAL_TIM_SlaveConfigSynchro+0x18>
 80075ce:	2302      	movs	r3, #2
 80075d0:	e031      	b.n	8007636 <HAL_TIM_SlaveConfigSynchro+0x7c>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	2201      	movs	r2, #1
 80075d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2202      	movs	r2, #2
 80075de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 80075e2:	6839      	ldr	r1, [r7, #0]
 80075e4:	6878      	ldr	r0, [r7, #4]
 80075e6:	f000 fab3 	bl	8007b50 <TIM_SlaveTimer_SetConfig>
 80075ea:	4603      	mov	r3, r0
 80075ec:	2b00      	cmp	r3, #0
 80075ee:	d009      	beq.n	8007604 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    __HAL_UNLOCK(htim);
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	2200      	movs	r2, #0
 80075fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    return HAL_ERROR;
 8007600:	2301      	movs	r3, #1
 8007602:	e018      	b.n	8007636 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	68da      	ldr	r2, [r3, #12]
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007612:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	68da      	ldr	r2, [r3, #12]
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007622:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2201      	movs	r2, #1
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2200      	movs	r2, #0
 8007630:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800763e:	b480      	push	{r7}
 8007640:	b083      	sub	sp, #12
 8007642:	af00      	add	r7, sp, #0
 8007644:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007646:	bf00      	nop
 8007648:	370c      	adds	r7, #12
 800764a:	46bd      	mov	sp, r7
 800764c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007650:	4770      	bx	lr

08007652 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007652:	b480      	push	{r7}
 8007654:	b083      	sub	sp, #12
 8007656:	af00      	add	r7, sp, #0
 8007658:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800765a:	bf00      	nop
 800765c:	370c      	adds	r7, #12
 800765e:	46bd      	mov	sp, r7
 8007660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007664:	4770      	bx	lr

08007666 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007666:	b480      	push	{r7}
 8007668:	b083      	sub	sp, #12
 800766a:	af00      	add	r7, sp, #0
 800766c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800766e:	bf00      	nop
 8007670:	370c      	adds	r7, #12
 8007672:	46bd      	mov	sp, r7
 8007674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007678:	4770      	bx	lr

0800767a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800767a:	b480      	push	{r7}
 800767c:	b083      	sub	sp, #12
 800767e:	af00      	add	r7, sp, #0
 8007680:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007682:	bf00      	nop
 8007684:	370c      	adds	r7, #12
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800768e:	b480      	push	{r7}
 8007690:	b083      	sub	sp, #12
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007696:	bf00      	nop
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076a0:	4770      	bx	lr
	...

080076a4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b085      	sub	sp, #20
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
 80076ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	4a43      	ldr	r2, [pc, #268]	@ (80077c4 <TIM_Base_SetConfig+0x120>)
 80076b8:	4293      	cmp	r3, r2
 80076ba:	d013      	beq.n	80076e4 <TIM_Base_SetConfig+0x40>
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076c2:	d00f      	beq.n	80076e4 <TIM_Base_SetConfig+0x40>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	4a40      	ldr	r2, [pc, #256]	@ (80077c8 <TIM_Base_SetConfig+0x124>)
 80076c8:	4293      	cmp	r3, r2
 80076ca:	d00b      	beq.n	80076e4 <TIM_Base_SetConfig+0x40>
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	4a3f      	ldr	r2, [pc, #252]	@ (80077cc <TIM_Base_SetConfig+0x128>)
 80076d0:	4293      	cmp	r3, r2
 80076d2:	d007      	beq.n	80076e4 <TIM_Base_SetConfig+0x40>
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	4a3e      	ldr	r2, [pc, #248]	@ (80077d0 <TIM_Base_SetConfig+0x12c>)
 80076d8:	4293      	cmp	r3, r2
 80076da:	d003      	beq.n	80076e4 <TIM_Base_SetConfig+0x40>
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	4a3d      	ldr	r2, [pc, #244]	@ (80077d4 <TIM_Base_SetConfig+0x130>)
 80076e0:	4293      	cmp	r3, r2
 80076e2:	d108      	bne.n	80076f6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80076ea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	685b      	ldr	r3, [r3, #4]
 80076f0:	68fa      	ldr	r2, [r7, #12]
 80076f2:	4313      	orrs	r3, r2
 80076f4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	4a32      	ldr	r2, [pc, #200]	@ (80077c4 <TIM_Base_SetConfig+0x120>)
 80076fa:	4293      	cmp	r3, r2
 80076fc:	d02b      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007704:	d027      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	4a2f      	ldr	r2, [pc, #188]	@ (80077c8 <TIM_Base_SetConfig+0x124>)
 800770a:	4293      	cmp	r3, r2
 800770c:	d023      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	4a2e      	ldr	r2, [pc, #184]	@ (80077cc <TIM_Base_SetConfig+0x128>)
 8007712:	4293      	cmp	r3, r2
 8007714:	d01f      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	4a2d      	ldr	r2, [pc, #180]	@ (80077d0 <TIM_Base_SetConfig+0x12c>)
 800771a:	4293      	cmp	r3, r2
 800771c:	d01b      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	4a2c      	ldr	r2, [pc, #176]	@ (80077d4 <TIM_Base_SetConfig+0x130>)
 8007722:	4293      	cmp	r3, r2
 8007724:	d017      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	4a2b      	ldr	r2, [pc, #172]	@ (80077d8 <TIM_Base_SetConfig+0x134>)
 800772a:	4293      	cmp	r3, r2
 800772c:	d013      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	4a2a      	ldr	r2, [pc, #168]	@ (80077dc <TIM_Base_SetConfig+0x138>)
 8007732:	4293      	cmp	r3, r2
 8007734:	d00f      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	4a29      	ldr	r2, [pc, #164]	@ (80077e0 <TIM_Base_SetConfig+0x13c>)
 800773a:	4293      	cmp	r3, r2
 800773c:	d00b      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	4a28      	ldr	r2, [pc, #160]	@ (80077e4 <TIM_Base_SetConfig+0x140>)
 8007742:	4293      	cmp	r3, r2
 8007744:	d007      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	4a27      	ldr	r2, [pc, #156]	@ (80077e8 <TIM_Base_SetConfig+0x144>)
 800774a:	4293      	cmp	r3, r2
 800774c:	d003      	beq.n	8007756 <TIM_Base_SetConfig+0xb2>
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	4a26      	ldr	r2, [pc, #152]	@ (80077ec <TIM_Base_SetConfig+0x148>)
 8007752:	4293      	cmp	r3, r2
 8007754:	d108      	bne.n	8007768 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800775c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800775e:	683b      	ldr	r3, [r7, #0]
 8007760:	68db      	ldr	r3, [r3, #12]
 8007762:	68fa      	ldr	r2, [r7, #12]
 8007764:	4313      	orrs	r3, r2
 8007766:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	695b      	ldr	r3, [r3, #20]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	689a      	ldr	r2, [r3, #8]
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800777e:	683b      	ldr	r3, [r7, #0]
 8007780:	681a      	ldr	r2, [r3, #0]
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a0e      	ldr	r2, [pc, #56]	@ (80077c4 <TIM_Base_SetConfig+0x120>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d003      	beq.n	8007796 <TIM_Base_SetConfig+0xf2>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a10      	ldr	r2, [pc, #64]	@ (80077d4 <TIM_Base_SetConfig+0x130>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d103      	bne.n	800779e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	691a      	ldr	r2, [r3, #16]
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	f043 0204 	orr.w	r2, r3, #4
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2201      	movs	r2, #1
 80077ae:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	68fa      	ldr	r2, [r7, #12]
 80077b4:	601a      	str	r2, [r3, #0]
}
 80077b6:	bf00      	nop
 80077b8:	3714      	adds	r7, #20
 80077ba:	46bd      	mov	sp, r7
 80077bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c0:	4770      	bx	lr
 80077c2:	bf00      	nop
 80077c4:	40010000 	.word	0x40010000
 80077c8:	40000400 	.word	0x40000400
 80077cc:	40000800 	.word	0x40000800
 80077d0:	40000c00 	.word	0x40000c00
 80077d4:	40010400 	.word	0x40010400
 80077d8:	40014000 	.word	0x40014000
 80077dc:	40014400 	.word	0x40014400
 80077e0:	40014800 	.word	0x40014800
 80077e4:	40001800 	.word	0x40001800
 80077e8:	40001c00 	.word	0x40001c00
 80077ec:	40002000 	.word	0x40002000

080077f0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]
 80077f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6a1b      	ldr	r3, [r3, #32]
 80077fe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	6a1b      	ldr	r3, [r3, #32]
 8007804:	f023 0201 	bic.w	r2, r3, #1
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	685b      	ldr	r3, [r3, #4]
 8007810:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	699b      	ldr	r3, [r3, #24]
 8007816:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800781e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f023 0303 	bic.w	r3, r3, #3
 8007826:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007828:	683b      	ldr	r3, [r7, #0]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	4313      	orrs	r3, r2
 8007830:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	f023 0302 	bic.w	r3, r3, #2
 8007838:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800783a:	683b      	ldr	r3, [r7, #0]
 800783c:	689b      	ldr	r3, [r3, #8]
 800783e:	697a      	ldr	r2, [r7, #20]
 8007840:	4313      	orrs	r3, r2
 8007842:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a20      	ldr	r2, [pc, #128]	@ (80078c8 <TIM_OC1_SetConfig+0xd8>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d003      	beq.n	8007854 <TIM_OC1_SetConfig+0x64>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a1f      	ldr	r2, [pc, #124]	@ (80078cc <TIM_OC1_SetConfig+0xdc>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d10c      	bne.n	800786e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	f023 0308 	bic.w	r3, r3, #8
 800785a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	68db      	ldr	r3, [r3, #12]
 8007860:	697a      	ldr	r2, [r7, #20]
 8007862:	4313      	orrs	r3, r2
 8007864:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	f023 0304 	bic.w	r3, r3, #4
 800786c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	4a15      	ldr	r2, [pc, #84]	@ (80078c8 <TIM_OC1_SetConfig+0xd8>)
 8007872:	4293      	cmp	r3, r2
 8007874:	d003      	beq.n	800787e <TIM_OC1_SetConfig+0x8e>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a14      	ldr	r2, [pc, #80]	@ (80078cc <TIM_OC1_SetConfig+0xdc>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d111      	bne.n	80078a2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800787e:	693b      	ldr	r3, [r7, #16]
 8007880:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007884:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800788c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	695b      	ldr	r3, [r3, #20]
 8007892:	693a      	ldr	r2, [r7, #16]
 8007894:	4313      	orrs	r3, r2
 8007896:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007898:	683b      	ldr	r3, [r7, #0]
 800789a:	699b      	ldr	r3, [r3, #24]
 800789c:	693a      	ldr	r2, [r7, #16]
 800789e:	4313      	orrs	r3, r2
 80078a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	693a      	ldr	r2, [r7, #16]
 80078a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	68fa      	ldr	r2, [r7, #12]
 80078ac:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078ae:	683b      	ldr	r3, [r7, #0]
 80078b0:	685a      	ldr	r2, [r3, #4]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	697a      	ldr	r2, [r7, #20]
 80078ba:	621a      	str	r2, [r3, #32]
}
 80078bc:	bf00      	nop
 80078be:	371c      	adds	r7, #28
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr
 80078c8:	40010000 	.word	0x40010000
 80078cc:	40010400 	.word	0x40010400

080078d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80078d0:	b480      	push	{r7}
 80078d2:	b087      	sub	sp, #28
 80078d4:	af00      	add	r7, sp, #0
 80078d6:	6078      	str	r0, [r7, #4]
 80078d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a1b      	ldr	r3, [r3, #32]
 80078de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6a1b      	ldr	r3, [r3, #32]
 80078e4:	f023 0210 	bic.w	r2, r3, #16
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	699b      	ldr	r3, [r3, #24]
 80078f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80078fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007906:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007908:	683b      	ldr	r3, [r7, #0]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	021b      	lsls	r3, r3, #8
 800790e:	68fa      	ldr	r2, [r7, #12]
 8007910:	4313      	orrs	r3, r2
 8007912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007914:	697b      	ldr	r3, [r7, #20]
 8007916:	f023 0320 	bic.w	r3, r3, #32
 800791a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800791c:	683b      	ldr	r3, [r7, #0]
 800791e:	689b      	ldr	r3, [r3, #8]
 8007920:	011b      	lsls	r3, r3, #4
 8007922:	697a      	ldr	r2, [r7, #20]
 8007924:	4313      	orrs	r3, r2
 8007926:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	4a22      	ldr	r2, [pc, #136]	@ (80079b4 <TIM_OC2_SetConfig+0xe4>)
 800792c:	4293      	cmp	r3, r2
 800792e:	d003      	beq.n	8007938 <TIM_OC2_SetConfig+0x68>
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	4a21      	ldr	r2, [pc, #132]	@ (80079b8 <TIM_OC2_SetConfig+0xe8>)
 8007934:	4293      	cmp	r3, r2
 8007936:	d10d      	bne.n	8007954 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007938:	697b      	ldr	r3, [r7, #20]
 800793a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800793e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007940:	683b      	ldr	r3, [r7, #0]
 8007942:	68db      	ldr	r3, [r3, #12]
 8007944:	011b      	lsls	r3, r3, #4
 8007946:	697a      	ldr	r2, [r7, #20]
 8007948:	4313      	orrs	r3, r2
 800794a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800794c:	697b      	ldr	r3, [r7, #20]
 800794e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007952:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	4a17      	ldr	r2, [pc, #92]	@ (80079b4 <TIM_OC2_SetConfig+0xe4>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d003      	beq.n	8007964 <TIM_OC2_SetConfig+0x94>
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	4a16      	ldr	r2, [pc, #88]	@ (80079b8 <TIM_OC2_SetConfig+0xe8>)
 8007960:	4293      	cmp	r3, r2
 8007962:	d113      	bne.n	800798c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007964:	693b      	ldr	r3, [r7, #16]
 8007966:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800796a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007972:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007974:	683b      	ldr	r3, [r7, #0]
 8007976:	695b      	ldr	r3, [r3, #20]
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	693a      	ldr	r2, [r7, #16]
 800797c:	4313      	orrs	r3, r2
 800797e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	699b      	ldr	r3, [r3, #24]
 8007984:	009b      	lsls	r3, r3, #2
 8007986:	693a      	ldr	r2, [r7, #16]
 8007988:	4313      	orrs	r3, r2
 800798a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	693a      	ldr	r2, [r7, #16]
 8007990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68fa      	ldr	r2, [r7, #12]
 8007996:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685a      	ldr	r2, [r3, #4]
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	621a      	str	r2, [r3, #32]
}
 80079a6:	bf00      	nop
 80079a8:	371c      	adds	r7, #28
 80079aa:	46bd      	mov	sp, r7
 80079ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b0:	4770      	bx	lr
 80079b2:	bf00      	nop
 80079b4:	40010000 	.word	0x40010000
 80079b8:	40010400 	.word	0x40010400

080079bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80079bc:	b480      	push	{r7}
 80079be:	b087      	sub	sp, #28
 80079c0:	af00      	add	r7, sp, #0
 80079c2:	6078      	str	r0, [r7, #4]
 80079c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6a1b      	ldr	r3, [r3, #32]
 80079ca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a1b      	ldr	r3, [r3, #32]
 80079d0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	685b      	ldr	r3, [r3, #4]
 80079dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	69db      	ldr	r3, [r3, #28]
 80079e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	f023 0303 	bic.w	r3, r3, #3
 80079f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	68fa      	ldr	r2, [r7, #12]
 80079fa:	4313      	orrs	r3, r2
 80079fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a04:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	689b      	ldr	r3, [r3, #8]
 8007a0a:	021b      	lsls	r3, r3, #8
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	4a21      	ldr	r2, [pc, #132]	@ (8007a9c <TIM_OC3_SetConfig+0xe0>)
 8007a16:	4293      	cmp	r3, r2
 8007a18:	d003      	beq.n	8007a22 <TIM_OC3_SetConfig+0x66>
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a20      	ldr	r2, [pc, #128]	@ (8007aa0 <TIM_OC3_SetConfig+0xe4>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d10d      	bne.n	8007a3e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a28:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a2a:	683b      	ldr	r3, [r7, #0]
 8007a2c:	68db      	ldr	r3, [r3, #12]
 8007a2e:	021b      	lsls	r3, r3, #8
 8007a30:	697a      	ldr	r2, [r7, #20]
 8007a32:	4313      	orrs	r3, r2
 8007a34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a36:	697b      	ldr	r3, [r7, #20]
 8007a38:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	4a16      	ldr	r2, [pc, #88]	@ (8007a9c <TIM_OC3_SetConfig+0xe0>)
 8007a42:	4293      	cmp	r3, r2
 8007a44:	d003      	beq.n	8007a4e <TIM_OC3_SetConfig+0x92>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	4a15      	ldr	r2, [pc, #84]	@ (8007aa0 <TIM_OC3_SetConfig+0xe4>)
 8007a4a:	4293      	cmp	r3, r2
 8007a4c:	d113      	bne.n	8007a76 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a4e:	693b      	ldr	r3, [r7, #16]
 8007a50:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a56:	693b      	ldr	r3, [r7, #16]
 8007a58:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007a5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a5e:	683b      	ldr	r3, [r7, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	011b      	lsls	r3, r3, #4
 8007a64:	693a      	ldr	r2, [r7, #16]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	699b      	ldr	r3, [r3, #24]
 8007a6e:	011b      	lsls	r3, r3, #4
 8007a70:	693a      	ldr	r2, [r7, #16]
 8007a72:	4313      	orrs	r3, r2
 8007a74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	693a      	ldr	r2, [r7, #16]
 8007a7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	68fa      	ldr	r2, [r7, #12]
 8007a80:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	685a      	ldr	r2, [r3, #4]
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	697a      	ldr	r2, [r7, #20]
 8007a8e:	621a      	str	r2, [r3, #32]
}
 8007a90:	bf00      	nop
 8007a92:	371c      	adds	r7, #28
 8007a94:	46bd      	mov	sp, r7
 8007a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9a:	4770      	bx	lr
 8007a9c:	40010000 	.word	0x40010000
 8007aa0:	40010400 	.word	0x40010400

08007aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	6a1b      	ldr	r3, [r3, #32]
 8007ab8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	021b      	lsls	r3, r3, #8
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	031b      	lsls	r3, r3, #12
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a12      	ldr	r2, [pc, #72]	@ (8007b48 <TIM_OC4_SetConfig+0xa4>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d003      	beq.n	8007b0c <TIM_OC4_SetConfig+0x68>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a11      	ldr	r2, [pc, #68]	@ (8007b4c <TIM_OC4_SetConfig+0xa8>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d109      	bne.n	8007b20 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007b12:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	695b      	ldr	r3, [r3, #20]
 8007b18:	019b      	lsls	r3, r3, #6
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	697a      	ldr	r2, [r7, #20]
 8007b24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	68fa      	ldr	r2, [r7, #12]
 8007b2a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	685a      	ldr	r2, [r3, #4]
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	693a      	ldr	r2, [r7, #16]
 8007b38:	621a      	str	r2, [r3, #32]
}
 8007b3a:	bf00      	nop
 8007b3c:	371c      	adds	r7, #28
 8007b3e:	46bd      	mov	sp, r7
 8007b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b44:	4770      	bx	lr
 8007b46:	bf00      	nop
 8007b48:	40010000 	.word	0x40010000
 8007b4c:	40010400 	.word	0x40010400

08007b50 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  const TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8007b50:	b580      	push	{r7, lr}
 8007b52:	b086      	sub	sp, #24
 8007b54:	af00      	add	r7, sp, #0
 8007b56:	6078      	str	r0, [r7, #4]
 8007b58:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	681b      	ldr	r3, [r3, #0]
 8007b62:	689b      	ldr	r3, [r3, #8]
 8007b64:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007b66:	693b      	ldr	r3, [r7, #16]
 8007b68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b6c:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8007b6e:	683b      	ldr	r3, [r7, #0]
 8007b70:	685b      	ldr	r3, [r3, #4]
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8007b78:	693b      	ldr	r3, [r7, #16]
 8007b7a:	f023 0307 	bic.w	r3, r3, #7
 8007b7e:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007b80:	683b      	ldr	r3, [r7, #0]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	693a      	ldr	r2, [r7, #16]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	693a      	ldr	r2, [r7, #16]
 8007b90:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007b92:	683b      	ldr	r3, [r7, #0]
 8007b94:	685b      	ldr	r3, [r3, #4]
 8007b96:	2b70      	cmp	r3, #112	@ 0x70
 8007b98:	d01a      	beq.n	8007bd0 <TIM_SlaveTimer_SetConfig+0x80>
 8007b9a:	2b70      	cmp	r3, #112	@ 0x70
 8007b9c:	d860      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007b9e:	2b60      	cmp	r3, #96	@ 0x60
 8007ba0:	d054      	beq.n	8007c4c <TIM_SlaveTimer_SetConfig+0xfc>
 8007ba2:	2b60      	cmp	r3, #96	@ 0x60
 8007ba4:	d85c      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007ba6:	2b50      	cmp	r3, #80	@ 0x50
 8007ba8:	d046      	beq.n	8007c38 <TIM_SlaveTimer_SetConfig+0xe8>
 8007baa:	2b50      	cmp	r3, #80	@ 0x50
 8007bac:	d858      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007bae:	2b40      	cmp	r3, #64	@ 0x40
 8007bb0:	d019      	beq.n	8007be6 <TIM_SlaveTimer_SetConfig+0x96>
 8007bb2:	2b40      	cmp	r3, #64	@ 0x40
 8007bb4:	d854      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007bb6:	2b30      	cmp	r3, #48	@ 0x30
 8007bb8:	d055      	beq.n	8007c66 <TIM_SlaveTimer_SetConfig+0x116>
 8007bba:	2b30      	cmp	r3, #48	@ 0x30
 8007bbc:	d850      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007bbe:	2b20      	cmp	r3, #32
 8007bc0:	d051      	beq.n	8007c66 <TIM_SlaveTimer_SetConfig+0x116>
 8007bc2:	2b20      	cmp	r3, #32
 8007bc4:	d84c      	bhi.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d04d      	beq.n	8007c66 <TIM_SlaveTimer_SetConfig+0x116>
 8007bca:	2b10      	cmp	r3, #16
 8007bcc:	d04b      	beq.n	8007c66 <TIM_SlaveTimer_SetConfig+0x116>
 8007bce:	e047      	b.n	8007c60 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6818      	ldr	r0, [r3, #0]
                        sSlaveConfig->TriggerPrescaler,
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	68d9      	ldr	r1, [r3, #12]
                        sSlaveConfig->TriggerPolarity,
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	689a      	ldr	r2, [r3, #8]
                        sSlaveConfig->TriggerFilter);
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	691b      	ldr	r3, [r3, #16]
      TIM_ETR_SetConfig(htim->Instance,
 8007be0:	f000 f8c1 	bl	8007d66 <TIM_ETR_SetConfig>
      break;
 8007be4:	e040      	b.n	8007c68 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2b05      	cmp	r3, #5
 8007bec:	d101      	bne.n	8007bf2 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007bee:	2301      	movs	r3, #1
 8007bf0:	e03b      	b.n	8007c6a <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	6a1b      	ldr	r3, [r3, #32]
 8007bf8:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	6a1a      	ldr	r2, [r3, #32]
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	f022 0201 	bic.w	r2, r2, #1
 8007c08:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c18:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	691b      	ldr	r3, [r3, #16]
 8007c1e:	011b      	lsls	r3, r3, #4
 8007c20:	68ba      	ldr	r2, [r7, #8]
 8007c22:	4313      	orrs	r3, r2
 8007c24:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	68ba      	ldr	r2, [r7, #8]
 8007c2c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	681b      	ldr	r3, [r3, #0]
 8007c32:	68fa      	ldr	r2, [r7, #12]
 8007c34:	621a      	str	r2, [r3, #32]
      break;
 8007c36:	e017      	b.n	8007c68 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007c3c:	683b      	ldr	r3, [r7, #0]
 8007c3e:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	691b      	ldr	r3, [r3, #16]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c44:	461a      	mov	r2, r3
 8007c46:	f000 f814 	bl	8007c72 <TIM_TI1_ConfigInputStage>
      break;
 8007c4a:	e00d      	b.n	8007c68 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	6818      	ldr	r0, [r3, #0]
                               sSlaveConfig->TriggerPolarity,
 8007c50:	683b      	ldr	r3, [r7, #0]
 8007c52:	6899      	ldr	r1, [r3, #8]
                               sSlaveConfig->TriggerFilter);
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	691b      	ldr	r3, [r3, #16]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c58:	461a      	mov	r2, r3
 8007c5a:	f000 f839 	bl	8007cd0 <TIM_TI2_ConfigInputStage>
      break;
 8007c5e:	e003      	b.n	8007c68 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8007c60:	2301      	movs	r3, #1
 8007c62:	75fb      	strb	r3, [r7, #23]
      break;
 8007c64:	e000      	b.n	8007c68 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8007c66:	bf00      	nop
  }

  return status;
 8007c68:	7dfb      	ldrb	r3, [r7, #23]
}
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	3718      	adds	r7, #24
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	bd80      	pop	{r7, pc}

08007c72 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c72:	b480      	push	{r7}
 8007c74:	b087      	sub	sp, #28
 8007c76:	af00      	add	r7, sp, #0
 8007c78:	60f8      	str	r0, [r7, #12]
 8007c7a:	60b9      	str	r1, [r7, #8]
 8007c7c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007c7e:	68fb      	ldr	r3, [r7, #12]
 8007c80:	6a1b      	ldr	r3, [r3, #32]
 8007c82:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6a1b      	ldr	r3, [r3, #32]
 8007c88:	f023 0201 	bic.w	r2, r3, #1
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	699b      	ldr	r3, [r3, #24]
 8007c94:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007c9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	011b      	lsls	r3, r3, #4
 8007ca2:	693a      	ldr	r2, [r7, #16]
 8007ca4:	4313      	orrs	r3, r2
 8007ca6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007ca8:	697b      	ldr	r3, [r7, #20]
 8007caa:	f023 030a 	bic.w	r3, r3, #10
 8007cae:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007cb0:	697a      	ldr	r2, [r7, #20]
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	4313      	orrs	r3, r2
 8007cb6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007cb8:	68fb      	ldr	r3, [r7, #12]
 8007cba:	693a      	ldr	r2, [r7, #16]
 8007cbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	697a      	ldr	r2, [r7, #20]
 8007cc2:	621a      	str	r2, [r3, #32]
}
 8007cc4:	bf00      	nop
 8007cc6:	371c      	adds	r7, #28
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cce:	4770      	bx	lr

08007cd0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	b087      	sub	sp, #28
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	60f8      	str	r0, [r7, #12]
 8007cd8:	60b9      	str	r1, [r7, #8]
 8007cda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	6a1b      	ldr	r3, [r3, #32]
 8007ce0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ce2:	68fb      	ldr	r3, [r7, #12]
 8007ce4:	6a1b      	ldr	r3, [r3, #32]
 8007ce6:	f023 0210 	bic.w	r2, r3, #16
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007cee:	68fb      	ldr	r3, [r7, #12]
 8007cf0:	699b      	ldr	r3, [r3, #24]
 8007cf2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007cf4:	693b      	ldr	r3, [r7, #16]
 8007cf6:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	031b      	lsls	r3, r3, #12
 8007d00:	693a      	ldr	r2, [r7, #16]
 8007d02:	4313      	orrs	r3, r2
 8007d04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007d06:	697b      	ldr	r3, [r7, #20]
 8007d08:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007d0c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	011b      	lsls	r3, r3, #4
 8007d12:	697a      	ldr	r2, [r7, #20]
 8007d14:	4313      	orrs	r3, r2
 8007d16:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007d1e:	68fb      	ldr	r3, [r7, #12]
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	621a      	str	r2, [r3, #32]
}
 8007d24:	bf00      	nop
 8007d26:	371c      	adds	r7, #28
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr

08007d30 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b085      	sub	sp, #20
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	689b      	ldr	r3, [r3, #8]
 8007d3e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d46:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007d48:	683a      	ldr	r2, [r7, #0]
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	4313      	orrs	r3, r2
 8007d4e:	f043 0307 	orr.w	r3, r3, #7
 8007d52:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	68fa      	ldr	r2, [r7, #12]
 8007d58:	609a      	str	r2, [r3, #8]
}
 8007d5a:	bf00      	nop
 8007d5c:	3714      	adds	r7, #20
 8007d5e:	46bd      	mov	sp, r7
 8007d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d64:	4770      	bx	lr

08007d66 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007d66:	b480      	push	{r7}
 8007d68:	b087      	sub	sp, #28
 8007d6a:	af00      	add	r7, sp, #0
 8007d6c:	60f8      	str	r0, [r7, #12]
 8007d6e:	60b9      	str	r1, [r7, #8]
 8007d70:	607a      	str	r2, [r7, #4]
 8007d72:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	689b      	ldr	r3, [r3, #8]
 8007d78:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007d80:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	021a      	lsls	r2, r3, #8
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	431a      	orrs	r2, r3
 8007d8a:	68bb      	ldr	r3, [r7, #8]
 8007d8c:	4313      	orrs	r3, r2
 8007d8e:	697a      	ldr	r2, [r7, #20]
 8007d90:	4313      	orrs	r3, r2
 8007d92:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	697a      	ldr	r2, [r7, #20]
 8007d98:	609a      	str	r2, [r3, #8]
}
 8007d9a:	bf00      	nop
 8007d9c:	371c      	adds	r7, #28
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr

08007da6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007da6:	b480      	push	{r7}
 8007da8:	b087      	sub	sp, #28
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	60b9      	str	r1, [r7, #8]
 8007db0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	f003 031f 	and.w	r3, r3, #31
 8007db8:	2201      	movs	r2, #1
 8007dba:	fa02 f303 	lsl.w	r3, r2, r3
 8007dbe:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6a1a      	ldr	r2, [r3, #32]
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	43db      	mvns	r3, r3
 8007dc8:	401a      	ands	r2, r3
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	6a1a      	ldr	r2, [r3, #32]
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	f003 031f 	and.w	r3, r3, #31
 8007dd8:	6879      	ldr	r1, [r7, #4]
 8007dda:	fa01 f303 	lsl.w	r3, r1, r3
 8007dde:	431a      	orrs	r2, r3
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	621a      	str	r2, [r3, #32]
}
 8007de4:	bf00      	nop
 8007de6:	371c      	adds	r7, #28
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b085      	sub	sp, #20
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007e00:	2b01      	cmp	r3, #1
 8007e02:	d101      	bne.n	8007e08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007e04:	2302      	movs	r3, #2
 8007e06:	e05a      	b.n	8007ebe <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	2201      	movs	r2, #1
 8007e0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	689b      	ldr	r3, [r3, #8]
 8007e26:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007e2e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68fa      	ldr	r2, [r7, #12]
 8007e40:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	4a21      	ldr	r2, [pc, #132]	@ (8007ecc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007e48:	4293      	cmp	r3, r2
 8007e4a:	d022      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007e54:	d01d      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	4a1d      	ldr	r2, [pc, #116]	@ (8007ed0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007e5c:	4293      	cmp	r3, r2
 8007e5e:	d018      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4a1b      	ldr	r2, [pc, #108]	@ (8007ed4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d013      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8007ed8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d00e      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	4a18      	ldr	r2, [pc, #96]	@ (8007edc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007e7a:	4293      	cmp	r3, r2
 8007e7c:	d009      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a17      	ldr	r2, [pc, #92]	@ (8007ee0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d004      	beq.n	8007e92 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a15      	ldr	r2, [pc, #84]	@ (8007ee4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d10c      	bne.n	8007eac <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007e92:	68bb      	ldr	r3, [r7, #8]
 8007e94:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e98:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	68ba      	ldr	r2, [r7, #8]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	68ba      	ldr	r2, [r7, #8]
 8007eaa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2201      	movs	r2, #1
 8007eb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2200      	movs	r2, #0
 8007eb8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007ebc:	2300      	movs	r3, #0
}
 8007ebe:	4618      	mov	r0, r3
 8007ec0:	3714      	adds	r7, #20
 8007ec2:	46bd      	mov	sp, r7
 8007ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ec8:	4770      	bx	lr
 8007eca:	bf00      	nop
 8007ecc:	40010000 	.word	0x40010000
 8007ed0:	40000400 	.word	0x40000400
 8007ed4:	40000800 	.word	0x40000800
 8007ed8:	40000c00 	.word	0x40000c00
 8007edc:	40010400 	.word	0x40010400
 8007ee0:	40014000 	.word	0x40014000
 8007ee4:	40001800 	.word	0x40001800

08007ee8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b085      	sub	sp, #20
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
 8007ef0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007ef2:	2300      	movs	r3, #0
 8007ef4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d101      	bne.n	8007f04 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007f00:	2302      	movs	r3, #2
 8007f02:	e03d      	b.n	8007f80 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	2201      	movs	r2, #1
 8007f08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	68db      	ldr	r3, [r3, #12]
 8007f16:	4313      	orrs	r3, r2
 8007f18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	4313      	orrs	r3, r2
 8007f26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	685b      	ldr	r3, [r3, #4]
 8007f32:	4313      	orrs	r3, r2
 8007f34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	691b      	ldr	r3, [r3, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	695b      	ldr	r3, [r3, #20]
 8007f5c:	4313      	orrs	r3, r2
 8007f5e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	69db      	ldr	r3, [r3, #28]
 8007f6a:	4313      	orrs	r3, r2
 8007f6c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68fa      	ldr	r2, [r7, #12]
 8007f74:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	2200      	movs	r2, #0
 8007f7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007f7e:	2300      	movs	r3, #0
}
 8007f80:	4618      	mov	r0, r3
 8007f82:	3714      	adds	r7, #20
 8007f84:	46bd      	mov	sp, r7
 8007f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8a:	4770      	bx	lr

08007f8c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007f94:	bf00      	nop
 8007f96:	370c      	adds	r7, #12
 8007f98:	46bd      	mov	sp, r7
 8007f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f9e:	4770      	bx	lr

08007fa0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007fa0:	b480      	push	{r7}
 8007fa2:	b083      	sub	sp, #12
 8007fa4:	af00      	add	r7, sp, #0
 8007fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007fa8:	bf00      	nop
 8007faa:	370c      	adds	r7, #12
 8007fac:	46bd      	mov	sp, r7
 8007fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb2:	4770      	bx	lr

08007fb4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007fb4:	b580      	push	{r7, lr}
 8007fb6:	b082      	sub	sp, #8
 8007fb8:	af00      	add	r7, sp, #0
 8007fba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d101      	bne.n	8007fc6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e042      	b.n	800804c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fcc:	b2db      	uxtb	r3, r3
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d106      	bne.n	8007fe0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f7fb fc12 	bl	8003804 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2224      	movs	r2, #36	@ 0x24
 8007fe4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	68da      	ldr	r2, [r3, #12]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007ff6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007ff8:	6878      	ldr	r0, [r7, #4]
 8007ffa:	f000 ffa1 	bl	8008f40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	691a      	ldr	r2, [r3, #16]
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800800c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	695a      	ldr	r2, [r3, #20]
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800801c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	68da      	ldr	r2, [r3, #12]
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800802c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	2200      	movs	r2, #0
 8008032:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2220      	movs	r2, #32
 8008038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2220      	movs	r2, #32
 8008040:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2200      	movs	r2, #0
 8008048:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800804a:	2300      	movs	r3, #0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3708      	adds	r7, #8
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b08a      	sub	sp, #40	@ 0x28
 8008058:	af02      	add	r7, sp, #8
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	603b      	str	r3, [r7, #0]
 8008060:	4613      	mov	r3, r2
 8008062:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8008064:	2300      	movs	r3, #0
 8008066:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800806e:	b2db      	uxtb	r3, r3
 8008070:	2b20      	cmp	r3, #32
 8008072:	d175      	bne.n	8008160 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8008074:	68bb      	ldr	r3, [r7, #8]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d002      	beq.n	8008080 <HAL_UART_Transmit+0x2c>
 800807a:	88fb      	ldrh	r3, [r7, #6]
 800807c:	2b00      	cmp	r3, #0
 800807e:	d101      	bne.n	8008084 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e06e      	b.n	8008162 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	2200      	movs	r2, #0
 8008088:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	2221      	movs	r2, #33	@ 0x21
 800808e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008092:	f7fb fd4f 	bl	8003b34 <HAL_GetTick>
 8008096:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	88fa      	ldrh	r2, [r7, #6]
 800809c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	88fa      	ldrh	r2, [r7, #6]
 80080a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	689b      	ldr	r3, [r3, #8]
 80080a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80080ac:	d108      	bne.n	80080c0 <HAL_UART_Transmit+0x6c>
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d104      	bne.n	80080c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80080b6:	2300      	movs	r3, #0
 80080b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	61bb      	str	r3, [r7, #24]
 80080be:	e003      	b.n	80080c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80080c0:	68bb      	ldr	r3, [r7, #8]
 80080c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80080c4:	2300      	movs	r3, #0
 80080c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80080c8:	e02e      	b.n	8008128 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	9300      	str	r3, [sp, #0]
 80080ce:	697b      	ldr	r3, [r7, #20]
 80080d0:	2200      	movs	r2, #0
 80080d2:	2180      	movs	r1, #128	@ 0x80
 80080d4:	68f8      	ldr	r0, [r7, #12]
 80080d6:	f000 fc71 	bl	80089bc <UART_WaitOnFlagUntilTimeout>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d005      	beq.n	80080ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	2220      	movs	r2, #32
 80080e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80080e8:	2303      	movs	r3, #3
 80080ea:	e03a      	b.n	8008162 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d10b      	bne.n	800810a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80080f2:	69bb      	ldr	r3, [r7, #24]
 80080f4:	881b      	ldrh	r3, [r3, #0]
 80080f6:	461a      	mov	r2, r3
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008100:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008102:	69bb      	ldr	r3, [r7, #24]
 8008104:	3302      	adds	r3, #2
 8008106:	61bb      	str	r3, [r7, #24]
 8008108:	e007      	b.n	800811a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800810a:	69fb      	ldr	r3, [r7, #28]
 800810c:	781a      	ldrb	r2, [r3, #0]
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008114:	69fb      	ldr	r3, [r7, #28]
 8008116:	3301      	adds	r3, #1
 8008118:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800811e:	b29b      	uxth	r3, r3
 8008120:	3b01      	subs	r3, #1
 8008122:	b29a      	uxth	r2, r3
 8008124:	68fb      	ldr	r3, [r7, #12]
 8008126:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800812c:	b29b      	uxth	r3, r3
 800812e:	2b00      	cmp	r3, #0
 8008130:	d1cb      	bne.n	80080ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008132:	683b      	ldr	r3, [r7, #0]
 8008134:	9300      	str	r3, [sp, #0]
 8008136:	697b      	ldr	r3, [r7, #20]
 8008138:	2200      	movs	r2, #0
 800813a:	2140      	movs	r1, #64	@ 0x40
 800813c:	68f8      	ldr	r0, [r7, #12]
 800813e:	f000 fc3d 	bl	80089bc <UART_WaitOnFlagUntilTimeout>
 8008142:	4603      	mov	r3, r0
 8008144:	2b00      	cmp	r3, #0
 8008146:	d005      	beq.n	8008154 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	2220      	movs	r2, #32
 800814c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8008150:	2303      	movs	r3, #3
 8008152:	e006      	b.n	8008162 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	2220      	movs	r2, #32
 8008158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800815c:	2300      	movs	r3, #0
 800815e:	e000      	b.n	8008162 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8008160:	2302      	movs	r3, #2
  }
}
 8008162:	4618      	mov	r0, r3
 8008164:	3720      	adds	r7, #32
 8008166:	46bd      	mov	sp, r7
 8008168:	bd80      	pop	{r7, pc}

0800816a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800816a:	b580      	push	{r7, lr}
 800816c:	b08c      	sub	sp, #48	@ 0x30
 800816e:	af00      	add	r7, sp, #0
 8008170:	60f8      	str	r0, [r7, #12]
 8008172:	60b9      	str	r1, [r7, #8]
 8008174:	4613      	mov	r3, r2
 8008176:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800817e:	b2db      	uxtb	r3, r3
 8008180:	2b20      	cmp	r3, #32
 8008182:	d146      	bne.n	8008212 <HAL_UARTEx_ReceiveToIdle_DMA+0xa8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008184:	68bb      	ldr	r3, [r7, #8]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d002      	beq.n	8008190 <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 800818a:	88fb      	ldrh	r3, [r7, #6]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d101      	bne.n	8008194 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8008190:	2301      	movs	r3, #1
 8008192:	e03f      	b.n	8008214 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8008194:	68fb      	ldr	r3, [r7, #12]
 8008196:	2201      	movs	r2, #1
 8008198:	631a      	str	r2, [r3, #48]	@ 0x30
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	2200      	movs	r2, #0
 800819e:	635a      	str	r2, [r3, #52]	@ 0x34

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 80081a0:	88fb      	ldrh	r3, [r7, #6]
 80081a2:	461a      	mov	r2, r3
 80081a4:	68b9      	ldr	r1, [r7, #8]
 80081a6:	68f8      	ldr	r0, [r7, #12]
 80081a8:	f000 fc62 	bl	8008a70 <UART_Start_Receive_DMA>
 80081ac:	4603      	mov	r3, r0
 80081ae:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081b6:	2b01      	cmp	r3, #1
 80081b8:	d125      	bne.n	8008206 <HAL_UARTEx_ReceiveToIdle_DMA+0x9c>
    {
      __HAL_UART_CLEAR_IDLEFLAG(huart);
 80081ba:	2300      	movs	r3, #0
 80081bc:	613b      	str	r3, [r7, #16]
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	613b      	str	r3, [r7, #16]
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	685b      	ldr	r3, [r3, #4]
 80081cc:	613b      	str	r3, [r7, #16]
 80081ce:	693b      	ldr	r3, [r7, #16]
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	330c      	adds	r3, #12
 80081d6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081d8:	69bb      	ldr	r3, [r7, #24]
 80081da:	e853 3f00 	ldrex	r3, [r3]
 80081de:	617b      	str	r3, [r7, #20]
   return(result);
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f043 0310 	orr.w	r3, r3, #16
 80081e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	330c      	adds	r3, #12
 80081ee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081f0:	627a      	str	r2, [r7, #36]	@ 0x24
 80081f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80081f4:	6a39      	ldr	r1, [r7, #32]
 80081f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80081f8:	e841 2300 	strex	r3, r2, [r1]
 80081fc:	61fb      	str	r3, [r7, #28]
   return(result);
 80081fe:	69fb      	ldr	r3, [r7, #28]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d1e5      	bne.n	80081d0 <HAL_UARTEx_ReceiveToIdle_DMA+0x66>
 8008204:	e002      	b.n	800820c <HAL_UARTEx_ReceiveToIdle_DMA+0xa2>
    {
      /* In case of errors already pending when reception is started,
         Interrupts may have already been raised and lead to reception abortion.
         (Overrun error for instance).
         In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
      status = HAL_ERROR;
 8008206:	2301      	movs	r3, #1
 8008208:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    return status;
 800820c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008210:	e000      	b.n	8008214 <HAL_UARTEx_ReceiveToIdle_DMA+0xaa>
  }
  else
  {
    return HAL_BUSY;
 8008212:	2302      	movs	r3, #2
  }
}
 8008214:	4618      	mov	r0, r3
 8008216:	3730      	adds	r7, #48	@ 0x30
 8008218:	46bd      	mov	sp, r7
 800821a:	bd80      	pop	{r7, pc}

0800821c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b0ba      	sub	sp, #232	@ 0xe8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	68db      	ldr	r3, [r3, #12]
 8008234:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8008242:	2300      	movs	r3, #0
 8008244:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8008248:	2300      	movs	r3, #0
 800824a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800824e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008252:	f003 030f 	and.w	r3, r3, #15
 8008256:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800825a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800825e:	2b00      	cmp	r3, #0
 8008260:	d10f      	bne.n	8008282 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008266:	f003 0320 	and.w	r3, r3, #32
 800826a:	2b00      	cmp	r3, #0
 800826c:	d009      	beq.n	8008282 <HAL_UART_IRQHandler+0x66>
 800826e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008272:	f003 0320 	and.w	r3, r3, #32
 8008276:	2b00      	cmp	r3, #0
 8008278:	d003      	beq.n	8008282 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800827a:	6878      	ldr	r0, [r7, #4]
 800827c:	f000 fda2 	bl	8008dc4 <UART_Receive_IT>
      return;
 8008280:	e273      	b.n	800876a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8008282:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008286:	2b00      	cmp	r3, #0
 8008288:	f000 80de 	beq.w	8008448 <HAL_UART_IRQHandler+0x22c>
 800828c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008290:	f003 0301 	and.w	r3, r3, #1
 8008294:	2b00      	cmp	r3, #0
 8008296:	d106      	bne.n	80082a6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008298:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800829c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f000 80d1 	beq.w	8008448 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80082a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082aa:	f003 0301 	and.w	r3, r3, #1
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d00b      	beq.n	80082ca <HAL_UART_IRQHandler+0xae>
 80082b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d005      	beq.n	80082ca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082c2:	f043 0201 	orr.w	r2, r3, #1
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082ce:	f003 0304 	and.w	r3, r3, #4
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d00b      	beq.n	80082ee <HAL_UART_IRQHandler+0xd2>
 80082d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082da:	f003 0301 	and.w	r3, r3, #1
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d005      	beq.n	80082ee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80082e6:	f043 0202 	orr.w	r2, r3, #2
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80082ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082f2:	f003 0302 	and.w	r3, r3, #2
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00b      	beq.n	8008312 <HAL_UART_IRQHandler+0xf6>
 80082fa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80082fe:	f003 0301 	and.w	r3, r3, #1
 8008302:	2b00      	cmp	r3, #0
 8008304:	d005      	beq.n	8008312 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800830a:	f043 0204 	orr.w	r2, r3, #4
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8008312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008316:	f003 0308 	and.w	r3, r3, #8
 800831a:	2b00      	cmp	r3, #0
 800831c:	d011      	beq.n	8008342 <HAL_UART_IRQHandler+0x126>
 800831e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008322:	f003 0320 	and.w	r3, r3, #32
 8008326:	2b00      	cmp	r3, #0
 8008328:	d105      	bne.n	8008336 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800832a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800832e:	f003 0301 	and.w	r3, r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	d005      	beq.n	8008342 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800833a:	f043 0208 	orr.w	r2, r3, #8
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008346:	2b00      	cmp	r3, #0
 8008348:	f000 820a 	beq.w	8008760 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800834c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008350:	f003 0320 	and.w	r3, r3, #32
 8008354:	2b00      	cmp	r3, #0
 8008356:	d008      	beq.n	800836a <HAL_UART_IRQHandler+0x14e>
 8008358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800835c:	f003 0320 	and.w	r3, r3, #32
 8008360:	2b00      	cmp	r3, #0
 8008362:	d002      	beq.n	800836a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008364:	6878      	ldr	r0, [r7, #4]
 8008366:	f000 fd2d 	bl	8008dc4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	695b      	ldr	r3, [r3, #20]
 8008370:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008374:	2b40      	cmp	r3, #64	@ 0x40
 8008376:	bf0c      	ite	eq
 8008378:	2301      	moveq	r3, #1
 800837a:	2300      	movne	r3, #0
 800837c:	b2db      	uxtb	r3, r3
 800837e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008386:	f003 0308 	and.w	r3, r3, #8
 800838a:	2b00      	cmp	r3, #0
 800838c:	d103      	bne.n	8008396 <HAL_UART_IRQHandler+0x17a>
 800838e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008392:	2b00      	cmp	r3, #0
 8008394:	d04f      	beq.n	8008436 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f000 fc38 	bl	8008c0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	695b      	ldr	r3, [r3, #20]
 80083a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80083a6:	2b40      	cmp	r3, #64	@ 0x40
 80083a8:	d141      	bne.n	800842e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083aa:	687b      	ldr	r3, [r7, #4]
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	3314      	adds	r3, #20
 80083b0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083b4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80083b8:	e853 3f00 	ldrex	r3, [r3]
 80083bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80083c0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80083c4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083c8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	3314      	adds	r3, #20
 80083d2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80083d6:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80083da:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083de:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80083e2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80083e6:	e841 2300 	strex	r3, r2, [r1]
 80083ea:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80083ee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1d9      	bne.n	80083aa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d013      	beq.n	8008426 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008402:	4a8a      	ldr	r2, [pc, #552]	@ (800862c <HAL_UART_IRQHandler+0x410>)
 8008404:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800840a:	4618      	mov	r0, r3
 800840c:	f7fb fe4a 	bl	80040a4 <HAL_DMA_Abort_IT>
 8008410:	4603      	mov	r3, r0
 8008412:	2b00      	cmp	r3, #0
 8008414:	d016      	beq.n	8008444 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800841a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800841c:	687a      	ldr	r2, [r7, #4]
 800841e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008420:	4610      	mov	r0, r2
 8008422:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008424:	e00e      	b.n	8008444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008426:	6878      	ldr	r0, [r7, #4]
 8008428:	f000 f9c0 	bl	80087ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800842c:	e00a      	b.n	8008444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800842e:	6878      	ldr	r0, [r7, #4]
 8008430:	f000 f9bc 	bl	80087ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008434:	e006      	b.n	8008444 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 f9b8 	bl	80087ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2200      	movs	r2, #0
 8008440:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8008442:	e18d      	b.n	8008760 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008444:	bf00      	nop
    return;
 8008446:	e18b      	b.n	8008760 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800844c:	2b01      	cmp	r3, #1
 800844e:	f040 8167 	bne.w	8008720 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008452:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008456:	f003 0310 	and.w	r3, r3, #16
 800845a:	2b00      	cmp	r3, #0
 800845c:	f000 8160 	beq.w	8008720 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8008460:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008464:	f003 0310 	and.w	r3, r3, #16
 8008468:	2b00      	cmp	r3, #0
 800846a:	f000 8159 	beq.w	8008720 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800846e:	2300      	movs	r3, #0
 8008470:	60bb      	str	r3, [r7, #8]
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	60bb      	str	r3, [r7, #8]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	60bb      	str	r3, [r7, #8]
 8008482:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	695b      	ldr	r3, [r3, #20]
 800848a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800848e:	2b40      	cmp	r3, #64	@ 0x40
 8008490:	f040 80ce 	bne.w	8008630 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	685b      	ldr	r3, [r3, #4]
 800849c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80084a0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f000 80a9 	beq.w	80085fc <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80084ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084b2:	429a      	cmp	r2, r3
 80084b4:	f080 80a2 	bcs.w	80085fc <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084be:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084c4:	69db      	ldr	r3, [r3, #28]
 80084c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80084ca:	f000 8088 	beq.w	80085de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	330c      	adds	r3, #12
 80084d4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084d8:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80084dc:	e853 3f00 	ldrex	r3, [r3]
 80084e0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80084e4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80084e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	330c      	adds	r3, #12
 80084f6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80084fa:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80084fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008502:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8008506:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800850a:	e841 2300 	strex	r3, r2, [r1]
 800850e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008512:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1d9      	bne.n	80084ce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	3314      	adds	r3, #20
 8008520:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008522:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008524:	e853 3f00 	ldrex	r3, [r3]
 8008528:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800852a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800852c:	f023 0301 	bic.w	r3, r3, #1
 8008530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	3314      	adds	r3, #20
 800853a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800853e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8008542:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008544:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8008546:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800854a:	e841 2300 	strex	r3, r2, [r1]
 800854e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008550:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1e1      	bne.n	800851a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	3314      	adds	r3, #20
 800855c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008560:	e853 3f00 	ldrex	r3, [r3]
 8008564:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008566:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008568:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800856c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	3314      	adds	r3, #20
 8008576:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800857a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800857c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800857e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008580:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8008582:	e841 2300 	strex	r3, r2, [r1]
 8008586:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008588:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800858a:	2b00      	cmp	r3, #0
 800858c:	d1e3      	bne.n	8008556 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2220      	movs	r2, #32
 8008592:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008596:	687b      	ldr	r3, [r7, #4]
 8008598:	2200      	movs	r2, #0
 800859a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	330c      	adds	r3, #12
 80085a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085a6:	e853 3f00 	ldrex	r3, [r3]
 80085aa:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80085ac:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80085ae:	f023 0310 	bic.w	r3, r3, #16
 80085b2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	330c      	adds	r3, #12
 80085bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80085c0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80085c2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085c6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085c8:	e841 2300 	strex	r3, r2, [r1]
 80085cc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085ce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	d1e3      	bne.n	800859c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085d8:	4618      	mov	r0, r3
 80085da:	f7fb fcf3 	bl	8003fc4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	2202      	movs	r2, #2
 80085e2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80085ec:	b29b      	uxth	r3, r3
 80085ee:	1ad3      	subs	r3, r2, r3
 80085f0:	b29b      	uxth	r3, r3
 80085f2:	4619      	mov	r1, r3
 80085f4:	6878      	ldr	r0, [r7, #4]
 80085f6:	f004 ff49 	bl	800d48c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80085fa:	e0b3      	b.n	8008764 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008600:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008604:	429a      	cmp	r2, r3
 8008606:	f040 80ad 	bne.w	8008764 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800860e:	69db      	ldr	r3, [r3, #28]
 8008610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008614:	f040 80a6 	bne.w	8008764 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2202      	movs	r2, #2
 800861c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008622:	4619      	mov	r1, r3
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f004 ff31 	bl	800d48c <HAL_UARTEx_RxEventCallback>
      return;
 800862a:	e09b      	b.n	8008764 <HAL_UART_IRQHandler+0x548>
 800862c:	08008cd3 	.word	0x08008cd3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008638:	b29b      	uxth	r3, r3
 800863a:	1ad3      	subs	r3, r2, r3
 800863c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008644:	b29b      	uxth	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	f000 808e 	beq.w	8008768 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800864c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008650:	2b00      	cmp	r3, #0
 8008652:	f000 8089 	beq.w	8008768 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	330c      	adds	r3, #12
 800865c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800865e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008660:	e853 3f00 	ldrex	r3, [r3]
 8008664:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008668:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800866c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	681b      	ldr	r3, [r3, #0]
 8008674:	330c      	adds	r3, #12
 8008676:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800867a:	647a      	str	r2, [r7, #68]	@ 0x44
 800867c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800867e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008680:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008682:	e841 2300 	strex	r3, r2, [r1]
 8008686:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800868a:	2b00      	cmp	r3, #0
 800868c:	d1e3      	bne.n	8008656 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	3314      	adds	r3, #20
 8008694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008698:	e853 3f00 	ldrex	r3, [r3]
 800869c:	623b      	str	r3, [r7, #32]
   return(result);
 800869e:	6a3b      	ldr	r3, [r7, #32]
 80086a0:	f023 0301 	bic.w	r3, r3, #1
 80086a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	3314      	adds	r3, #20
 80086ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80086b2:	633a      	str	r2, [r7, #48]	@ 0x30
 80086b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086b6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80086b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086ba:	e841 2300 	strex	r3, r2, [r1]
 80086be:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80086c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1e3      	bne.n	800868e <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	2220      	movs	r2, #32
 80086ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	2200      	movs	r2, #0
 80086d2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	330c      	adds	r3, #12
 80086da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086dc:	693b      	ldr	r3, [r7, #16]
 80086de:	e853 3f00 	ldrex	r3, [r3]
 80086e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	f023 0310 	bic.w	r3, r3, #16
 80086ea:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	330c      	adds	r3, #12
 80086f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80086f8:	61fa      	str	r2, [r7, #28]
 80086fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086fc:	69b9      	ldr	r1, [r7, #24]
 80086fe:	69fa      	ldr	r2, [r7, #28]
 8008700:	e841 2300 	strex	r3, r2, [r1]
 8008704:	617b      	str	r3, [r7, #20]
   return(result);
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d1e3      	bne.n	80086d4 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	2202      	movs	r2, #2
 8008710:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008712:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008716:	4619      	mov	r1, r3
 8008718:	6878      	ldr	r0, [r7, #4]
 800871a:	f004 feb7 	bl	800d48c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800871e:	e023      	b.n	8008768 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008720:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008724:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008728:	2b00      	cmp	r3, #0
 800872a:	d009      	beq.n	8008740 <HAL_UART_IRQHandler+0x524>
 800872c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008730:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008734:	2b00      	cmp	r3, #0
 8008736:	d003      	beq.n	8008740 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 fadb 	bl	8008cf4 <UART_Transmit_IT>
    return;
 800873e:	e014      	b.n	800876a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008740:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008744:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008748:	2b00      	cmp	r3, #0
 800874a:	d00e      	beq.n	800876a <HAL_UART_IRQHandler+0x54e>
 800874c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008750:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008754:	2b00      	cmp	r3, #0
 8008756:	d008      	beq.n	800876a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8008758:	6878      	ldr	r0, [r7, #4]
 800875a:	f000 fb1b 	bl	8008d94 <UART_EndTransmit_IT>
    return;
 800875e:	e004      	b.n	800876a <HAL_UART_IRQHandler+0x54e>
    return;
 8008760:	bf00      	nop
 8008762:	e002      	b.n	800876a <HAL_UART_IRQHandler+0x54e>
      return;
 8008764:	bf00      	nop
 8008766:	e000      	b.n	800876a <HAL_UART_IRQHandler+0x54e>
      return;
 8008768:	bf00      	nop
  }
}
 800876a:	37e8      	adds	r7, #232	@ 0xe8
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008770:	b480      	push	{r7}
 8008772:	b083      	sub	sp, #12
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008778:	bf00      	nop
 800877a:	370c      	adds	r7, #12
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr

08008784 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008784:	b480      	push	{r7}
 8008786:	b083      	sub	sp, #12
 8008788:	af00      	add	r7, sp, #0
 800878a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800878c:	bf00      	nop
 800878e:	370c      	adds	r7, #12
 8008790:	46bd      	mov	sp, r7
 8008792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008796:	4770      	bx	lr

08008798 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008798:	b480      	push	{r7}
 800879a:	b083      	sub	sp, #12
 800879c:	af00      	add	r7, sp, #0
 800879e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80087a0:	bf00      	nop
 80087a2:	370c      	adds	r7, #12
 80087a4:	46bd      	mov	sp, r7
 80087a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087aa:	4770      	bx	lr

080087ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b083      	sub	sp, #12
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80087b4:	bf00      	nop
 80087b6:	370c      	adds	r7, #12
 80087b8:	46bd      	mov	sp, r7
 80087ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087be:	4770      	bx	lr

080087c0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80087c0:	b580      	push	{r7, lr}
 80087c2:	b09c      	sub	sp, #112	@ 0x70
 80087c4:	af00      	add	r7, sp, #0
 80087c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087cc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681b      	ldr	r3, [r3, #0]
 80087d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d172      	bne.n	80088c2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80087dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087de:	2200      	movs	r2, #0
 80087e0:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80087e2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	330c      	adds	r3, #12
 80087e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80087ec:	e853 3f00 	ldrex	r3, [r3]
 80087f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80087f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80087f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80087fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	330c      	adds	r3, #12
 8008800:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008802:	65ba      	str	r2, [r7, #88]	@ 0x58
 8008804:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800880a:	e841 2300 	strex	r3, r2, [r1]
 800880e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008812:	2b00      	cmp	r3, #0
 8008814:	d1e5      	bne.n	80087e2 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	3314      	adds	r3, #20
 800881c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800881e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008820:	e853 3f00 	ldrex	r3, [r3]
 8008824:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008828:	f023 0301 	bic.w	r3, r3, #1
 800882c:	667b      	str	r3, [r7, #100]	@ 0x64
 800882e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	3314      	adds	r3, #20
 8008834:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8008836:	647a      	str	r2, [r7, #68]	@ 0x44
 8008838:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800883a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800883c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800883e:	e841 2300 	strex	r3, r2, [r1]
 8008842:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1e5      	bne.n	8008816 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800884a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	3314      	adds	r3, #20
 8008850:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008854:	e853 3f00 	ldrex	r3, [r3]
 8008858:	623b      	str	r3, [r7, #32]
   return(result);
 800885a:	6a3b      	ldr	r3, [r7, #32]
 800885c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008860:	663b      	str	r3, [r7, #96]	@ 0x60
 8008862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	3314      	adds	r3, #20
 8008868:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800886a:	633a      	str	r2, [r7, #48]	@ 0x30
 800886c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008872:	e841 2300 	strex	r3, r2, [r1]
 8008876:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800887a:	2b00      	cmp	r3, #0
 800887c:	d1e5      	bne.n	800884a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800887e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008880:	2220      	movs	r2, #32
 8008882:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800888a:	2b01      	cmp	r3, #1
 800888c:	d119      	bne.n	80088c2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800888e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	330c      	adds	r3, #12
 8008894:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	e853 3f00 	ldrex	r3, [r3]
 800889c:	60fb      	str	r3, [r7, #12]
   return(result);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f023 0310 	bic.w	r3, r3, #16
 80088a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80088a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	330c      	adds	r3, #12
 80088ac:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80088ae:	61fa      	str	r2, [r7, #28]
 80088b0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b2:	69b9      	ldr	r1, [r7, #24]
 80088b4:	69fa      	ldr	r2, [r7, #28]
 80088b6:	e841 2300 	strex	r3, r2, [r1]
 80088ba:	617b      	str	r3, [r7, #20]
   return(result);
 80088bc:	697b      	ldr	r3, [r7, #20]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d1e5      	bne.n	800888e <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088c4:	2200      	movs	r2, #0
 80088c6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088c8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088cc:	2b01      	cmp	r3, #1
 80088ce:	d106      	bne.n	80088de <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80088d0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80088d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80088d4:	4619      	mov	r1, r3
 80088d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80088d8:	f004 fdd8 	bl	800d48c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80088dc:	e002      	b.n	80088e4 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80088de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80088e0:	f7ff ff50 	bl	8008784 <HAL_UART_RxCpltCallback>
}
 80088e4:	bf00      	nop
 80088e6:	3770      	adds	r7, #112	@ 0x70
 80088e8:	46bd      	mov	sp, r7
 80088ea:	bd80      	pop	{r7, pc}

080088ec <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80088ec:	b580      	push	{r7, lr}
 80088ee:	b084      	sub	sp, #16
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2201      	movs	r2, #1
 80088fe:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008904:	2b01      	cmp	r3, #1
 8008906:	d108      	bne.n	800891a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800890c:	085b      	lsrs	r3, r3, #1
 800890e:	b29b      	uxth	r3, r3
 8008910:	4619      	mov	r1, r3
 8008912:	68f8      	ldr	r0, [r7, #12]
 8008914:	f004 fdba 	bl	800d48c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008918:	e002      	b.n	8008920 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800891a:	68f8      	ldr	r0, [r7, #12]
 800891c:	f7ff ff3c 	bl	8008798 <HAL_UART_RxHalfCpltCallback>
}
 8008920:	bf00      	nop
 8008922:	3710      	adds	r7, #16
 8008924:	46bd      	mov	sp, r7
 8008926:	bd80      	pop	{r7, pc}

08008928 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008928:	b580      	push	{r7, lr}
 800892a:	b084      	sub	sp, #16
 800892c:	af00      	add	r7, sp, #0
 800892e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8008930:	2300      	movs	r3, #0
 8008932:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008938:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800893a:	68bb      	ldr	r3, [r7, #8]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	695b      	ldr	r3, [r3, #20]
 8008940:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008944:	2b80      	cmp	r3, #128	@ 0x80
 8008946:	bf0c      	ite	eq
 8008948:	2301      	moveq	r3, #1
 800894a:	2300      	movne	r3, #0
 800894c:	b2db      	uxtb	r3, r3
 800894e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b21      	cmp	r3, #33	@ 0x21
 800895a:	d108      	bne.n	800896e <UART_DMAError+0x46>
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d005      	beq.n	800896e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8008962:	68bb      	ldr	r3, [r7, #8]
 8008964:	2200      	movs	r2, #0
 8008966:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8008968:	68b8      	ldr	r0, [r7, #8]
 800896a:	f000 f927 	bl	8008bbc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800896e:	68bb      	ldr	r3, [r7, #8]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	695b      	ldr	r3, [r3, #20]
 8008974:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008978:	2b40      	cmp	r3, #64	@ 0x40
 800897a:	bf0c      	ite	eq
 800897c:	2301      	moveq	r3, #1
 800897e:	2300      	movne	r3, #0
 8008980:	b2db      	uxtb	r3, r3
 8008982:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8008984:	68bb      	ldr	r3, [r7, #8]
 8008986:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800898a:	b2db      	uxtb	r3, r3
 800898c:	2b22      	cmp	r3, #34	@ 0x22
 800898e:	d108      	bne.n	80089a2 <UART_DMAError+0x7a>
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d005      	beq.n	80089a2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008996:	68bb      	ldr	r3, [r7, #8]
 8008998:	2200      	movs	r2, #0
 800899a:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800899c:	68b8      	ldr	r0, [r7, #8]
 800899e:	f000 f935 	bl	8008c0c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80089a2:	68bb      	ldr	r3, [r7, #8]
 80089a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80089a6:	f043 0210 	orr.w	r2, r3, #16
 80089aa:	68bb      	ldr	r3, [r7, #8]
 80089ac:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80089ae:	68b8      	ldr	r0, [r7, #8]
 80089b0:	f7ff fefc 	bl	80087ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80089b4:	bf00      	nop
 80089b6:	3710      	adds	r7, #16
 80089b8:	46bd      	mov	sp, r7
 80089ba:	bd80      	pop	{r7, pc}

080089bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80089bc:	b580      	push	{r7, lr}
 80089be:	b086      	sub	sp, #24
 80089c0:	af00      	add	r7, sp, #0
 80089c2:	60f8      	str	r0, [r7, #12]
 80089c4:	60b9      	str	r1, [r7, #8]
 80089c6:	603b      	str	r3, [r7, #0]
 80089c8:	4613      	mov	r3, r2
 80089ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089cc:	e03b      	b.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089ce:	6a3b      	ldr	r3, [r7, #32]
 80089d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089d4:	d037      	beq.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089d6:	f7fb f8ad 	bl	8003b34 <HAL_GetTick>
 80089da:	4602      	mov	r2, r0
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	1ad3      	subs	r3, r2, r3
 80089e0:	6a3a      	ldr	r2, [r7, #32]
 80089e2:	429a      	cmp	r2, r3
 80089e4:	d302      	bcc.n	80089ec <UART_WaitOnFlagUntilTimeout+0x30>
 80089e6:	6a3b      	ldr	r3, [r7, #32]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d101      	bne.n	80089f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80089ec:	2303      	movs	r3, #3
 80089ee:	e03a      	b.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	f003 0304 	and.w	r3, r3, #4
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d023      	beq.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
 80089fe:	68bb      	ldr	r3, [r7, #8]
 8008a00:	2b80      	cmp	r3, #128	@ 0x80
 8008a02:	d020      	beq.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	2b40      	cmp	r3, #64	@ 0x40
 8008a08:	d01d      	beq.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681b      	ldr	r3, [r3, #0]
 8008a10:	f003 0308 	and.w	r3, r3, #8
 8008a14:	2b08      	cmp	r3, #8
 8008a16:	d116      	bne.n	8008a46 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008a18:	2300      	movs	r3, #0
 8008a1a:	617b      	str	r3, [r7, #20]
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	617b      	str	r3, [r7, #20]
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	685b      	ldr	r3, [r3, #4]
 8008a2a:	617b      	str	r3, [r7, #20]
 8008a2c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008a2e:	68f8      	ldr	r0, [r7, #12]
 8008a30:	f000 f8ec 	bl	8008c0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2208      	movs	r2, #8
 8008a38:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8008a42:	2301      	movs	r3, #1
 8008a44:	e00f      	b.n	8008a66 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	68bb      	ldr	r3, [r7, #8]
 8008a4e:	4013      	ands	r3, r2
 8008a50:	68ba      	ldr	r2, [r7, #8]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	bf0c      	ite	eq
 8008a56:	2301      	moveq	r3, #1
 8008a58:	2300      	movne	r3, #0
 8008a5a:	b2db      	uxtb	r3, r3
 8008a5c:	461a      	mov	r2, r3
 8008a5e:	79fb      	ldrb	r3, [r7, #7]
 8008a60:	429a      	cmp	r2, r3
 8008a62:	d0b4      	beq.n	80089ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008a64:	2300      	movs	r3, #0
}
 8008a66:	4618      	mov	r0, r3
 8008a68:	3718      	adds	r7, #24
 8008a6a:	46bd      	mov	sp, r7
 8008a6c:	bd80      	pop	{r7, pc}
	...

08008a70 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008a70:	b580      	push	{r7, lr}
 8008a72:	b098      	sub	sp, #96	@ 0x60
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	4613      	mov	r3, r2
 8008a7c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8008a7e:	68ba      	ldr	r2, [r7, #8]
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	88fa      	ldrh	r2, [r7, #6]
 8008a88:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	2222      	movs	r2, #34	@ 0x22
 8008a94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008a9c:	4a44      	ldr	r2, [pc, #272]	@ (8008bb0 <UART_Start_Receive_DMA+0x140>)
 8008a9e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8008aa0:	68fb      	ldr	r3, [r7, #12]
 8008aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aa4:	4a43      	ldr	r2, [pc, #268]	@ (8008bb4 <UART_Start_Receive_DMA+0x144>)
 8008aa6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008aac:	4a42      	ldr	r2, [pc, #264]	@ (8008bb8 <UART_Start_Receive_DMA+0x148>)
 8008aae:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ab4:	2200      	movs	r2, #0
 8008ab6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8008ab8:	f107 0308 	add.w	r3, r7, #8
 8008abc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8008ac2:	68fb      	ldr	r3, [r7, #12]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	3304      	adds	r3, #4
 8008ac8:	4619      	mov	r1, r3
 8008aca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008acc:	681a      	ldr	r2, [r3, #0]
 8008ace:	88fb      	ldrh	r3, [r7, #6]
 8008ad0:	f7fb fa20 	bl	8003f14 <HAL_DMA_Start_IT>
 8008ad4:	4603      	mov	r3, r0
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d008      	beq.n	8008aec <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2210      	movs	r2, #16
 8008ade:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	2220      	movs	r2, #32
 8008ae4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e05d      	b.n	8008ba8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8008aec:	2300      	movs	r3, #0
 8008aee:	613b      	str	r3, [r7, #16]
 8008af0:	68fb      	ldr	r3, [r7, #12]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	613b      	str	r3, [r7, #16]
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	685b      	ldr	r3, [r3, #4]
 8008afe:	613b      	str	r3, [r7, #16]
 8008b00:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	691b      	ldr	r3, [r3, #16]
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d019      	beq.n	8008b3e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	330c      	adds	r3, #12
 8008b10:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008b14:	e853 3f00 	ldrex	r3, [r3]
 8008b18:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008b1a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b1c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008b20:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	330c      	adds	r3, #12
 8008b28:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008b2a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8008b2c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b2e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008b30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008b32:	e841 2300 	strex	r3, r2, [r1]
 8008b36:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008b38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d1e5      	bne.n	8008b0a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	3314      	adds	r3, #20
 8008b44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b48:	e853 3f00 	ldrex	r3, [r3]
 8008b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b50:	f043 0301 	orr.w	r3, r3, #1
 8008b54:	657b      	str	r3, [r7, #84]	@ 0x54
 8008b56:	68fb      	ldr	r3, [r7, #12]
 8008b58:	681b      	ldr	r3, [r3, #0]
 8008b5a:	3314      	adds	r3, #20
 8008b5c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008b5e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8008b60:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b62:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8008b64:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008b66:	e841 2300 	strex	r3, r2, [r1]
 8008b6a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d1e5      	bne.n	8008b3e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	3314      	adds	r3, #20
 8008b78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008b7a:	69bb      	ldr	r3, [r7, #24]
 8008b7c:	e853 3f00 	ldrex	r3, [r3]
 8008b80:	617b      	str	r3, [r7, #20]
   return(result);
 8008b82:	697b      	ldr	r3, [r7, #20]
 8008b84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b88:	653b      	str	r3, [r7, #80]	@ 0x50
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	3314      	adds	r3, #20
 8008b90:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8008b92:	627a      	str	r2, [r7, #36]	@ 0x24
 8008b94:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008b96:	6a39      	ldr	r1, [r7, #32]
 8008b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008b9a:	e841 2300 	strex	r3, r2, [r1]
 8008b9e:	61fb      	str	r3, [r7, #28]
   return(result);
 8008ba0:	69fb      	ldr	r3, [r7, #28]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	d1e5      	bne.n	8008b72 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 8008ba6:	2300      	movs	r3, #0
}
 8008ba8:	4618      	mov	r0, r3
 8008baa:	3760      	adds	r7, #96	@ 0x60
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bd80      	pop	{r7, pc}
 8008bb0:	080087c1 	.word	0x080087c1
 8008bb4:	080088ed 	.word	0x080088ed
 8008bb8:	08008929 	.word	0x08008929

08008bbc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b089      	sub	sp, #36	@ 0x24
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	681b      	ldr	r3, [r3, #0]
 8008bc8:	330c      	adds	r3, #12
 8008bca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	e853 3f00 	ldrex	r3, [r3]
 8008bd2:	60bb      	str	r3, [r7, #8]
   return(result);
 8008bd4:	68bb      	ldr	r3, [r7, #8]
 8008bd6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8008bda:	61fb      	str	r3, [r7, #28]
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	330c      	adds	r3, #12
 8008be2:	69fa      	ldr	r2, [r7, #28]
 8008be4:	61ba      	str	r2, [r7, #24]
 8008be6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008be8:	6979      	ldr	r1, [r7, #20]
 8008bea:	69ba      	ldr	r2, [r7, #24]
 8008bec:	e841 2300 	strex	r3, r2, [r1]
 8008bf0:	613b      	str	r3, [r7, #16]
   return(result);
 8008bf2:	693b      	ldr	r3, [r7, #16]
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d1e5      	bne.n	8008bc4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	2220      	movs	r2, #32
 8008bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8008c00:	bf00      	nop
 8008c02:	3724      	adds	r7, #36	@ 0x24
 8008c04:	46bd      	mov	sp, r7
 8008c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0a:	4770      	bx	lr

08008c0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b095      	sub	sp, #84	@ 0x54
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	330c      	adds	r3, #12
 8008c1a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008c1e:	e853 3f00 	ldrex	r3, [r3]
 8008c22:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008c24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c26:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008c2a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	330c      	adds	r3, #12
 8008c32:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008c34:	643a      	str	r2, [r7, #64]	@ 0x40
 8008c36:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c38:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008c3a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008c3c:	e841 2300 	strex	r3, r2, [r1]
 8008c40:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008c42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	d1e5      	bne.n	8008c14 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3314      	adds	r3, #20
 8008c4e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c50:	6a3b      	ldr	r3, [r7, #32]
 8008c52:	e853 3f00 	ldrex	r3, [r3]
 8008c56:	61fb      	str	r3, [r7, #28]
   return(result);
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	f023 0301 	bic.w	r3, r3, #1
 8008c5e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	3314      	adds	r3, #20
 8008c66:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008c68:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008c6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008c6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008c70:	e841 2300 	strex	r3, r2, [r1]
 8008c74:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d1e5      	bne.n	8008c48 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008c80:	2b01      	cmp	r3, #1
 8008c82:	d119      	bne.n	8008cb8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	330c      	adds	r3, #12
 8008c8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	e853 3f00 	ldrex	r3, [r3]
 8008c92:	60bb      	str	r3, [r7, #8]
   return(result);
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	f023 0310 	bic.w	r3, r3, #16
 8008c9a:	647b      	str	r3, [r7, #68]	@ 0x44
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	330c      	adds	r3, #12
 8008ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008ca4:	61ba      	str	r2, [r7, #24]
 8008ca6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ca8:	6979      	ldr	r1, [r7, #20]
 8008caa:	69ba      	ldr	r2, [r7, #24]
 8008cac:	e841 2300 	strex	r3, r2, [r1]
 8008cb0:	613b      	str	r3, [r7, #16]
   return(result);
 8008cb2:	693b      	ldr	r3, [r7, #16]
 8008cb4:	2b00      	cmp	r3, #0
 8008cb6:	d1e5      	bne.n	8008c84 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2220      	movs	r2, #32
 8008cbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2200      	movs	r2, #0
 8008cc4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8008cc6:	bf00      	nop
 8008cc8:	3754      	adds	r7, #84	@ 0x54
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd0:	4770      	bx	lr

08008cd2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cd2:	b580      	push	{r7, lr}
 8008cd4:	b084      	sub	sp, #16
 8008cd6:	af00      	add	r7, sp, #0
 8008cd8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cde:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f7ff fd60 	bl	80087ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008cec:	bf00      	nop
 8008cee:	3710      	adds	r7, #16
 8008cf0:	46bd      	mov	sp, r7
 8008cf2:	bd80      	pop	{r7, pc}

08008cf4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8008cf4:	b480      	push	{r7}
 8008cf6:	b085      	sub	sp, #20
 8008cf8:	af00      	add	r7, sp, #0
 8008cfa:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b21      	cmp	r3, #33	@ 0x21
 8008d06:	d13e      	bne.n	8008d86 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	689b      	ldr	r3, [r3, #8]
 8008d0c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008d10:	d114      	bne.n	8008d3c <UART_Transmit_IT+0x48>
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	691b      	ldr	r3, [r3, #16]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d110      	bne.n	8008d3c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a1b      	ldr	r3, [r3, #32]
 8008d1e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	881b      	ldrh	r3, [r3, #0]
 8008d24:	461a      	mov	r2, r3
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008d2e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	6a1b      	ldr	r3, [r3, #32]
 8008d34:	1c9a      	adds	r2, r3, #2
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	621a      	str	r2, [r3, #32]
 8008d3a:	e008      	b.n	8008d4e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6a1b      	ldr	r3, [r3, #32]
 8008d40:	1c59      	adds	r1, r3, #1
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	6211      	str	r1, [r2, #32]
 8008d46:	781a      	ldrb	r2, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8008d52:	b29b      	uxth	r3, r3
 8008d54:	3b01      	subs	r3, #1
 8008d56:	b29b      	uxth	r3, r3
 8008d58:	687a      	ldr	r2, [r7, #4]
 8008d5a:	4619      	mov	r1, r3
 8008d5c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8008d5e:	2b00      	cmp	r3, #0
 8008d60:	d10f      	bne.n	8008d82 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	68da      	ldr	r2, [r3, #12]
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8008d70:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	68da      	ldr	r2, [r3, #12]
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d80:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008d82:	2300      	movs	r3, #0
 8008d84:	e000      	b.n	8008d88 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8008d86:	2302      	movs	r3, #2
  }
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b082      	sub	sp, #8
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	68da      	ldr	r2, [r3, #12]
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008daa:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	2220      	movs	r2, #32
 8008db0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008db4:	6878      	ldr	r0, [r7, #4]
 8008db6:	f7ff fcdb 	bl	8008770 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008dba:	2300      	movs	r3, #0
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}

08008dc4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008dc4:	b580      	push	{r7, lr}
 8008dc6:	b08c      	sub	sp, #48	@ 0x30
 8008dc8:	af00      	add	r7, sp, #0
 8008dca:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008dcc:	2300      	movs	r3, #0
 8008dce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008dda:	b2db      	uxtb	r3, r3
 8008ddc:	2b22      	cmp	r3, #34	@ 0x22
 8008dde:	f040 80aa 	bne.w	8008f36 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	689b      	ldr	r3, [r3, #8]
 8008de6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008dea:	d115      	bne.n	8008e18 <UART_Receive_IT+0x54>
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	691b      	ldr	r3, [r3, #16]
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d111      	bne.n	8008e18 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df8:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	685b      	ldr	r3, [r3, #4]
 8008e00:	b29b      	uxth	r3, r3
 8008e02:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e06:	b29a      	uxth	r2, r3
 8008e08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e10:	1c9a      	adds	r2, r3, #2
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	629a      	str	r2, [r3, #40]	@ 0x28
 8008e16:	e024      	b.n	8008e62 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008e26:	d007      	beq.n	8008e38 <UART_Receive_IT+0x74>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d10a      	bne.n	8008e46 <UART_Receive_IT+0x82>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	691b      	ldr	r3, [r3, #16]
 8008e34:	2b00      	cmp	r3, #0
 8008e36:	d106      	bne.n	8008e46 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	681b      	ldr	r3, [r3, #0]
 8008e3c:	685b      	ldr	r3, [r3, #4]
 8008e3e:	b2da      	uxtb	r2, r3
 8008e40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e42:	701a      	strb	r2, [r3, #0]
 8008e44:	e008      	b.n	8008e58 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	685b      	ldr	r3, [r3, #4]
 8008e4c:	b2db      	uxtb	r3, r3
 8008e4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e52:	b2da      	uxtb	r2, r3
 8008e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e56:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008e58:	687b      	ldr	r3, [r7, #4]
 8008e5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008e5c:	1c5a      	adds	r2, r3, #1
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008e66:	b29b      	uxth	r3, r3
 8008e68:	3b01      	subs	r3, #1
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	687a      	ldr	r2, [r7, #4]
 8008e6e:	4619      	mov	r1, r3
 8008e70:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d15d      	bne.n	8008f32 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	68da      	ldr	r2, [r3, #12]
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	681b      	ldr	r3, [r3, #0]
 8008e80:	f022 0220 	bic.w	r2, r2, #32
 8008e84:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	68da      	ldr	r2, [r3, #12]
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8008e94:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	695a      	ldr	r2, [r3, #20]
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	f022 0201 	bic.w	r2, r2, #1
 8008ea4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	2220      	movs	r2, #32
 8008eaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d135      	bne.n	8008f28 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	2200      	movs	r2, #0
 8008ec0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	330c      	adds	r3, #12
 8008ec8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008eca:	697b      	ldr	r3, [r7, #20]
 8008ecc:	e853 3f00 	ldrex	r3, [r3]
 8008ed0:	613b      	str	r3, [r7, #16]
   return(result);
 8008ed2:	693b      	ldr	r3, [r7, #16]
 8008ed4:	f023 0310 	bic.w	r3, r3, #16
 8008ed8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	330c      	adds	r3, #12
 8008ee0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008ee2:	623a      	str	r2, [r7, #32]
 8008ee4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee6:	69f9      	ldr	r1, [r7, #28]
 8008ee8:	6a3a      	ldr	r2, [r7, #32]
 8008eea:	e841 2300 	strex	r3, r2, [r1]
 8008eee:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ef0:	69bb      	ldr	r3, [r7, #24]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1e5      	bne.n	8008ec2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f003 0310 	and.w	r3, r3, #16
 8008f00:	2b10      	cmp	r3, #16
 8008f02:	d10a      	bne.n	8008f1a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008f04:	2300      	movs	r3, #0
 8008f06:	60fb      	str	r3, [r7, #12]
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	60fb      	str	r3, [r7, #12]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	60fb      	str	r3, [r7, #12]
 8008f18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008f1e:	4619      	mov	r1, r3
 8008f20:	6878      	ldr	r0, [r7, #4]
 8008f22:	f004 fab3 	bl	800d48c <HAL_UARTEx_RxEventCallback>
 8008f26:	e002      	b.n	8008f2e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008f28:	6878      	ldr	r0, [r7, #4]
 8008f2a:	f7ff fc2b 	bl	8008784 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	e002      	b.n	8008f38 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	e000      	b.n	8008f38 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8008f36:	2302      	movs	r3, #2
  }
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3730      	adds	r7, #48	@ 0x30
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}

08008f40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f40:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f44:	b0c0      	sub	sp, #256	@ 0x100
 8008f46:	af00      	add	r7, sp, #0
 8008f48:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f50:	681b      	ldr	r3, [r3, #0]
 8008f52:	691b      	ldr	r3, [r3, #16]
 8008f54:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8008f58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f5c:	68d9      	ldr	r1, [r3, #12]
 8008f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f62:	681a      	ldr	r2, [r3, #0]
 8008f64:	ea40 0301 	orr.w	r3, r0, r1
 8008f68:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008f6a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f6e:	689a      	ldr	r2, [r3, #8]
 8008f70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	431a      	orrs	r2, r3
 8008f78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f7c:	695b      	ldr	r3, [r3, #20]
 8008f7e:	431a      	orrs	r2, r3
 8008f80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f84:	69db      	ldr	r3, [r3, #28]
 8008f86:	4313      	orrs	r3, r2
 8008f88:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008f8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	68db      	ldr	r3, [r3, #12]
 8008f94:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008f98:	f021 010c 	bic.w	r1, r1, #12
 8008f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fa0:	681a      	ldr	r2, [r3, #0]
 8008fa2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008faa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	695b      	ldr	r3, [r3, #20]
 8008fb2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008fb6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fba:	6999      	ldr	r1, [r3, #24]
 8008fbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fc0:	681a      	ldr	r2, [r3, #0]
 8008fc2:	ea40 0301 	orr.w	r3, r0, r1
 8008fc6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008fc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fcc:	681a      	ldr	r2, [r3, #0]
 8008fce:	4b8f      	ldr	r3, [pc, #572]	@ (800920c <UART_SetConfig+0x2cc>)
 8008fd0:	429a      	cmp	r2, r3
 8008fd2:	d005      	beq.n	8008fe0 <UART_SetConfig+0xa0>
 8008fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008fd8:	681a      	ldr	r2, [r3, #0]
 8008fda:	4b8d      	ldr	r3, [pc, #564]	@ (8009210 <UART_SetConfig+0x2d0>)
 8008fdc:	429a      	cmp	r2, r3
 8008fde:	d104      	bne.n	8008fea <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008fe0:	f7fd fe7c 	bl	8006cdc <HAL_RCC_GetPCLK2Freq>
 8008fe4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008fe8:	e003      	b.n	8008ff2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008fea:	f7fd fe63 	bl	8006cb4 <HAL_RCC_GetPCLK1Freq>
 8008fee:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ff2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ff6:	69db      	ldr	r3, [r3, #28]
 8008ff8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008ffc:	f040 810c 	bne.w	8009218 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8009000:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009004:	2200      	movs	r2, #0
 8009006:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800900a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800900e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8009012:	4622      	mov	r2, r4
 8009014:	462b      	mov	r3, r5
 8009016:	1891      	adds	r1, r2, r2
 8009018:	65b9      	str	r1, [r7, #88]	@ 0x58
 800901a:	415b      	adcs	r3, r3
 800901c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800901e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8009022:	4621      	mov	r1, r4
 8009024:	eb12 0801 	adds.w	r8, r2, r1
 8009028:	4629      	mov	r1, r5
 800902a:	eb43 0901 	adc.w	r9, r3, r1
 800902e:	f04f 0200 	mov.w	r2, #0
 8009032:	f04f 0300 	mov.w	r3, #0
 8009036:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800903a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800903e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8009042:	4690      	mov	r8, r2
 8009044:	4699      	mov	r9, r3
 8009046:	4623      	mov	r3, r4
 8009048:	eb18 0303 	adds.w	r3, r8, r3
 800904c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8009050:	462b      	mov	r3, r5
 8009052:	eb49 0303 	adc.w	r3, r9, r3
 8009056:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800905a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800905e:	685b      	ldr	r3, [r3, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8009066:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800906a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800906e:	460b      	mov	r3, r1
 8009070:	18db      	adds	r3, r3, r3
 8009072:	653b      	str	r3, [r7, #80]	@ 0x50
 8009074:	4613      	mov	r3, r2
 8009076:	eb42 0303 	adc.w	r3, r2, r3
 800907a:	657b      	str	r3, [r7, #84]	@ 0x54
 800907c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8009080:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8009084:	f7f7 f8a0 	bl	80001c8 <__aeabi_uldivmod>
 8009088:	4602      	mov	r2, r0
 800908a:	460b      	mov	r3, r1
 800908c:	4b61      	ldr	r3, [pc, #388]	@ (8009214 <UART_SetConfig+0x2d4>)
 800908e:	fba3 2302 	umull	r2, r3, r3, r2
 8009092:	095b      	lsrs	r3, r3, #5
 8009094:	011c      	lsls	r4, r3, #4
 8009096:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800909a:	2200      	movs	r2, #0
 800909c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090a0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80090a4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80090a8:	4642      	mov	r2, r8
 80090aa:	464b      	mov	r3, r9
 80090ac:	1891      	adds	r1, r2, r2
 80090ae:	64b9      	str	r1, [r7, #72]	@ 0x48
 80090b0:	415b      	adcs	r3, r3
 80090b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80090b4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80090b8:	4641      	mov	r1, r8
 80090ba:	eb12 0a01 	adds.w	sl, r2, r1
 80090be:	4649      	mov	r1, r9
 80090c0:	eb43 0b01 	adc.w	fp, r3, r1
 80090c4:	f04f 0200 	mov.w	r2, #0
 80090c8:	f04f 0300 	mov.w	r3, #0
 80090cc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80090d0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80090d4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80090d8:	4692      	mov	sl, r2
 80090da:	469b      	mov	fp, r3
 80090dc:	4643      	mov	r3, r8
 80090de:	eb1a 0303 	adds.w	r3, sl, r3
 80090e2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80090e6:	464b      	mov	r3, r9
 80090e8:	eb4b 0303 	adc.w	r3, fp, r3
 80090ec:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80090f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80090f4:	685b      	ldr	r3, [r3, #4]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80090fc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8009100:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009104:	460b      	mov	r3, r1
 8009106:	18db      	adds	r3, r3, r3
 8009108:	643b      	str	r3, [r7, #64]	@ 0x40
 800910a:	4613      	mov	r3, r2
 800910c:	eb42 0303 	adc.w	r3, r2, r3
 8009110:	647b      	str	r3, [r7, #68]	@ 0x44
 8009112:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8009116:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800911a:	f7f7 f855 	bl	80001c8 <__aeabi_uldivmod>
 800911e:	4602      	mov	r2, r0
 8009120:	460b      	mov	r3, r1
 8009122:	4611      	mov	r1, r2
 8009124:	4b3b      	ldr	r3, [pc, #236]	@ (8009214 <UART_SetConfig+0x2d4>)
 8009126:	fba3 2301 	umull	r2, r3, r3, r1
 800912a:	095b      	lsrs	r3, r3, #5
 800912c:	2264      	movs	r2, #100	@ 0x64
 800912e:	fb02 f303 	mul.w	r3, r2, r3
 8009132:	1acb      	subs	r3, r1, r3
 8009134:	00db      	lsls	r3, r3, #3
 8009136:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800913a:	4b36      	ldr	r3, [pc, #216]	@ (8009214 <UART_SetConfig+0x2d4>)
 800913c:	fba3 2302 	umull	r2, r3, r3, r2
 8009140:	095b      	lsrs	r3, r3, #5
 8009142:	005b      	lsls	r3, r3, #1
 8009144:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8009148:	441c      	add	r4, r3
 800914a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800914e:	2200      	movs	r2, #0
 8009150:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009154:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8009158:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800915c:	4642      	mov	r2, r8
 800915e:	464b      	mov	r3, r9
 8009160:	1891      	adds	r1, r2, r2
 8009162:	63b9      	str	r1, [r7, #56]	@ 0x38
 8009164:	415b      	adcs	r3, r3
 8009166:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009168:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800916c:	4641      	mov	r1, r8
 800916e:	1851      	adds	r1, r2, r1
 8009170:	6339      	str	r1, [r7, #48]	@ 0x30
 8009172:	4649      	mov	r1, r9
 8009174:	414b      	adcs	r3, r1
 8009176:	637b      	str	r3, [r7, #52]	@ 0x34
 8009178:	f04f 0200 	mov.w	r2, #0
 800917c:	f04f 0300 	mov.w	r3, #0
 8009180:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8009184:	4659      	mov	r1, fp
 8009186:	00cb      	lsls	r3, r1, #3
 8009188:	4651      	mov	r1, sl
 800918a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800918e:	4651      	mov	r1, sl
 8009190:	00ca      	lsls	r2, r1, #3
 8009192:	4610      	mov	r0, r2
 8009194:	4619      	mov	r1, r3
 8009196:	4603      	mov	r3, r0
 8009198:	4642      	mov	r2, r8
 800919a:	189b      	adds	r3, r3, r2
 800919c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80091a0:	464b      	mov	r3, r9
 80091a2:	460a      	mov	r2, r1
 80091a4:	eb42 0303 	adc.w	r3, r2, r3
 80091a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80091ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80091b0:	685b      	ldr	r3, [r3, #4]
 80091b2:	2200      	movs	r2, #0
 80091b4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80091b8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80091bc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80091c0:	460b      	mov	r3, r1
 80091c2:	18db      	adds	r3, r3, r3
 80091c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80091c6:	4613      	mov	r3, r2
 80091c8:	eb42 0303 	adc.w	r3, r2, r3
 80091cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80091ce:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80091d2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80091d6:	f7f6 fff7 	bl	80001c8 <__aeabi_uldivmod>
 80091da:	4602      	mov	r2, r0
 80091dc:	460b      	mov	r3, r1
 80091de:	4b0d      	ldr	r3, [pc, #52]	@ (8009214 <UART_SetConfig+0x2d4>)
 80091e0:	fba3 1302 	umull	r1, r3, r3, r2
 80091e4:	095b      	lsrs	r3, r3, #5
 80091e6:	2164      	movs	r1, #100	@ 0x64
 80091e8:	fb01 f303 	mul.w	r3, r1, r3
 80091ec:	1ad3      	subs	r3, r2, r3
 80091ee:	00db      	lsls	r3, r3, #3
 80091f0:	3332      	adds	r3, #50	@ 0x32
 80091f2:	4a08      	ldr	r2, [pc, #32]	@ (8009214 <UART_SetConfig+0x2d4>)
 80091f4:	fba2 2303 	umull	r2, r3, r2, r3
 80091f8:	095b      	lsrs	r3, r3, #5
 80091fa:	f003 0207 	and.w	r2, r3, #7
 80091fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	4422      	add	r2, r4
 8009206:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009208:	e106      	b.n	8009418 <UART_SetConfig+0x4d8>
 800920a:	bf00      	nop
 800920c:	40011000 	.word	0x40011000
 8009210:	40011400 	.word	0x40011400
 8009214:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009218:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800921c:	2200      	movs	r2, #0
 800921e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009222:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8009226:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800922a:	4642      	mov	r2, r8
 800922c:	464b      	mov	r3, r9
 800922e:	1891      	adds	r1, r2, r2
 8009230:	6239      	str	r1, [r7, #32]
 8009232:	415b      	adcs	r3, r3
 8009234:	627b      	str	r3, [r7, #36]	@ 0x24
 8009236:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800923a:	4641      	mov	r1, r8
 800923c:	1854      	adds	r4, r2, r1
 800923e:	4649      	mov	r1, r9
 8009240:	eb43 0501 	adc.w	r5, r3, r1
 8009244:	f04f 0200 	mov.w	r2, #0
 8009248:	f04f 0300 	mov.w	r3, #0
 800924c:	00eb      	lsls	r3, r5, #3
 800924e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8009252:	00e2      	lsls	r2, r4, #3
 8009254:	4614      	mov	r4, r2
 8009256:	461d      	mov	r5, r3
 8009258:	4643      	mov	r3, r8
 800925a:	18e3      	adds	r3, r4, r3
 800925c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009260:	464b      	mov	r3, r9
 8009262:	eb45 0303 	adc.w	r3, r5, r3
 8009266:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800926a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	2200      	movs	r2, #0
 8009272:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009276:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800927a:	f04f 0200 	mov.w	r2, #0
 800927e:	f04f 0300 	mov.w	r3, #0
 8009282:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8009286:	4629      	mov	r1, r5
 8009288:	008b      	lsls	r3, r1, #2
 800928a:	4621      	mov	r1, r4
 800928c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009290:	4621      	mov	r1, r4
 8009292:	008a      	lsls	r2, r1, #2
 8009294:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8009298:	f7f6 ff96 	bl	80001c8 <__aeabi_uldivmod>
 800929c:	4602      	mov	r2, r0
 800929e:	460b      	mov	r3, r1
 80092a0:	4b60      	ldr	r3, [pc, #384]	@ (8009424 <UART_SetConfig+0x4e4>)
 80092a2:	fba3 2302 	umull	r2, r3, r3, r2
 80092a6:	095b      	lsrs	r3, r3, #5
 80092a8:	011c      	lsls	r4, r3, #4
 80092aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80092ae:	2200      	movs	r2, #0
 80092b0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80092b4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80092b8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80092bc:	4642      	mov	r2, r8
 80092be:	464b      	mov	r3, r9
 80092c0:	1891      	adds	r1, r2, r2
 80092c2:	61b9      	str	r1, [r7, #24]
 80092c4:	415b      	adcs	r3, r3
 80092c6:	61fb      	str	r3, [r7, #28]
 80092c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80092cc:	4641      	mov	r1, r8
 80092ce:	1851      	adds	r1, r2, r1
 80092d0:	6139      	str	r1, [r7, #16]
 80092d2:	4649      	mov	r1, r9
 80092d4:	414b      	adcs	r3, r1
 80092d6:	617b      	str	r3, [r7, #20]
 80092d8:	f04f 0200 	mov.w	r2, #0
 80092dc:	f04f 0300 	mov.w	r3, #0
 80092e0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80092e4:	4659      	mov	r1, fp
 80092e6:	00cb      	lsls	r3, r1, #3
 80092e8:	4651      	mov	r1, sl
 80092ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80092ee:	4651      	mov	r1, sl
 80092f0:	00ca      	lsls	r2, r1, #3
 80092f2:	4610      	mov	r0, r2
 80092f4:	4619      	mov	r1, r3
 80092f6:	4603      	mov	r3, r0
 80092f8:	4642      	mov	r2, r8
 80092fa:	189b      	adds	r3, r3, r2
 80092fc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009300:	464b      	mov	r3, r9
 8009302:	460a      	mov	r2, r1
 8009304:	eb42 0303 	adc.w	r3, r2, r3
 8009308:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800930c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009310:	685b      	ldr	r3, [r3, #4]
 8009312:	2200      	movs	r2, #0
 8009314:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009316:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8009318:	f04f 0200 	mov.w	r2, #0
 800931c:	f04f 0300 	mov.w	r3, #0
 8009320:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8009324:	4649      	mov	r1, r9
 8009326:	008b      	lsls	r3, r1, #2
 8009328:	4641      	mov	r1, r8
 800932a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800932e:	4641      	mov	r1, r8
 8009330:	008a      	lsls	r2, r1, #2
 8009332:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8009336:	f7f6 ff47 	bl	80001c8 <__aeabi_uldivmod>
 800933a:	4602      	mov	r2, r0
 800933c:	460b      	mov	r3, r1
 800933e:	4611      	mov	r1, r2
 8009340:	4b38      	ldr	r3, [pc, #224]	@ (8009424 <UART_SetConfig+0x4e4>)
 8009342:	fba3 2301 	umull	r2, r3, r3, r1
 8009346:	095b      	lsrs	r3, r3, #5
 8009348:	2264      	movs	r2, #100	@ 0x64
 800934a:	fb02 f303 	mul.w	r3, r2, r3
 800934e:	1acb      	subs	r3, r1, r3
 8009350:	011b      	lsls	r3, r3, #4
 8009352:	3332      	adds	r3, #50	@ 0x32
 8009354:	4a33      	ldr	r2, [pc, #204]	@ (8009424 <UART_SetConfig+0x4e4>)
 8009356:	fba2 2303 	umull	r2, r3, r2, r3
 800935a:	095b      	lsrs	r3, r3, #5
 800935c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009360:	441c      	add	r4, r3
 8009362:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8009366:	2200      	movs	r2, #0
 8009368:	673b      	str	r3, [r7, #112]	@ 0x70
 800936a:	677a      	str	r2, [r7, #116]	@ 0x74
 800936c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8009370:	4642      	mov	r2, r8
 8009372:	464b      	mov	r3, r9
 8009374:	1891      	adds	r1, r2, r2
 8009376:	60b9      	str	r1, [r7, #8]
 8009378:	415b      	adcs	r3, r3
 800937a:	60fb      	str	r3, [r7, #12]
 800937c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009380:	4641      	mov	r1, r8
 8009382:	1851      	adds	r1, r2, r1
 8009384:	6039      	str	r1, [r7, #0]
 8009386:	4649      	mov	r1, r9
 8009388:	414b      	adcs	r3, r1
 800938a:	607b      	str	r3, [r7, #4]
 800938c:	f04f 0200 	mov.w	r2, #0
 8009390:	f04f 0300 	mov.w	r3, #0
 8009394:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009398:	4659      	mov	r1, fp
 800939a:	00cb      	lsls	r3, r1, #3
 800939c:	4651      	mov	r1, sl
 800939e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80093a2:	4651      	mov	r1, sl
 80093a4:	00ca      	lsls	r2, r1, #3
 80093a6:	4610      	mov	r0, r2
 80093a8:	4619      	mov	r1, r3
 80093aa:	4603      	mov	r3, r0
 80093ac:	4642      	mov	r2, r8
 80093ae:	189b      	adds	r3, r3, r2
 80093b0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80093b2:	464b      	mov	r3, r9
 80093b4:	460a      	mov	r2, r1
 80093b6:	eb42 0303 	adc.w	r3, r2, r3
 80093ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80093bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80093c0:	685b      	ldr	r3, [r3, #4]
 80093c2:	2200      	movs	r2, #0
 80093c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80093c6:	667a      	str	r2, [r7, #100]	@ 0x64
 80093c8:	f04f 0200 	mov.w	r2, #0
 80093cc:	f04f 0300 	mov.w	r3, #0
 80093d0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80093d4:	4649      	mov	r1, r9
 80093d6:	008b      	lsls	r3, r1, #2
 80093d8:	4641      	mov	r1, r8
 80093da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80093de:	4641      	mov	r1, r8
 80093e0:	008a      	lsls	r2, r1, #2
 80093e2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80093e6:	f7f6 feef 	bl	80001c8 <__aeabi_uldivmod>
 80093ea:	4602      	mov	r2, r0
 80093ec:	460b      	mov	r3, r1
 80093ee:	4b0d      	ldr	r3, [pc, #52]	@ (8009424 <UART_SetConfig+0x4e4>)
 80093f0:	fba3 1302 	umull	r1, r3, r3, r2
 80093f4:	095b      	lsrs	r3, r3, #5
 80093f6:	2164      	movs	r1, #100	@ 0x64
 80093f8:	fb01 f303 	mul.w	r3, r1, r3
 80093fc:	1ad3      	subs	r3, r2, r3
 80093fe:	011b      	lsls	r3, r3, #4
 8009400:	3332      	adds	r3, #50	@ 0x32
 8009402:	4a08      	ldr	r2, [pc, #32]	@ (8009424 <UART_SetConfig+0x4e4>)
 8009404:	fba2 2303 	umull	r2, r3, r2, r3
 8009408:	095b      	lsrs	r3, r3, #5
 800940a:	f003 020f 	and.w	r2, r3, #15
 800940e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	4422      	add	r2, r4
 8009416:	609a      	str	r2, [r3, #8]
}
 8009418:	bf00      	nop
 800941a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800941e:	46bd      	mov	sp, r7
 8009420:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009424:	51eb851f 	.word	0x51eb851f

08009428 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009428:	b084      	sub	sp, #16
 800942a:	b580      	push	{r7, lr}
 800942c:	b084      	sub	sp, #16
 800942e:	af00      	add	r7, sp, #0
 8009430:	6078      	str	r0, [r7, #4]
 8009432:	f107 001c 	add.w	r0, r7, #28
 8009436:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800943a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800943e:	2b01      	cmp	r3, #1
 8009440:	d123      	bne.n	800948a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009446:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	68db      	ldr	r3, [r3, #12]
 8009452:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8009456:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800945a:	687a      	ldr	r2, [r7, #4]
 800945c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	68db      	ldr	r3, [r3, #12]
 8009462:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800946a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800946e:	2b01      	cmp	r3, #1
 8009470:	d105      	bne.n	800947e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8009472:	687b      	ldr	r3, [r7, #4]
 8009474:	68db      	ldr	r3, [r3, #12]
 8009476:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f001 fae8 	bl	800aa54 <USB_CoreReset>
 8009484:	4603      	mov	r3, r0
 8009486:	73fb      	strb	r3, [r7, #15]
 8009488:	e01b      	b.n	80094c2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800948a:	687b      	ldr	r3, [r7, #4]
 800948c:	68db      	ldr	r3, [r3, #12]
 800948e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f001 fadc 	bl	800aa54 <USB_CoreReset>
 800949c:	4603      	mov	r3, r0
 800949e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80094a0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d106      	bne.n	80094b6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	639a      	str	r2, [r3, #56]	@ 0x38
 80094b4:	e005      	b.n	80094c2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ba:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80094c2:	7fbb      	ldrb	r3, [r7, #30]
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d10b      	bne.n	80094e0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	689b      	ldr	r3, [r3, #8]
 80094cc:	f043 0206 	orr.w	r2, r3, #6
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	689b      	ldr	r3, [r3, #8]
 80094d8:	f043 0220 	orr.w	r2, r3, #32
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80094e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80094e2:	4618      	mov	r0, r3
 80094e4:	3710      	adds	r7, #16
 80094e6:	46bd      	mov	sp, r7
 80094e8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80094ec:	b004      	add	sp, #16
 80094ee:	4770      	bx	lr

080094f0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80094f0:	b480      	push	{r7}
 80094f2:	b087      	sub	sp, #28
 80094f4:	af00      	add	r7, sp, #0
 80094f6:	60f8      	str	r0, [r7, #12]
 80094f8:	60b9      	str	r1, [r7, #8]
 80094fa:	4613      	mov	r3, r2
 80094fc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80094fe:	79fb      	ldrb	r3, [r7, #7]
 8009500:	2b02      	cmp	r3, #2
 8009502:	d165      	bne.n	80095d0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	4a41      	ldr	r2, [pc, #260]	@ (800960c <USB_SetTurnaroundTime+0x11c>)
 8009508:	4293      	cmp	r3, r2
 800950a:	d906      	bls.n	800951a <USB_SetTurnaroundTime+0x2a>
 800950c:	68bb      	ldr	r3, [r7, #8]
 800950e:	4a40      	ldr	r2, [pc, #256]	@ (8009610 <USB_SetTurnaroundTime+0x120>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d202      	bcs.n	800951a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8009514:	230f      	movs	r3, #15
 8009516:	617b      	str	r3, [r7, #20]
 8009518:	e062      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	4a3c      	ldr	r2, [pc, #240]	@ (8009610 <USB_SetTurnaroundTime+0x120>)
 800951e:	4293      	cmp	r3, r2
 8009520:	d306      	bcc.n	8009530 <USB_SetTurnaroundTime+0x40>
 8009522:	68bb      	ldr	r3, [r7, #8]
 8009524:	4a3b      	ldr	r2, [pc, #236]	@ (8009614 <USB_SetTurnaroundTime+0x124>)
 8009526:	4293      	cmp	r3, r2
 8009528:	d202      	bcs.n	8009530 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800952a:	230e      	movs	r3, #14
 800952c:	617b      	str	r3, [r7, #20]
 800952e:	e057      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	4a38      	ldr	r2, [pc, #224]	@ (8009614 <USB_SetTurnaroundTime+0x124>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d306      	bcc.n	8009546 <USB_SetTurnaroundTime+0x56>
 8009538:	68bb      	ldr	r3, [r7, #8]
 800953a:	4a37      	ldr	r2, [pc, #220]	@ (8009618 <USB_SetTurnaroundTime+0x128>)
 800953c:	4293      	cmp	r3, r2
 800953e:	d202      	bcs.n	8009546 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009540:	230d      	movs	r3, #13
 8009542:	617b      	str	r3, [r7, #20]
 8009544:	e04c      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	4a33      	ldr	r2, [pc, #204]	@ (8009618 <USB_SetTurnaroundTime+0x128>)
 800954a:	4293      	cmp	r3, r2
 800954c:	d306      	bcc.n	800955c <USB_SetTurnaroundTime+0x6c>
 800954e:	68bb      	ldr	r3, [r7, #8]
 8009550:	4a32      	ldr	r2, [pc, #200]	@ (800961c <USB_SetTurnaroundTime+0x12c>)
 8009552:	4293      	cmp	r3, r2
 8009554:	d802      	bhi.n	800955c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8009556:	230c      	movs	r3, #12
 8009558:	617b      	str	r3, [r7, #20]
 800955a:	e041      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800955c:	68bb      	ldr	r3, [r7, #8]
 800955e:	4a2f      	ldr	r2, [pc, #188]	@ (800961c <USB_SetTurnaroundTime+0x12c>)
 8009560:	4293      	cmp	r3, r2
 8009562:	d906      	bls.n	8009572 <USB_SetTurnaroundTime+0x82>
 8009564:	68bb      	ldr	r3, [r7, #8]
 8009566:	4a2e      	ldr	r2, [pc, #184]	@ (8009620 <USB_SetTurnaroundTime+0x130>)
 8009568:	4293      	cmp	r3, r2
 800956a:	d802      	bhi.n	8009572 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800956c:	230b      	movs	r3, #11
 800956e:	617b      	str	r3, [r7, #20]
 8009570:	e036      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8009572:	68bb      	ldr	r3, [r7, #8]
 8009574:	4a2a      	ldr	r2, [pc, #168]	@ (8009620 <USB_SetTurnaroundTime+0x130>)
 8009576:	4293      	cmp	r3, r2
 8009578:	d906      	bls.n	8009588 <USB_SetTurnaroundTime+0x98>
 800957a:	68bb      	ldr	r3, [r7, #8]
 800957c:	4a29      	ldr	r2, [pc, #164]	@ (8009624 <USB_SetTurnaroundTime+0x134>)
 800957e:	4293      	cmp	r3, r2
 8009580:	d802      	bhi.n	8009588 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8009582:	230a      	movs	r3, #10
 8009584:	617b      	str	r3, [r7, #20]
 8009586:	e02b      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009588:	68bb      	ldr	r3, [r7, #8]
 800958a:	4a26      	ldr	r2, [pc, #152]	@ (8009624 <USB_SetTurnaroundTime+0x134>)
 800958c:	4293      	cmp	r3, r2
 800958e:	d906      	bls.n	800959e <USB_SetTurnaroundTime+0xae>
 8009590:	68bb      	ldr	r3, [r7, #8]
 8009592:	4a25      	ldr	r2, [pc, #148]	@ (8009628 <USB_SetTurnaroundTime+0x138>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d202      	bcs.n	800959e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8009598:	2309      	movs	r3, #9
 800959a:	617b      	str	r3, [r7, #20]
 800959c:	e020      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	4a21      	ldr	r2, [pc, #132]	@ (8009628 <USB_SetTurnaroundTime+0x138>)
 80095a2:	4293      	cmp	r3, r2
 80095a4:	d306      	bcc.n	80095b4 <USB_SetTurnaroundTime+0xc4>
 80095a6:	68bb      	ldr	r3, [r7, #8]
 80095a8:	4a20      	ldr	r2, [pc, #128]	@ (800962c <USB_SetTurnaroundTime+0x13c>)
 80095aa:	4293      	cmp	r3, r2
 80095ac:	d802      	bhi.n	80095b4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80095ae:	2308      	movs	r3, #8
 80095b0:	617b      	str	r3, [r7, #20]
 80095b2:	e015      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	4a1d      	ldr	r2, [pc, #116]	@ (800962c <USB_SetTurnaroundTime+0x13c>)
 80095b8:	4293      	cmp	r3, r2
 80095ba:	d906      	bls.n	80095ca <USB_SetTurnaroundTime+0xda>
 80095bc:	68bb      	ldr	r3, [r7, #8]
 80095be:	4a1c      	ldr	r2, [pc, #112]	@ (8009630 <USB_SetTurnaroundTime+0x140>)
 80095c0:	4293      	cmp	r3, r2
 80095c2:	d202      	bcs.n	80095ca <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80095c4:	2307      	movs	r3, #7
 80095c6:	617b      	str	r3, [r7, #20]
 80095c8:	e00a      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80095ca:	2306      	movs	r3, #6
 80095cc:	617b      	str	r3, [r7, #20]
 80095ce:	e007      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80095d0:	79fb      	ldrb	r3, [r7, #7]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d102      	bne.n	80095dc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80095d6:	2309      	movs	r3, #9
 80095d8:	617b      	str	r3, [r7, #20]
 80095da:	e001      	b.n	80095e0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80095dc:	2309      	movs	r3, #9
 80095de:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	68da      	ldr	r2, [r3, #12]
 80095f0:	697b      	ldr	r3, [r7, #20]
 80095f2:	029b      	lsls	r3, r3, #10
 80095f4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 80095f8:	431a      	orrs	r2, r3
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	371c      	adds	r7, #28
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	00d8acbf 	.word	0x00d8acbf
 8009610:	00e4e1c0 	.word	0x00e4e1c0
 8009614:	00f42400 	.word	0x00f42400
 8009618:	01067380 	.word	0x01067380
 800961c:	011a499f 	.word	0x011a499f
 8009620:	01312cff 	.word	0x01312cff
 8009624:	014ca43f 	.word	0x014ca43f
 8009628:	016e3600 	.word	0x016e3600
 800962c:	01a6ab1f 	.word	0x01a6ab1f
 8009630:	01e84800 	.word	0x01e84800

08009634 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009634:	b480      	push	{r7}
 8009636:	b083      	sub	sp, #12
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	689b      	ldr	r3, [r3, #8]
 8009640:	f043 0201 	orr.w	r2, r3, #1
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009648:	2300      	movs	r3, #0
}
 800964a:	4618      	mov	r0, r3
 800964c:	370c      	adds	r7, #12
 800964e:	46bd      	mov	sp, r7
 8009650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009654:	4770      	bx	lr

08009656 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009656:	b480      	push	{r7}
 8009658:	b083      	sub	sp, #12
 800965a:	af00      	add	r7, sp, #0
 800965c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	689b      	ldr	r3, [r3, #8]
 8009662:	f023 0201 	bic.w	r2, r3, #1
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800966a:	2300      	movs	r3, #0
}
 800966c:	4618      	mov	r0, r3
 800966e:	370c      	adds	r7, #12
 8009670:	46bd      	mov	sp, r7
 8009672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009676:	4770      	bx	lr

08009678 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009678:	b580      	push	{r7, lr}
 800967a:	b084      	sub	sp, #16
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
 8009680:	460b      	mov	r3, r1
 8009682:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8009684:	2300      	movs	r3, #0
 8009686:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	68db      	ldr	r3, [r3, #12]
 800968c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8009694:	78fb      	ldrb	r3, [r7, #3]
 8009696:	2b01      	cmp	r3, #1
 8009698:	d115      	bne.n	80096c6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	68db      	ldr	r3, [r3, #12]
 800969e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80096a6:	200a      	movs	r0, #10
 80096a8:	f7fa fa50 	bl	8003b4c <HAL_Delay>
      ms += 10U;
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	330a      	adds	r3, #10
 80096b0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80096b2:	6878      	ldr	r0, [r7, #4]
 80096b4:	f001 f93f 	bl	800a936 <USB_GetMode>
 80096b8:	4603      	mov	r3, r0
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d01e      	beq.n	80096fc <USB_SetCurrentMode+0x84>
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2bc7      	cmp	r3, #199	@ 0xc7
 80096c2:	d9f0      	bls.n	80096a6 <USB_SetCurrentMode+0x2e>
 80096c4:	e01a      	b.n	80096fc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80096c6:	78fb      	ldrb	r3, [r7, #3]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d115      	bne.n	80096f8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	68db      	ldr	r3, [r3, #12]
 80096d0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80096d8:	200a      	movs	r0, #10
 80096da:	f7fa fa37 	bl	8003b4c <HAL_Delay>
      ms += 10U;
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	330a      	adds	r3, #10
 80096e2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80096e4:	6878      	ldr	r0, [r7, #4]
 80096e6:	f001 f926 	bl	800a936 <USB_GetMode>
 80096ea:	4603      	mov	r3, r0
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d005      	beq.n	80096fc <USB_SetCurrentMode+0x84>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	2bc7      	cmp	r3, #199	@ 0xc7
 80096f4:	d9f0      	bls.n	80096d8 <USB_SetCurrentMode+0x60>
 80096f6:	e001      	b.n	80096fc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80096f8:	2301      	movs	r3, #1
 80096fa:	e005      	b.n	8009708 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	2bc8      	cmp	r3, #200	@ 0xc8
 8009700:	d101      	bne.n	8009706 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	e000      	b.n	8009708 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009706:	2300      	movs	r3, #0
}
 8009708:	4618      	mov	r0, r3
 800970a:	3710      	adds	r7, #16
 800970c:	46bd      	mov	sp, r7
 800970e:	bd80      	pop	{r7, pc}

08009710 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009710:	b084      	sub	sp, #16
 8009712:	b580      	push	{r7, lr}
 8009714:	b086      	sub	sp, #24
 8009716:	af00      	add	r7, sp, #0
 8009718:	6078      	str	r0, [r7, #4]
 800971a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800971e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009722:	2300      	movs	r3, #0
 8009724:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800972a:	2300      	movs	r3, #0
 800972c:	613b      	str	r3, [r7, #16]
 800972e:	e009      	b.n	8009744 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009730:	687a      	ldr	r2, [r7, #4]
 8009732:	693b      	ldr	r3, [r7, #16]
 8009734:	3340      	adds	r3, #64	@ 0x40
 8009736:	009b      	lsls	r3, r3, #2
 8009738:	4413      	add	r3, r2
 800973a:	2200      	movs	r2, #0
 800973c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	3301      	adds	r3, #1
 8009742:	613b      	str	r3, [r7, #16]
 8009744:	693b      	ldr	r3, [r7, #16]
 8009746:	2b0e      	cmp	r3, #14
 8009748:	d9f2      	bls.n	8009730 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800974a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800974e:	2b00      	cmp	r3, #0
 8009750:	d11c      	bne.n	800978c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009758:	685b      	ldr	r3, [r3, #4]
 800975a:	68fa      	ldr	r2, [r7, #12]
 800975c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009760:	f043 0302 	orr.w	r3, r3, #2
 8009764:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800976a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009776:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009782:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	639a      	str	r2, [r3, #56]	@ 0x38
 800978a:	e00b      	b.n	80097a4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009790:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800979c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80097aa:	461a      	mov	r2, r3
 80097ac:	2300      	movs	r3, #0
 80097ae:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80097b0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80097b4:	2b01      	cmp	r3, #1
 80097b6:	d10d      	bne.n	80097d4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80097b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d104      	bne.n	80097ca <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80097c0:	2100      	movs	r1, #0
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 f968 	bl	8009a98 <USB_SetDevSpeed>
 80097c8:	e008      	b.n	80097dc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80097ca:	2101      	movs	r1, #1
 80097cc:	6878      	ldr	r0, [r7, #4]
 80097ce:	f000 f963 	bl	8009a98 <USB_SetDevSpeed>
 80097d2:	e003      	b.n	80097dc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80097d4:	2103      	movs	r1, #3
 80097d6:	6878      	ldr	r0, [r7, #4]
 80097d8:	f000 f95e 	bl	8009a98 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80097dc:	2110      	movs	r1, #16
 80097de:	6878      	ldr	r0, [r7, #4]
 80097e0:	f000 f8fa 	bl	80099d8 <USB_FlushTxFifo>
 80097e4:	4603      	mov	r3, r0
 80097e6:	2b00      	cmp	r3, #0
 80097e8:	d001      	beq.n	80097ee <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80097ea:	2301      	movs	r3, #1
 80097ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80097ee:	6878      	ldr	r0, [r7, #4]
 80097f0:	f000 f924 	bl	8009a3c <USB_FlushRxFifo>
 80097f4:	4603      	mov	r3, r0
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d001      	beq.n	80097fe <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 80097fa:	2301      	movs	r3, #1
 80097fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009804:	461a      	mov	r2, r3
 8009806:	2300      	movs	r3, #0
 8009808:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009810:	461a      	mov	r2, r3
 8009812:	2300      	movs	r3, #0
 8009814:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800981c:	461a      	mov	r2, r3
 800981e:	2300      	movs	r3, #0
 8009820:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009822:	2300      	movs	r3, #0
 8009824:	613b      	str	r3, [r7, #16]
 8009826:	e043      	b.n	80098b0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009828:	693b      	ldr	r3, [r7, #16]
 800982a:	015a      	lsls	r2, r3, #5
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	4413      	add	r3, r2
 8009830:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800983a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800983e:	d118      	bne.n	8009872 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009840:	693b      	ldr	r3, [r7, #16]
 8009842:	2b00      	cmp	r3, #0
 8009844:	d10a      	bne.n	800985c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009846:	693b      	ldr	r3, [r7, #16]
 8009848:	015a      	lsls	r2, r3, #5
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	4413      	add	r3, r2
 800984e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009852:	461a      	mov	r2, r3
 8009854:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009858:	6013      	str	r3, [r2, #0]
 800985a:	e013      	b.n	8009884 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800985c:	693b      	ldr	r3, [r7, #16]
 800985e:	015a      	lsls	r2, r3, #5
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	4413      	add	r3, r2
 8009864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009868:	461a      	mov	r2, r3
 800986a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800986e:	6013      	str	r3, [r2, #0]
 8009870:	e008      	b.n	8009884 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009872:	693b      	ldr	r3, [r7, #16]
 8009874:	015a      	lsls	r2, r3, #5
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	4413      	add	r3, r2
 800987a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800987e:	461a      	mov	r2, r3
 8009880:	2300      	movs	r3, #0
 8009882:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009884:	693b      	ldr	r3, [r7, #16]
 8009886:	015a      	lsls	r2, r3, #5
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	4413      	add	r3, r2
 800988c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009890:	461a      	mov	r2, r3
 8009892:	2300      	movs	r3, #0
 8009894:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009896:	693b      	ldr	r3, [r7, #16]
 8009898:	015a      	lsls	r2, r3, #5
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	4413      	add	r3, r2
 800989e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098a2:	461a      	mov	r2, r3
 80098a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80098a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098aa:	693b      	ldr	r3, [r7, #16]
 80098ac:	3301      	adds	r3, #1
 80098ae:	613b      	str	r3, [r7, #16]
 80098b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80098b4:	461a      	mov	r2, r3
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d3b5      	bcc.n	8009828 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80098bc:	2300      	movs	r3, #0
 80098be:	613b      	str	r3, [r7, #16]
 80098c0:	e043      	b.n	800994a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80098c2:	693b      	ldr	r3, [r7, #16]
 80098c4:	015a      	lsls	r2, r3, #5
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	4413      	add	r3, r2
 80098ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ce:	681b      	ldr	r3, [r3, #0]
 80098d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098d8:	d118      	bne.n	800990c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80098da:	693b      	ldr	r3, [r7, #16]
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d10a      	bne.n	80098f6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80098e0:	693b      	ldr	r3, [r7, #16]
 80098e2:	015a      	lsls	r2, r3, #5
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	4413      	add	r3, r2
 80098e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80098ec:	461a      	mov	r2, r3
 80098ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80098f2:	6013      	str	r3, [r2, #0]
 80098f4:	e013      	b.n	800991e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80098f6:	693b      	ldr	r3, [r7, #16]
 80098f8:	015a      	lsls	r2, r3, #5
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	4413      	add	r3, r2
 80098fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009902:	461a      	mov	r2, r3
 8009904:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009908:	6013      	str	r3, [r2, #0]
 800990a:	e008      	b.n	800991e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	4413      	add	r3, r2
 8009914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009918:	461a      	mov	r2, r3
 800991a:	2300      	movs	r3, #0
 800991c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800991e:	693b      	ldr	r3, [r7, #16]
 8009920:	015a      	lsls	r2, r3, #5
 8009922:	68fb      	ldr	r3, [r7, #12]
 8009924:	4413      	add	r3, r2
 8009926:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800992a:	461a      	mov	r2, r3
 800992c:	2300      	movs	r3, #0
 800992e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009930:	693b      	ldr	r3, [r7, #16]
 8009932:	015a      	lsls	r2, r3, #5
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	4413      	add	r3, r2
 8009938:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800993c:	461a      	mov	r2, r3
 800993e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8009942:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009944:	693b      	ldr	r3, [r7, #16]
 8009946:	3301      	adds	r3, #1
 8009948:	613b      	str	r3, [r7, #16]
 800994a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800994e:	461a      	mov	r2, r3
 8009950:	693b      	ldr	r3, [r7, #16]
 8009952:	4293      	cmp	r3, r2
 8009954:	d3b5      	bcc.n	80098c2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800995c:	691b      	ldr	r3, [r3, #16]
 800995e:	68fa      	ldr	r2, [r7, #12]
 8009960:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009964:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009968:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	2200      	movs	r2, #0
 800996e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8009976:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009978:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800997c:	2b00      	cmp	r3, #0
 800997e:	d105      	bne.n	800998c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	699b      	ldr	r3, [r3, #24]
 8009984:	f043 0210 	orr.w	r2, r3, #16
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	699a      	ldr	r2, [r3, #24]
 8009990:	4b10      	ldr	r3, [pc, #64]	@ (80099d4 <USB_DevInit+0x2c4>)
 8009992:	4313      	orrs	r3, r2
 8009994:	687a      	ldr	r2, [r7, #4]
 8009996:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009998:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800999c:	2b00      	cmp	r3, #0
 800999e:	d005      	beq.n	80099ac <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	699b      	ldr	r3, [r3, #24]
 80099a4:	f043 0208 	orr.w	r2, r3, #8
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80099ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80099b0:	2b01      	cmp	r3, #1
 80099b2:	d107      	bne.n	80099c4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	699b      	ldr	r3, [r3, #24]
 80099b8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099bc:	f043 0304 	orr.w	r3, r3, #4
 80099c0:	687a      	ldr	r2, [r7, #4]
 80099c2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80099c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80099c6:	4618      	mov	r0, r3
 80099c8:	3718      	adds	r7, #24
 80099ca:	46bd      	mov	sp, r7
 80099cc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80099d0:	b004      	add	sp, #16
 80099d2:	4770      	bx	lr
 80099d4:	803c3800 	.word	0x803c3800

080099d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80099d8:	b480      	push	{r7}
 80099da:	b085      	sub	sp, #20
 80099dc:	af00      	add	r7, sp, #0
 80099de:	6078      	str	r0, [r7, #4]
 80099e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80099e2:	2300      	movs	r3, #0
 80099e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	3301      	adds	r3, #1
 80099ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80099ec:	68fb      	ldr	r3, [r7, #12]
 80099ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80099f2:	d901      	bls.n	80099f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80099f4:	2303      	movs	r3, #3
 80099f6:	e01b      	b.n	8009a30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	691b      	ldr	r3, [r3, #16]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	daf2      	bge.n	80099e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009a00:	2300      	movs	r3, #0
 8009a02:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009a04:	683b      	ldr	r3, [r7, #0]
 8009a06:	019b      	lsls	r3, r3, #6
 8009a08:	f043 0220 	orr.w	r2, r3, #32
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	3301      	adds	r3, #1
 8009a14:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a1c:	d901      	bls.n	8009a22 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009a1e:	2303      	movs	r3, #3
 8009a20:	e006      	b.n	8009a30 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	691b      	ldr	r3, [r3, #16]
 8009a26:	f003 0320 	and.w	r3, r3, #32
 8009a2a:	2b20      	cmp	r3, #32
 8009a2c:	d0f0      	beq.n	8009a10 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3714      	adds	r7, #20
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009a44:	2300      	movs	r3, #0
 8009a46:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	3301      	adds	r3, #1
 8009a4c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a54:	d901      	bls.n	8009a5a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009a56:	2303      	movs	r3, #3
 8009a58:	e018      	b.n	8009a8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	691b      	ldr	r3, [r3, #16]
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	daf2      	bge.n	8009a48 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009a62:	2300      	movs	r3, #0
 8009a64:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009a66:	687b      	ldr	r3, [r7, #4]
 8009a68:	2210      	movs	r2, #16
 8009a6a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	3301      	adds	r3, #1
 8009a70:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009a78:	d901      	bls.n	8009a7e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009a7a:	2303      	movs	r3, #3
 8009a7c:	e006      	b.n	8009a8c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	f003 0310 	and.w	r3, r3, #16
 8009a86:	2b10      	cmp	r3, #16
 8009a88:	d0f0      	beq.n	8009a6c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009a8a:	2300      	movs	r3, #0
}
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	3714      	adds	r7, #20
 8009a90:	46bd      	mov	sp, r7
 8009a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a96:	4770      	bx	lr

08009a98 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009a98:	b480      	push	{r7}
 8009a9a:	b085      	sub	sp, #20
 8009a9c:	af00      	add	r7, sp, #0
 8009a9e:	6078      	str	r0, [r7, #4]
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009aa8:	68fb      	ldr	r3, [r7, #12]
 8009aaa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009aae:	681a      	ldr	r2, [r3, #0]
 8009ab0:	78fb      	ldrb	r3, [r7, #3]
 8009ab2:	68f9      	ldr	r1, [r7, #12]
 8009ab4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009ab8:	4313      	orrs	r3, r2
 8009aba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009abc:	2300      	movs	r3, #0
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3714      	adds	r7, #20
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac8:	4770      	bx	lr

08009aca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8009aca:	b480      	push	{r7}
 8009acc:	b087      	sub	sp, #28
 8009ace:	af00      	add	r7, sp, #0
 8009ad0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8009ad6:	693b      	ldr	r3, [r7, #16]
 8009ad8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	f003 0306 	and.w	r3, r3, #6
 8009ae2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d102      	bne.n	8009af0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8009aea:	2300      	movs	r3, #0
 8009aec:	75fb      	strb	r3, [r7, #23]
 8009aee:	e00a      	b.n	8009b06 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8009af0:	68fb      	ldr	r3, [r7, #12]
 8009af2:	2b02      	cmp	r3, #2
 8009af4:	d002      	beq.n	8009afc <USB_GetDevSpeed+0x32>
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	2b06      	cmp	r3, #6
 8009afa:	d102      	bne.n	8009b02 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009afc:	2302      	movs	r3, #2
 8009afe:	75fb      	strb	r3, [r7, #23]
 8009b00:	e001      	b.n	8009b06 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8009b02:	230f      	movs	r3, #15
 8009b04:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8009b06:	7dfb      	ldrb	r3, [r7, #23]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	371c      	adds	r7, #28
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b12:	4770      	bx	lr

08009b14 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009b14:	b480      	push	{r7}
 8009b16:	b085      	sub	sp, #20
 8009b18:	af00      	add	r7, sp, #0
 8009b1a:	6078      	str	r0, [r7, #4]
 8009b1c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009b22:	683b      	ldr	r3, [r7, #0]
 8009b24:	781b      	ldrb	r3, [r3, #0]
 8009b26:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009b28:	683b      	ldr	r3, [r7, #0]
 8009b2a:	785b      	ldrb	r3, [r3, #1]
 8009b2c:	2b01      	cmp	r3, #1
 8009b2e:	d13a      	bne.n	8009ba6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009b36:	69da      	ldr	r2, [r3, #28]
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	781b      	ldrb	r3, [r3, #0]
 8009b3c:	f003 030f 	and.w	r3, r3, #15
 8009b40:	2101      	movs	r1, #1
 8009b42:	fa01 f303 	lsl.w	r3, r1, r3
 8009b46:	b29b      	uxth	r3, r3
 8009b48:	68f9      	ldr	r1, [r7, #12]
 8009b4a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009b4e:	4313      	orrs	r3, r2
 8009b50:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	015a      	lsls	r2, r3, #5
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	4413      	add	r3, r2
 8009b5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d155      	bne.n	8009c14 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	015a      	lsls	r2, r3, #5
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b74:	681a      	ldr	r2, [r3, #0]
 8009b76:	683b      	ldr	r3, [r7, #0]
 8009b78:	689b      	ldr	r3, [r3, #8]
 8009b7a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009b7e:	683b      	ldr	r3, [r7, #0]
 8009b80:	791b      	ldrb	r3, [r3, #4]
 8009b82:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009b84:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	059b      	lsls	r3, r3, #22
 8009b8a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009b8c:	4313      	orrs	r3, r2
 8009b8e:	68ba      	ldr	r2, [r7, #8]
 8009b90:	0151      	lsls	r1, r2, #5
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	440a      	add	r2, r1
 8009b96:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b9a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009b9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009ba2:	6013      	str	r3, [r2, #0]
 8009ba4:	e036      	b.n	8009c14 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bac:	69da      	ldr	r2, [r3, #28]
 8009bae:	683b      	ldr	r3, [r7, #0]
 8009bb0:	781b      	ldrb	r3, [r3, #0]
 8009bb2:	f003 030f 	and.w	r3, r3, #15
 8009bb6:	2101      	movs	r1, #1
 8009bb8:	fa01 f303 	lsl.w	r3, r1, r3
 8009bbc:	041b      	lsls	r3, r3, #16
 8009bbe:	68f9      	ldr	r1, [r7, #12]
 8009bc0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009bc4:	4313      	orrs	r3, r2
 8009bc6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	015a      	lsls	r2, r3, #5
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	4413      	add	r3, r2
 8009bd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d11a      	bne.n	8009c14 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009bde:	68bb      	ldr	r3, [r7, #8]
 8009be0:	015a      	lsls	r2, r3, #5
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	4413      	add	r3, r2
 8009be6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009bea:	681a      	ldr	r2, [r3, #0]
 8009bec:	683b      	ldr	r3, [r7, #0]
 8009bee:	689b      	ldr	r3, [r3, #8]
 8009bf0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	791b      	ldrb	r3, [r3, #4]
 8009bf8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009bfa:	430b      	orrs	r3, r1
 8009bfc:	4313      	orrs	r3, r2
 8009bfe:	68ba      	ldr	r2, [r7, #8]
 8009c00:	0151      	lsls	r1, r2, #5
 8009c02:	68fa      	ldr	r2, [r7, #12]
 8009c04:	440a      	add	r2, r1
 8009c06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009c0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009c12:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8009c14:	2300      	movs	r3, #0
}
 8009c16:	4618      	mov	r0, r3
 8009c18:	3714      	adds	r7, #20
 8009c1a:	46bd      	mov	sp, r7
 8009c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c20:	4770      	bx	lr
	...

08009c24 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8009c24:	b480      	push	{r7}
 8009c26:	b085      	sub	sp, #20
 8009c28:	af00      	add	r7, sp, #0
 8009c2a:	6078      	str	r0, [r7, #4]
 8009c2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	785b      	ldrb	r3, [r3, #1]
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	d161      	bne.n	8009d04 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009c40:	68bb      	ldr	r3, [r7, #8]
 8009c42:	015a      	lsls	r2, r3, #5
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	4413      	add	r3, r2
 8009c48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c4c:	681b      	ldr	r3, [r3, #0]
 8009c4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009c52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009c56:	d11f      	bne.n	8009c98 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009c58:	68bb      	ldr	r3, [r7, #8]
 8009c5a:	015a      	lsls	r2, r3, #5
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	4413      	add	r3, r2
 8009c60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	68ba      	ldr	r2, [r7, #8]
 8009c68:	0151      	lsls	r1, r2, #5
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	440a      	add	r2, r1
 8009c6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c72:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009c76:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	015a      	lsls	r2, r3, #5
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	4413      	add	r3, r2
 8009c80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68ba      	ldr	r2, [r7, #8]
 8009c88:	0151      	lsls	r1, r2, #5
 8009c8a:	68fa      	ldr	r2, [r7, #12]
 8009c8c:	440a      	add	r2, r1
 8009c8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009c96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009ca0:	683b      	ldr	r3, [r7, #0]
 8009ca2:	781b      	ldrb	r3, [r3, #0]
 8009ca4:	f003 030f 	and.w	r3, r3, #15
 8009ca8:	2101      	movs	r1, #1
 8009caa:	fa01 f303 	lsl.w	r3, r1, r3
 8009cae:	b29b      	uxth	r3, r3
 8009cb0:	43db      	mvns	r3, r3
 8009cb2:	68f9      	ldr	r1, [r7, #12]
 8009cb4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009cb8:	4013      	ands	r3, r2
 8009cba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009cc2:	69da      	ldr	r2, [r3, #28]
 8009cc4:	683b      	ldr	r3, [r7, #0]
 8009cc6:	781b      	ldrb	r3, [r3, #0]
 8009cc8:	f003 030f 	and.w	r3, r3, #15
 8009ccc:	2101      	movs	r1, #1
 8009cce:	fa01 f303 	lsl.w	r3, r1, r3
 8009cd2:	b29b      	uxth	r3, r3
 8009cd4:	43db      	mvns	r3, r3
 8009cd6:	68f9      	ldr	r1, [r7, #12]
 8009cd8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009cdc:	4013      	ands	r3, r2
 8009cde:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8009ce0:	68bb      	ldr	r3, [r7, #8]
 8009ce2:	015a      	lsls	r2, r3, #5
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	4413      	add	r3, r2
 8009ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cec:	681a      	ldr	r2, [r3, #0]
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	0159      	lsls	r1, r3, #5
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	440b      	add	r3, r1
 8009cf6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	4b35      	ldr	r3, [pc, #212]	@ (8009dd4 <USB_DeactivateEndpoint+0x1b0>)
 8009cfe:	4013      	ands	r3, r2
 8009d00:	600b      	str	r3, [r1, #0]
 8009d02:	e060      	b.n	8009dc6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009d04:	68bb      	ldr	r3, [r7, #8]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	68fb      	ldr	r3, [r7, #12]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009d16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009d1a:	d11f      	bne.n	8009d5c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009d1c:	68bb      	ldr	r3, [r7, #8]
 8009d1e:	015a      	lsls	r2, r3, #5
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	4413      	add	r3, r2
 8009d24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	68ba      	ldr	r2, [r7, #8]
 8009d2c:	0151      	lsls	r1, r2, #5
 8009d2e:	68fa      	ldr	r2, [r7, #12]
 8009d30:	440a      	add	r2, r1
 8009d32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009d3a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009d3c:	68bb      	ldr	r3, [r7, #8]
 8009d3e:	015a      	lsls	r2, r3, #5
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	4413      	add	r3, r2
 8009d44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	68ba      	ldr	r2, [r7, #8]
 8009d4c:	0151      	lsls	r1, r2, #5
 8009d4e:	68fa      	ldr	r2, [r7, #12]
 8009d50:	440a      	add	r2, r1
 8009d52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	f003 030f 	and.w	r3, r3, #15
 8009d6c:	2101      	movs	r1, #1
 8009d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8009d72:	041b      	lsls	r3, r3, #16
 8009d74:	43db      	mvns	r3, r3
 8009d76:	68f9      	ldr	r1, [r7, #12]
 8009d78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009d7c:	4013      	ands	r3, r2
 8009d7e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009d86:	69da      	ldr	r2, [r3, #28]
 8009d88:	683b      	ldr	r3, [r7, #0]
 8009d8a:	781b      	ldrb	r3, [r3, #0]
 8009d8c:	f003 030f 	and.w	r3, r3, #15
 8009d90:	2101      	movs	r1, #1
 8009d92:	fa01 f303 	lsl.w	r3, r1, r3
 8009d96:	041b      	lsls	r3, r3, #16
 8009d98:	43db      	mvns	r3, r3
 8009d9a:	68f9      	ldr	r1, [r7, #12]
 8009d9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009da0:	4013      	ands	r3, r2
 8009da2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8009da4:	68bb      	ldr	r3, [r7, #8]
 8009da6:	015a      	lsls	r2, r3, #5
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	4413      	add	r3, r2
 8009dac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009db0:	681a      	ldr	r2, [r3, #0]
 8009db2:	68bb      	ldr	r3, [r7, #8]
 8009db4:	0159      	lsls	r1, r3, #5
 8009db6:	68fb      	ldr	r3, [r7, #12]
 8009db8:	440b      	add	r3, r1
 8009dba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dbe:	4619      	mov	r1, r3
 8009dc0:	4b05      	ldr	r3, [pc, #20]	@ (8009dd8 <USB_DeactivateEndpoint+0x1b4>)
 8009dc2:	4013      	ands	r3, r2
 8009dc4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8009dc6:	2300      	movs	r3, #0
}
 8009dc8:	4618      	mov	r0, r3
 8009dca:	3714      	adds	r7, #20
 8009dcc:	46bd      	mov	sp, r7
 8009dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd2:	4770      	bx	lr
 8009dd4:	ec337800 	.word	0xec337800
 8009dd8:	eff37800 	.word	0xeff37800

08009ddc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8009ddc:	b580      	push	{r7, lr}
 8009dde:	b08a      	sub	sp, #40	@ 0x28
 8009de0:	af02      	add	r7, sp, #8
 8009de2:	60f8      	str	r0, [r7, #12]
 8009de4:	60b9      	str	r1, [r7, #8]
 8009de6:	4613      	mov	r3, r2
 8009de8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009dea:	68fb      	ldr	r3, [r7, #12]
 8009dec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8009dee:	68bb      	ldr	r3, [r7, #8]
 8009df0:	781b      	ldrb	r3, [r3, #0]
 8009df2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009df4:	68bb      	ldr	r3, [r7, #8]
 8009df6:	785b      	ldrb	r3, [r3, #1]
 8009df8:	2b01      	cmp	r3, #1
 8009dfa:	f040 817f 	bne.w	800a0fc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009dfe:	68bb      	ldr	r3, [r7, #8]
 8009e00:	691b      	ldr	r3, [r3, #16]
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d132      	bne.n	8009e6c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e06:	69bb      	ldr	r3, [r7, #24]
 8009e08:	015a      	lsls	r2, r3, #5
 8009e0a:	69fb      	ldr	r3, [r7, #28]
 8009e0c:	4413      	add	r3, r2
 8009e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	69ba      	ldr	r2, [r7, #24]
 8009e16:	0151      	lsls	r1, r2, #5
 8009e18:	69fa      	ldr	r2, [r7, #28]
 8009e1a:	440a      	add	r2, r1
 8009e1c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e20:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009e24:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009e28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009e2a:	69bb      	ldr	r3, [r7, #24]
 8009e2c:	015a      	lsls	r2, r3, #5
 8009e2e:	69fb      	ldr	r3, [r7, #28]
 8009e30:	4413      	add	r3, r2
 8009e32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e36:	691b      	ldr	r3, [r3, #16]
 8009e38:	69ba      	ldr	r2, [r7, #24]
 8009e3a:	0151      	lsls	r1, r2, #5
 8009e3c:	69fa      	ldr	r2, [r7, #28]
 8009e3e:	440a      	add	r2, r1
 8009e40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e44:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e48:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009e4a:	69bb      	ldr	r3, [r7, #24]
 8009e4c:	015a      	lsls	r2, r3, #5
 8009e4e:	69fb      	ldr	r3, [r7, #28]
 8009e50:	4413      	add	r3, r2
 8009e52:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e56:	691b      	ldr	r3, [r3, #16]
 8009e58:	69ba      	ldr	r2, [r7, #24]
 8009e5a:	0151      	lsls	r1, r2, #5
 8009e5c:	69fa      	ldr	r2, [r7, #28]
 8009e5e:	440a      	add	r2, r1
 8009e60:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e64:	0cdb      	lsrs	r3, r3, #19
 8009e66:	04db      	lsls	r3, r3, #19
 8009e68:	6113      	str	r3, [r2, #16]
 8009e6a:	e097      	b.n	8009f9c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009e6c:	69bb      	ldr	r3, [r7, #24]
 8009e6e:	015a      	lsls	r2, r3, #5
 8009e70:	69fb      	ldr	r3, [r7, #28]
 8009e72:	4413      	add	r3, r2
 8009e74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e78:	691b      	ldr	r3, [r3, #16]
 8009e7a:	69ba      	ldr	r2, [r7, #24]
 8009e7c:	0151      	lsls	r1, r2, #5
 8009e7e:	69fa      	ldr	r2, [r7, #28]
 8009e80:	440a      	add	r2, r1
 8009e82:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009e86:	0cdb      	lsrs	r3, r3, #19
 8009e88:	04db      	lsls	r3, r3, #19
 8009e8a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009e8c:	69bb      	ldr	r3, [r7, #24]
 8009e8e:	015a      	lsls	r2, r3, #5
 8009e90:	69fb      	ldr	r3, [r7, #28]
 8009e92:	4413      	add	r3, r2
 8009e94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009e98:	691b      	ldr	r3, [r3, #16]
 8009e9a:	69ba      	ldr	r2, [r7, #24]
 8009e9c:	0151      	lsls	r1, r2, #5
 8009e9e:	69fa      	ldr	r2, [r7, #28]
 8009ea0:	440a      	add	r2, r1
 8009ea2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ea6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009eaa:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009eae:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009eb0:	69bb      	ldr	r3, [r7, #24]
 8009eb2:	2b00      	cmp	r3, #0
 8009eb4:	d11a      	bne.n	8009eec <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009eb6:	68bb      	ldr	r3, [r7, #8]
 8009eb8:	691a      	ldr	r2, [r3, #16]
 8009eba:	68bb      	ldr	r3, [r7, #8]
 8009ebc:	689b      	ldr	r3, [r3, #8]
 8009ebe:	429a      	cmp	r2, r3
 8009ec0:	d903      	bls.n	8009eca <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009ec2:	68bb      	ldr	r3, [r7, #8]
 8009ec4:	689a      	ldr	r2, [r3, #8]
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009eca:	69bb      	ldr	r3, [r7, #24]
 8009ecc:	015a      	lsls	r2, r3, #5
 8009ece:	69fb      	ldr	r3, [r7, #28]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ed6:	691b      	ldr	r3, [r3, #16]
 8009ed8:	69ba      	ldr	r2, [r7, #24]
 8009eda:	0151      	lsls	r1, r2, #5
 8009edc:	69fa      	ldr	r2, [r7, #28]
 8009ede:	440a      	add	r2, r1
 8009ee0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ee4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009ee8:	6113      	str	r3, [r2, #16]
 8009eea:	e044      	b.n	8009f76 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009eec:	68bb      	ldr	r3, [r7, #8]
 8009eee:	691a      	ldr	r2, [r3, #16]
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	689b      	ldr	r3, [r3, #8]
 8009ef4:	4413      	add	r3, r2
 8009ef6:	1e5a      	subs	r2, r3, #1
 8009ef8:	68bb      	ldr	r3, [r7, #8]
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	fbb2 f3f3 	udiv	r3, r2, r3
 8009f00:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009f02:	69bb      	ldr	r3, [r7, #24]
 8009f04:	015a      	lsls	r2, r3, #5
 8009f06:	69fb      	ldr	r3, [r7, #28]
 8009f08:	4413      	add	r3, r2
 8009f0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f0e:	691a      	ldr	r2, [r3, #16]
 8009f10:	8afb      	ldrh	r3, [r7, #22]
 8009f12:	04d9      	lsls	r1, r3, #19
 8009f14:	4ba4      	ldr	r3, [pc, #656]	@ (800a1a8 <USB_EPStartXfer+0x3cc>)
 8009f16:	400b      	ands	r3, r1
 8009f18:	69b9      	ldr	r1, [r7, #24]
 8009f1a:	0148      	lsls	r0, r1, #5
 8009f1c:	69f9      	ldr	r1, [r7, #28]
 8009f1e:	4401      	add	r1, r0
 8009f20:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009f24:	4313      	orrs	r3, r2
 8009f26:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009f28:	68bb      	ldr	r3, [r7, #8]
 8009f2a:	791b      	ldrb	r3, [r3, #4]
 8009f2c:	2b01      	cmp	r3, #1
 8009f2e:	d122      	bne.n	8009f76 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009f30:	69bb      	ldr	r3, [r7, #24]
 8009f32:	015a      	lsls	r2, r3, #5
 8009f34:	69fb      	ldr	r3, [r7, #28]
 8009f36:	4413      	add	r3, r2
 8009f38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f3c:	691b      	ldr	r3, [r3, #16]
 8009f3e:	69ba      	ldr	r2, [r7, #24]
 8009f40:	0151      	lsls	r1, r2, #5
 8009f42:	69fa      	ldr	r2, [r7, #28]
 8009f44:	440a      	add	r2, r1
 8009f46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f4a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009f4e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009f50:	69bb      	ldr	r3, [r7, #24]
 8009f52:	015a      	lsls	r2, r3, #5
 8009f54:	69fb      	ldr	r3, [r7, #28]
 8009f56:	4413      	add	r3, r2
 8009f58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f5c:	691a      	ldr	r2, [r3, #16]
 8009f5e:	8afb      	ldrh	r3, [r7, #22]
 8009f60:	075b      	lsls	r3, r3, #29
 8009f62:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009f66:	69b9      	ldr	r1, [r7, #24]
 8009f68:	0148      	lsls	r0, r1, #5
 8009f6a:	69f9      	ldr	r1, [r7, #28]
 8009f6c:	4401      	add	r1, r0
 8009f6e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009f72:	4313      	orrs	r3, r2
 8009f74:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009f76:	69bb      	ldr	r3, [r7, #24]
 8009f78:	015a      	lsls	r2, r3, #5
 8009f7a:	69fb      	ldr	r3, [r7, #28]
 8009f7c:	4413      	add	r3, r2
 8009f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f82:	691a      	ldr	r2, [r3, #16]
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	691b      	ldr	r3, [r3, #16]
 8009f88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f8c:	69b9      	ldr	r1, [r7, #24]
 8009f8e:	0148      	lsls	r0, r1, #5
 8009f90:	69f9      	ldr	r1, [r7, #28]
 8009f92:	4401      	add	r1, r0
 8009f94:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009f98:	4313      	orrs	r3, r2
 8009f9a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009f9c:	79fb      	ldrb	r3, [r7, #7]
 8009f9e:	2b01      	cmp	r3, #1
 8009fa0:	d14b      	bne.n	800a03a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009fa2:	68bb      	ldr	r3, [r7, #8]
 8009fa4:	69db      	ldr	r3, [r3, #28]
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d009      	beq.n	8009fbe <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009faa:	69bb      	ldr	r3, [r7, #24]
 8009fac:	015a      	lsls	r2, r3, #5
 8009fae:	69fb      	ldr	r3, [r7, #28]
 8009fb0:	4413      	add	r3, r2
 8009fb2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fb6:	461a      	mov	r2, r3
 8009fb8:	68bb      	ldr	r3, [r7, #8]
 8009fba:	69db      	ldr	r3, [r3, #28]
 8009fbc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	791b      	ldrb	r3, [r3, #4]
 8009fc2:	2b01      	cmp	r3, #1
 8009fc4:	d128      	bne.n	800a018 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009fc6:	69fb      	ldr	r3, [r7, #28]
 8009fc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009fcc:	689b      	ldr	r3, [r3, #8]
 8009fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d110      	bne.n	8009ff8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009fd6:	69bb      	ldr	r3, [r7, #24]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	69fb      	ldr	r3, [r7, #28]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	69ba      	ldr	r2, [r7, #24]
 8009fe6:	0151      	lsls	r1, r2, #5
 8009fe8:	69fa      	ldr	r2, [r7, #28]
 8009fea:	440a      	add	r2, r1
 8009fec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ff0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009ff4:	6013      	str	r3, [r2, #0]
 8009ff6:	e00f      	b.n	800a018 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009ff8:	69bb      	ldr	r3, [r7, #24]
 8009ffa:	015a      	lsls	r2, r3, #5
 8009ffc:	69fb      	ldr	r3, [r7, #28]
 8009ffe:	4413      	add	r3, r2
 800a000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a004:	681b      	ldr	r3, [r3, #0]
 800a006:	69ba      	ldr	r2, [r7, #24]
 800a008:	0151      	lsls	r1, r2, #5
 800a00a:	69fa      	ldr	r2, [r7, #28]
 800a00c:	440a      	add	r2, r1
 800a00e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a012:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a016:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a018:	69bb      	ldr	r3, [r7, #24]
 800a01a:	015a      	lsls	r2, r3, #5
 800a01c:	69fb      	ldr	r3, [r7, #28]
 800a01e:	4413      	add	r3, r2
 800a020:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	69ba      	ldr	r2, [r7, #24]
 800a028:	0151      	lsls	r1, r2, #5
 800a02a:	69fa      	ldr	r2, [r7, #28]
 800a02c:	440a      	add	r2, r1
 800a02e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a032:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a036:	6013      	str	r3, [r2, #0]
 800a038:	e166      	b.n	800a308 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800a03a:	69bb      	ldr	r3, [r7, #24]
 800a03c:	015a      	lsls	r2, r3, #5
 800a03e:	69fb      	ldr	r3, [r7, #28]
 800a040:	4413      	add	r3, r2
 800a042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	69ba      	ldr	r2, [r7, #24]
 800a04a:	0151      	lsls	r1, r2, #5
 800a04c:	69fa      	ldr	r2, [r7, #28]
 800a04e:	440a      	add	r2, r1
 800a050:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a054:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a058:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	791b      	ldrb	r3, [r3, #4]
 800a05e:	2b01      	cmp	r3, #1
 800a060:	d015      	beq.n	800a08e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	691b      	ldr	r3, [r3, #16]
 800a066:	2b00      	cmp	r3, #0
 800a068:	f000 814e 	beq.w	800a308 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800a06c:	69fb      	ldr	r3, [r7, #28]
 800a06e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a072:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a074:	68bb      	ldr	r3, [r7, #8]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	f003 030f 	and.w	r3, r3, #15
 800a07c:	2101      	movs	r1, #1
 800a07e:	fa01 f303 	lsl.w	r3, r1, r3
 800a082:	69f9      	ldr	r1, [r7, #28]
 800a084:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a088:	4313      	orrs	r3, r2
 800a08a:	634b      	str	r3, [r1, #52]	@ 0x34
 800a08c:	e13c      	b.n	800a308 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a08e:	69fb      	ldr	r3, [r7, #28]
 800a090:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a094:	689b      	ldr	r3, [r3, #8]
 800a096:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d110      	bne.n	800a0c0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800a09e:	69bb      	ldr	r3, [r7, #24]
 800a0a0:	015a      	lsls	r2, r3, #5
 800a0a2:	69fb      	ldr	r3, [r7, #28]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	69ba      	ldr	r2, [r7, #24]
 800a0ae:	0151      	lsls	r1, r2, #5
 800a0b0:	69fa      	ldr	r2, [r7, #28]
 800a0b2:	440a      	add	r2, r1
 800a0b4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a0bc:	6013      	str	r3, [r2, #0]
 800a0be:	e00f      	b.n	800a0e0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800a0c0:	69bb      	ldr	r3, [r7, #24]
 800a0c2:	015a      	lsls	r2, r3, #5
 800a0c4:	69fb      	ldr	r3, [r7, #28]
 800a0c6:	4413      	add	r3, r2
 800a0c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	69ba      	ldr	r2, [r7, #24]
 800a0d0:	0151      	lsls	r1, r2, #5
 800a0d2:	69fa      	ldr	r2, [r7, #28]
 800a0d4:	440a      	add	r2, r1
 800a0d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a0da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0de:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	68d9      	ldr	r1, [r3, #12]
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	781a      	ldrb	r2, [r3, #0]
 800a0e8:	68bb      	ldr	r3, [r7, #8]
 800a0ea:	691b      	ldr	r3, [r3, #16]
 800a0ec:	b298      	uxth	r0, r3
 800a0ee:	79fb      	ldrb	r3, [r7, #7]
 800a0f0:	9300      	str	r3, [sp, #0]
 800a0f2:	4603      	mov	r3, r0
 800a0f4:	68f8      	ldr	r0, [r7, #12]
 800a0f6:	f000 f9b9 	bl	800a46c <USB_WritePacket>
 800a0fa:	e105      	b.n	800a308 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	015a      	lsls	r2, r3, #5
 800a100:	69fb      	ldr	r3, [r7, #28]
 800a102:	4413      	add	r3, r2
 800a104:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a108:	691b      	ldr	r3, [r3, #16]
 800a10a:	69ba      	ldr	r2, [r7, #24]
 800a10c:	0151      	lsls	r1, r2, #5
 800a10e:	69fa      	ldr	r2, [r7, #28]
 800a110:	440a      	add	r2, r1
 800a112:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a116:	0cdb      	lsrs	r3, r3, #19
 800a118:	04db      	lsls	r3, r3, #19
 800a11a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	015a      	lsls	r2, r3, #5
 800a120:	69fb      	ldr	r3, [r7, #28]
 800a122:	4413      	add	r3, r2
 800a124:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a128:	691b      	ldr	r3, [r3, #16]
 800a12a:	69ba      	ldr	r2, [r7, #24]
 800a12c:	0151      	lsls	r1, r2, #5
 800a12e:	69fa      	ldr	r2, [r7, #28]
 800a130:	440a      	add	r2, r1
 800a132:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a136:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800a13a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800a13e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800a140:	69bb      	ldr	r3, [r7, #24]
 800a142:	2b00      	cmp	r3, #0
 800a144:	d132      	bne.n	800a1ac <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800a146:	68bb      	ldr	r3, [r7, #8]
 800a148:	691b      	ldr	r3, [r3, #16]
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d003      	beq.n	800a156 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800a14e:	68bb      	ldr	r3, [r7, #8]
 800a150:	689a      	ldr	r2, [r3, #8]
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	689a      	ldr	r2, [r3, #8]
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800a15e:	69bb      	ldr	r3, [r7, #24]
 800a160:	015a      	lsls	r2, r3, #5
 800a162:	69fb      	ldr	r3, [r7, #28]
 800a164:	4413      	add	r3, r2
 800a166:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a16a:	691a      	ldr	r2, [r3, #16]
 800a16c:	68bb      	ldr	r3, [r7, #8]
 800a16e:	6a1b      	ldr	r3, [r3, #32]
 800a170:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a174:	69b9      	ldr	r1, [r7, #24]
 800a176:	0148      	lsls	r0, r1, #5
 800a178:	69f9      	ldr	r1, [r7, #28]
 800a17a:	4401      	add	r1, r0
 800a17c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a180:	4313      	orrs	r3, r2
 800a182:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a184:	69bb      	ldr	r3, [r7, #24]
 800a186:	015a      	lsls	r2, r3, #5
 800a188:	69fb      	ldr	r3, [r7, #28]
 800a18a:	4413      	add	r3, r2
 800a18c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a190:	691b      	ldr	r3, [r3, #16]
 800a192:	69ba      	ldr	r2, [r7, #24]
 800a194:	0151      	lsls	r1, r2, #5
 800a196:	69fa      	ldr	r2, [r7, #28]
 800a198:	440a      	add	r2, r1
 800a19a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a19e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a1a2:	6113      	str	r3, [r2, #16]
 800a1a4:	e062      	b.n	800a26c <USB_EPStartXfer+0x490>
 800a1a6:	bf00      	nop
 800a1a8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800a1ac:	68bb      	ldr	r3, [r7, #8]
 800a1ae:	691b      	ldr	r3, [r3, #16]
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d123      	bne.n	800a1fc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800a1b4:	69bb      	ldr	r3, [r7, #24]
 800a1b6:	015a      	lsls	r2, r3, #5
 800a1b8:	69fb      	ldr	r3, [r7, #28]
 800a1ba:	4413      	add	r3, r2
 800a1bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1c0:	691a      	ldr	r2, [r3, #16]
 800a1c2:	68bb      	ldr	r3, [r7, #8]
 800a1c4:	689b      	ldr	r3, [r3, #8]
 800a1c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a1ca:	69b9      	ldr	r1, [r7, #24]
 800a1cc:	0148      	lsls	r0, r1, #5
 800a1ce:	69f9      	ldr	r1, [r7, #28]
 800a1d0:	4401      	add	r1, r0
 800a1d2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a1d6:	4313      	orrs	r3, r2
 800a1d8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a1da:	69bb      	ldr	r3, [r7, #24]
 800a1dc:	015a      	lsls	r2, r3, #5
 800a1de:	69fb      	ldr	r3, [r7, #28]
 800a1e0:	4413      	add	r3, r2
 800a1e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a1e6:	691b      	ldr	r3, [r3, #16]
 800a1e8:	69ba      	ldr	r2, [r7, #24]
 800a1ea:	0151      	lsls	r1, r2, #5
 800a1ec:	69fa      	ldr	r2, [r7, #28]
 800a1ee:	440a      	add	r2, r1
 800a1f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a1f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a1f8:	6113      	str	r3, [r2, #16]
 800a1fa:	e037      	b.n	800a26c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800a1fc:	68bb      	ldr	r3, [r7, #8]
 800a1fe:	691a      	ldr	r2, [r3, #16]
 800a200:	68bb      	ldr	r3, [r7, #8]
 800a202:	689b      	ldr	r3, [r3, #8]
 800a204:	4413      	add	r3, r2
 800a206:	1e5a      	subs	r2, r3, #1
 800a208:	68bb      	ldr	r3, [r7, #8]
 800a20a:	689b      	ldr	r3, [r3, #8]
 800a20c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a210:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800a212:	68bb      	ldr	r3, [r7, #8]
 800a214:	689b      	ldr	r3, [r3, #8]
 800a216:	8afa      	ldrh	r2, [r7, #22]
 800a218:	fb03 f202 	mul.w	r2, r3, r2
 800a21c:	68bb      	ldr	r3, [r7, #8]
 800a21e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800a220:	69bb      	ldr	r3, [r7, #24]
 800a222:	015a      	lsls	r2, r3, #5
 800a224:	69fb      	ldr	r3, [r7, #28]
 800a226:	4413      	add	r3, r2
 800a228:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a22c:	691a      	ldr	r2, [r3, #16]
 800a22e:	8afb      	ldrh	r3, [r7, #22]
 800a230:	04d9      	lsls	r1, r3, #19
 800a232:	4b38      	ldr	r3, [pc, #224]	@ (800a314 <USB_EPStartXfer+0x538>)
 800a234:	400b      	ands	r3, r1
 800a236:	69b9      	ldr	r1, [r7, #24]
 800a238:	0148      	lsls	r0, r1, #5
 800a23a:	69f9      	ldr	r1, [r7, #28]
 800a23c:	4401      	add	r1, r0
 800a23e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a242:	4313      	orrs	r3, r2
 800a244:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800a246:	69bb      	ldr	r3, [r7, #24]
 800a248:	015a      	lsls	r2, r3, #5
 800a24a:	69fb      	ldr	r3, [r7, #28]
 800a24c:	4413      	add	r3, r2
 800a24e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a252:	691a      	ldr	r2, [r3, #16]
 800a254:	68bb      	ldr	r3, [r7, #8]
 800a256:	6a1b      	ldr	r3, [r3, #32]
 800a258:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800a25c:	69b9      	ldr	r1, [r7, #24]
 800a25e:	0148      	lsls	r0, r1, #5
 800a260:	69f9      	ldr	r1, [r7, #28]
 800a262:	4401      	add	r1, r0
 800a264:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800a268:	4313      	orrs	r3, r2
 800a26a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800a26c:	79fb      	ldrb	r3, [r7, #7]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d10d      	bne.n	800a28e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800a272:	68bb      	ldr	r3, [r7, #8]
 800a274:	68db      	ldr	r3, [r3, #12]
 800a276:	2b00      	cmp	r3, #0
 800a278:	d009      	beq.n	800a28e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	68d9      	ldr	r1, [r3, #12]
 800a27e:	69bb      	ldr	r3, [r7, #24]
 800a280:	015a      	lsls	r2, r3, #5
 800a282:	69fb      	ldr	r3, [r7, #28]
 800a284:	4413      	add	r3, r2
 800a286:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a28a:	460a      	mov	r2, r1
 800a28c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800a28e:	68bb      	ldr	r3, [r7, #8]
 800a290:	791b      	ldrb	r3, [r3, #4]
 800a292:	2b01      	cmp	r3, #1
 800a294:	d128      	bne.n	800a2e8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800a296:	69fb      	ldr	r3, [r7, #28]
 800a298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d110      	bne.n	800a2c8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800a2a6:	69bb      	ldr	r3, [r7, #24]
 800a2a8:	015a      	lsls	r2, r3, #5
 800a2aa:	69fb      	ldr	r3, [r7, #28]
 800a2ac:	4413      	add	r3, r2
 800a2ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	69ba      	ldr	r2, [r7, #24]
 800a2b6:	0151      	lsls	r1, r2, #5
 800a2b8:	69fa      	ldr	r2, [r7, #28]
 800a2ba:	440a      	add	r2, r1
 800a2bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a2c4:	6013      	str	r3, [r2, #0]
 800a2c6:	e00f      	b.n	800a2e8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800a2c8:	69bb      	ldr	r3, [r7, #24]
 800a2ca:	015a      	lsls	r2, r3, #5
 800a2cc:	69fb      	ldr	r3, [r7, #28]
 800a2ce:	4413      	add	r3, r2
 800a2d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	69ba      	ldr	r2, [r7, #24]
 800a2d8:	0151      	lsls	r1, r2, #5
 800a2da:	69fa      	ldr	r2, [r7, #28]
 800a2dc:	440a      	add	r2, r1
 800a2de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a2e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2e6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800a2e8:	69bb      	ldr	r3, [r7, #24]
 800a2ea:	015a      	lsls	r2, r3, #5
 800a2ec:	69fb      	ldr	r3, [r7, #28]
 800a2ee:	4413      	add	r3, r2
 800a2f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	69ba      	ldr	r2, [r7, #24]
 800a2f8:	0151      	lsls	r1, r2, #5
 800a2fa:	69fa      	ldr	r2, [r7, #28]
 800a2fc:	440a      	add	r2, r1
 800a2fe:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a302:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800a306:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a308:	2300      	movs	r3, #0
}
 800a30a:	4618      	mov	r0, r3
 800a30c:	3720      	adds	r7, #32
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}
 800a312:	bf00      	nop
 800a314:	1ff80000 	.word	0x1ff80000

0800a318 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a318:	b480      	push	{r7}
 800a31a:	b087      	sub	sp, #28
 800a31c:	af00      	add	r7, sp, #0
 800a31e:	6078      	str	r0, [r7, #4]
 800a320:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a322:	2300      	movs	r3, #0
 800a324:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800a326:	2300      	movs	r3, #0
 800a328:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a32e:	683b      	ldr	r3, [r7, #0]
 800a330:	785b      	ldrb	r3, [r3, #1]
 800a332:	2b01      	cmp	r3, #1
 800a334:	d14a      	bne.n	800a3cc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a336:	683b      	ldr	r3, [r7, #0]
 800a338:	781b      	ldrb	r3, [r3, #0]
 800a33a:	015a      	lsls	r2, r3, #5
 800a33c:	693b      	ldr	r3, [r7, #16]
 800a33e:	4413      	add	r3, r2
 800a340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a34a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a34e:	f040 8086 	bne.w	800a45e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800a352:	683b      	ldr	r3, [r7, #0]
 800a354:	781b      	ldrb	r3, [r3, #0]
 800a356:	015a      	lsls	r2, r3, #5
 800a358:	693b      	ldr	r3, [r7, #16]
 800a35a:	4413      	add	r3, r2
 800a35c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a360:	681b      	ldr	r3, [r3, #0]
 800a362:	683a      	ldr	r2, [r7, #0]
 800a364:	7812      	ldrb	r2, [r2, #0]
 800a366:	0151      	lsls	r1, r2, #5
 800a368:	693a      	ldr	r2, [r7, #16]
 800a36a:	440a      	add	r2, r1
 800a36c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a370:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a374:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800a376:	683b      	ldr	r3, [r7, #0]
 800a378:	781b      	ldrb	r3, [r3, #0]
 800a37a:	015a      	lsls	r2, r3, #5
 800a37c:	693b      	ldr	r3, [r7, #16]
 800a37e:	4413      	add	r3, r2
 800a380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	683a      	ldr	r2, [r7, #0]
 800a388:	7812      	ldrb	r2, [r2, #0]
 800a38a:	0151      	lsls	r1, r2, #5
 800a38c:	693a      	ldr	r2, [r7, #16]
 800a38e:	440a      	add	r2, r1
 800a390:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a394:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a398:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	3301      	adds	r3, #1
 800a39e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d902      	bls.n	800a3b0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	75fb      	strb	r3, [r7, #23]
          break;
 800a3ae:	e056      	b.n	800a45e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800a3b0:	683b      	ldr	r3, [r7, #0]
 800a3b2:	781b      	ldrb	r3, [r3, #0]
 800a3b4:	015a      	lsls	r2, r3, #5
 800a3b6:	693b      	ldr	r3, [r7, #16]
 800a3b8:	4413      	add	r3, r2
 800a3ba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3c8:	d0e7      	beq.n	800a39a <USB_EPStopXfer+0x82>
 800a3ca:	e048      	b.n	800a45e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	781b      	ldrb	r3, [r3, #0]
 800a3d0:	015a      	lsls	r2, r3, #5
 800a3d2:	693b      	ldr	r3, [r7, #16]
 800a3d4:	4413      	add	r3, r2
 800a3d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3da:	681b      	ldr	r3, [r3, #0]
 800a3dc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a3e0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a3e4:	d13b      	bne.n	800a45e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800a3e6:	683b      	ldr	r3, [r7, #0]
 800a3e8:	781b      	ldrb	r3, [r3, #0]
 800a3ea:	015a      	lsls	r2, r3, #5
 800a3ec:	693b      	ldr	r3, [r7, #16]
 800a3ee:	4413      	add	r3, r2
 800a3f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	683a      	ldr	r2, [r7, #0]
 800a3f8:	7812      	ldrb	r2, [r2, #0]
 800a3fa:	0151      	lsls	r1, r2, #5
 800a3fc:	693a      	ldr	r2, [r7, #16]
 800a3fe:	440a      	add	r2, r1
 800a400:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a404:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a408:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a40a:	683b      	ldr	r3, [r7, #0]
 800a40c:	781b      	ldrb	r3, [r3, #0]
 800a40e:	015a      	lsls	r2, r3, #5
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	4413      	add	r3, r2
 800a414:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	683a      	ldr	r2, [r7, #0]
 800a41c:	7812      	ldrb	r2, [r2, #0]
 800a41e:	0151      	lsls	r1, r2, #5
 800a420:	693a      	ldr	r2, [r7, #16]
 800a422:	440a      	add	r2, r1
 800a424:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a428:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a42c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	3301      	adds	r3, #1
 800a432:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a43a:	4293      	cmp	r3, r2
 800a43c:	d902      	bls.n	800a444 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a43e:	2301      	movs	r3, #1
 800a440:	75fb      	strb	r3, [r7, #23]
          break;
 800a442:	e00c      	b.n	800a45e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a444:	683b      	ldr	r3, [r7, #0]
 800a446:	781b      	ldrb	r3, [r3, #0]
 800a448:	015a      	lsls	r2, r3, #5
 800a44a:	693b      	ldr	r3, [r7, #16]
 800a44c:	4413      	add	r3, r2
 800a44e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a452:	681b      	ldr	r3, [r3, #0]
 800a454:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a458:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a45c:	d0e7      	beq.n	800a42e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a45e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a460:	4618      	mov	r0, r3
 800a462:	371c      	adds	r7, #28
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr

0800a46c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a46c:	b480      	push	{r7}
 800a46e:	b089      	sub	sp, #36	@ 0x24
 800a470:	af00      	add	r7, sp, #0
 800a472:	60f8      	str	r0, [r7, #12]
 800a474:	60b9      	str	r1, [r7, #8]
 800a476:	4611      	mov	r1, r2
 800a478:	461a      	mov	r2, r3
 800a47a:	460b      	mov	r3, r1
 800a47c:	71fb      	strb	r3, [r7, #7]
 800a47e:	4613      	mov	r3, r2
 800a480:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a48a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a48e:	2b00      	cmp	r3, #0
 800a490:	d123      	bne.n	800a4da <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a492:	88bb      	ldrh	r3, [r7, #4]
 800a494:	3303      	adds	r3, #3
 800a496:	089b      	lsrs	r3, r3, #2
 800a498:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a49a:	2300      	movs	r3, #0
 800a49c:	61bb      	str	r3, [r7, #24]
 800a49e:	e018      	b.n	800a4d2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a4a0:	79fb      	ldrb	r3, [r7, #7]
 800a4a2:	031a      	lsls	r2, r3, #12
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	4413      	add	r3, r2
 800a4a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a4ac:	461a      	mov	r2, r3
 800a4ae:	69fb      	ldr	r3, [r7, #28]
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a4b4:	69fb      	ldr	r3, [r7, #28]
 800a4b6:	3301      	adds	r3, #1
 800a4b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4ba:	69fb      	ldr	r3, [r7, #28]
 800a4bc:	3301      	adds	r3, #1
 800a4be:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4c0:	69fb      	ldr	r3, [r7, #28]
 800a4c2:	3301      	adds	r3, #1
 800a4c4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a4c6:	69fb      	ldr	r3, [r7, #28]
 800a4c8:	3301      	adds	r3, #1
 800a4ca:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a4cc:	69bb      	ldr	r3, [r7, #24]
 800a4ce:	3301      	adds	r3, #1
 800a4d0:	61bb      	str	r3, [r7, #24]
 800a4d2:	69ba      	ldr	r2, [r7, #24]
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d3e2      	bcc.n	800a4a0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3724      	adds	r7, #36	@ 0x24
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e6:	4770      	bx	lr

0800a4e8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a4e8:	b480      	push	{r7}
 800a4ea:	b08b      	sub	sp, #44	@ 0x2c
 800a4ec:	af00      	add	r7, sp, #0
 800a4ee:	60f8      	str	r0, [r7, #12]
 800a4f0:	60b9      	str	r1, [r7, #8]
 800a4f2:	4613      	mov	r3, r2
 800a4f4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4f6:	68fb      	ldr	r3, [r7, #12]
 800a4f8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a4fa:	68bb      	ldr	r3, [r7, #8]
 800a4fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a4fe:	88fb      	ldrh	r3, [r7, #6]
 800a500:	089b      	lsrs	r3, r3, #2
 800a502:	b29b      	uxth	r3, r3
 800a504:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a506:	88fb      	ldrh	r3, [r7, #6]
 800a508:	f003 0303 	and.w	r3, r3, #3
 800a50c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a50e:	2300      	movs	r3, #0
 800a510:	623b      	str	r3, [r7, #32]
 800a512:	e014      	b.n	800a53e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a514:	69bb      	ldr	r3, [r7, #24]
 800a516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a51a:	681a      	ldr	r2, [r3, #0]
 800a51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a51e:	601a      	str	r2, [r3, #0]
    pDest++;
 800a520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a522:	3301      	adds	r3, #1
 800a524:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a528:	3301      	adds	r3, #1
 800a52a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a52c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a52e:	3301      	adds	r3, #1
 800a530:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a534:	3301      	adds	r3, #1
 800a536:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a538:	6a3b      	ldr	r3, [r7, #32]
 800a53a:	3301      	adds	r3, #1
 800a53c:	623b      	str	r3, [r7, #32]
 800a53e:	6a3a      	ldr	r2, [r7, #32]
 800a540:	697b      	ldr	r3, [r7, #20]
 800a542:	429a      	cmp	r2, r3
 800a544:	d3e6      	bcc.n	800a514 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a546:	8bfb      	ldrh	r3, [r7, #30]
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d01e      	beq.n	800a58a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a54c:	2300      	movs	r3, #0
 800a54e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a550:	69bb      	ldr	r3, [r7, #24]
 800a552:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a556:	461a      	mov	r2, r3
 800a558:	f107 0310 	add.w	r3, r7, #16
 800a55c:	6812      	ldr	r2, [r2, #0]
 800a55e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a560:	693a      	ldr	r2, [r7, #16]
 800a562:	6a3b      	ldr	r3, [r7, #32]
 800a564:	b2db      	uxtb	r3, r3
 800a566:	00db      	lsls	r3, r3, #3
 800a568:	fa22 f303 	lsr.w	r3, r2, r3
 800a56c:	b2da      	uxtb	r2, r3
 800a56e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a570:	701a      	strb	r2, [r3, #0]
      i++;
 800a572:	6a3b      	ldr	r3, [r7, #32]
 800a574:	3301      	adds	r3, #1
 800a576:	623b      	str	r3, [r7, #32]
      pDest++;
 800a578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a57a:	3301      	adds	r3, #1
 800a57c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a57e:	8bfb      	ldrh	r3, [r7, #30]
 800a580:	3b01      	subs	r3, #1
 800a582:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a584:	8bfb      	ldrh	r3, [r7, #30]
 800a586:	2b00      	cmp	r3, #0
 800a588:	d1ea      	bne.n	800a560 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a58c:	4618      	mov	r0, r3
 800a58e:	372c      	adds	r7, #44	@ 0x2c
 800a590:	46bd      	mov	sp, r7
 800a592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a596:	4770      	bx	lr

0800a598 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a598:	b480      	push	{r7}
 800a59a:	b085      	sub	sp, #20
 800a59c:	af00      	add	r7, sp, #0
 800a59e:	6078      	str	r0, [r7, #4]
 800a5a0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a5a6:	683b      	ldr	r3, [r7, #0]
 800a5a8:	781b      	ldrb	r3, [r3, #0]
 800a5aa:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a5ac:	683b      	ldr	r3, [r7, #0]
 800a5ae:	785b      	ldrb	r3, [r3, #1]
 800a5b0:	2b01      	cmp	r3, #1
 800a5b2:	d12c      	bne.n	800a60e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a5b4:	68bb      	ldr	r3, [r7, #8]
 800a5b6:	015a      	lsls	r2, r3, #5
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	4413      	add	r3, r2
 800a5bc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	db12      	blt.n	800a5ec <USB_EPSetStall+0x54>
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d00f      	beq.n	800a5ec <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a5cc:	68bb      	ldr	r3, [r7, #8]
 800a5ce:	015a      	lsls	r2, r3, #5
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	4413      	add	r3, r2
 800a5d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	68ba      	ldr	r2, [r7, #8]
 800a5dc:	0151      	lsls	r1, r2, #5
 800a5de:	68fa      	ldr	r2, [r7, #12]
 800a5e0:	440a      	add	r2, r1
 800a5e2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a5e6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a5ea:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a5ec:	68bb      	ldr	r3, [r7, #8]
 800a5ee:	015a      	lsls	r2, r3, #5
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	4413      	add	r3, r2
 800a5f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	68ba      	ldr	r2, [r7, #8]
 800a5fc:	0151      	lsls	r1, r2, #5
 800a5fe:	68fa      	ldr	r2, [r7, #12]
 800a600:	440a      	add	r2, r1
 800a602:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a606:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a60a:	6013      	str	r3, [r2, #0]
 800a60c:	e02b      	b.n	800a666 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a60e:	68bb      	ldr	r3, [r7, #8]
 800a610:	015a      	lsls	r2, r3, #5
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	4413      	add	r3, r2
 800a616:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a61a:	681b      	ldr	r3, [r3, #0]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	db12      	blt.n	800a646 <USB_EPSetStall+0xae>
 800a620:	68bb      	ldr	r3, [r7, #8]
 800a622:	2b00      	cmp	r3, #0
 800a624:	d00f      	beq.n	800a646 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a626:	68bb      	ldr	r3, [r7, #8]
 800a628:	015a      	lsls	r2, r3, #5
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	4413      	add	r3, r2
 800a62e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	68ba      	ldr	r2, [r7, #8]
 800a636:	0151      	lsls	r1, r2, #5
 800a638:	68fa      	ldr	r2, [r7, #12]
 800a63a:	440a      	add	r2, r1
 800a63c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a640:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a644:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	015a      	lsls	r2, r3, #5
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	4413      	add	r3, r2
 800a64e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	68ba      	ldr	r2, [r7, #8]
 800a656:	0151      	lsls	r1, r2, #5
 800a658:	68fa      	ldr	r2, [r7, #12]
 800a65a:	440a      	add	r2, r1
 800a65c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a660:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a664:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a666:	2300      	movs	r3, #0
}
 800a668:	4618      	mov	r0, r3
 800a66a:	3714      	adds	r7, #20
 800a66c:	46bd      	mov	sp, r7
 800a66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a672:	4770      	bx	lr

0800a674 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a674:	b480      	push	{r7}
 800a676:	b085      	sub	sp, #20
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	781b      	ldrb	r3, [r3, #0]
 800a686:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	785b      	ldrb	r3, [r3, #1]
 800a68c:	2b01      	cmp	r3, #1
 800a68e:	d128      	bne.n	800a6e2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a690:	68bb      	ldr	r3, [r7, #8]
 800a692:	015a      	lsls	r2, r3, #5
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	4413      	add	r3, r2
 800a698:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	68ba      	ldr	r2, [r7, #8]
 800a6a0:	0151      	lsls	r1, r2, #5
 800a6a2:	68fa      	ldr	r2, [r7, #12]
 800a6a4:	440a      	add	r2, r1
 800a6a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a6ae:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a6b0:	683b      	ldr	r3, [r7, #0]
 800a6b2:	791b      	ldrb	r3, [r3, #4]
 800a6b4:	2b03      	cmp	r3, #3
 800a6b6:	d003      	beq.n	800a6c0 <USB_EPClearStall+0x4c>
 800a6b8:	683b      	ldr	r3, [r7, #0]
 800a6ba:	791b      	ldrb	r3, [r3, #4]
 800a6bc:	2b02      	cmp	r3, #2
 800a6be:	d138      	bne.n	800a732 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a6c0:	68bb      	ldr	r3, [r7, #8]
 800a6c2:	015a      	lsls	r2, r3, #5
 800a6c4:	68fb      	ldr	r3, [r7, #12]
 800a6c6:	4413      	add	r3, r2
 800a6c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a6cc:	681b      	ldr	r3, [r3, #0]
 800a6ce:	68ba      	ldr	r2, [r7, #8]
 800a6d0:	0151      	lsls	r1, r2, #5
 800a6d2:	68fa      	ldr	r2, [r7, #12]
 800a6d4:	440a      	add	r2, r1
 800a6d6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a6da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6de:	6013      	str	r3, [r2, #0]
 800a6e0:	e027      	b.n	800a732 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a6e2:	68bb      	ldr	r3, [r7, #8]
 800a6e4:	015a      	lsls	r2, r3, #5
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	4413      	add	r3, r2
 800a6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	68ba      	ldr	r2, [r7, #8]
 800a6f2:	0151      	lsls	r1, r2, #5
 800a6f4:	68fa      	ldr	r2, [r7, #12]
 800a6f6:	440a      	add	r2, r1
 800a6f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a6fc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a700:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a702:	683b      	ldr	r3, [r7, #0]
 800a704:	791b      	ldrb	r3, [r3, #4]
 800a706:	2b03      	cmp	r3, #3
 800a708:	d003      	beq.n	800a712 <USB_EPClearStall+0x9e>
 800a70a:	683b      	ldr	r3, [r7, #0]
 800a70c:	791b      	ldrb	r3, [r3, #4]
 800a70e:	2b02      	cmp	r3, #2
 800a710:	d10f      	bne.n	800a732 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	015a      	lsls	r2, r3, #5
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	4413      	add	r3, r2
 800a71a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68ba      	ldr	r2, [r7, #8]
 800a722:	0151      	lsls	r1, r2, #5
 800a724:	68fa      	ldr	r2, [r7, #12]
 800a726:	440a      	add	r2, r1
 800a728:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a72c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a730:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a732:	2300      	movs	r3, #0
}
 800a734:	4618      	mov	r0, r3
 800a736:	3714      	adds	r7, #20
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr

0800a740 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a740:	b480      	push	{r7}
 800a742:	b085      	sub	sp, #20
 800a744:	af00      	add	r7, sp, #0
 800a746:	6078      	str	r0, [r7, #4]
 800a748:	460b      	mov	r3, r1
 800a74a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a756:	681b      	ldr	r3, [r3, #0]
 800a758:	68fa      	ldr	r2, [r7, #12]
 800a75a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a75e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a762:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a76a:	681a      	ldr	r2, [r3, #0]
 800a76c:	78fb      	ldrb	r3, [r7, #3]
 800a76e:	011b      	lsls	r3, r3, #4
 800a770:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a774:	68f9      	ldr	r1, [r7, #12]
 800a776:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a77a:	4313      	orrs	r3, r2
 800a77c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a77e:	2300      	movs	r3, #0
}
 800a780:	4618      	mov	r0, r3
 800a782:	3714      	adds	r7, #20
 800a784:	46bd      	mov	sp, r7
 800a786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a78a:	4770      	bx	lr

0800a78c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a78c:	b480      	push	{r7}
 800a78e:	b085      	sub	sp, #20
 800a790:	af00      	add	r7, sp, #0
 800a792:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	68fa      	ldr	r2, [r7, #12]
 800a7a2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a7a6:	f023 0303 	bic.w	r3, r3, #3
 800a7aa:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7b2:	685b      	ldr	r3, [r3, #4]
 800a7b4:	68fa      	ldr	r2, [r7, #12]
 800a7b6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7ba:	f023 0302 	bic.w	r3, r3, #2
 800a7be:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a7c0:	2300      	movs	r3, #0
}
 800a7c2:	4618      	mov	r0, r3
 800a7c4:	3714      	adds	r7, #20
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7cc:	4770      	bx	lr

0800a7ce <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a7ce:	b480      	push	{r7}
 800a7d0:	b085      	sub	sp, #20
 800a7d2:	af00      	add	r7, sp, #0
 800a7d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a7da:	68fb      	ldr	r3, [r7, #12]
 800a7dc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	68fa      	ldr	r2, [r7, #12]
 800a7e4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a7e8:	f023 0303 	bic.w	r3, r3, #3
 800a7ec:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a7f4:	685b      	ldr	r3, [r3, #4]
 800a7f6:	68fa      	ldr	r2, [r7, #12]
 800a7f8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a7fc:	f043 0302 	orr.w	r3, r3, #2
 800a800:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a802:	2300      	movs	r3, #0
}
 800a804:	4618      	mov	r0, r3
 800a806:	3714      	adds	r7, #20
 800a808:	46bd      	mov	sp, r7
 800a80a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80e:	4770      	bx	lr

0800a810 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a810:	b480      	push	{r7}
 800a812:	b085      	sub	sp, #20
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	695b      	ldr	r3, [r3, #20]
 800a81c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a81e:	687b      	ldr	r3, [r7, #4]
 800a820:	699b      	ldr	r3, [r3, #24]
 800a822:	68fa      	ldr	r2, [r7, #12]
 800a824:	4013      	ands	r3, r2
 800a826:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a828:	68fb      	ldr	r3, [r7, #12]
}
 800a82a:	4618      	mov	r0, r3
 800a82c:	3714      	adds	r7, #20
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr

0800a836 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a836:	b480      	push	{r7}
 800a838:	b085      	sub	sp, #20
 800a83a:	af00      	add	r7, sp, #0
 800a83c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a848:	699b      	ldr	r3, [r3, #24]
 800a84a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a852:	69db      	ldr	r3, [r3, #28]
 800a854:	68ba      	ldr	r2, [r7, #8]
 800a856:	4013      	ands	r3, r2
 800a858:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a85a:	68bb      	ldr	r3, [r7, #8]
 800a85c:	0c1b      	lsrs	r3, r3, #16
}
 800a85e:	4618      	mov	r0, r3
 800a860:	3714      	adds	r7, #20
 800a862:	46bd      	mov	sp, r7
 800a864:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a868:	4770      	bx	lr

0800a86a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a86a:	b480      	push	{r7}
 800a86c:	b085      	sub	sp, #20
 800a86e:	af00      	add	r7, sp, #0
 800a870:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a87c:	699b      	ldr	r3, [r3, #24]
 800a87e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a886:	69db      	ldr	r3, [r3, #28]
 800a888:	68ba      	ldr	r2, [r7, #8]
 800a88a:	4013      	ands	r3, r2
 800a88c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a88e:	68bb      	ldr	r3, [r7, #8]
 800a890:	b29b      	uxth	r3, r3
}
 800a892:	4618      	mov	r0, r3
 800a894:	3714      	adds	r7, #20
 800a896:	46bd      	mov	sp, r7
 800a898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a89c:	4770      	bx	lr

0800a89e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a89e:	b480      	push	{r7}
 800a8a0:	b085      	sub	sp, #20
 800a8a2:	af00      	add	r7, sp, #0
 800a8a4:	6078      	str	r0, [r7, #4]
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a8ae:	78fb      	ldrb	r3, [r7, #3]
 800a8b0:	015a      	lsls	r2, r3, #5
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	4413      	add	r3, r2
 800a8b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a8ba:	689b      	ldr	r3, [r3, #8]
 800a8bc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a8be:	68fb      	ldr	r3, [r7, #12]
 800a8c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8c4:	695b      	ldr	r3, [r3, #20]
 800a8c6:	68ba      	ldr	r2, [r7, #8]
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a8cc:	68bb      	ldr	r3, [r7, #8]
}
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	3714      	adds	r7, #20
 800a8d2:	46bd      	mov	sp, r7
 800a8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8d8:	4770      	bx	lr

0800a8da <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a8da:	b480      	push	{r7}
 800a8dc:	b087      	sub	sp, #28
 800a8de:	af00      	add	r7, sp, #0
 800a8e0:	6078      	str	r0, [r7, #4]
 800a8e2:	460b      	mov	r3, r1
 800a8e4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a8ea:	697b      	ldr	r3, [r7, #20]
 800a8ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8f0:	691b      	ldr	r3, [r3, #16]
 800a8f2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a8f4:	697b      	ldr	r3, [r7, #20]
 800a8f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a8fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8fc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a8fe:	78fb      	ldrb	r3, [r7, #3]
 800a900:	f003 030f 	and.w	r3, r3, #15
 800a904:	68fa      	ldr	r2, [r7, #12]
 800a906:	fa22 f303 	lsr.w	r3, r2, r3
 800a90a:	01db      	lsls	r3, r3, #7
 800a90c:	b2db      	uxtb	r3, r3
 800a90e:	693a      	ldr	r2, [r7, #16]
 800a910:	4313      	orrs	r3, r2
 800a912:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a914:	78fb      	ldrb	r3, [r7, #3]
 800a916:	015a      	lsls	r2, r3, #5
 800a918:	697b      	ldr	r3, [r7, #20]
 800a91a:	4413      	add	r3, r2
 800a91c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a920:	689b      	ldr	r3, [r3, #8]
 800a922:	693a      	ldr	r2, [r7, #16]
 800a924:	4013      	ands	r3, r2
 800a926:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a928:	68bb      	ldr	r3, [r7, #8]
}
 800a92a:	4618      	mov	r0, r3
 800a92c:	371c      	adds	r7, #28
 800a92e:	46bd      	mov	sp, r7
 800a930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a934:	4770      	bx	lr

0800a936 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a936:	b480      	push	{r7}
 800a938:	b083      	sub	sp, #12
 800a93a:	af00      	add	r7, sp, #0
 800a93c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	f003 0301 	and.w	r3, r3, #1
}
 800a946:	4618      	mov	r0, r3
 800a948:	370c      	adds	r7, #12
 800a94a:	46bd      	mov	sp, r7
 800a94c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a950:	4770      	bx	lr

0800a952 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a952:	b480      	push	{r7}
 800a954:	b085      	sub	sp, #20
 800a956:	af00      	add	r7, sp, #0
 800a958:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	68fa      	ldr	r2, [r7, #12]
 800a968:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a96c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a970:	f023 0307 	bic.w	r3, r3, #7
 800a974:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a97c:	685b      	ldr	r3, [r3, #4]
 800a97e:	68fa      	ldr	r2, [r7, #12]
 800a980:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a984:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a988:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a98a:	2300      	movs	r3, #0
}
 800a98c:	4618      	mov	r0, r3
 800a98e:	3714      	adds	r7, #20
 800a990:	46bd      	mov	sp, r7
 800a992:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a996:	4770      	bx	lr

0800a998 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a998:	b480      	push	{r7}
 800a99a:	b087      	sub	sp, #28
 800a99c:	af00      	add	r7, sp, #0
 800a99e:	60f8      	str	r0, [r7, #12]
 800a9a0:	460b      	mov	r3, r1
 800a9a2:	607a      	str	r2, [r7, #4]
 800a9a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a9aa:	68fb      	ldr	r3, [r7, #12]
 800a9ac:	333c      	adds	r3, #60	@ 0x3c
 800a9ae:	3304      	adds	r3, #4
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a9b4:	693b      	ldr	r3, [r7, #16]
 800a9b6:	4a26      	ldr	r2, [pc, #152]	@ (800aa50 <USB_EP0_OutStart+0xb8>)
 800a9b8:	4293      	cmp	r3, r2
 800a9ba:	d90a      	bls.n	800a9d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a9bc:	697b      	ldr	r3, [r7, #20]
 800a9be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a9c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a9cc:	d101      	bne.n	800a9d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	e037      	b.n	800aa42 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a9d2:	697b      	ldr	r3, [r7, #20]
 800a9d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9d8:	461a      	mov	r2, r3
 800a9da:	2300      	movs	r3, #0
 800a9dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a9de:	697b      	ldr	r3, [r7, #20]
 800a9e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9e4:	691b      	ldr	r3, [r3, #16]
 800a9e6:	697a      	ldr	r2, [r7, #20]
 800a9e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a9ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a9f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a9f8:	691b      	ldr	r3, [r3, #16]
 800a9fa:	697a      	ldr	r2, [r7, #20]
 800a9fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa00:	f043 0318 	orr.w	r3, r3, #24
 800aa04:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800aa06:	697b      	ldr	r3, [r7, #20]
 800aa08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa0c:	691b      	ldr	r3, [r3, #16]
 800aa0e:	697a      	ldr	r2, [r7, #20]
 800aa10:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa14:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800aa18:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800aa1a:	7afb      	ldrb	r3, [r7, #11]
 800aa1c:	2b01      	cmp	r3, #1
 800aa1e:	d10f      	bne.n	800aa40 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800aa20:	697b      	ldr	r3, [r7, #20]
 800aa22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa26:	461a      	mov	r2, r3
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800aa2c:	697b      	ldr	r3, [r7, #20]
 800aa2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	697a      	ldr	r2, [r7, #20]
 800aa36:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800aa3a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800aa3e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800aa40:	2300      	movs	r3, #0
}
 800aa42:	4618      	mov	r0, r3
 800aa44:	371c      	adds	r7, #28
 800aa46:	46bd      	mov	sp, r7
 800aa48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4c:	4770      	bx	lr
 800aa4e:	bf00      	nop
 800aa50:	4f54300a 	.word	0x4f54300a

0800aa54 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800aa54:	b480      	push	{r7}
 800aa56:	b085      	sub	sp, #20
 800aa58:	af00      	add	r7, sp, #0
 800aa5a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800aa5c:	2300      	movs	r3, #0
 800aa5e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800aa60:	68fb      	ldr	r3, [r7, #12]
 800aa62:	3301      	adds	r3, #1
 800aa64:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa66:	68fb      	ldr	r3, [r7, #12]
 800aa68:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aa6c:	d901      	bls.n	800aa72 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800aa6e:	2303      	movs	r3, #3
 800aa70:	e022      	b.n	800aab8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	691b      	ldr	r3, [r3, #16]
 800aa76:	2b00      	cmp	r3, #0
 800aa78:	daf2      	bge.n	800aa60 <USB_CoreReset+0xc>

  count = 10U;
 800aa7a:	230a      	movs	r3, #10
 800aa7c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800aa7e:	e002      	b.n	800aa86 <USB_CoreReset+0x32>
  {
    count--;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	3b01      	subs	r3, #1
 800aa84:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d1f9      	bne.n	800aa80 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	691b      	ldr	r3, [r3, #16]
 800aa90:	f043 0201 	orr.w	r2, r3, #1
 800aa94:	687b      	ldr	r3, [r7, #4]
 800aa96:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800aa98:	68fb      	ldr	r3, [r7, #12]
 800aa9a:	3301      	adds	r3, #1
 800aa9c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800aaa4:	d901      	bls.n	800aaaa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800aaa6:	2303      	movs	r3, #3
 800aaa8:	e006      	b.n	800aab8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800aaaa:	687b      	ldr	r3, [r7, #4]
 800aaac:	691b      	ldr	r3, [r3, #16]
 800aaae:	f003 0301 	and.w	r3, r3, #1
 800aab2:	2b01      	cmp	r3, #1
 800aab4:	d0f0      	beq.n	800aa98 <USB_CoreReset+0x44>

  return HAL_OK;
 800aab6:	2300      	movs	r3, #0
}
 800aab8:	4618      	mov	r0, r3
 800aaba:	3714      	adds	r7, #20
 800aabc:	46bd      	mov	sp, r7
 800aabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aac2:	4770      	bx	lr

0800aac4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800aac4:	b580      	push	{r7, lr}
 800aac6:	b084      	sub	sp, #16
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
 800aacc:	460b      	mov	r3, r1
 800aace:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800aad0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800aad4:	f002 fc54 	bl	800d380 <USBD_static_malloc>
 800aad8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d109      	bne.n	800aaf4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	32b0      	adds	r2, #176	@ 0xb0
 800aaea:	2100      	movs	r1, #0
 800aaec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800aaf0:	2302      	movs	r3, #2
 800aaf2:	e0d4      	b.n	800ac9e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800aaf4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800aaf8:	2100      	movs	r1, #0
 800aafa:	68f8      	ldr	r0, [r7, #12]
 800aafc:	f003 fa4a 	bl	800df94 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	32b0      	adds	r2, #176	@ 0xb0
 800ab0a:	68f9      	ldr	r1, [r7, #12]
 800ab0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	32b0      	adds	r2, #176	@ 0xb0
 800ab1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800ab1e:	687b      	ldr	r3, [r7, #4]
 800ab20:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	7c1b      	ldrb	r3, [r3, #16]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d138      	bne.n	800ab9e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab2c:	4b5e      	ldr	r3, [pc, #376]	@ (800aca8 <USBD_CDC_Init+0x1e4>)
 800ab2e:	7819      	ldrb	r1, [r3, #0]
 800ab30:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab34:	2202      	movs	r2, #2
 800ab36:	6878      	ldr	r0, [r7, #4]
 800ab38:	f002 faff 	bl	800d13a <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800ab3c:	4b5a      	ldr	r3, [pc, #360]	@ (800aca8 <USBD_CDC_Init+0x1e4>)
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	f003 020f 	and.w	r2, r3, #15
 800ab44:	6879      	ldr	r1, [r7, #4]
 800ab46:	4613      	mov	r3, r2
 800ab48:	009b      	lsls	r3, r3, #2
 800ab4a:	4413      	add	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	440b      	add	r3, r1
 800ab50:	3323      	adds	r3, #35	@ 0x23
 800ab52:	2201      	movs	r2, #1
 800ab54:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800ab56:	4b55      	ldr	r3, [pc, #340]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800ab58:	7819      	ldrb	r1, [r3, #0]
 800ab5a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ab5e:	2202      	movs	r2, #2
 800ab60:	6878      	ldr	r0, [r7, #4]
 800ab62:	f002 faea 	bl	800d13a <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800ab66:	4b51      	ldr	r3, [pc, #324]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800ab68:	781b      	ldrb	r3, [r3, #0]
 800ab6a:	f003 020f 	and.w	r2, r3, #15
 800ab6e:	6879      	ldr	r1, [r7, #4]
 800ab70:	4613      	mov	r3, r2
 800ab72:	009b      	lsls	r3, r3, #2
 800ab74:	4413      	add	r3, r2
 800ab76:	009b      	lsls	r3, r3, #2
 800ab78:	440b      	add	r3, r1
 800ab7a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ab7e:	2201      	movs	r2, #1
 800ab80:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ab82:	4b4b      	ldr	r3, [pc, #300]	@ (800acb0 <USBD_CDC_Init+0x1ec>)
 800ab84:	781b      	ldrb	r3, [r3, #0]
 800ab86:	f003 020f 	and.w	r2, r3, #15
 800ab8a:	6879      	ldr	r1, [r7, #4]
 800ab8c:	4613      	mov	r3, r2
 800ab8e:	009b      	lsls	r3, r3, #2
 800ab90:	4413      	add	r3, r2
 800ab92:	009b      	lsls	r3, r3, #2
 800ab94:	440b      	add	r3, r1
 800ab96:	331c      	adds	r3, #28
 800ab98:	2210      	movs	r2, #16
 800ab9a:	601a      	str	r2, [r3, #0]
 800ab9c:	e035      	b.n	800ac0a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800ab9e:	4b42      	ldr	r3, [pc, #264]	@ (800aca8 <USBD_CDC_Init+0x1e4>)
 800aba0:	7819      	ldrb	r1, [r3, #0]
 800aba2:	2340      	movs	r3, #64	@ 0x40
 800aba4:	2202      	movs	r2, #2
 800aba6:	6878      	ldr	r0, [r7, #4]
 800aba8:	f002 fac7 	bl	800d13a <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800abac:	4b3e      	ldr	r3, [pc, #248]	@ (800aca8 <USBD_CDC_Init+0x1e4>)
 800abae:	781b      	ldrb	r3, [r3, #0]
 800abb0:	f003 020f 	and.w	r2, r3, #15
 800abb4:	6879      	ldr	r1, [r7, #4]
 800abb6:	4613      	mov	r3, r2
 800abb8:	009b      	lsls	r3, r3, #2
 800abba:	4413      	add	r3, r2
 800abbc:	009b      	lsls	r3, r3, #2
 800abbe:	440b      	add	r3, r1
 800abc0:	3323      	adds	r3, #35	@ 0x23
 800abc2:	2201      	movs	r2, #1
 800abc4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800abc6:	4b39      	ldr	r3, [pc, #228]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800abc8:	7819      	ldrb	r1, [r3, #0]
 800abca:	2340      	movs	r3, #64	@ 0x40
 800abcc:	2202      	movs	r2, #2
 800abce:	6878      	ldr	r0, [r7, #4]
 800abd0:	f002 fab3 	bl	800d13a <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800abd4:	4b35      	ldr	r3, [pc, #212]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800abd6:	781b      	ldrb	r3, [r3, #0]
 800abd8:	f003 020f 	and.w	r2, r3, #15
 800abdc:	6879      	ldr	r1, [r7, #4]
 800abde:	4613      	mov	r3, r2
 800abe0:	009b      	lsls	r3, r3, #2
 800abe2:	4413      	add	r3, r2
 800abe4:	009b      	lsls	r3, r3, #2
 800abe6:	440b      	add	r3, r1
 800abe8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800abec:	2201      	movs	r2, #1
 800abee:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800abf0:	4b2f      	ldr	r3, [pc, #188]	@ (800acb0 <USBD_CDC_Init+0x1ec>)
 800abf2:	781b      	ldrb	r3, [r3, #0]
 800abf4:	f003 020f 	and.w	r2, r3, #15
 800abf8:	6879      	ldr	r1, [r7, #4]
 800abfa:	4613      	mov	r3, r2
 800abfc:	009b      	lsls	r3, r3, #2
 800abfe:	4413      	add	r3, r2
 800ac00:	009b      	lsls	r3, r3, #2
 800ac02:	440b      	add	r3, r1
 800ac04:	331c      	adds	r3, #28
 800ac06:	2210      	movs	r2, #16
 800ac08:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800ac0a:	4b29      	ldr	r3, [pc, #164]	@ (800acb0 <USBD_CDC_Init+0x1ec>)
 800ac0c:	7819      	ldrb	r1, [r3, #0]
 800ac0e:	2308      	movs	r3, #8
 800ac10:	2203      	movs	r2, #3
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f002 fa91 	bl	800d13a <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800ac18:	4b25      	ldr	r3, [pc, #148]	@ (800acb0 <USBD_CDC_Init+0x1ec>)
 800ac1a:	781b      	ldrb	r3, [r3, #0]
 800ac1c:	f003 020f 	and.w	r2, r3, #15
 800ac20:	6879      	ldr	r1, [r7, #4]
 800ac22:	4613      	mov	r3, r2
 800ac24:	009b      	lsls	r3, r3, #2
 800ac26:	4413      	add	r3, r2
 800ac28:	009b      	lsls	r3, r3, #2
 800ac2a:	440b      	add	r3, r1
 800ac2c:	3323      	adds	r3, #35	@ 0x23
 800ac2e:	2201      	movs	r2, #1
 800ac30:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	2200      	movs	r2, #0
 800ac36:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ac40:	687a      	ldr	r2, [r7, #4]
 800ac42:	33b0      	adds	r3, #176	@ 0xb0
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	4413      	add	r3, r2
 800ac48:	685b      	ldr	r3, [r3, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800ac4e:	68fb      	ldr	r3, [r7, #12]
 800ac50:	2200      	movs	r2, #0
 800ac52:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	2200      	movs	r2, #0
 800ac5a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d101      	bne.n	800ac6c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800ac68:	2302      	movs	r3, #2
 800ac6a:	e018      	b.n	800ac9e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	7c1b      	ldrb	r3, [r3, #16]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d10a      	bne.n	800ac8a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac74:	4b0d      	ldr	r3, [pc, #52]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800ac76:	7819      	ldrb	r1, [r3, #0]
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ac7e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ac82:	6878      	ldr	r0, [r7, #4]
 800ac84:	f002 fb48 	bl	800d318 <USBD_LL_PrepareReceive>
 800ac88:	e008      	b.n	800ac9c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800ac8a:	4b08      	ldr	r3, [pc, #32]	@ (800acac <USBD_CDC_Init+0x1e8>)
 800ac8c:	7819      	ldrb	r1, [r3, #0]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800ac94:	2340      	movs	r3, #64	@ 0x40
 800ac96:	6878      	ldr	r0, [r7, #4]
 800ac98:	f002 fb3e 	bl	800d318 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800ac9c:	2300      	movs	r3, #0
}
 800ac9e:	4618      	mov	r0, r3
 800aca0:	3710      	adds	r7, #16
 800aca2:	46bd      	mov	sp, r7
 800aca4:	bd80      	pop	{r7, pc}
 800aca6:	bf00      	nop
 800aca8:	20000183 	.word	0x20000183
 800acac:	20000184 	.word	0x20000184
 800acb0:	20000185 	.word	0x20000185

0800acb4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	460b      	mov	r3, r1
 800acbe:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800acc0:	4b3a      	ldr	r3, [pc, #232]	@ (800adac <USBD_CDC_DeInit+0xf8>)
 800acc2:	781b      	ldrb	r3, [r3, #0]
 800acc4:	4619      	mov	r1, r3
 800acc6:	6878      	ldr	r0, [r7, #4]
 800acc8:	f002 fa5d 	bl	800d186 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800accc:	4b37      	ldr	r3, [pc, #220]	@ (800adac <USBD_CDC_DeInit+0xf8>)
 800acce:	781b      	ldrb	r3, [r3, #0]
 800acd0:	f003 020f 	and.w	r2, r3, #15
 800acd4:	6879      	ldr	r1, [r7, #4]
 800acd6:	4613      	mov	r3, r2
 800acd8:	009b      	lsls	r3, r3, #2
 800acda:	4413      	add	r3, r2
 800acdc:	009b      	lsls	r3, r3, #2
 800acde:	440b      	add	r3, r1
 800ace0:	3323      	adds	r3, #35	@ 0x23
 800ace2:	2200      	movs	r2, #0
 800ace4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800ace6:	4b32      	ldr	r3, [pc, #200]	@ (800adb0 <USBD_CDC_DeInit+0xfc>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
 800acea:	4619      	mov	r1, r3
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f002 fa4a 	bl	800d186 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800acf2:	4b2f      	ldr	r3, [pc, #188]	@ (800adb0 <USBD_CDC_DeInit+0xfc>)
 800acf4:	781b      	ldrb	r3, [r3, #0]
 800acf6:	f003 020f 	and.w	r2, r3, #15
 800acfa:	6879      	ldr	r1, [r7, #4]
 800acfc:	4613      	mov	r3, r2
 800acfe:	009b      	lsls	r3, r3, #2
 800ad00:	4413      	add	r3, r2
 800ad02:	009b      	lsls	r3, r3, #2
 800ad04:	440b      	add	r3, r1
 800ad06:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800ad0e:	4b29      	ldr	r3, [pc, #164]	@ (800adb4 <USBD_CDC_DeInit+0x100>)
 800ad10:	781b      	ldrb	r3, [r3, #0]
 800ad12:	4619      	mov	r1, r3
 800ad14:	6878      	ldr	r0, [r7, #4]
 800ad16:	f002 fa36 	bl	800d186 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800ad1a:	4b26      	ldr	r3, [pc, #152]	@ (800adb4 <USBD_CDC_DeInit+0x100>)
 800ad1c:	781b      	ldrb	r3, [r3, #0]
 800ad1e:	f003 020f 	and.w	r2, r3, #15
 800ad22:	6879      	ldr	r1, [r7, #4]
 800ad24:	4613      	mov	r3, r2
 800ad26:	009b      	lsls	r3, r3, #2
 800ad28:	4413      	add	r3, r2
 800ad2a:	009b      	lsls	r3, r3, #2
 800ad2c:	440b      	add	r3, r1
 800ad2e:	3323      	adds	r3, #35	@ 0x23
 800ad30:	2200      	movs	r2, #0
 800ad32:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800ad34:	4b1f      	ldr	r3, [pc, #124]	@ (800adb4 <USBD_CDC_DeInit+0x100>)
 800ad36:	781b      	ldrb	r3, [r3, #0]
 800ad38:	f003 020f 	and.w	r2, r3, #15
 800ad3c:	6879      	ldr	r1, [r7, #4]
 800ad3e:	4613      	mov	r3, r2
 800ad40:	009b      	lsls	r3, r3, #2
 800ad42:	4413      	add	r3, r2
 800ad44:	009b      	lsls	r3, r3, #2
 800ad46:	440b      	add	r3, r1
 800ad48:	331c      	adds	r3, #28
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	32b0      	adds	r2, #176	@ 0xb0
 800ad58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d01f      	beq.n	800ada0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ad66:	687a      	ldr	r2, [r7, #4]
 800ad68:	33b0      	adds	r3, #176	@ 0xb0
 800ad6a:	009b      	lsls	r3, r3, #2
 800ad6c:	4413      	add	r3, r2
 800ad6e:	685b      	ldr	r3, [r3, #4]
 800ad70:	685b      	ldr	r3, [r3, #4]
 800ad72:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad7a:	687b      	ldr	r3, [r7, #4]
 800ad7c:	32b0      	adds	r2, #176	@ 0xb0
 800ad7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad82:	4618      	mov	r0, r3
 800ad84:	f002 fb0a 	bl	800d39c <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800ad88:	687b      	ldr	r3, [r7, #4]
 800ad8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	32b0      	adds	r2, #176	@ 0xb0
 800ad92:	2100      	movs	r1, #0
 800ad94:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	2200      	movs	r2, #0
 800ad9c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ada0:	2300      	movs	r3, #0
}
 800ada2:	4618      	mov	r0, r3
 800ada4:	3708      	adds	r7, #8
 800ada6:	46bd      	mov	sp, r7
 800ada8:	bd80      	pop	{r7, pc}
 800adaa:	bf00      	nop
 800adac:	20000183 	.word	0x20000183
 800adb0:	20000184 	.word	0x20000184
 800adb4:	20000185 	.word	0x20000185

0800adb8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b086      	sub	sp, #24
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
 800adc0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800adc2:	687b      	ldr	r3, [r7, #4]
 800adc4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800adc8:	687b      	ldr	r3, [r7, #4]
 800adca:	32b0      	adds	r2, #176	@ 0xb0
 800adcc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800add0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800add2:	2300      	movs	r3, #0
 800add4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800add6:	2300      	movs	r3, #0
 800add8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800adda:	2300      	movs	r3, #0
 800addc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800adde:	693b      	ldr	r3, [r7, #16]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d101      	bne.n	800ade8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800ade4:	2303      	movs	r3, #3
 800ade6:	e0bf      	b.n	800af68 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d050      	beq.n	800ae96 <USBD_CDC_Setup+0xde>
 800adf4:	2b20      	cmp	r3, #32
 800adf6:	f040 80af 	bne.w	800af58 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	88db      	ldrh	r3, [r3, #6]
 800adfe:	2b00      	cmp	r3, #0
 800ae00:	d03a      	beq.n	800ae78 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800ae02:	683b      	ldr	r3, [r7, #0]
 800ae04:	781b      	ldrb	r3, [r3, #0]
 800ae06:	b25b      	sxtb	r3, r3
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	da1b      	bge.n	800ae44 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ae12:	687a      	ldr	r2, [r7, #4]
 800ae14:	33b0      	adds	r3, #176	@ 0xb0
 800ae16:	009b      	lsls	r3, r3, #2
 800ae18:	4413      	add	r3, r2
 800ae1a:	685b      	ldr	r3, [r3, #4]
 800ae1c:	689b      	ldr	r3, [r3, #8]
 800ae1e:	683a      	ldr	r2, [r7, #0]
 800ae20:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800ae22:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae24:	683a      	ldr	r2, [r7, #0]
 800ae26:	88d2      	ldrh	r2, [r2, #6]
 800ae28:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	88db      	ldrh	r3, [r3, #6]
 800ae2e:	2b07      	cmp	r3, #7
 800ae30:	bf28      	it	cs
 800ae32:	2307      	movcs	r3, #7
 800ae34:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800ae36:	693b      	ldr	r3, [r7, #16]
 800ae38:	89fa      	ldrh	r2, [r7, #14]
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f001 fd67 	bl	800c910 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800ae42:	e090      	b.n	800af66 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800ae44:	683b      	ldr	r3, [r7, #0]
 800ae46:	785a      	ldrb	r2, [r3, #1]
 800ae48:	693b      	ldr	r3, [r7, #16]
 800ae4a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800ae4e:	683b      	ldr	r3, [r7, #0]
 800ae50:	88db      	ldrh	r3, [r3, #6]
 800ae52:	2b3f      	cmp	r3, #63	@ 0x3f
 800ae54:	d803      	bhi.n	800ae5e <USBD_CDC_Setup+0xa6>
 800ae56:	683b      	ldr	r3, [r7, #0]
 800ae58:	88db      	ldrh	r3, [r3, #6]
 800ae5a:	b2da      	uxtb	r2, r3
 800ae5c:	e000      	b.n	800ae60 <USBD_CDC_Setup+0xa8>
 800ae5e:	2240      	movs	r2, #64	@ 0x40
 800ae60:	693b      	ldr	r3, [r7, #16]
 800ae62:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800ae66:	6939      	ldr	r1, [r7, #16]
 800ae68:	693b      	ldr	r3, [r7, #16]
 800ae6a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800ae6e:	461a      	mov	r2, r3
 800ae70:	6878      	ldr	r0, [r7, #4]
 800ae72:	f001 fd7c 	bl	800c96e <USBD_CtlPrepareRx>
      break;
 800ae76:	e076      	b.n	800af66 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800ae7e:	687a      	ldr	r2, [r7, #4]
 800ae80:	33b0      	adds	r3, #176	@ 0xb0
 800ae82:	009b      	lsls	r3, r3, #2
 800ae84:	4413      	add	r3, r2
 800ae86:	685b      	ldr	r3, [r3, #4]
 800ae88:	689b      	ldr	r3, [r3, #8]
 800ae8a:	683a      	ldr	r2, [r7, #0]
 800ae8c:	7850      	ldrb	r0, [r2, #1]
 800ae8e:	2200      	movs	r2, #0
 800ae90:	6839      	ldr	r1, [r7, #0]
 800ae92:	4798      	blx	r3
      break;
 800ae94:	e067      	b.n	800af66 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	785b      	ldrb	r3, [r3, #1]
 800ae9a:	2b0b      	cmp	r3, #11
 800ae9c:	d851      	bhi.n	800af42 <USBD_CDC_Setup+0x18a>
 800ae9e:	a201      	add	r2, pc, #4	@ (adr r2, 800aea4 <USBD_CDC_Setup+0xec>)
 800aea0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aea4:	0800aed5 	.word	0x0800aed5
 800aea8:	0800af51 	.word	0x0800af51
 800aeac:	0800af43 	.word	0x0800af43
 800aeb0:	0800af43 	.word	0x0800af43
 800aeb4:	0800af43 	.word	0x0800af43
 800aeb8:	0800af43 	.word	0x0800af43
 800aebc:	0800af43 	.word	0x0800af43
 800aec0:	0800af43 	.word	0x0800af43
 800aec4:	0800af43 	.word	0x0800af43
 800aec8:	0800af43 	.word	0x0800af43
 800aecc:	0800aeff 	.word	0x0800aeff
 800aed0:	0800af29 	.word	0x0800af29
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800aeda:	b2db      	uxtb	r3, r3
 800aedc:	2b03      	cmp	r3, #3
 800aede:	d107      	bne.n	800aef0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800aee0:	f107 030a 	add.w	r3, r7, #10
 800aee4:	2202      	movs	r2, #2
 800aee6:	4619      	mov	r1, r3
 800aee8:	6878      	ldr	r0, [r7, #4]
 800aeea:	f001 fd11 	bl	800c910 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800aeee:	e032      	b.n	800af56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800aef0:	6839      	ldr	r1, [r7, #0]
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f001 fc8f 	bl	800c816 <USBD_CtlError>
            ret = USBD_FAIL;
 800aef8:	2303      	movs	r3, #3
 800aefa:	75fb      	strb	r3, [r7, #23]
          break;
 800aefc:	e02b      	b.n	800af56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af04:	b2db      	uxtb	r3, r3
 800af06:	2b03      	cmp	r3, #3
 800af08:	d107      	bne.n	800af1a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800af0a:	f107 030d 	add.w	r3, r7, #13
 800af0e:	2201      	movs	r2, #1
 800af10:	4619      	mov	r1, r3
 800af12:	6878      	ldr	r0, [r7, #4]
 800af14:	f001 fcfc 	bl	800c910 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800af18:	e01d      	b.n	800af56 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800af1a:	6839      	ldr	r1, [r7, #0]
 800af1c:	6878      	ldr	r0, [r7, #4]
 800af1e:	f001 fc7a 	bl	800c816 <USBD_CtlError>
            ret = USBD_FAIL;
 800af22:	2303      	movs	r3, #3
 800af24:	75fb      	strb	r3, [r7, #23]
          break;
 800af26:	e016      	b.n	800af56 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800af2e:	b2db      	uxtb	r3, r3
 800af30:	2b03      	cmp	r3, #3
 800af32:	d00f      	beq.n	800af54 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800af34:	6839      	ldr	r1, [r7, #0]
 800af36:	6878      	ldr	r0, [r7, #4]
 800af38:	f001 fc6d 	bl	800c816 <USBD_CtlError>
            ret = USBD_FAIL;
 800af3c:	2303      	movs	r3, #3
 800af3e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800af40:	e008      	b.n	800af54 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800af42:	6839      	ldr	r1, [r7, #0]
 800af44:	6878      	ldr	r0, [r7, #4]
 800af46:	f001 fc66 	bl	800c816 <USBD_CtlError>
          ret = USBD_FAIL;
 800af4a:	2303      	movs	r3, #3
 800af4c:	75fb      	strb	r3, [r7, #23]
          break;
 800af4e:	e002      	b.n	800af56 <USBD_CDC_Setup+0x19e>
          break;
 800af50:	bf00      	nop
 800af52:	e008      	b.n	800af66 <USBD_CDC_Setup+0x1ae>
          break;
 800af54:	bf00      	nop
      }
      break;
 800af56:	e006      	b.n	800af66 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800af58:	6839      	ldr	r1, [r7, #0]
 800af5a:	6878      	ldr	r0, [r7, #4]
 800af5c:	f001 fc5b 	bl	800c816 <USBD_CtlError>
      ret = USBD_FAIL;
 800af60:	2303      	movs	r3, #3
 800af62:	75fb      	strb	r3, [r7, #23]
      break;
 800af64:	bf00      	nop
  }

  return (uint8_t)ret;
 800af66:	7dfb      	ldrb	r3, [r7, #23]
}
 800af68:	4618      	mov	r0, r3
 800af6a:	3718      	adds	r7, #24
 800af6c:	46bd      	mov	sp, r7
 800af6e:	bd80      	pop	{r7, pc}

0800af70 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b084      	sub	sp, #16
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
 800af78:	460b      	mov	r3, r1
 800af7a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800af82:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	32b0      	adds	r2, #176	@ 0xb0
 800af8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800af92:	2b00      	cmp	r3, #0
 800af94:	d101      	bne.n	800af9a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800af96:	2303      	movs	r3, #3
 800af98:	e065      	b.n	800b066 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	32b0      	adds	r2, #176	@ 0xb0
 800afa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800afa8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800afaa:	78fb      	ldrb	r3, [r7, #3]
 800afac:	f003 020f 	and.w	r2, r3, #15
 800afb0:	6879      	ldr	r1, [r7, #4]
 800afb2:	4613      	mov	r3, r2
 800afb4:	009b      	lsls	r3, r3, #2
 800afb6:	4413      	add	r3, r2
 800afb8:	009b      	lsls	r3, r3, #2
 800afba:	440b      	add	r3, r1
 800afbc:	3314      	adds	r3, #20
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d02f      	beq.n	800b024 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800afc4:	78fb      	ldrb	r3, [r7, #3]
 800afc6:	f003 020f 	and.w	r2, r3, #15
 800afca:	6879      	ldr	r1, [r7, #4]
 800afcc:	4613      	mov	r3, r2
 800afce:	009b      	lsls	r3, r3, #2
 800afd0:	4413      	add	r3, r2
 800afd2:	009b      	lsls	r3, r3, #2
 800afd4:	440b      	add	r3, r1
 800afd6:	3314      	adds	r3, #20
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	78fb      	ldrb	r3, [r7, #3]
 800afdc:	f003 010f 	and.w	r1, r3, #15
 800afe0:	68f8      	ldr	r0, [r7, #12]
 800afe2:	460b      	mov	r3, r1
 800afe4:	00db      	lsls	r3, r3, #3
 800afe6:	440b      	add	r3, r1
 800afe8:	009b      	lsls	r3, r3, #2
 800afea:	4403      	add	r3, r0
 800afec:	331c      	adds	r3, #28
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	fbb2 f1f3 	udiv	r1, r2, r3
 800aff4:	fb01 f303 	mul.w	r3, r1, r3
 800aff8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800affa:	2b00      	cmp	r3, #0
 800affc:	d112      	bne.n	800b024 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800affe:	78fb      	ldrb	r3, [r7, #3]
 800b000:	f003 020f 	and.w	r2, r3, #15
 800b004:	6879      	ldr	r1, [r7, #4]
 800b006:	4613      	mov	r3, r2
 800b008:	009b      	lsls	r3, r3, #2
 800b00a:	4413      	add	r3, r2
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	440b      	add	r3, r1
 800b010:	3314      	adds	r3, #20
 800b012:	2200      	movs	r2, #0
 800b014:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b016:	78f9      	ldrb	r1, [r7, #3]
 800b018:	2300      	movs	r3, #0
 800b01a:	2200      	movs	r2, #0
 800b01c:	6878      	ldr	r0, [r7, #4]
 800b01e:	f002 f95a 	bl	800d2d6 <USBD_LL_Transmit>
 800b022:	e01f      	b.n	800b064 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b024:	68bb      	ldr	r3, [r7, #8]
 800b026:	2200      	movs	r2, #0
 800b028:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b032:	687a      	ldr	r2, [r7, #4]
 800b034:	33b0      	adds	r3, #176	@ 0xb0
 800b036:	009b      	lsls	r3, r3, #2
 800b038:	4413      	add	r3, r2
 800b03a:	685b      	ldr	r3, [r3, #4]
 800b03c:	691b      	ldr	r3, [r3, #16]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d010      	beq.n	800b064 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b048:	687a      	ldr	r2, [r7, #4]
 800b04a:	33b0      	adds	r3, #176	@ 0xb0
 800b04c:	009b      	lsls	r3, r3, #2
 800b04e:	4413      	add	r3, r2
 800b050:	685b      	ldr	r3, [r3, #4]
 800b052:	691b      	ldr	r3, [r3, #16]
 800b054:	68ba      	ldr	r2, [r7, #8]
 800b056:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b05a:	68ba      	ldr	r2, [r7, #8]
 800b05c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b060:	78fa      	ldrb	r2, [r7, #3]
 800b062:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b064:	2300      	movs	r3, #0
}
 800b066:	4618      	mov	r0, r3
 800b068:	3710      	adds	r7, #16
 800b06a:	46bd      	mov	sp, r7
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b084      	sub	sp, #16
 800b072:	af00      	add	r7, sp, #0
 800b074:	6078      	str	r0, [r7, #4]
 800b076:	460b      	mov	r3, r1
 800b078:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	32b0      	adds	r2, #176	@ 0xb0
 800b084:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b088:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b090:	687b      	ldr	r3, [r7, #4]
 800b092:	32b0      	adds	r2, #176	@ 0xb0
 800b094:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b098:	2b00      	cmp	r3, #0
 800b09a:	d101      	bne.n	800b0a0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b09c:	2303      	movs	r3, #3
 800b09e:	e01a      	b.n	800b0d6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b0a0:	78fb      	ldrb	r3, [r7, #3]
 800b0a2:	4619      	mov	r1, r3
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f002 f958 	bl	800d35a <USBD_LL_GetRxDataSize>
 800b0aa:	4602      	mov	r2, r0
 800b0ac:	68fb      	ldr	r3, [r7, #12]
 800b0ae:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0b8:	687a      	ldr	r2, [r7, #4]
 800b0ba:	33b0      	adds	r3, #176	@ 0xb0
 800b0bc:	009b      	lsls	r3, r3, #2
 800b0be:	4413      	add	r3, r2
 800b0c0:	685b      	ldr	r3, [r3, #4]
 800b0c2:	68db      	ldr	r3, [r3, #12]
 800b0c4:	68fa      	ldr	r2, [r7, #12]
 800b0c6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b0ca:	68fa      	ldr	r2, [r7, #12]
 800b0cc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b0d0:	4611      	mov	r1, r2
 800b0d2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b0d4:	2300      	movs	r3, #0
}
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	3710      	adds	r7, #16
 800b0da:	46bd      	mov	sp, r7
 800b0dc:	bd80      	pop	{r7, pc}

0800b0de <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b0de:	b580      	push	{r7, lr}
 800b0e0:	b084      	sub	sp, #16
 800b0e2:	af00      	add	r7, sp, #0
 800b0e4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	32b0      	adds	r2, #176	@ 0xb0
 800b0f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b0f4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b0f6:	68fb      	ldr	r3, [r7, #12]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d101      	bne.n	800b100 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e024      	b.n	800b14a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b106:	687a      	ldr	r2, [r7, #4]
 800b108:	33b0      	adds	r3, #176	@ 0xb0
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	4413      	add	r3, r2
 800b10e:	685b      	ldr	r3, [r3, #4]
 800b110:	2b00      	cmp	r3, #0
 800b112:	d019      	beq.n	800b148 <USBD_CDC_EP0_RxReady+0x6a>
 800b114:	68fb      	ldr	r3, [r7, #12]
 800b116:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b11a:	2bff      	cmp	r3, #255	@ 0xff
 800b11c:	d014      	beq.n	800b148 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	33b0      	adds	r3, #176	@ 0xb0
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	689b      	ldr	r3, [r3, #8]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b136:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b138:	68fa      	ldr	r2, [r7, #12]
 800b13a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b13e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b140:	68fb      	ldr	r3, [r7, #12]
 800b142:	22ff      	movs	r2, #255	@ 0xff
 800b144:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b148:	2300      	movs	r3, #0
}
 800b14a:	4618      	mov	r0, r3
 800b14c:	3710      	adds	r7, #16
 800b14e:	46bd      	mov	sp, r7
 800b150:	bd80      	pop	{r7, pc}
	...

0800b154 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b15c:	2182      	movs	r1, #130	@ 0x82
 800b15e:	4818      	ldr	r0, [pc, #96]	@ (800b1c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b160:	f000 fd22 	bl	800bba8 <USBD_GetEpDesc>
 800b164:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b166:	2101      	movs	r1, #1
 800b168:	4815      	ldr	r0, [pc, #84]	@ (800b1c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b16a:	f000 fd1d 	bl	800bba8 <USBD_GetEpDesc>
 800b16e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b170:	2181      	movs	r1, #129	@ 0x81
 800b172:	4813      	ldr	r0, [pc, #76]	@ (800b1c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b174:	f000 fd18 	bl	800bba8 <USBD_GetEpDesc>
 800b178:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	d002      	beq.n	800b186 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	2210      	movs	r2, #16
 800b184:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b186:	693b      	ldr	r3, [r7, #16]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d006      	beq.n	800b19a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b18c:	693b      	ldr	r3, [r7, #16]
 800b18e:	2200      	movs	r2, #0
 800b190:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b194:	711a      	strb	r2, [r3, #4]
 800b196:	2200      	movs	r2, #0
 800b198:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d006      	beq.n	800b1ae <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	2200      	movs	r2, #0
 800b1a4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b1a8:	711a      	strb	r2, [r3, #4]
 800b1aa:	2200      	movs	r2, #0
 800b1ac:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	2243      	movs	r2, #67	@ 0x43
 800b1b2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b1b4:	4b02      	ldr	r3, [pc, #8]	@ (800b1c0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b1b6:	4618      	mov	r0, r3
 800b1b8:	3718      	adds	r7, #24
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	20000140 	.word	0x20000140

0800b1c4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b1c4:	b580      	push	{r7, lr}
 800b1c6:	b086      	sub	sp, #24
 800b1c8:	af00      	add	r7, sp, #0
 800b1ca:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b1cc:	2182      	movs	r1, #130	@ 0x82
 800b1ce:	4818      	ldr	r0, [pc, #96]	@ (800b230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b1d0:	f000 fcea 	bl	800bba8 <USBD_GetEpDesc>
 800b1d4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b1d6:	2101      	movs	r1, #1
 800b1d8:	4815      	ldr	r0, [pc, #84]	@ (800b230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b1da:	f000 fce5 	bl	800bba8 <USBD_GetEpDesc>
 800b1de:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b1e0:	2181      	movs	r1, #129	@ 0x81
 800b1e2:	4813      	ldr	r0, [pc, #76]	@ (800b230 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b1e4:	f000 fce0 	bl	800bba8 <USBD_GetEpDesc>
 800b1e8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b1ea:	697b      	ldr	r3, [r7, #20]
 800b1ec:	2b00      	cmp	r3, #0
 800b1ee:	d002      	beq.n	800b1f6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b1f0:	697b      	ldr	r3, [r7, #20]
 800b1f2:	2210      	movs	r2, #16
 800b1f4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d006      	beq.n	800b20a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	2200      	movs	r2, #0
 800b200:	711a      	strb	r2, [r3, #4]
 800b202:	2200      	movs	r2, #0
 800b204:	f042 0202 	orr.w	r2, r2, #2
 800b208:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b20a:	68fb      	ldr	r3, [r7, #12]
 800b20c:	2b00      	cmp	r3, #0
 800b20e:	d006      	beq.n	800b21e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b210:	68fb      	ldr	r3, [r7, #12]
 800b212:	2200      	movs	r2, #0
 800b214:	711a      	strb	r2, [r3, #4]
 800b216:	2200      	movs	r2, #0
 800b218:	f042 0202 	orr.w	r2, r2, #2
 800b21c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	2243      	movs	r2, #67	@ 0x43
 800b222:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b224:	4b02      	ldr	r3, [pc, #8]	@ (800b230 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b226:	4618      	mov	r0, r3
 800b228:	3718      	adds	r7, #24
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}
 800b22e:	bf00      	nop
 800b230:	20000140 	.word	0x20000140

0800b234 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b086      	sub	sp, #24
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b23c:	2182      	movs	r1, #130	@ 0x82
 800b23e:	4818      	ldr	r0, [pc, #96]	@ (800b2a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b240:	f000 fcb2 	bl	800bba8 <USBD_GetEpDesc>
 800b244:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b246:	2101      	movs	r1, #1
 800b248:	4815      	ldr	r0, [pc, #84]	@ (800b2a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b24a:	f000 fcad 	bl	800bba8 <USBD_GetEpDesc>
 800b24e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b250:	2181      	movs	r1, #129	@ 0x81
 800b252:	4813      	ldr	r0, [pc, #76]	@ (800b2a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b254:	f000 fca8 	bl	800bba8 <USBD_GetEpDesc>
 800b258:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b25a:	697b      	ldr	r3, [r7, #20]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	d002      	beq.n	800b266 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b260:	697b      	ldr	r3, [r7, #20]
 800b262:	2210      	movs	r2, #16
 800b264:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	2b00      	cmp	r3, #0
 800b26a:	d006      	beq.n	800b27a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b26c:	693b      	ldr	r3, [r7, #16]
 800b26e:	2200      	movs	r2, #0
 800b270:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b274:	711a      	strb	r2, [r3, #4]
 800b276:	2200      	movs	r2, #0
 800b278:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b27a:	68fb      	ldr	r3, [r7, #12]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d006      	beq.n	800b28e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	2200      	movs	r2, #0
 800b284:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b288:	711a      	strb	r2, [r3, #4]
 800b28a:	2200      	movs	r2, #0
 800b28c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	2243      	movs	r2, #67	@ 0x43
 800b292:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b294:	4b02      	ldr	r3, [pc, #8]	@ (800b2a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b296:	4618      	mov	r0, r3
 800b298:	3718      	adds	r7, #24
 800b29a:	46bd      	mov	sp, r7
 800b29c:	bd80      	pop	{r7, pc}
 800b29e:	bf00      	nop
 800b2a0:	20000140 	.word	0x20000140

0800b2a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	b083      	sub	sp, #12
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	220a      	movs	r2, #10
 800b2b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b2b2:	4b03      	ldr	r3, [pc, #12]	@ (800b2c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b2b4:	4618      	mov	r0, r3
 800b2b6:	370c      	adds	r7, #12
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr
 800b2c0:	200000fc 	.word	0x200000fc

0800b2c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	b083      	sub	sp, #12
 800b2c8:	af00      	add	r7, sp, #0
 800b2ca:	6078      	str	r0, [r7, #4]
 800b2cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b2ce:	683b      	ldr	r3, [r7, #0]
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d101      	bne.n	800b2d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b2d4:	2303      	movs	r3, #3
 800b2d6:	e009      	b.n	800b2ec <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2de:	687a      	ldr	r2, [r7, #4]
 800b2e0:	33b0      	adds	r3, #176	@ 0xb0
 800b2e2:	009b      	lsls	r3, r3, #2
 800b2e4:	4413      	add	r3, r2
 800b2e6:	683a      	ldr	r2, [r7, #0]
 800b2e8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b2ea:	2300      	movs	r3, #0
}
 800b2ec:	4618      	mov	r0, r3
 800b2ee:	370c      	adds	r7, #12
 800b2f0:	46bd      	mov	sp, r7
 800b2f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2f6:	4770      	bx	lr

0800b2f8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b2f8:	b480      	push	{r7}
 800b2fa:	b087      	sub	sp, #28
 800b2fc:	af00      	add	r7, sp, #0
 800b2fe:	60f8      	str	r0, [r7, #12]
 800b300:	60b9      	str	r1, [r7, #8]
 800b302:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b304:	68fb      	ldr	r3, [r7, #12]
 800b306:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	32b0      	adds	r2, #176	@ 0xb0
 800b30e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b312:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b314:	697b      	ldr	r3, [r7, #20]
 800b316:	2b00      	cmp	r3, #0
 800b318:	d101      	bne.n	800b31e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b31a:	2303      	movs	r3, #3
 800b31c:	e008      	b.n	800b330 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	68ba      	ldr	r2, [r7, #8]
 800b322:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b326:	697b      	ldr	r3, [r7, #20]
 800b328:	687a      	ldr	r2, [r7, #4]
 800b32a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b32e:	2300      	movs	r3, #0
}
 800b330:	4618      	mov	r0, r3
 800b332:	371c      	adds	r7, #28
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr

0800b33c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b33c:	b480      	push	{r7}
 800b33e:	b085      	sub	sp, #20
 800b340:	af00      	add	r7, sp, #0
 800b342:	6078      	str	r0, [r7, #4]
 800b344:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	32b0      	adds	r2, #176	@ 0xb0
 800b350:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b354:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d101      	bne.n	800b360 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b35c:	2303      	movs	r3, #3
 800b35e:	e004      	b.n	800b36a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	683a      	ldr	r2, [r7, #0]
 800b364:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b368:	2300      	movs	r3, #0
}
 800b36a:	4618      	mov	r0, r3
 800b36c:	3714      	adds	r7, #20
 800b36e:	46bd      	mov	sp, r7
 800b370:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b374:	4770      	bx	lr
	...

0800b378 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b084      	sub	sp, #16
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	32b0      	adds	r2, #176	@ 0xb0
 800b38a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b38e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	32b0      	adds	r2, #176	@ 0xb0
 800b39a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b39e:	2b00      	cmp	r3, #0
 800b3a0:	d101      	bne.n	800b3a6 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b3a2:	2303      	movs	r3, #3
 800b3a4:	e018      	b.n	800b3d8 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b3a6:	687b      	ldr	r3, [r7, #4]
 800b3a8:	7c1b      	ldrb	r3, [r3, #16]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10a      	bne.n	800b3c4 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b3ae:	4b0c      	ldr	r3, [pc, #48]	@ (800b3e0 <USBD_CDC_ReceivePacket+0x68>)
 800b3b0:	7819      	ldrb	r1, [r3, #0]
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3b8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b3bc:	6878      	ldr	r0, [r7, #4]
 800b3be:	f001 ffab 	bl	800d318 <USBD_LL_PrepareReceive>
 800b3c2:	e008      	b.n	800b3d6 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b3c4:	4b06      	ldr	r3, [pc, #24]	@ (800b3e0 <USBD_CDC_ReceivePacket+0x68>)
 800b3c6:	7819      	ldrb	r1, [r3, #0]
 800b3c8:	68fb      	ldr	r3, [r7, #12]
 800b3ca:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b3ce:	2340      	movs	r3, #64	@ 0x40
 800b3d0:	6878      	ldr	r0, [r7, #4]
 800b3d2:	f001 ffa1 	bl	800d318 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b3d6:	2300      	movs	r3, #0
}
 800b3d8:	4618      	mov	r0, r3
 800b3da:	3710      	adds	r7, #16
 800b3dc:	46bd      	mov	sp, r7
 800b3de:	bd80      	pop	{r7, pc}
 800b3e0:	20000184 	.word	0x20000184

0800b3e4 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b086      	sub	sp, #24
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	60f8      	str	r0, [r7, #12]
 800b3ec:	60b9      	str	r1, [r7, #8]
 800b3ee:	4613      	mov	r3, r2
 800b3f0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	2b00      	cmp	r3, #0
 800b3f6:	d101      	bne.n	800b3fc <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b3f8:	2303      	movs	r3, #3
 800b3fa:	e01f      	b.n	800b43c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2200      	movs	r2, #0
 800b400:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	2200      	movs	r2, #0
 800b408:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	2200      	movs	r2, #0
 800b410:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b414:	68bb      	ldr	r3, [r7, #8]
 800b416:	2b00      	cmp	r3, #0
 800b418:	d003      	beq.n	800b422 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b41a:	68fb      	ldr	r3, [r7, #12]
 800b41c:	68ba      	ldr	r2, [r7, #8]
 800b41e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2201      	movs	r2, #1
 800b426:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	79fa      	ldrb	r2, [r7, #7]
 800b42e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b430:	68f8      	ldr	r0, [r7, #12]
 800b432:	f001 fe1b 	bl	800d06c <USBD_LL_Init>
 800b436:	4603      	mov	r3, r0
 800b438:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b43a:	7dfb      	ldrb	r3, [r7, #23]
}
 800b43c:	4618      	mov	r0, r3
 800b43e:	3718      	adds	r7, #24
 800b440:	46bd      	mov	sp, r7
 800b442:	bd80      	pop	{r7, pc}

0800b444 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b084      	sub	sp, #16
 800b448:	af00      	add	r7, sp, #0
 800b44a:	6078      	str	r0, [r7, #4]
 800b44c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b44e:	2300      	movs	r3, #0
 800b450:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	2b00      	cmp	r3, #0
 800b456:	d101      	bne.n	800b45c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b458:	2303      	movs	r3, #3
 800b45a:	e025      	b.n	800b4a8 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	683a      	ldr	r2, [r7, #0]
 800b460:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	32ae      	adds	r2, #174	@ 0xae
 800b46e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b474:	2b00      	cmp	r3, #0
 800b476:	d00f      	beq.n	800b498 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b478:	687b      	ldr	r3, [r7, #4]
 800b47a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	32ae      	adds	r2, #174	@ 0xae
 800b482:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b486:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b488:	f107 020e 	add.w	r2, r7, #14
 800b48c:	4610      	mov	r0, r2
 800b48e:	4798      	blx	r3
 800b490:	4602      	mov	r2, r0
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b49e:	1c5a      	adds	r2, r3, #1
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b4a6:	2300      	movs	r3, #0
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3710      	adds	r7, #16
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	bd80      	pop	{r7, pc}

0800b4b0 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b4b0:	b580      	push	{r7, lr}
 800b4b2:	b082      	sub	sp, #8
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b4b8:	6878      	ldr	r0, [r7, #4]
 800b4ba:	f001 fe23 	bl	800d104 <USBD_LL_Start>
 800b4be:	4603      	mov	r3, r0
}
 800b4c0:	4618      	mov	r0, r3
 800b4c2:	3708      	adds	r7, #8
 800b4c4:	46bd      	mov	sp, r7
 800b4c6:	bd80      	pop	{r7, pc}

0800b4c8 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b4c8:	b480      	push	{r7}
 800b4ca:	b083      	sub	sp, #12
 800b4cc:	af00      	add	r7, sp, #0
 800b4ce:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b4d0:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b4d2:	4618      	mov	r0, r3
 800b4d4:	370c      	adds	r7, #12
 800b4d6:	46bd      	mov	sp, r7
 800b4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4dc:	4770      	bx	lr

0800b4de <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b4de:	b580      	push	{r7, lr}
 800b4e0:	b084      	sub	sp, #16
 800b4e2:	af00      	add	r7, sp, #0
 800b4e4:	6078      	str	r0, [r7, #4]
 800b4e6:	460b      	mov	r3, r1
 800b4e8:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4f4:	2b00      	cmp	r3, #0
 800b4f6:	d009      	beq.n	800b50c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b4fe:	681b      	ldr	r3, [r3, #0]
 800b500:	78fa      	ldrb	r2, [r7, #3]
 800b502:	4611      	mov	r1, r2
 800b504:	6878      	ldr	r0, [r7, #4]
 800b506:	4798      	blx	r3
 800b508:	4603      	mov	r3, r0
 800b50a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b50c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3710      	adds	r7, #16
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}

0800b516 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b516:	b580      	push	{r7, lr}
 800b518:	b084      	sub	sp, #16
 800b51a:	af00      	add	r7, sp, #0
 800b51c:	6078      	str	r0, [r7, #4]
 800b51e:	460b      	mov	r3, r1
 800b520:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b522:	2300      	movs	r3, #0
 800b524:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	78fa      	ldrb	r2, [r7, #3]
 800b530:	4611      	mov	r1, r2
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	4798      	blx	r3
 800b536:	4603      	mov	r3, r0
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d001      	beq.n	800b540 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800b53c:	2303      	movs	r3, #3
 800b53e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800b540:	7bfb      	ldrb	r3, [r7, #15]
}
 800b542:	4618      	mov	r0, r3
 800b544:	3710      	adds	r7, #16
 800b546:	46bd      	mov	sp, r7
 800b548:	bd80      	pop	{r7, pc}

0800b54a <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800b54a:	b580      	push	{r7, lr}
 800b54c:	b084      	sub	sp, #16
 800b54e:	af00      	add	r7, sp, #0
 800b550:	6078      	str	r0, [r7, #4]
 800b552:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b55a:	6839      	ldr	r1, [r7, #0]
 800b55c:	4618      	mov	r0, r3
 800b55e:	f001 f920 	bl	800c7a2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2201      	movs	r2, #1
 800b566:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800b570:	461a      	mov	r2, r3
 800b572:	687b      	ldr	r3, [r7, #4]
 800b574:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b57e:	f003 031f 	and.w	r3, r3, #31
 800b582:	2b02      	cmp	r3, #2
 800b584:	d01a      	beq.n	800b5bc <USBD_LL_SetupStage+0x72>
 800b586:	2b02      	cmp	r3, #2
 800b588:	d822      	bhi.n	800b5d0 <USBD_LL_SetupStage+0x86>
 800b58a:	2b00      	cmp	r3, #0
 800b58c:	d002      	beq.n	800b594 <USBD_LL_SetupStage+0x4a>
 800b58e:	2b01      	cmp	r3, #1
 800b590:	d00a      	beq.n	800b5a8 <USBD_LL_SetupStage+0x5e>
 800b592:	e01d      	b.n	800b5d0 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800b594:	687b      	ldr	r3, [r7, #4]
 800b596:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b59a:	4619      	mov	r1, r3
 800b59c:	6878      	ldr	r0, [r7, #4]
 800b59e:	f000 fb75 	bl	800bc8c <USBD_StdDevReq>
 800b5a2:	4603      	mov	r3, r0
 800b5a4:	73fb      	strb	r3, [r7, #15]
      break;
 800b5a6:	e020      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5ae:	4619      	mov	r1, r3
 800b5b0:	6878      	ldr	r0, [r7, #4]
 800b5b2:	f000 fbdd 	bl	800bd70 <USBD_StdItfReq>
 800b5b6:	4603      	mov	r3, r0
 800b5b8:	73fb      	strb	r3, [r7, #15]
      break;
 800b5ba:	e016      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800b5c2:	4619      	mov	r1, r3
 800b5c4:	6878      	ldr	r0, [r7, #4]
 800b5c6:	f000 fc3f 	bl	800be48 <USBD_StdEPReq>
 800b5ca:	4603      	mov	r3, r0
 800b5cc:	73fb      	strb	r3, [r7, #15]
      break;
 800b5ce:	e00c      	b.n	800b5ea <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b5d6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	4619      	mov	r1, r3
 800b5de:	6878      	ldr	r0, [r7, #4]
 800b5e0:	f001 fdf0 	bl	800d1c4 <USBD_LL_StallEP>
 800b5e4:	4603      	mov	r3, r0
 800b5e6:	73fb      	strb	r3, [r7, #15]
      break;
 800b5e8:	bf00      	nop
  }

  return ret;
 800b5ea:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5ec:	4618      	mov	r0, r3
 800b5ee:	3710      	adds	r7, #16
 800b5f0:	46bd      	mov	sp, r7
 800b5f2:	bd80      	pop	{r7, pc}

0800b5f4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800b5f4:	b580      	push	{r7, lr}
 800b5f6:	b086      	sub	sp, #24
 800b5f8:	af00      	add	r7, sp, #0
 800b5fa:	60f8      	str	r0, [r7, #12]
 800b5fc:	460b      	mov	r3, r1
 800b5fe:	607a      	str	r2, [r7, #4]
 800b600:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800b602:	2300      	movs	r3, #0
 800b604:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b606:	7afb      	ldrb	r3, [r7, #11]
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d177      	bne.n	800b6fc <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800b612:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b61a:	2b03      	cmp	r3, #3
 800b61c:	f040 80a1 	bne.w	800b762 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800b620:	693b      	ldr	r3, [r7, #16]
 800b622:	685b      	ldr	r3, [r3, #4]
 800b624:	693a      	ldr	r2, [r7, #16]
 800b626:	8992      	ldrh	r2, [r2, #12]
 800b628:	4293      	cmp	r3, r2
 800b62a:	d91c      	bls.n	800b666 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800b62c:	693b      	ldr	r3, [r7, #16]
 800b62e:	685b      	ldr	r3, [r3, #4]
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	8992      	ldrh	r2, [r2, #12]
 800b634:	1a9a      	subs	r2, r3, r2
 800b636:	693b      	ldr	r3, [r7, #16]
 800b638:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b63a:	693b      	ldr	r3, [r7, #16]
 800b63c:	691b      	ldr	r3, [r3, #16]
 800b63e:	693a      	ldr	r2, [r7, #16]
 800b640:	8992      	ldrh	r2, [r2, #12]
 800b642:	441a      	add	r2, r3
 800b644:	693b      	ldr	r3, [r7, #16]
 800b646:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800b648:	693b      	ldr	r3, [r7, #16]
 800b64a:	6919      	ldr	r1, [r3, #16]
 800b64c:	693b      	ldr	r3, [r7, #16]
 800b64e:	899b      	ldrh	r3, [r3, #12]
 800b650:	461a      	mov	r2, r3
 800b652:	693b      	ldr	r3, [r7, #16]
 800b654:	685b      	ldr	r3, [r3, #4]
 800b656:	4293      	cmp	r3, r2
 800b658:	bf38      	it	cc
 800b65a:	4613      	movcc	r3, r2
 800b65c:	461a      	mov	r2, r3
 800b65e:	68f8      	ldr	r0, [r7, #12]
 800b660:	f001 f9a6 	bl	800c9b0 <USBD_CtlContinueRx>
 800b664:	e07d      	b.n	800b762 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800b66c:	f003 031f 	and.w	r3, r3, #31
 800b670:	2b02      	cmp	r3, #2
 800b672:	d014      	beq.n	800b69e <USBD_LL_DataOutStage+0xaa>
 800b674:	2b02      	cmp	r3, #2
 800b676:	d81d      	bhi.n	800b6b4 <USBD_LL_DataOutStage+0xc0>
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d002      	beq.n	800b682 <USBD_LL_DataOutStage+0x8e>
 800b67c:	2b01      	cmp	r3, #1
 800b67e:	d003      	beq.n	800b688 <USBD_LL_DataOutStage+0x94>
 800b680:	e018      	b.n	800b6b4 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800b682:	2300      	movs	r3, #0
 800b684:	75bb      	strb	r3, [r7, #22]
            break;
 800b686:	e018      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800b688:	68fb      	ldr	r3, [r7, #12]
 800b68a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b68e:	b2db      	uxtb	r3, r3
 800b690:	4619      	mov	r1, r3
 800b692:	68f8      	ldr	r0, [r7, #12]
 800b694:	f000 fa6e 	bl	800bb74 <USBD_CoreFindIF>
 800b698:	4603      	mov	r3, r0
 800b69a:	75bb      	strb	r3, [r7, #22]
            break;
 800b69c:	e00d      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800b6a4:	b2db      	uxtb	r3, r3
 800b6a6:	4619      	mov	r1, r3
 800b6a8:	68f8      	ldr	r0, [r7, #12]
 800b6aa:	f000 fa70 	bl	800bb8e <USBD_CoreFindEP>
 800b6ae:	4603      	mov	r3, r0
 800b6b0:	75bb      	strb	r3, [r7, #22]
            break;
 800b6b2:	e002      	b.n	800b6ba <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	75bb      	strb	r3, [r7, #22]
            break;
 800b6b8:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800b6ba:	7dbb      	ldrb	r3, [r7, #22]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d119      	bne.n	800b6f4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b6c6:	b2db      	uxtb	r3, r3
 800b6c8:	2b03      	cmp	r3, #3
 800b6ca:	d113      	bne.n	800b6f4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800b6cc:	7dba      	ldrb	r2, [r7, #22]
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	32ae      	adds	r2, #174	@ 0xae
 800b6d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6d6:	691b      	ldr	r3, [r3, #16]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d00b      	beq.n	800b6f4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800b6dc:	7dba      	ldrb	r2, [r7, #22]
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800b6e4:	7dba      	ldrb	r2, [r7, #22]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	32ae      	adds	r2, #174	@ 0xae
 800b6ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b6ee:	691b      	ldr	r3, [r3, #16]
 800b6f0:	68f8      	ldr	r0, [r7, #12]
 800b6f2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f001 f96c 	bl	800c9d2 <USBD_CtlSendStatus>
 800b6fa:	e032      	b.n	800b762 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800b6fc:	7afb      	ldrb	r3, [r7, #11]
 800b6fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b702:	b2db      	uxtb	r3, r3
 800b704:	4619      	mov	r1, r3
 800b706:	68f8      	ldr	r0, [r7, #12]
 800b708:	f000 fa41 	bl	800bb8e <USBD_CoreFindEP>
 800b70c:	4603      	mov	r3, r0
 800b70e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b710:	7dbb      	ldrb	r3, [r7, #22]
 800b712:	2bff      	cmp	r3, #255	@ 0xff
 800b714:	d025      	beq.n	800b762 <USBD_LL_DataOutStage+0x16e>
 800b716:	7dbb      	ldrb	r3, [r7, #22]
 800b718:	2b00      	cmp	r3, #0
 800b71a:	d122      	bne.n	800b762 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b722:	b2db      	uxtb	r3, r3
 800b724:	2b03      	cmp	r3, #3
 800b726:	d117      	bne.n	800b758 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800b728:	7dba      	ldrb	r2, [r7, #22]
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	32ae      	adds	r2, #174	@ 0xae
 800b72e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b732:	699b      	ldr	r3, [r3, #24]
 800b734:	2b00      	cmp	r3, #0
 800b736:	d00f      	beq.n	800b758 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800b738:	7dba      	ldrb	r2, [r7, #22]
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800b740:	7dba      	ldrb	r2, [r7, #22]
 800b742:	68fb      	ldr	r3, [r7, #12]
 800b744:	32ae      	adds	r2, #174	@ 0xae
 800b746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b74a:	699b      	ldr	r3, [r3, #24]
 800b74c:	7afa      	ldrb	r2, [r7, #11]
 800b74e:	4611      	mov	r1, r2
 800b750:	68f8      	ldr	r0, [r7, #12]
 800b752:	4798      	blx	r3
 800b754:	4603      	mov	r3, r0
 800b756:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800b758:	7dfb      	ldrb	r3, [r7, #23]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d001      	beq.n	800b762 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800b75e:	7dfb      	ldrb	r3, [r7, #23]
 800b760:	e000      	b.n	800b764 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800b762:	2300      	movs	r3, #0
}
 800b764:	4618      	mov	r0, r3
 800b766:	3718      	adds	r7, #24
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}

0800b76c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800b76c:	b580      	push	{r7, lr}
 800b76e:	b086      	sub	sp, #24
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	460b      	mov	r3, r1
 800b776:	607a      	str	r2, [r7, #4]
 800b778:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800b77a:	7afb      	ldrb	r3, [r7, #11]
 800b77c:	2b00      	cmp	r3, #0
 800b77e:	d178      	bne.n	800b872 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	3314      	adds	r3, #20
 800b784:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800b786:	68fb      	ldr	r3, [r7, #12]
 800b788:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800b78c:	2b02      	cmp	r3, #2
 800b78e:	d163      	bne.n	800b858 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800b790:	693b      	ldr	r3, [r7, #16]
 800b792:	685b      	ldr	r3, [r3, #4]
 800b794:	693a      	ldr	r2, [r7, #16]
 800b796:	8992      	ldrh	r2, [r2, #12]
 800b798:	4293      	cmp	r3, r2
 800b79a:	d91c      	bls.n	800b7d6 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800b79c:	693b      	ldr	r3, [r7, #16]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	693a      	ldr	r2, [r7, #16]
 800b7a2:	8992      	ldrh	r2, [r2, #12]
 800b7a4:	1a9a      	subs	r2, r3, r2
 800b7a6:	693b      	ldr	r3, [r7, #16]
 800b7a8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	691b      	ldr	r3, [r3, #16]
 800b7ae:	693a      	ldr	r2, [r7, #16]
 800b7b0:	8992      	ldrh	r2, [r2, #12]
 800b7b2:	441a      	add	r2, r3
 800b7b4:	693b      	ldr	r3, [r7, #16]
 800b7b6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800b7b8:	693b      	ldr	r3, [r7, #16]
 800b7ba:	6919      	ldr	r1, [r3, #16]
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	685b      	ldr	r3, [r3, #4]
 800b7c0:	461a      	mov	r2, r3
 800b7c2:	68f8      	ldr	r0, [r7, #12]
 800b7c4:	f001 f8c2 	bl	800c94c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b7c8:	2300      	movs	r3, #0
 800b7ca:	2200      	movs	r2, #0
 800b7cc:	2100      	movs	r1, #0
 800b7ce:	68f8      	ldr	r0, [r7, #12]
 800b7d0:	f001 fda2 	bl	800d318 <USBD_LL_PrepareReceive>
 800b7d4:	e040      	b.n	800b858 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800b7d6:	693b      	ldr	r3, [r7, #16]
 800b7d8:	899b      	ldrh	r3, [r3, #12]
 800b7da:	461a      	mov	r2, r3
 800b7dc:	693b      	ldr	r3, [r7, #16]
 800b7de:	685b      	ldr	r3, [r3, #4]
 800b7e0:	429a      	cmp	r2, r3
 800b7e2:	d11c      	bne.n	800b81e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800b7e4:	693b      	ldr	r3, [r7, #16]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	693a      	ldr	r2, [r7, #16]
 800b7ea:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800b7ec:	4293      	cmp	r3, r2
 800b7ee:	d316      	bcc.n	800b81e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800b7f0:	693b      	ldr	r3, [r7, #16]
 800b7f2:	681a      	ldr	r2, [r3, #0]
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800b7fa:	429a      	cmp	r2, r3
 800b7fc:	d20f      	bcs.n	800b81e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800b7fe:	2200      	movs	r2, #0
 800b800:	2100      	movs	r1, #0
 800b802:	68f8      	ldr	r0, [r7, #12]
 800b804:	f001 f8a2 	bl	800c94c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800b808:	68fb      	ldr	r3, [r7, #12]
 800b80a:	2200      	movs	r2, #0
 800b80c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b810:	2300      	movs	r3, #0
 800b812:	2200      	movs	r2, #0
 800b814:	2100      	movs	r1, #0
 800b816:	68f8      	ldr	r0, [r7, #12]
 800b818:	f001 fd7e 	bl	800d318 <USBD_LL_PrepareReceive>
 800b81c:	e01c      	b.n	800b858 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b824:	b2db      	uxtb	r3, r3
 800b826:	2b03      	cmp	r3, #3
 800b828:	d10f      	bne.n	800b84a <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b830:	68db      	ldr	r3, [r3, #12]
 800b832:	2b00      	cmp	r3, #0
 800b834:	d009      	beq.n	800b84a <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	2200      	movs	r2, #0
 800b83a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b844:	68db      	ldr	r3, [r3, #12]
 800b846:	68f8      	ldr	r0, [r7, #12]
 800b848:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800b84a:	2180      	movs	r1, #128	@ 0x80
 800b84c:	68f8      	ldr	r0, [r7, #12]
 800b84e:	f001 fcb9 	bl	800d1c4 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800b852:	68f8      	ldr	r0, [r7, #12]
 800b854:	f001 f8d0 	bl	800c9f8 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800b858:	68fb      	ldr	r3, [r7, #12]
 800b85a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d03a      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800b862:	68f8      	ldr	r0, [r7, #12]
 800b864:	f7ff fe30 	bl	800b4c8 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	2200      	movs	r2, #0
 800b86c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800b870:	e032      	b.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800b872:	7afb      	ldrb	r3, [r7, #11]
 800b874:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	4619      	mov	r1, r3
 800b87c:	68f8      	ldr	r0, [r7, #12]
 800b87e:	f000 f986 	bl	800bb8e <USBD_CoreFindEP>
 800b882:	4603      	mov	r3, r0
 800b884:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800b886:	7dfb      	ldrb	r3, [r7, #23]
 800b888:	2bff      	cmp	r3, #255	@ 0xff
 800b88a:	d025      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
 800b88c:	7dfb      	ldrb	r3, [r7, #23]
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d122      	bne.n	800b8d8 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b892:	68fb      	ldr	r3, [r7, #12]
 800b894:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b898:	b2db      	uxtb	r3, r3
 800b89a:	2b03      	cmp	r3, #3
 800b89c:	d11c      	bne.n	800b8d8 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800b89e:	7dfa      	ldrb	r2, [r7, #23]
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	32ae      	adds	r2, #174	@ 0xae
 800b8a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8a8:	695b      	ldr	r3, [r3, #20]
 800b8aa:	2b00      	cmp	r3, #0
 800b8ac:	d014      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800b8ae:	7dfa      	ldrb	r2, [r7, #23]
 800b8b0:	68fb      	ldr	r3, [r7, #12]
 800b8b2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800b8b6:	7dfa      	ldrb	r2, [r7, #23]
 800b8b8:	68fb      	ldr	r3, [r7, #12]
 800b8ba:	32ae      	adds	r2, #174	@ 0xae
 800b8bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b8c0:	695b      	ldr	r3, [r3, #20]
 800b8c2:	7afa      	ldrb	r2, [r7, #11]
 800b8c4:	4611      	mov	r1, r2
 800b8c6:	68f8      	ldr	r0, [r7, #12]
 800b8c8:	4798      	blx	r3
 800b8ca:	4603      	mov	r3, r0
 800b8cc:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800b8ce:	7dbb      	ldrb	r3, [r7, #22]
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d001      	beq.n	800b8d8 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800b8d4:	7dbb      	ldrb	r3, [r7, #22]
 800b8d6:	e000      	b.n	800b8da <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800b8d8:	2300      	movs	r3, #0
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3718      	adds	r7, #24
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}

0800b8e2 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800b8e2:	b580      	push	{r7, lr}
 800b8e4:	b084      	sub	sp, #16
 800b8e6:	af00      	add	r7, sp, #0
 800b8e8:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800b8ea:	2300      	movs	r3, #0
 800b8ec:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	2200      	movs	r2, #0
 800b8fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	2200      	movs	r2, #0
 800b902:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800b90c:	687b      	ldr	r3, [r7, #4]
 800b90e:	2200      	movs	r2, #0
 800b910:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b91a:	2b00      	cmp	r3, #0
 800b91c:	d014      	beq.n	800b948 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800b91e:	687b      	ldr	r3, [r7, #4]
 800b920:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b924:	685b      	ldr	r3, [r3, #4]
 800b926:	2b00      	cmp	r3, #0
 800b928:	d00e      	beq.n	800b948 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	687a      	ldr	r2, [r7, #4]
 800b934:	6852      	ldr	r2, [r2, #4]
 800b936:	b2d2      	uxtb	r2, r2
 800b938:	4611      	mov	r1, r2
 800b93a:	6878      	ldr	r0, [r7, #4]
 800b93c:	4798      	blx	r3
 800b93e:	4603      	mov	r3, r0
 800b940:	2b00      	cmp	r3, #0
 800b942:	d001      	beq.n	800b948 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800b944:	2303      	movs	r3, #3
 800b946:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b948:	2340      	movs	r3, #64	@ 0x40
 800b94a:	2200      	movs	r2, #0
 800b94c:	2100      	movs	r1, #0
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f001 fbf3 	bl	800d13a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2201      	movs	r2, #1
 800b958:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	2240      	movs	r2, #64	@ 0x40
 800b960:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800b964:	2340      	movs	r3, #64	@ 0x40
 800b966:	2200      	movs	r2, #0
 800b968:	2180      	movs	r1, #128	@ 0x80
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f001 fbe5 	bl	800d13a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2201      	movs	r2, #1
 800b974:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	2240      	movs	r2, #64	@ 0x40
 800b97c:	841a      	strh	r2, [r3, #32]

  return ret;
 800b97e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b980:	4618      	mov	r0, r3
 800b982:	3710      	adds	r7, #16
 800b984:	46bd      	mov	sp, r7
 800b986:	bd80      	pop	{r7, pc}

0800b988 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800b988:	b480      	push	{r7}
 800b98a:	b083      	sub	sp, #12
 800b98c:	af00      	add	r7, sp, #0
 800b98e:	6078      	str	r0, [r7, #4]
 800b990:	460b      	mov	r3, r1
 800b992:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	78fa      	ldrb	r2, [r7, #3]
 800b998:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	370c      	adds	r7, #12
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9a6:	4770      	bx	lr

0800b9a8 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800b9a8:	b480      	push	{r7}
 800b9aa:	b083      	sub	sp, #12
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9b6:	b2db      	uxtb	r3, r3
 800b9b8:	2b04      	cmp	r3, #4
 800b9ba:	d006      	beq.n	800b9ca <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9c2:	b2da      	uxtb	r2, r3
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	2204      	movs	r2, #4
 800b9ce:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	370c      	adds	r7, #12
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr

0800b9e0 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800b9e0:	b480      	push	{r7}
 800b9e2:	b083      	sub	sp, #12
 800b9e4:	af00      	add	r7, sp, #0
 800b9e6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b9ee:	b2db      	uxtb	r3, r3
 800b9f0:	2b04      	cmp	r3, #4
 800b9f2:	d106      	bne.n	800ba02 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800b9fa:	b2da      	uxtb	r2, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800ba02:	2300      	movs	r3, #0
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	370c      	adds	r7, #12
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba0e:	4770      	bx	lr

0800ba10 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b082      	sub	sp, #8
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba1e:	b2db      	uxtb	r3, r3
 800ba20:	2b03      	cmp	r3, #3
 800ba22:	d110      	bne.n	800ba46 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d00b      	beq.n	800ba46 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba34:	69db      	ldr	r3, [r3, #28]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d005      	beq.n	800ba46 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba40:	69db      	ldr	r3, [r3, #28]
 800ba42:	6878      	ldr	r0, [r7, #4]
 800ba44:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ba46:	2300      	movs	r3, #0
}
 800ba48:	4618      	mov	r0, r3
 800ba4a:	3708      	adds	r7, #8
 800ba4c:	46bd      	mov	sp, r7
 800ba4e:	bd80      	pop	{r7, pc}

0800ba50 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ba50:	b580      	push	{r7, lr}
 800ba52:	b082      	sub	sp, #8
 800ba54:	af00      	add	r7, sp, #0
 800ba56:	6078      	str	r0, [r7, #4]
 800ba58:	460b      	mov	r3, r1
 800ba5a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ba5c:	687b      	ldr	r3, [r7, #4]
 800ba5e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba62:	687b      	ldr	r3, [r7, #4]
 800ba64:	32ae      	adds	r2, #174	@ 0xae
 800ba66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba6a:	2b00      	cmp	r3, #0
 800ba6c:	d101      	bne.n	800ba72 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ba6e:	2303      	movs	r3, #3
 800ba70:	e01c      	b.n	800baac <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ba78:	b2db      	uxtb	r3, r3
 800ba7a:	2b03      	cmp	r3, #3
 800ba7c:	d115      	bne.n	800baaa <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	32ae      	adds	r2, #174	@ 0xae
 800ba88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ba8c:	6a1b      	ldr	r3, [r3, #32]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d00b      	beq.n	800baaa <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	32ae      	adds	r2, #174	@ 0xae
 800ba9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baa0:	6a1b      	ldr	r3, [r3, #32]
 800baa2:	78fa      	ldrb	r2, [r7, #3]
 800baa4:	4611      	mov	r1, r2
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3708      	adds	r7, #8
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b082      	sub	sp, #8
 800bab8:	af00      	add	r7, sp, #0
 800baba:	6078      	str	r0, [r7, #4]
 800babc:	460b      	mov	r3, r1
 800babe:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bac6:	687b      	ldr	r3, [r7, #4]
 800bac8:	32ae      	adds	r2, #174	@ 0xae
 800baca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d101      	bne.n	800bad6 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bad2:	2303      	movs	r3, #3
 800bad4:	e01c      	b.n	800bb10 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bad6:	687b      	ldr	r3, [r7, #4]
 800bad8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800badc:	b2db      	uxtb	r3, r3
 800bade:	2b03      	cmp	r3, #3
 800bae0:	d115      	bne.n	800bb0e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bae2:	687b      	ldr	r3, [r7, #4]
 800bae4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	32ae      	adds	r2, #174	@ 0xae
 800baec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800baf0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800baf2:	2b00      	cmp	r3, #0
 800baf4:	d00b      	beq.n	800bb0e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	32ae      	adds	r2, #174	@ 0xae
 800bb00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bb04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bb06:	78fa      	ldrb	r2, [r7, #3]
 800bb08:	4611      	mov	r1, r2
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bb0e:	2300      	movs	r3, #0
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3708      	adds	r7, #8
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}

0800bb18 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800bb20:	2300      	movs	r3, #0
}
 800bb22:	4618      	mov	r0, r3
 800bb24:	370c      	adds	r7, #12
 800bb26:	46bd      	mov	sp, r7
 800bb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb2c:	4770      	bx	lr

0800bb2e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800bb2e:	b580      	push	{r7, lr}
 800bb30:	b084      	sub	sp, #16
 800bb32:	af00      	add	r7, sp, #0
 800bb34:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800bb36:	2300      	movs	r3, #0
 800bb38:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bb3a:	687b      	ldr	r3, [r7, #4]
 800bb3c:	2201      	movs	r2, #1
 800bb3e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d00e      	beq.n	800bb6a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bb52:	685b      	ldr	r3, [r3, #4]
 800bb54:	687a      	ldr	r2, [r7, #4]
 800bb56:	6852      	ldr	r2, [r2, #4]
 800bb58:	b2d2      	uxtb	r2, r2
 800bb5a:	4611      	mov	r1, r2
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	4798      	blx	r3
 800bb60:	4603      	mov	r3, r0
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d001      	beq.n	800bb6a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800bb66:	2303      	movs	r3, #3
 800bb68:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800bb6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb6c:	4618      	mov	r0, r3
 800bb6e:	3710      	adds	r7, #16
 800bb70:	46bd      	mov	sp, r7
 800bb72:	bd80      	pop	{r7, pc}

0800bb74 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb74:	b480      	push	{r7}
 800bb76:	b083      	sub	sp, #12
 800bb78:	af00      	add	r7, sp, #0
 800bb7a:	6078      	str	r0, [r7, #4]
 800bb7c:	460b      	mov	r3, r1
 800bb7e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb80:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb82:	4618      	mov	r0, r3
 800bb84:	370c      	adds	r7, #12
 800bb86:	46bd      	mov	sp, r7
 800bb88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb8c:	4770      	bx	lr

0800bb8e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800bb8e:	b480      	push	{r7}
 800bb90:	b083      	sub	sp, #12
 800bb92:	af00      	add	r7, sp, #0
 800bb94:	6078      	str	r0, [r7, #4]
 800bb96:	460b      	mov	r3, r1
 800bb98:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800bb9a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800bb9c:	4618      	mov	r0, r3
 800bb9e:	370c      	adds	r7, #12
 800bba0:	46bd      	mov	sp, r7
 800bba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bba6:	4770      	bx	lr

0800bba8 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800bba8:	b580      	push	{r7, lr}
 800bbaa:	b086      	sub	sp, #24
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	6078      	str	r0, [r7, #4]
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800bbb4:	687b      	ldr	r3, [r7, #4]
 800bbb6:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800bbbc:	2300      	movs	r3, #0
 800bbbe:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800bbc0:	68fb      	ldr	r3, [r7, #12]
 800bbc2:	885b      	ldrh	r3, [r3, #2]
 800bbc4:	b29b      	uxth	r3, r3
 800bbc6:	68fa      	ldr	r2, [r7, #12]
 800bbc8:	7812      	ldrb	r2, [r2, #0]
 800bbca:	4293      	cmp	r3, r2
 800bbcc:	d91f      	bls.n	800bc0e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	781b      	ldrb	r3, [r3, #0]
 800bbd2:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800bbd4:	e013      	b.n	800bbfe <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800bbd6:	f107 030a 	add.w	r3, r7, #10
 800bbda:	4619      	mov	r1, r3
 800bbdc:	6978      	ldr	r0, [r7, #20]
 800bbde:	f000 f81b 	bl	800bc18 <USBD_GetNextDesc>
 800bbe2:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800bbe4:	697b      	ldr	r3, [r7, #20]
 800bbe6:	785b      	ldrb	r3, [r3, #1]
 800bbe8:	2b05      	cmp	r3, #5
 800bbea:	d108      	bne.n	800bbfe <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800bbf0:	693b      	ldr	r3, [r7, #16]
 800bbf2:	789b      	ldrb	r3, [r3, #2]
 800bbf4:	78fa      	ldrb	r2, [r7, #3]
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	d008      	beq.n	800bc0c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800bbfe:	68fb      	ldr	r3, [r7, #12]
 800bc00:	885b      	ldrh	r3, [r3, #2]
 800bc02:	b29a      	uxth	r2, r3
 800bc04:	897b      	ldrh	r3, [r7, #10]
 800bc06:	429a      	cmp	r2, r3
 800bc08:	d8e5      	bhi.n	800bbd6 <USBD_GetEpDesc+0x2e>
 800bc0a:	e000      	b.n	800bc0e <USBD_GetEpDesc+0x66>
          break;
 800bc0c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800bc0e:	693b      	ldr	r3, [r7, #16]
}
 800bc10:	4618      	mov	r0, r3
 800bc12:	3718      	adds	r7, #24
 800bc14:	46bd      	mov	sp, r7
 800bc16:	bd80      	pop	{r7, pc}

0800bc18 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800bc18:	b480      	push	{r7}
 800bc1a:	b085      	sub	sp, #20
 800bc1c:	af00      	add	r7, sp, #0
 800bc1e:	6078      	str	r0, [r7, #4]
 800bc20:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800bc26:	683b      	ldr	r3, [r7, #0]
 800bc28:	881b      	ldrh	r3, [r3, #0]
 800bc2a:	68fa      	ldr	r2, [r7, #12]
 800bc2c:	7812      	ldrb	r2, [r2, #0]
 800bc2e:	4413      	add	r3, r2
 800bc30:	b29a      	uxth	r2, r3
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	4413      	add	r3, r2
 800bc40:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800bc42:	68fb      	ldr	r3, [r7, #12]
}
 800bc44:	4618      	mov	r0, r3
 800bc46:	3714      	adds	r7, #20
 800bc48:	46bd      	mov	sp, r7
 800bc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc4e:	4770      	bx	lr

0800bc50 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800bc50:	b480      	push	{r7}
 800bc52:	b087      	sub	sp, #28
 800bc54:	af00      	add	r7, sp, #0
 800bc56:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800bc5c:	697b      	ldr	r3, [r7, #20]
 800bc5e:	781b      	ldrb	r3, [r3, #0]
 800bc60:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800bc62:	697b      	ldr	r3, [r7, #20]
 800bc64:	3301      	adds	r3, #1
 800bc66:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800bc68:	697b      	ldr	r3, [r7, #20]
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800bc6e:	8a3b      	ldrh	r3, [r7, #16]
 800bc70:	021b      	lsls	r3, r3, #8
 800bc72:	b21a      	sxth	r2, r3
 800bc74:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800bc78:	4313      	orrs	r3, r2
 800bc7a:	b21b      	sxth	r3, r3
 800bc7c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800bc7e:	89fb      	ldrh	r3, [r7, #14]
}
 800bc80:	4618      	mov	r0, r3
 800bc82:	371c      	adds	r7, #28
 800bc84:	46bd      	mov	sp, r7
 800bc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8a:	4770      	bx	lr

0800bc8c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bc8c:	b580      	push	{r7, lr}
 800bc8e:	b084      	sub	sp, #16
 800bc90:	af00      	add	r7, sp, #0
 800bc92:	6078      	str	r0, [r7, #4]
 800bc94:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bc96:	2300      	movs	r3, #0
 800bc98:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	781b      	ldrb	r3, [r3, #0]
 800bc9e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bca2:	2b40      	cmp	r3, #64	@ 0x40
 800bca4:	d005      	beq.n	800bcb2 <USBD_StdDevReq+0x26>
 800bca6:	2b40      	cmp	r3, #64	@ 0x40
 800bca8:	d857      	bhi.n	800bd5a <USBD_StdDevReq+0xce>
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d00f      	beq.n	800bcce <USBD_StdDevReq+0x42>
 800bcae:	2b20      	cmp	r3, #32
 800bcb0:	d153      	bne.n	800bd5a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	32ae      	adds	r2, #174	@ 0xae
 800bcbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bcc0:	689b      	ldr	r3, [r3, #8]
 800bcc2:	6839      	ldr	r1, [r7, #0]
 800bcc4:	6878      	ldr	r0, [r7, #4]
 800bcc6:	4798      	blx	r3
 800bcc8:	4603      	mov	r3, r0
 800bcca:	73fb      	strb	r3, [r7, #15]
      break;
 800bccc:	e04a      	b.n	800bd64 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bcce:	683b      	ldr	r3, [r7, #0]
 800bcd0:	785b      	ldrb	r3, [r3, #1]
 800bcd2:	2b09      	cmp	r3, #9
 800bcd4:	d83b      	bhi.n	800bd4e <USBD_StdDevReq+0xc2>
 800bcd6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcdc <USBD_StdDevReq+0x50>)
 800bcd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcdc:	0800bd31 	.word	0x0800bd31
 800bce0:	0800bd45 	.word	0x0800bd45
 800bce4:	0800bd4f 	.word	0x0800bd4f
 800bce8:	0800bd3b 	.word	0x0800bd3b
 800bcec:	0800bd4f 	.word	0x0800bd4f
 800bcf0:	0800bd0f 	.word	0x0800bd0f
 800bcf4:	0800bd05 	.word	0x0800bd05
 800bcf8:	0800bd4f 	.word	0x0800bd4f
 800bcfc:	0800bd27 	.word	0x0800bd27
 800bd00:	0800bd19 	.word	0x0800bd19
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800bd04:	6839      	ldr	r1, [r7, #0]
 800bd06:	6878      	ldr	r0, [r7, #4]
 800bd08:	f000 fa3e 	bl	800c188 <USBD_GetDescriptor>
          break;
 800bd0c:	e024      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800bd0e:	6839      	ldr	r1, [r7, #0]
 800bd10:	6878      	ldr	r0, [r7, #4]
 800bd12:	f000 fba3 	bl	800c45c <USBD_SetAddress>
          break;
 800bd16:	e01f      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800bd18:	6839      	ldr	r1, [r7, #0]
 800bd1a:	6878      	ldr	r0, [r7, #4]
 800bd1c:	f000 fbe2 	bl	800c4e4 <USBD_SetConfig>
 800bd20:	4603      	mov	r3, r0
 800bd22:	73fb      	strb	r3, [r7, #15]
          break;
 800bd24:	e018      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800bd26:	6839      	ldr	r1, [r7, #0]
 800bd28:	6878      	ldr	r0, [r7, #4]
 800bd2a:	f000 fc85 	bl	800c638 <USBD_GetConfig>
          break;
 800bd2e:	e013      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800bd30:	6839      	ldr	r1, [r7, #0]
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 fcb6 	bl	800c6a4 <USBD_GetStatus>
          break;
 800bd38:	e00e      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800bd3a:	6839      	ldr	r1, [r7, #0]
 800bd3c:	6878      	ldr	r0, [r7, #4]
 800bd3e:	f000 fce5 	bl	800c70c <USBD_SetFeature>
          break;
 800bd42:	e009      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800bd44:	6839      	ldr	r1, [r7, #0]
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f000 fd09 	bl	800c75e <USBD_ClrFeature>
          break;
 800bd4c:	e004      	b.n	800bd58 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800bd4e:	6839      	ldr	r1, [r7, #0]
 800bd50:	6878      	ldr	r0, [r7, #4]
 800bd52:	f000 fd60 	bl	800c816 <USBD_CtlError>
          break;
 800bd56:	bf00      	nop
      }
      break;
 800bd58:	e004      	b.n	800bd64 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800bd5a:	6839      	ldr	r1, [r7, #0]
 800bd5c:	6878      	ldr	r0, [r7, #4]
 800bd5e:	f000 fd5a 	bl	800c816 <USBD_CtlError>
      break;
 800bd62:	bf00      	nop
  }

  return ret;
 800bd64:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd66:	4618      	mov	r0, r3
 800bd68:	3710      	adds	r7, #16
 800bd6a:	46bd      	mov	sp, r7
 800bd6c:	bd80      	pop	{r7, pc}
 800bd6e:	bf00      	nop

0800bd70 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b084      	sub	sp, #16
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd7e:	683b      	ldr	r3, [r7, #0]
 800bd80:	781b      	ldrb	r3, [r3, #0]
 800bd82:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800bd86:	2b40      	cmp	r3, #64	@ 0x40
 800bd88:	d005      	beq.n	800bd96 <USBD_StdItfReq+0x26>
 800bd8a:	2b40      	cmp	r3, #64	@ 0x40
 800bd8c:	d852      	bhi.n	800be34 <USBD_StdItfReq+0xc4>
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d001      	beq.n	800bd96 <USBD_StdItfReq+0x26>
 800bd92:	2b20      	cmp	r3, #32
 800bd94:	d14e      	bne.n	800be34 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd9c:	b2db      	uxtb	r3, r3
 800bd9e:	3b01      	subs	r3, #1
 800bda0:	2b02      	cmp	r3, #2
 800bda2:	d840      	bhi.n	800be26 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	889b      	ldrh	r3, [r3, #4]
 800bda8:	b2db      	uxtb	r3, r3
 800bdaa:	2b01      	cmp	r3, #1
 800bdac:	d836      	bhi.n	800be1c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800bdae:	683b      	ldr	r3, [r7, #0]
 800bdb0:	889b      	ldrh	r3, [r3, #4]
 800bdb2:	b2db      	uxtb	r3, r3
 800bdb4:	4619      	mov	r1, r3
 800bdb6:	6878      	ldr	r0, [r7, #4]
 800bdb8:	f7ff fedc 	bl	800bb74 <USBD_CoreFindIF>
 800bdbc:	4603      	mov	r3, r0
 800bdbe:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bdc0:	7bbb      	ldrb	r3, [r7, #14]
 800bdc2:	2bff      	cmp	r3, #255	@ 0xff
 800bdc4:	d01d      	beq.n	800be02 <USBD_StdItfReq+0x92>
 800bdc6:	7bbb      	ldrb	r3, [r7, #14]
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d11a      	bne.n	800be02 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800bdcc:	7bba      	ldrb	r2, [r7, #14]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	32ae      	adds	r2, #174	@ 0xae
 800bdd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdd6:	689b      	ldr	r3, [r3, #8]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d00f      	beq.n	800bdfc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800bddc:	7bba      	ldrb	r2, [r7, #14]
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bde4:	7bba      	ldrb	r2, [r7, #14]
 800bde6:	687b      	ldr	r3, [r7, #4]
 800bde8:	32ae      	adds	r2, #174	@ 0xae
 800bdea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdee:	689b      	ldr	r3, [r3, #8]
 800bdf0:	6839      	ldr	r1, [r7, #0]
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	4798      	blx	r3
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800bdfa:	e004      	b.n	800be06 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800bdfc:	2303      	movs	r3, #3
 800bdfe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800be00:	e001      	b.n	800be06 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800be02:	2303      	movs	r3, #3
 800be04:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800be06:	683b      	ldr	r3, [r7, #0]
 800be08:	88db      	ldrh	r3, [r3, #6]
 800be0a:	2b00      	cmp	r3, #0
 800be0c:	d110      	bne.n	800be30 <USBD_StdItfReq+0xc0>
 800be0e:	7bfb      	ldrb	r3, [r7, #15]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d10d      	bne.n	800be30 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f000 fddc 	bl	800c9d2 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800be1a:	e009      	b.n	800be30 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800be1c:	6839      	ldr	r1, [r7, #0]
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f000 fcf9 	bl	800c816 <USBD_CtlError>
          break;
 800be24:	e004      	b.n	800be30 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800be26:	6839      	ldr	r1, [r7, #0]
 800be28:	6878      	ldr	r0, [r7, #4]
 800be2a:	f000 fcf4 	bl	800c816 <USBD_CtlError>
          break;
 800be2e:	e000      	b.n	800be32 <USBD_StdItfReq+0xc2>
          break;
 800be30:	bf00      	nop
      }
      break;
 800be32:	e004      	b.n	800be3e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800be34:	6839      	ldr	r1, [r7, #0]
 800be36:	6878      	ldr	r0, [r7, #4]
 800be38:	f000 fced 	bl	800c816 <USBD_CtlError>
      break;
 800be3c:	bf00      	nop
  }

  return ret;
 800be3e:	7bfb      	ldrb	r3, [r7, #15]
}
 800be40:	4618      	mov	r0, r3
 800be42:	3710      	adds	r7, #16
 800be44:	46bd      	mov	sp, r7
 800be46:	bd80      	pop	{r7, pc}

0800be48 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800be48:	b580      	push	{r7, lr}
 800be4a:	b084      	sub	sp, #16
 800be4c:	af00      	add	r7, sp, #0
 800be4e:	6078      	str	r0, [r7, #4]
 800be50:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800be52:	2300      	movs	r3, #0
 800be54:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800be56:	683b      	ldr	r3, [r7, #0]
 800be58:	889b      	ldrh	r3, [r3, #4]
 800be5a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be5c:	683b      	ldr	r3, [r7, #0]
 800be5e:	781b      	ldrb	r3, [r3, #0]
 800be60:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800be64:	2b40      	cmp	r3, #64	@ 0x40
 800be66:	d007      	beq.n	800be78 <USBD_StdEPReq+0x30>
 800be68:	2b40      	cmp	r3, #64	@ 0x40
 800be6a:	f200 8181 	bhi.w	800c170 <USBD_StdEPReq+0x328>
 800be6e:	2b00      	cmp	r3, #0
 800be70:	d02a      	beq.n	800bec8 <USBD_StdEPReq+0x80>
 800be72:	2b20      	cmp	r3, #32
 800be74:	f040 817c 	bne.w	800c170 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800be78:	7bbb      	ldrb	r3, [r7, #14]
 800be7a:	4619      	mov	r1, r3
 800be7c:	6878      	ldr	r0, [r7, #4]
 800be7e:	f7ff fe86 	bl	800bb8e <USBD_CoreFindEP>
 800be82:	4603      	mov	r3, r0
 800be84:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800be86:	7b7b      	ldrb	r3, [r7, #13]
 800be88:	2bff      	cmp	r3, #255	@ 0xff
 800be8a:	f000 8176 	beq.w	800c17a <USBD_StdEPReq+0x332>
 800be8e:	7b7b      	ldrb	r3, [r7, #13]
 800be90:	2b00      	cmp	r3, #0
 800be92:	f040 8172 	bne.w	800c17a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800be96:	7b7a      	ldrb	r2, [r7, #13]
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800be9e:	7b7a      	ldrb	r2, [r7, #13]
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	32ae      	adds	r2, #174	@ 0xae
 800bea4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bea8:	689b      	ldr	r3, [r3, #8]
 800beaa:	2b00      	cmp	r3, #0
 800beac:	f000 8165 	beq.w	800c17a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800beb0:	7b7a      	ldrb	r2, [r7, #13]
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	32ae      	adds	r2, #174	@ 0xae
 800beb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800beba:	689b      	ldr	r3, [r3, #8]
 800bebc:	6839      	ldr	r1, [r7, #0]
 800bebe:	6878      	ldr	r0, [r7, #4]
 800bec0:	4798      	blx	r3
 800bec2:	4603      	mov	r3, r0
 800bec4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800bec6:	e158      	b.n	800c17a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800bec8:	683b      	ldr	r3, [r7, #0]
 800beca:	785b      	ldrb	r3, [r3, #1]
 800becc:	2b03      	cmp	r3, #3
 800bece:	d008      	beq.n	800bee2 <USBD_StdEPReq+0x9a>
 800bed0:	2b03      	cmp	r3, #3
 800bed2:	f300 8147 	bgt.w	800c164 <USBD_StdEPReq+0x31c>
 800bed6:	2b00      	cmp	r3, #0
 800bed8:	f000 809b 	beq.w	800c012 <USBD_StdEPReq+0x1ca>
 800bedc:	2b01      	cmp	r3, #1
 800bede:	d03c      	beq.n	800bf5a <USBD_StdEPReq+0x112>
 800bee0:	e140      	b.n	800c164 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800bee2:	687b      	ldr	r3, [r7, #4]
 800bee4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	2b02      	cmp	r3, #2
 800beec:	d002      	beq.n	800bef4 <USBD_StdEPReq+0xac>
 800beee:	2b03      	cmp	r3, #3
 800bef0:	d016      	beq.n	800bf20 <USBD_StdEPReq+0xd8>
 800bef2:	e02c      	b.n	800bf4e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bef4:	7bbb      	ldrb	r3, [r7, #14]
 800bef6:	2b00      	cmp	r3, #0
 800bef8:	d00d      	beq.n	800bf16 <USBD_StdEPReq+0xce>
 800befa:	7bbb      	ldrb	r3, [r7, #14]
 800befc:	2b80      	cmp	r3, #128	@ 0x80
 800befe:	d00a      	beq.n	800bf16 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf00:	7bbb      	ldrb	r3, [r7, #14]
 800bf02:	4619      	mov	r1, r3
 800bf04:	6878      	ldr	r0, [r7, #4]
 800bf06:	f001 f95d 	bl	800d1c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf0a:	2180      	movs	r1, #128	@ 0x80
 800bf0c:	6878      	ldr	r0, [r7, #4]
 800bf0e:	f001 f959 	bl	800d1c4 <USBD_LL_StallEP>
 800bf12:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf14:	e020      	b.n	800bf58 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800bf16:	6839      	ldr	r1, [r7, #0]
 800bf18:	6878      	ldr	r0, [r7, #4]
 800bf1a:	f000 fc7c 	bl	800c816 <USBD_CtlError>
              break;
 800bf1e:	e01b      	b.n	800bf58 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf20:	683b      	ldr	r3, [r7, #0]
 800bf22:	885b      	ldrh	r3, [r3, #2]
 800bf24:	2b00      	cmp	r3, #0
 800bf26:	d10e      	bne.n	800bf46 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800bf28:	7bbb      	ldrb	r3, [r7, #14]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d00b      	beq.n	800bf46 <USBD_StdEPReq+0xfe>
 800bf2e:	7bbb      	ldrb	r3, [r7, #14]
 800bf30:	2b80      	cmp	r3, #128	@ 0x80
 800bf32:	d008      	beq.n	800bf46 <USBD_StdEPReq+0xfe>
 800bf34:	683b      	ldr	r3, [r7, #0]
 800bf36:	88db      	ldrh	r3, [r3, #6]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d104      	bne.n	800bf46 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf3c:	7bbb      	ldrb	r3, [r7, #14]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	6878      	ldr	r0, [r7, #4]
 800bf42:	f001 f93f 	bl	800d1c4 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800bf46:	6878      	ldr	r0, [r7, #4]
 800bf48:	f000 fd43 	bl	800c9d2 <USBD_CtlSendStatus>

              break;
 800bf4c:	e004      	b.n	800bf58 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800bf4e:	6839      	ldr	r1, [r7, #0]
 800bf50:	6878      	ldr	r0, [r7, #4]
 800bf52:	f000 fc60 	bl	800c816 <USBD_CtlError>
              break;
 800bf56:	bf00      	nop
          }
          break;
 800bf58:	e109      	b.n	800c16e <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800bf5a:	687b      	ldr	r3, [r7, #4]
 800bf5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf60:	b2db      	uxtb	r3, r3
 800bf62:	2b02      	cmp	r3, #2
 800bf64:	d002      	beq.n	800bf6c <USBD_StdEPReq+0x124>
 800bf66:	2b03      	cmp	r3, #3
 800bf68:	d016      	beq.n	800bf98 <USBD_StdEPReq+0x150>
 800bf6a:	e04b      	b.n	800c004 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800bf6c:	7bbb      	ldrb	r3, [r7, #14]
 800bf6e:	2b00      	cmp	r3, #0
 800bf70:	d00d      	beq.n	800bf8e <USBD_StdEPReq+0x146>
 800bf72:	7bbb      	ldrb	r3, [r7, #14]
 800bf74:	2b80      	cmp	r3, #128	@ 0x80
 800bf76:	d00a      	beq.n	800bf8e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800bf78:	7bbb      	ldrb	r3, [r7, #14]
 800bf7a:	4619      	mov	r1, r3
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f001 f921 	bl	800d1c4 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800bf82:	2180      	movs	r1, #128	@ 0x80
 800bf84:	6878      	ldr	r0, [r7, #4]
 800bf86:	f001 f91d 	bl	800d1c4 <USBD_LL_StallEP>
 800bf8a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800bf8c:	e040      	b.n	800c010 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800bf8e:	6839      	ldr	r1, [r7, #0]
 800bf90:	6878      	ldr	r0, [r7, #4]
 800bf92:	f000 fc40 	bl	800c816 <USBD_CtlError>
              break;
 800bf96:	e03b      	b.n	800c010 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800bf98:	683b      	ldr	r3, [r7, #0]
 800bf9a:	885b      	ldrh	r3, [r3, #2]
 800bf9c:	2b00      	cmp	r3, #0
 800bf9e:	d136      	bne.n	800c00e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800bfa0:	7bbb      	ldrb	r3, [r7, #14]
 800bfa2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d004      	beq.n	800bfb4 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800bfaa:	7bbb      	ldrb	r3, [r7, #14]
 800bfac:	4619      	mov	r1, r3
 800bfae:	6878      	ldr	r0, [r7, #4]
 800bfb0:	f001 f927 	bl	800d202 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800bfb4:	6878      	ldr	r0, [r7, #4]
 800bfb6:	f000 fd0c 	bl	800c9d2 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800bfba:	7bbb      	ldrb	r3, [r7, #14]
 800bfbc:	4619      	mov	r1, r3
 800bfbe:	6878      	ldr	r0, [r7, #4]
 800bfc0:	f7ff fde5 	bl	800bb8e <USBD_CoreFindEP>
 800bfc4:	4603      	mov	r3, r0
 800bfc6:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bfc8:	7b7b      	ldrb	r3, [r7, #13]
 800bfca:	2bff      	cmp	r3, #255	@ 0xff
 800bfcc:	d01f      	beq.n	800c00e <USBD_StdEPReq+0x1c6>
 800bfce:	7b7b      	ldrb	r3, [r7, #13]
 800bfd0:	2b00      	cmp	r3, #0
 800bfd2:	d11c      	bne.n	800c00e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800bfd4:	7b7a      	ldrb	r2, [r7, #13]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800bfdc:	7b7a      	ldrb	r2, [r7, #13]
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	32ae      	adds	r2, #174	@ 0xae
 800bfe2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfe6:	689b      	ldr	r3, [r3, #8]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d010      	beq.n	800c00e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800bfec:	7b7a      	ldrb	r2, [r7, #13]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	32ae      	adds	r2, #174	@ 0xae
 800bff2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff6:	689b      	ldr	r3, [r3, #8]
 800bff8:	6839      	ldr	r1, [r7, #0]
 800bffa:	6878      	ldr	r0, [r7, #4]
 800bffc:	4798      	blx	r3
 800bffe:	4603      	mov	r3, r0
 800c000:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c002:	e004      	b.n	800c00e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c004:	6839      	ldr	r1, [r7, #0]
 800c006:	6878      	ldr	r0, [r7, #4]
 800c008:	f000 fc05 	bl	800c816 <USBD_CtlError>
              break;
 800c00c:	e000      	b.n	800c010 <USBD_StdEPReq+0x1c8>
              break;
 800c00e:	bf00      	nop
          }
          break;
 800c010:	e0ad      	b.n	800c16e <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c018:	b2db      	uxtb	r3, r3
 800c01a:	2b02      	cmp	r3, #2
 800c01c:	d002      	beq.n	800c024 <USBD_StdEPReq+0x1dc>
 800c01e:	2b03      	cmp	r3, #3
 800c020:	d033      	beq.n	800c08a <USBD_StdEPReq+0x242>
 800c022:	e099      	b.n	800c158 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c024:	7bbb      	ldrb	r3, [r7, #14]
 800c026:	2b00      	cmp	r3, #0
 800c028:	d007      	beq.n	800c03a <USBD_StdEPReq+0x1f2>
 800c02a:	7bbb      	ldrb	r3, [r7, #14]
 800c02c:	2b80      	cmp	r3, #128	@ 0x80
 800c02e:	d004      	beq.n	800c03a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c030:	6839      	ldr	r1, [r7, #0]
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 fbef 	bl	800c816 <USBD_CtlError>
                break;
 800c038:	e093      	b.n	800c162 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c03a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c03e:	2b00      	cmp	r3, #0
 800c040:	da0b      	bge.n	800c05a <USBD_StdEPReq+0x212>
 800c042:	7bbb      	ldrb	r3, [r7, #14]
 800c044:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c048:	4613      	mov	r3, r2
 800c04a:	009b      	lsls	r3, r3, #2
 800c04c:	4413      	add	r3, r2
 800c04e:	009b      	lsls	r3, r3, #2
 800c050:	3310      	adds	r3, #16
 800c052:	687a      	ldr	r2, [r7, #4]
 800c054:	4413      	add	r3, r2
 800c056:	3304      	adds	r3, #4
 800c058:	e00b      	b.n	800c072 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c05a:	7bbb      	ldrb	r3, [r7, #14]
 800c05c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c060:	4613      	mov	r3, r2
 800c062:	009b      	lsls	r3, r3, #2
 800c064:	4413      	add	r3, r2
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c06c:	687a      	ldr	r2, [r7, #4]
 800c06e:	4413      	add	r3, r2
 800c070:	3304      	adds	r3, #4
 800c072:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c074:	68bb      	ldr	r3, [r7, #8]
 800c076:	2200      	movs	r2, #0
 800c078:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c07a:	68bb      	ldr	r3, [r7, #8]
 800c07c:	330e      	adds	r3, #14
 800c07e:	2202      	movs	r2, #2
 800c080:	4619      	mov	r1, r3
 800c082:	6878      	ldr	r0, [r7, #4]
 800c084:	f000 fc44 	bl	800c910 <USBD_CtlSendData>
              break;
 800c088:	e06b      	b.n	800c162 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c08a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	da11      	bge.n	800c0b6 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c092:	7bbb      	ldrb	r3, [r7, #14]
 800c094:	f003 020f 	and.w	r2, r3, #15
 800c098:	6879      	ldr	r1, [r7, #4]
 800c09a:	4613      	mov	r3, r2
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	4413      	add	r3, r2
 800c0a0:	009b      	lsls	r3, r3, #2
 800c0a2:	440b      	add	r3, r1
 800c0a4:	3323      	adds	r3, #35	@ 0x23
 800c0a6:	781b      	ldrb	r3, [r3, #0]
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d117      	bne.n	800c0dc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c0ac:	6839      	ldr	r1, [r7, #0]
 800c0ae:	6878      	ldr	r0, [r7, #4]
 800c0b0:	f000 fbb1 	bl	800c816 <USBD_CtlError>
                  break;
 800c0b4:	e055      	b.n	800c162 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c0b6:	7bbb      	ldrb	r3, [r7, #14]
 800c0b8:	f003 020f 	and.w	r2, r3, #15
 800c0bc:	6879      	ldr	r1, [r7, #4]
 800c0be:	4613      	mov	r3, r2
 800c0c0:	009b      	lsls	r3, r3, #2
 800c0c2:	4413      	add	r3, r2
 800c0c4:	009b      	lsls	r3, r3, #2
 800c0c6:	440b      	add	r3, r1
 800c0c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c0cc:	781b      	ldrb	r3, [r3, #0]
 800c0ce:	2b00      	cmp	r3, #0
 800c0d0:	d104      	bne.n	800c0dc <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c0d2:	6839      	ldr	r1, [r7, #0]
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f000 fb9e 	bl	800c816 <USBD_CtlError>
                  break;
 800c0da:	e042      	b.n	800c162 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c0dc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	da0b      	bge.n	800c0fc <USBD_StdEPReq+0x2b4>
 800c0e4:	7bbb      	ldrb	r3, [r7, #14]
 800c0e6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c0ea:	4613      	mov	r3, r2
 800c0ec:	009b      	lsls	r3, r3, #2
 800c0ee:	4413      	add	r3, r2
 800c0f0:	009b      	lsls	r3, r3, #2
 800c0f2:	3310      	adds	r3, #16
 800c0f4:	687a      	ldr	r2, [r7, #4]
 800c0f6:	4413      	add	r3, r2
 800c0f8:	3304      	adds	r3, #4
 800c0fa:	e00b      	b.n	800c114 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c0fc:	7bbb      	ldrb	r3, [r7, #14]
 800c0fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c102:	4613      	mov	r3, r2
 800c104:	009b      	lsls	r3, r3, #2
 800c106:	4413      	add	r3, r2
 800c108:	009b      	lsls	r3, r3, #2
 800c10a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c10e:	687a      	ldr	r2, [r7, #4]
 800c110:	4413      	add	r3, r2
 800c112:	3304      	adds	r3, #4
 800c114:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c116:	7bbb      	ldrb	r3, [r7, #14]
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d002      	beq.n	800c122 <USBD_StdEPReq+0x2da>
 800c11c:	7bbb      	ldrb	r3, [r7, #14]
 800c11e:	2b80      	cmp	r3, #128	@ 0x80
 800c120:	d103      	bne.n	800c12a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c122:	68bb      	ldr	r3, [r7, #8]
 800c124:	2200      	movs	r2, #0
 800c126:	739a      	strb	r2, [r3, #14]
 800c128:	e00e      	b.n	800c148 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c12a:	7bbb      	ldrb	r3, [r7, #14]
 800c12c:	4619      	mov	r1, r3
 800c12e:	6878      	ldr	r0, [r7, #4]
 800c130:	f001 f886 	bl	800d240 <USBD_LL_IsStallEP>
 800c134:	4603      	mov	r3, r0
 800c136:	2b00      	cmp	r3, #0
 800c138:	d003      	beq.n	800c142 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c13a:	68bb      	ldr	r3, [r7, #8]
 800c13c:	2201      	movs	r2, #1
 800c13e:	739a      	strb	r2, [r3, #14]
 800c140:	e002      	b.n	800c148 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c142:	68bb      	ldr	r3, [r7, #8]
 800c144:	2200      	movs	r2, #0
 800c146:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c148:	68bb      	ldr	r3, [r7, #8]
 800c14a:	330e      	adds	r3, #14
 800c14c:	2202      	movs	r2, #2
 800c14e:	4619      	mov	r1, r3
 800c150:	6878      	ldr	r0, [r7, #4]
 800c152:	f000 fbdd 	bl	800c910 <USBD_CtlSendData>
              break;
 800c156:	e004      	b.n	800c162 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c158:	6839      	ldr	r1, [r7, #0]
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 fb5b 	bl	800c816 <USBD_CtlError>
              break;
 800c160:	bf00      	nop
          }
          break;
 800c162:	e004      	b.n	800c16e <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c164:	6839      	ldr	r1, [r7, #0]
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 fb55 	bl	800c816 <USBD_CtlError>
          break;
 800c16c:	bf00      	nop
      }
      break;
 800c16e:	e005      	b.n	800c17c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c170:	6839      	ldr	r1, [r7, #0]
 800c172:	6878      	ldr	r0, [r7, #4]
 800c174:	f000 fb4f 	bl	800c816 <USBD_CtlError>
      break;
 800c178:	e000      	b.n	800c17c <USBD_StdEPReq+0x334>
      break;
 800c17a:	bf00      	nop
  }

  return ret;
 800c17c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c17e:	4618      	mov	r0, r3
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
	...

0800c188 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c188:	b580      	push	{r7, lr}
 800c18a:	b084      	sub	sp, #16
 800c18c:	af00      	add	r7, sp, #0
 800c18e:	6078      	str	r0, [r7, #4]
 800c190:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c192:	2300      	movs	r3, #0
 800c194:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c196:	2300      	movs	r3, #0
 800c198:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c19a:	2300      	movs	r3, #0
 800c19c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c19e:	683b      	ldr	r3, [r7, #0]
 800c1a0:	885b      	ldrh	r3, [r3, #2]
 800c1a2:	0a1b      	lsrs	r3, r3, #8
 800c1a4:	b29b      	uxth	r3, r3
 800c1a6:	3b01      	subs	r3, #1
 800c1a8:	2b06      	cmp	r3, #6
 800c1aa:	f200 8128 	bhi.w	800c3fe <USBD_GetDescriptor+0x276>
 800c1ae:	a201      	add	r2, pc, #4	@ (adr r2, 800c1b4 <USBD_GetDescriptor+0x2c>)
 800c1b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1b4:	0800c1d1 	.word	0x0800c1d1
 800c1b8:	0800c1e9 	.word	0x0800c1e9
 800c1bc:	0800c229 	.word	0x0800c229
 800c1c0:	0800c3ff 	.word	0x0800c3ff
 800c1c4:	0800c3ff 	.word	0x0800c3ff
 800c1c8:	0800c39f 	.word	0x0800c39f
 800c1cc:	0800c3cb 	.word	0x0800c3cb
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c1d0:	687b      	ldr	r3, [r7, #4]
 800c1d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c1d6:	681b      	ldr	r3, [r3, #0]
 800c1d8:	687a      	ldr	r2, [r7, #4]
 800c1da:	7c12      	ldrb	r2, [r2, #16]
 800c1dc:	f107 0108 	add.w	r1, r7, #8
 800c1e0:	4610      	mov	r0, r2
 800c1e2:	4798      	blx	r3
 800c1e4:	60f8      	str	r0, [r7, #12]
      break;
 800c1e6:	e112      	b.n	800c40e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	7c1b      	ldrb	r3, [r3, #16]
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d10d      	bne.n	800c20c <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c1f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1f8:	f107 0208 	add.w	r2, r7, #8
 800c1fc:	4610      	mov	r0, r2
 800c1fe:	4798      	blx	r3
 800c200:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	3301      	adds	r3, #1
 800c206:	2202      	movs	r2, #2
 800c208:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c20a:	e100      	b.n	800c40e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c20c:	687b      	ldr	r3, [r7, #4]
 800c20e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c214:	f107 0208 	add.w	r2, r7, #8
 800c218:	4610      	mov	r0, r2
 800c21a:	4798      	blx	r3
 800c21c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c21e:	68fb      	ldr	r3, [r7, #12]
 800c220:	3301      	adds	r3, #1
 800c222:	2202      	movs	r2, #2
 800c224:	701a      	strb	r2, [r3, #0]
      break;
 800c226:	e0f2      	b.n	800c40e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c228:	683b      	ldr	r3, [r7, #0]
 800c22a:	885b      	ldrh	r3, [r3, #2]
 800c22c:	b2db      	uxtb	r3, r3
 800c22e:	2b05      	cmp	r3, #5
 800c230:	f200 80ac 	bhi.w	800c38c <USBD_GetDescriptor+0x204>
 800c234:	a201      	add	r2, pc, #4	@ (adr r2, 800c23c <USBD_GetDescriptor+0xb4>)
 800c236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c23a:	bf00      	nop
 800c23c:	0800c255 	.word	0x0800c255
 800c240:	0800c289 	.word	0x0800c289
 800c244:	0800c2bd 	.word	0x0800c2bd
 800c248:	0800c2f1 	.word	0x0800c2f1
 800c24c:	0800c325 	.word	0x0800c325
 800c250:	0800c359 	.word	0x0800c359
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c25a:	685b      	ldr	r3, [r3, #4]
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d00b      	beq.n	800c278 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	687a      	ldr	r2, [r7, #4]
 800c26a:	7c12      	ldrb	r2, [r2, #16]
 800c26c:	f107 0108 	add.w	r1, r7, #8
 800c270:	4610      	mov	r0, r2
 800c272:	4798      	blx	r3
 800c274:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c276:	e091      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c278:	6839      	ldr	r1, [r7, #0]
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	f000 facb 	bl	800c816 <USBD_CtlError>
            err++;
 800c280:	7afb      	ldrb	r3, [r7, #11]
 800c282:	3301      	adds	r3, #1
 800c284:	72fb      	strb	r3, [r7, #11]
          break;
 800c286:	e089      	b.n	800c39c <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c28e:	689b      	ldr	r3, [r3, #8]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d00b      	beq.n	800c2ac <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c29a:	689b      	ldr	r3, [r3, #8]
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	7c12      	ldrb	r2, [r2, #16]
 800c2a0:	f107 0108 	add.w	r1, r7, #8
 800c2a4:	4610      	mov	r0, r2
 800c2a6:	4798      	blx	r3
 800c2a8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2aa:	e077      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2ac:	6839      	ldr	r1, [r7, #0]
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f000 fab1 	bl	800c816 <USBD_CtlError>
            err++;
 800c2b4:	7afb      	ldrb	r3, [r7, #11]
 800c2b6:	3301      	adds	r3, #1
 800c2b8:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ba:	e06f      	b.n	800c39c <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2c2:	68db      	ldr	r3, [r3, #12]
 800c2c4:	2b00      	cmp	r3, #0
 800c2c6:	d00b      	beq.n	800c2e0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2ce:	68db      	ldr	r3, [r3, #12]
 800c2d0:	687a      	ldr	r2, [r7, #4]
 800c2d2:	7c12      	ldrb	r2, [r2, #16]
 800c2d4:	f107 0108 	add.w	r1, r7, #8
 800c2d8:	4610      	mov	r0, r2
 800c2da:	4798      	blx	r3
 800c2dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c2de:	e05d      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c2e0:	6839      	ldr	r1, [r7, #0]
 800c2e2:	6878      	ldr	r0, [r7, #4]
 800c2e4:	f000 fa97 	bl	800c816 <USBD_CtlError>
            err++;
 800c2e8:	7afb      	ldrb	r3, [r7, #11]
 800c2ea:	3301      	adds	r3, #1
 800c2ec:	72fb      	strb	r3, [r7, #11]
          break;
 800c2ee:	e055      	b.n	800c39c <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c2f6:	691b      	ldr	r3, [r3, #16]
 800c2f8:	2b00      	cmp	r3, #0
 800c2fa:	d00b      	beq.n	800c314 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c2fc:	687b      	ldr	r3, [r7, #4]
 800c2fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c302:	691b      	ldr	r3, [r3, #16]
 800c304:	687a      	ldr	r2, [r7, #4]
 800c306:	7c12      	ldrb	r2, [r2, #16]
 800c308:	f107 0108 	add.w	r1, r7, #8
 800c30c:	4610      	mov	r0, r2
 800c30e:	4798      	blx	r3
 800c310:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c312:	e043      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c314:	6839      	ldr	r1, [r7, #0]
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fa7d 	bl	800c816 <USBD_CtlError>
            err++;
 800c31c:	7afb      	ldrb	r3, [r7, #11]
 800c31e:	3301      	adds	r3, #1
 800c320:	72fb      	strb	r3, [r7, #11]
          break;
 800c322:	e03b      	b.n	800c39c <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c32a:	695b      	ldr	r3, [r3, #20]
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d00b      	beq.n	800c348 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c330:	687b      	ldr	r3, [r7, #4]
 800c332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c336:	695b      	ldr	r3, [r3, #20]
 800c338:	687a      	ldr	r2, [r7, #4]
 800c33a:	7c12      	ldrb	r2, [r2, #16]
 800c33c:	f107 0108 	add.w	r1, r7, #8
 800c340:	4610      	mov	r0, r2
 800c342:	4798      	blx	r3
 800c344:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c346:	e029      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c348:	6839      	ldr	r1, [r7, #0]
 800c34a:	6878      	ldr	r0, [r7, #4]
 800c34c:	f000 fa63 	bl	800c816 <USBD_CtlError>
            err++;
 800c350:	7afb      	ldrb	r3, [r7, #11]
 800c352:	3301      	adds	r3, #1
 800c354:	72fb      	strb	r3, [r7, #11]
          break;
 800c356:	e021      	b.n	800c39c <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c358:	687b      	ldr	r3, [r7, #4]
 800c35a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c35e:	699b      	ldr	r3, [r3, #24]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00b      	beq.n	800c37c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c36a:	699b      	ldr	r3, [r3, #24]
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	7c12      	ldrb	r2, [r2, #16]
 800c370:	f107 0108 	add.w	r1, r7, #8
 800c374:	4610      	mov	r0, r2
 800c376:	4798      	blx	r3
 800c378:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c37a:	e00f      	b.n	800c39c <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c37c:	6839      	ldr	r1, [r7, #0]
 800c37e:	6878      	ldr	r0, [r7, #4]
 800c380:	f000 fa49 	bl	800c816 <USBD_CtlError>
            err++;
 800c384:	7afb      	ldrb	r3, [r7, #11]
 800c386:	3301      	adds	r3, #1
 800c388:	72fb      	strb	r3, [r7, #11]
          break;
 800c38a:	e007      	b.n	800c39c <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c38c:	6839      	ldr	r1, [r7, #0]
 800c38e:	6878      	ldr	r0, [r7, #4]
 800c390:	f000 fa41 	bl	800c816 <USBD_CtlError>
          err++;
 800c394:	7afb      	ldrb	r3, [r7, #11]
 800c396:	3301      	adds	r3, #1
 800c398:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c39a:	bf00      	nop
      }
      break;
 800c39c:	e037      	b.n	800c40e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	7c1b      	ldrb	r3, [r3, #16]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	d109      	bne.n	800c3ba <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3ae:	f107 0208 	add.w	r2, r7, #8
 800c3b2:	4610      	mov	r0, r2
 800c3b4:	4798      	blx	r3
 800c3b6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3b8:	e029      	b.n	800c40e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c3ba:	6839      	ldr	r1, [r7, #0]
 800c3bc:	6878      	ldr	r0, [r7, #4]
 800c3be:	f000 fa2a 	bl	800c816 <USBD_CtlError>
        err++;
 800c3c2:	7afb      	ldrb	r3, [r7, #11]
 800c3c4:	3301      	adds	r3, #1
 800c3c6:	72fb      	strb	r3, [r7, #11]
      break;
 800c3c8:	e021      	b.n	800c40e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	7c1b      	ldrb	r3, [r3, #16]
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	d10d      	bne.n	800c3ee <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c3d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3da:	f107 0208 	add.w	r2, r7, #8
 800c3de:	4610      	mov	r0, r2
 800c3e0:	4798      	blx	r3
 800c3e2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	3301      	adds	r3, #1
 800c3e8:	2207      	movs	r2, #7
 800c3ea:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c3ec:	e00f      	b.n	800c40e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c3ee:	6839      	ldr	r1, [r7, #0]
 800c3f0:	6878      	ldr	r0, [r7, #4]
 800c3f2:	f000 fa10 	bl	800c816 <USBD_CtlError>
        err++;
 800c3f6:	7afb      	ldrb	r3, [r7, #11]
 800c3f8:	3301      	adds	r3, #1
 800c3fa:	72fb      	strb	r3, [r7, #11]
      break;
 800c3fc:	e007      	b.n	800c40e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c3fe:	6839      	ldr	r1, [r7, #0]
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 fa08 	bl	800c816 <USBD_CtlError>
      err++;
 800c406:	7afb      	ldrb	r3, [r7, #11]
 800c408:	3301      	adds	r3, #1
 800c40a:	72fb      	strb	r3, [r7, #11]
      break;
 800c40c:	bf00      	nop
  }

  if (err != 0U)
 800c40e:	7afb      	ldrb	r3, [r7, #11]
 800c410:	2b00      	cmp	r3, #0
 800c412:	d11e      	bne.n	800c452 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	88db      	ldrh	r3, [r3, #6]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d016      	beq.n	800c44a <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c41c:	893b      	ldrh	r3, [r7, #8]
 800c41e:	2b00      	cmp	r3, #0
 800c420:	d00e      	beq.n	800c440 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	88da      	ldrh	r2, [r3, #6]
 800c426:	893b      	ldrh	r3, [r7, #8]
 800c428:	4293      	cmp	r3, r2
 800c42a:	bf28      	it	cs
 800c42c:	4613      	movcs	r3, r2
 800c42e:	b29b      	uxth	r3, r3
 800c430:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c432:	893b      	ldrh	r3, [r7, #8]
 800c434:	461a      	mov	r2, r3
 800c436:	68f9      	ldr	r1, [r7, #12]
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f000 fa69 	bl	800c910 <USBD_CtlSendData>
 800c43e:	e009      	b.n	800c454 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c440:	6839      	ldr	r1, [r7, #0]
 800c442:	6878      	ldr	r0, [r7, #4]
 800c444:	f000 f9e7 	bl	800c816 <USBD_CtlError>
 800c448:	e004      	b.n	800c454 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c44a:	6878      	ldr	r0, [r7, #4]
 800c44c:	f000 fac1 	bl	800c9d2 <USBD_CtlSendStatus>
 800c450:	e000      	b.n	800c454 <USBD_GetDescriptor+0x2cc>
    return;
 800c452:	bf00      	nop
  }
}
 800c454:	3710      	adds	r7, #16
 800c456:	46bd      	mov	sp, r7
 800c458:	bd80      	pop	{r7, pc}
 800c45a:	bf00      	nop

0800c45c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b084      	sub	sp, #16
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
 800c464:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	889b      	ldrh	r3, [r3, #4]
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d131      	bne.n	800c4d2 <USBD_SetAddress+0x76>
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	88db      	ldrh	r3, [r3, #6]
 800c472:	2b00      	cmp	r3, #0
 800c474:	d12d      	bne.n	800c4d2 <USBD_SetAddress+0x76>
 800c476:	683b      	ldr	r3, [r7, #0]
 800c478:	885b      	ldrh	r3, [r3, #2]
 800c47a:	2b7f      	cmp	r3, #127	@ 0x7f
 800c47c:	d829      	bhi.n	800c4d2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c47e:	683b      	ldr	r3, [r7, #0]
 800c480:	885b      	ldrh	r3, [r3, #2]
 800c482:	b2db      	uxtb	r3, r3
 800c484:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c488:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c490:	b2db      	uxtb	r3, r3
 800c492:	2b03      	cmp	r3, #3
 800c494:	d104      	bne.n	800c4a0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c496:	6839      	ldr	r1, [r7, #0]
 800c498:	6878      	ldr	r0, [r7, #4]
 800c49a:	f000 f9bc 	bl	800c816 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c49e:	e01d      	b.n	800c4dc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	7bfa      	ldrb	r2, [r7, #15]
 800c4a4:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c4a8:	7bfb      	ldrb	r3, [r7, #15]
 800c4aa:	4619      	mov	r1, r3
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f000 fef3 	bl	800d298 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c4b2:	6878      	ldr	r0, [r7, #4]
 800c4b4:	f000 fa8d 	bl	800c9d2 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c4b8:	7bfb      	ldrb	r3, [r7, #15]
 800c4ba:	2b00      	cmp	r3, #0
 800c4bc:	d004      	beq.n	800c4c8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	2202      	movs	r2, #2
 800c4c2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4c6:	e009      	b.n	800c4dc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2201      	movs	r2, #1
 800c4cc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c4d0:	e004      	b.n	800c4dc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c4d2:	6839      	ldr	r1, [r7, #0]
 800c4d4:	6878      	ldr	r0, [r7, #4]
 800c4d6:	f000 f99e 	bl	800c816 <USBD_CtlError>
  }
}
 800c4da:	bf00      	nop
 800c4dc:	bf00      	nop
 800c4de:	3710      	adds	r7, #16
 800c4e0:	46bd      	mov	sp, r7
 800c4e2:	bd80      	pop	{r7, pc}

0800c4e4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c4e4:	b580      	push	{r7, lr}
 800c4e6:	b084      	sub	sp, #16
 800c4e8:	af00      	add	r7, sp, #0
 800c4ea:	6078      	str	r0, [r7, #4]
 800c4ec:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c4ee:	2300      	movs	r3, #0
 800c4f0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c4f2:	683b      	ldr	r3, [r7, #0]
 800c4f4:	885b      	ldrh	r3, [r3, #2]
 800c4f6:	b2da      	uxtb	r2, r3
 800c4f8:	4b4e      	ldr	r3, [pc, #312]	@ (800c634 <USBD_SetConfig+0x150>)
 800c4fa:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c4fc:	4b4d      	ldr	r3, [pc, #308]	@ (800c634 <USBD_SetConfig+0x150>)
 800c4fe:	781b      	ldrb	r3, [r3, #0]
 800c500:	2b01      	cmp	r3, #1
 800c502:	d905      	bls.n	800c510 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c504:	6839      	ldr	r1, [r7, #0]
 800c506:	6878      	ldr	r0, [r7, #4]
 800c508:	f000 f985 	bl	800c816 <USBD_CtlError>
    return USBD_FAIL;
 800c50c:	2303      	movs	r3, #3
 800c50e:	e08c      	b.n	800c62a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c516:	b2db      	uxtb	r3, r3
 800c518:	2b02      	cmp	r3, #2
 800c51a:	d002      	beq.n	800c522 <USBD_SetConfig+0x3e>
 800c51c:	2b03      	cmp	r3, #3
 800c51e:	d029      	beq.n	800c574 <USBD_SetConfig+0x90>
 800c520:	e075      	b.n	800c60e <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800c522:	4b44      	ldr	r3, [pc, #272]	@ (800c634 <USBD_SetConfig+0x150>)
 800c524:	781b      	ldrb	r3, [r3, #0]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d020      	beq.n	800c56c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800c52a:	4b42      	ldr	r3, [pc, #264]	@ (800c634 <USBD_SetConfig+0x150>)
 800c52c:	781b      	ldrb	r3, [r3, #0]
 800c52e:	461a      	mov	r2, r3
 800c530:	687b      	ldr	r3, [r7, #4]
 800c532:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c534:	4b3f      	ldr	r3, [pc, #252]	@ (800c634 <USBD_SetConfig+0x150>)
 800c536:	781b      	ldrb	r3, [r3, #0]
 800c538:	4619      	mov	r1, r3
 800c53a:	6878      	ldr	r0, [r7, #4]
 800c53c:	f7fe ffcf 	bl	800b4de <USBD_SetClassConfig>
 800c540:	4603      	mov	r3, r0
 800c542:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800c544:	7bfb      	ldrb	r3, [r7, #15]
 800c546:	2b00      	cmp	r3, #0
 800c548:	d008      	beq.n	800c55c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800c54a:	6839      	ldr	r1, [r7, #0]
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f000 f962 	bl	800c816 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	2202      	movs	r2, #2
 800c556:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c55a:	e065      	b.n	800c628 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c55c:	6878      	ldr	r0, [r7, #4]
 800c55e:	f000 fa38 	bl	800c9d2 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2203      	movs	r2, #3
 800c566:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c56a:	e05d      	b.n	800c628 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c56c:	6878      	ldr	r0, [r7, #4]
 800c56e:	f000 fa30 	bl	800c9d2 <USBD_CtlSendStatus>
      break;
 800c572:	e059      	b.n	800c628 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800c574:	4b2f      	ldr	r3, [pc, #188]	@ (800c634 <USBD_SetConfig+0x150>)
 800c576:	781b      	ldrb	r3, [r3, #0]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d112      	bne.n	800c5a2 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	2202      	movs	r2, #2
 800c580:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800c584:	4b2b      	ldr	r3, [pc, #172]	@ (800c634 <USBD_SetConfig+0x150>)
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	461a      	mov	r2, r3
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c58e:	4b29      	ldr	r3, [pc, #164]	@ (800c634 <USBD_SetConfig+0x150>)
 800c590:	781b      	ldrb	r3, [r3, #0]
 800c592:	4619      	mov	r1, r3
 800c594:	6878      	ldr	r0, [r7, #4]
 800c596:	f7fe ffbe 	bl	800b516 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800c59a:	6878      	ldr	r0, [r7, #4]
 800c59c:	f000 fa19 	bl	800c9d2 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800c5a0:	e042      	b.n	800c628 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800c5a2:	4b24      	ldr	r3, [pc, #144]	@ (800c634 <USBD_SetConfig+0x150>)
 800c5a4:	781b      	ldrb	r3, [r3, #0]
 800c5a6:	461a      	mov	r2, r3
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	429a      	cmp	r2, r3
 800c5ae:	d02a      	beq.n	800c606 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	b2db      	uxtb	r3, r3
 800c5b6:	4619      	mov	r1, r3
 800c5b8:	6878      	ldr	r0, [r7, #4]
 800c5ba:	f7fe ffac 	bl	800b516 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800c5be:	4b1d      	ldr	r3, [pc, #116]	@ (800c634 <USBD_SetConfig+0x150>)
 800c5c0:	781b      	ldrb	r3, [r3, #0]
 800c5c2:	461a      	mov	r2, r3
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800c5c8:	4b1a      	ldr	r3, [pc, #104]	@ (800c634 <USBD_SetConfig+0x150>)
 800c5ca:	781b      	ldrb	r3, [r3, #0]
 800c5cc:	4619      	mov	r1, r3
 800c5ce:	6878      	ldr	r0, [r7, #4]
 800c5d0:	f7fe ff85 	bl	800b4de <USBD_SetClassConfig>
 800c5d4:	4603      	mov	r3, r0
 800c5d6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800c5d8:	7bfb      	ldrb	r3, [r7, #15]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d00f      	beq.n	800c5fe <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800c5de:	6839      	ldr	r1, [r7, #0]
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f000 f918 	bl	800c816 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	685b      	ldr	r3, [r3, #4]
 800c5ea:	b2db      	uxtb	r3, r3
 800c5ec:	4619      	mov	r1, r3
 800c5ee:	6878      	ldr	r0, [r7, #4]
 800c5f0:	f7fe ff91 	bl	800b516 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	2202      	movs	r2, #2
 800c5f8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800c5fc:	e014      	b.n	800c628 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800c5fe:	6878      	ldr	r0, [r7, #4]
 800c600:	f000 f9e7 	bl	800c9d2 <USBD_CtlSendStatus>
      break;
 800c604:	e010      	b.n	800c628 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f000 f9e3 	bl	800c9d2 <USBD_CtlSendStatus>
      break;
 800c60c:	e00c      	b.n	800c628 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800c60e:	6839      	ldr	r1, [r7, #0]
 800c610:	6878      	ldr	r0, [r7, #4]
 800c612:	f000 f900 	bl	800c816 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800c616:	4b07      	ldr	r3, [pc, #28]	@ (800c634 <USBD_SetConfig+0x150>)
 800c618:	781b      	ldrb	r3, [r3, #0]
 800c61a:	4619      	mov	r1, r3
 800c61c:	6878      	ldr	r0, [r7, #4]
 800c61e:	f7fe ff7a 	bl	800b516 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800c622:	2303      	movs	r3, #3
 800c624:	73fb      	strb	r3, [r7, #15]
      break;
 800c626:	bf00      	nop
  }

  return ret;
 800c628:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}
 800c632:	bf00      	nop
 800c634:	20000738 	.word	0x20000738

0800c638 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b082      	sub	sp, #8
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	6078      	str	r0, [r7, #4]
 800c640:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	88db      	ldrh	r3, [r3, #6]
 800c646:	2b01      	cmp	r3, #1
 800c648:	d004      	beq.n	800c654 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800c64a:	6839      	ldr	r1, [r7, #0]
 800c64c:	6878      	ldr	r0, [r7, #4]
 800c64e:	f000 f8e2 	bl	800c816 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800c652:	e023      	b.n	800c69c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c65a:	b2db      	uxtb	r3, r3
 800c65c:	2b02      	cmp	r3, #2
 800c65e:	dc02      	bgt.n	800c666 <USBD_GetConfig+0x2e>
 800c660:	2b00      	cmp	r3, #0
 800c662:	dc03      	bgt.n	800c66c <USBD_GetConfig+0x34>
 800c664:	e015      	b.n	800c692 <USBD_GetConfig+0x5a>
 800c666:	2b03      	cmp	r3, #3
 800c668:	d00b      	beq.n	800c682 <USBD_GetConfig+0x4a>
 800c66a:	e012      	b.n	800c692 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	2200      	movs	r2, #0
 800c670:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	3308      	adds	r3, #8
 800c676:	2201      	movs	r2, #1
 800c678:	4619      	mov	r1, r3
 800c67a:	6878      	ldr	r0, [r7, #4]
 800c67c:	f000 f948 	bl	800c910 <USBD_CtlSendData>
        break;
 800c680:	e00c      	b.n	800c69c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	3304      	adds	r3, #4
 800c686:	2201      	movs	r2, #1
 800c688:	4619      	mov	r1, r3
 800c68a:	6878      	ldr	r0, [r7, #4]
 800c68c:	f000 f940 	bl	800c910 <USBD_CtlSendData>
        break;
 800c690:	e004      	b.n	800c69c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800c692:	6839      	ldr	r1, [r7, #0]
 800c694:	6878      	ldr	r0, [r7, #4]
 800c696:	f000 f8be 	bl	800c816 <USBD_CtlError>
        break;
 800c69a:	bf00      	nop
}
 800c69c:	bf00      	nop
 800c69e:	3708      	adds	r7, #8
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	bd80      	pop	{r7, pc}

0800c6a4 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
 800c6ac:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c6b4:	b2db      	uxtb	r3, r3
 800c6b6:	3b01      	subs	r3, #1
 800c6b8:	2b02      	cmp	r3, #2
 800c6ba:	d81e      	bhi.n	800c6fa <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800c6bc:	683b      	ldr	r3, [r7, #0]
 800c6be:	88db      	ldrh	r3, [r3, #6]
 800c6c0:	2b02      	cmp	r3, #2
 800c6c2:	d004      	beq.n	800c6ce <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800c6c4:	6839      	ldr	r1, [r7, #0]
 800c6c6:	6878      	ldr	r0, [r7, #4]
 800c6c8:	f000 f8a5 	bl	800c816 <USBD_CtlError>
        break;
 800c6cc:	e01a      	b.n	800c704 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	2201      	movs	r2, #1
 800c6d2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	d005      	beq.n	800c6ea <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	68db      	ldr	r3, [r3, #12]
 800c6e2:	f043 0202 	orr.w	r2, r3, #2
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	330c      	adds	r3, #12
 800c6ee:	2202      	movs	r2, #2
 800c6f0:	4619      	mov	r1, r3
 800c6f2:	6878      	ldr	r0, [r7, #4]
 800c6f4:	f000 f90c 	bl	800c910 <USBD_CtlSendData>
      break;
 800c6f8:	e004      	b.n	800c704 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800c6fa:	6839      	ldr	r1, [r7, #0]
 800c6fc:	6878      	ldr	r0, [r7, #4]
 800c6fe:	f000 f88a 	bl	800c816 <USBD_CtlError>
      break;
 800c702:	bf00      	nop
  }
}
 800c704:	bf00      	nop
 800c706:	3708      	adds	r7, #8
 800c708:	46bd      	mov	sp, r7
 800c70a:	bd80      	pop	{r7, pc}

0800c70c <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c70c:	b580      	push	{r7, lr}
 800c70e:	b082      	sub	sp, #8
 800c710:	af00      	add	r7, sp, #0
 800c712:	6078      	str	r0, [r7, #4]
 800c714:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c716:	683b      	ldr	r3, [r7, #0]
 800c718:	885b      	ldrh	r3, [r3, #2]
 800c71a:	2b01      	cmp	r3, #1
 800c71c:	d107      	bne.n	800c72e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	2201      	movs	r2, #1
 800c722:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f000 f953 	bl	800c9d2 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800c72c:	e013      	b.n	800c756 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	885b      	ldrh	r3, [r3, #2]
 800c732:	2b02      	cmp	r3, #2
 800c734:	d10b      	bne.n	800c74e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800c736:	683b      	ldr	r3, [r7, #0]
 800c738:	889b      	ldrh	r3, [r3, #4]
 800c73a:	0a1b      	lsrs	r3, r3, #8
 800c73c:	b29b      	uxth	r3, r3
 800c73e:	b2da      	uxtb	r2, r3
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 f943 	bl	800c9d2 <USBD_CtlSendStatus>
}
 800c74c:	e003      	b.n	800c756 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800c74e:	6839      	ldr	r1, [r7, #0]
 800c750:	6878      	ldr	r0, [r7, #4]
 800c752:	f000 f860 	bl	800c816 <USBD_CtlError>
}
 800c756:	bf00      	nop
 800c758:	3708      	adds	r7, #8
 800c75a:	46bd      	mov	sp, r7
 800c75c:	bd80      	pop	{r7, pc}

0800c75e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c75e:	b580      	push	{r7, lr}
 800c760:	b082      	sub	sp, #8
 800c762:	af00      	add	r7, sp, #0
 800c764:	6078      	str	r0, [r7, #4]
 800c766:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c76e:	b2db      	uxtb	r3, r3
 800c770:	3b01      	subs	r3, #1
 800c772:	2b02      	cmp	r3, #2
 800c774:	d80b      	bhi.n	800c78e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800c776:	683b      	ldr	r3, [r7, #0]
 800c778:	885b      	ldrh	r3, [r3, #2]
 800c77a:	2b01      	cmp	r3, #1
 800c77c:	d10c      	bne.n	800c798 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2200      	movs	r2, #0
 800c782:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800c786:	6878      	ldr	r0, [r7, #4]
 800c788:	f000 f923 	bl	800c9d2 <USBD_CtlSendStatus>
      }
      break;
 800c78c:	e004      	b.n	800c798 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800c78e:	6839      	ldr	r1, [r7, #0]
 800c790:	6878      	ldr	r0, [r7, #4]
 800c792:	f000 f840 	bl	800c816 <USBD_CtlError>
      break;
 800c796:	e000      	b.n	800c79a <USBD_ClrFeature+0x3c>
      break;
 800c798:	bf00      	nop
  }
}
 800c79a:	bf00      	nop
 800c79c:	3708      	adds	r7, #8
 800c79e:	46bd      	mov	sp, r7
 800c7a0:	bd80      	pop	{r7, pc}

0800c7a2 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800c7a2:	b580      	push	{r7, lr}
 800c7a4:	b084      	sub	sp, #16
 800c7a6:	af00      	add	r7, sp, #0
 800c7a8:	6078      	str	r0, [r7, #4]
 800c7aa:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800c7ac:	683b      	ldr	r3, [r7, #0]
 800c7ae:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800c7b0:	68fb      	ldr	r3, [r7, #12]
 800c7b2:	781a      	ldrb	r2, [r3, #0]
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	3301      	adds	r3, #1
 800c7bc:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800c7be:	68fb      	ldr	r3, [r7, #12]
 800c7c0:	781a      	ldrb	r2, [r3, #0]
 800c7c2:	687b      	ldr	r3, [r7, #4]
 800c7c4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800c7c6:	68fb      	ldr	r3, [r7, #12]
 800c7c8:	3301      	adds	r3, #1
 800c7ca:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800c7cc:	68f8      	ldr	r0, [r7, #12]
 800c7ce:	f7ff fa3f 	bl	800bc50 <SWAPBYTE>
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	461a      	mov	r2, r3
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	3301      	adds	r3, #1
 800c7de:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800c7e6:	68f8      	ldr	r0, [r7, #12]
 800c7e8:	f7ff fa32 	bl	800bc50 <SWAPBYTE>
 800c7ec:	4603      	mov	r3, r0
 800c7ee:	461a      	mov	r2, r3
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	3301      	adds	r3, #1
 800c7f8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	3301      	adds	r3, #1
 800c7fe:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800c800:	68f8      	ldr	r0, [r7, #12]
 800c802:	f7ff fa25 	bl	800bc50 <SWAPBYTE>
 800c806:	4603      	mov	r3, r0
 800c808:	461a      	mov	r2, r3
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	80da      	strh	r2, [r3, #6]
}
 800c80e:	bf00      	nop
 800c810:	3710      	adds	r7, #16
 800c812:	46bd      	mov	sp, r7
 800c814:	bd80      	pop	{r7, pc}

0800c816 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c816:	b580      	push	{r7, lr}
 800c818:	b082      	sub	sp, #8
 800c81a:	af00      	add	r7, sp, #0
 800c81c:	6078      	str	r0, [r7, #4]
 800c81e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800c820:	2180      	movs	r1, #128	@ 0x80
 800c822:	6878      	ldr	r0, [r7, #4]
 800c824:	f000 fcce 	bl	800d1c4 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800c828:	2100      	movs	r1, #0
 800c82a:	6878      	ldr	r0, [r7, #4]
 800c82c:	f000 fcca 	bl	800d1c4 <USBD_LL_StallEP>
}
 800c830:	bf00      	nop
 800c832:	3708      	adds	r7, #8
 800c834:	46bd      	mov	sp, r7
 800c836:	bd80      	pop	{r7, pc}

0800c838 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800c838:	b580      	push	{r7, lr}
 800c83a:	b086      	sub	sp, #24
 800c83c:	af00      	add	r7, sp, #0
 800c83e:	60f8      	str	r0, [r7, #12]
 800c840:	60b9      	str	r1, [r7, #8]
 800c842:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800c844:	2300      	movs	r3, #0
 800c846:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	2b00      	cmp	r3, #0
 800c84c:	d042      	beq.n	800c8d4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800c84e:	68fb      	ldr	r3, [r7, #12]
 800c850:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800c852:	6938      	ldr	r0, [r7, #16]
 800c854:	f000 f842 	bl	800c8dc <USBD_GetLen>
 800c858:	4603      	mov	r3, r0
 800c85a:	3301      	adds	r3, #1
 800c85c:	005b      	lsls	r3, r3, #1
 800c85e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c862:	d808      	bhi.n	800c876 <USBD_GetString+0x3e>
 800c864:	6938      	ldr	r0, [r7, #16]
 800c866:	f000 f839 	bl	800c8dc <USBD_GetLen>
 800c86a:	4603      	mov	r3, r0
 800c86c:	3301      	adds	r3, #1
 800c86e:	b29b      	uxth	r3, r3
 800c870:	005b      	lsls	r3, r3, #1
 800c872:	b29a      	uxth	r2, r3
 800c874:	e001      	b.n	800c87a <USBD_GetString+0x42>
 800c876:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800c87e:	7dfb      	ldrb	r3, [r7, #23]
 800c880:	68ba      	ldr	r2, [r7, #8]
 800c882:	4413      	add	r3, r2
 800c884:	687a      	ldr	r2, [r7, #4]
 800c886:	7812      	ldrb	r2, [r2, #0]
 800c888:	701a      	strb	r2, [r3, #0]
  idx++;
 800c88a:	7dfb      	ldrb	r3, [r7, #23]
 800c88c:	3301      	adds	r3, #1
 800c88e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800c890:	7dfb      	ldrb	r3, [r7, #23]
 800c892:	68ba      	ldr	r2, [r7, #8]
 800c894:	4413      	add	r3, r2
 800c896:	2203      	movs	r2, #3
 800c898:	701a      	strb	r2, [r3, #0]
  idx++;
 800c89a:	7dfb      	ldrb	r3, [r7, #23]
 800c89c:	3301      	adds	r3, #1
 800c89e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800c8a0:	e013      	b.n	800c8ca <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800c8a2:	7dfb      	ldrb	r3, [r7, #23]
 800c8a4:	68ba      	ldr	r2, [r7, #8]
 800c8a6:	4413      	add	r3, r2
 800c8a8:	693a      	ldr	r2, [r7, #16]
 800c8aa:	7812      	ldrb	r2, [r2, #0]
 800c8ac:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800c8ae:	693b      	ldr	r3, [r7, #16]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	613b      	str	r3, [r7, #16]
    idx++;
 800c8b4:	7dfb      	ldrb	r3, [r7, #23]
 800c8b6:	3301      	adds	r3, #1
 800c8b8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800c8ba:	7dfb      	ldrb	r3, [r7, #23]
 800c8bc:	68ba      	ldr	r2, [r7, #8]
 800c8be:	4413      	add	r3, r2
 800c8c0:	2200      	movs	r2, #0
 800c8c2:	701a      	strb	r2, [r3, #0]
    idx++;
 800c8c4:	7dfb      	ldrb	r3, [r7, #23]
 800c8c6:	3301      	adds	r3, #1
 800c8c8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800c8ca:	693b      	ldr	r3, [r7, #16]
 800c8cc:	781b      	ldrb	r3, [r3, #0]
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	d1e7      	bne.n	800c8a2 <USBD_GetString+0x6a>
 800c8d2:	e000      	b.n	800c8d6 <USBD_GetString+0x9e>
    return;
 800c8d4:	bf00      	nop
  }
}
 800c8d6:	3718      	adds	r7, #24
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}

0800c8dc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800c8dc:	b480      	push	{r7}
 800c8de:	b085      	sub	sp, #20
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800c8e4:	2300      	movs	r3, #0
 800c8e6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800c8ec:	e005      	b.n	800c8fa <USBD_GetLen+0x1e>
  {
    len++;
 800c8ee:	7bfb      	ldrb	r3, [r7, #15]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800c8f4:	68bb      	ldr	r3, [r7, #8]
 800c8f6:	3301      	adds	r3, #1
 800c8f8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800c8fa:	68bb      	ldr	r3, [r7, #8]
 800c8fc:	781b      	ldrb	r3, [r3, #0]
 800c8fe:	2b00      	cmp	r3, #0
 800c900:	d1f5      	bne.n	800c8ee <USBD_GetLen+0x12>
  }

  return len;
 800c902:	7bfb      	ldrb	r3, [r7, #15]
}
 800c904:	4618      	mov	r0, r3
 800c906:	3714      	adds	r7, #20
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr

0800c910 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800c910:	b580      	push	{r7, lr}
 800c912:	b084      	sub	sp, #16
 800c914:	af00      	add	r7, sp, #0
 800c916:	60f8      	str	r0, [r7, #12]
 800c918:	60b9      	str	r1, [r7, #8]
 800c91a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800c91c:	68fb      	ldr	r3, [r7, #12]
 800c91e:	2202      	movs	r2, #2
 800c920:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	687a      	ldr	r2, [r7, #4]
 800c928:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	68ba      	ldr	r2, [r7, #8]
 800c92e:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	687a      	ldr	r2, [r7, #4]
 800c934:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c936:	687b      	ldr	r3, [r7, #4]
 800c938:	68ba      	ldr	r2, [r7, #8]
 800c93a:	2100      	movs	r1, #0
 800c93c:	68f8      	ldr	r0, [r7, #12]
 800c93e:	f000 fcca 	bl	800d2d6 <USBD_LL_Transmit>

  return USBD_OK;
 800c942:	2300      	movs	r3, #0
}
 800c944:	4618      	mov	r0, r3
 800c946:	3710      	adds	r7, #16
 800c948:	46bd      	mov	sp, r7
 800c94a:	bd80      	pop	{r7, pc}

0800c94c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800c94c:	b580      	push	{r7, lr}
 800c94e:	b084      	sub	sp, #16
 800c950:	af00      	add	r7, sp, #0
 800c952:	60f8      	str	r0, [r7, #12]
 800c954:	60b9      	str	r1, [r7, #8]
 800c956:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800c958:	687b      	ldr	r3, [r7, #4]
 800c95a:	68ba      	ldr	r2, [r7, #8]
 800c95c:	2100      	movs	r1, #0
 800c95e:	68f8      	ldr	r0, [r7, #12]
 800c960:	f000 fcb9 	bl	800d2d6 <USBD_LL_Transmit>

  return USBD_OK;
 800c964:	2300      	movs	r3, #0
}
 800c966:	4618      	mov	r0, r3
 800c968:	3710      	adds	r7, #16
 800c96a:	46bd      	mov	sp, r7
 800c96c:	bd80      	pop	{r7, pc}

0800c96e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800c96e:	b580      	push	{r7, lr}
 800c970:	b084      	sub	sp, #16
 800c972:	af00      	add	r7, sp, #0
 800c974:	60f8      	str	r0, [r7, #12]
 800c976:	60b9      	str	r1, [r7, #8]
 800c978:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800c97a:	68fb      	ldr	r3, [r7, #12]
 800c97c:	2203      	movs	r2, #3
 800c97e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	687a      	ldr	r2, [r7, #4]
 800c986:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800c98a:	68fb      	ldr	r3, [r7, #12]
 800c98c:	68ba      	ldr	r2, [r7, #8]
 800c98e:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	68ba      	ldr	r2, [r7, #8]
 800c99e:	2100      	movs	r1, #0
 800c9a0:	68f8      	ldr	r0, [r7, #12]
 800c9a2:	f000 fcb9 	bl	800d318 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9a6:	2300      	movs	r3, #0
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3710      	adds	r7, #16
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	60f8      	str	r0, [r7, #12]
 800c9b8:	60b9      	str	r1, [r7, #8]
 800c9ba:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	68ba      	ldr	r2, [r7, #8]
 800c9c0:	2100      	movs	r1, #0
 800c9c2:	68f8      	ldr	r0, [r7, #12]
 800c9c4:	f000 fca8 	bl	800d318 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800c9c8:	2300      	movs	r3, #0
}
 800c9ca:	4618      	mov	r0, r3
 800c9cc:	3710      	adds	r7, #16
 800c9ce:	46bd      	mov	sp, r7
 800c9d0:	bd80      	pop	{r7, pc}

0800c9d2 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800c9d2:	b580      	push	{r7, lr}
 800c9d4:	b082      	sub	sp, #8
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	2204      	movs	r2, #4
 800c9de:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800c9e2:	2300      	movs	r3, #0
 800c9e4:	2200      	movs	r2, #0
 800c9e6:	2100      	movs	r1, #0
 800c9e8:	6878      	ldr	r0, [r7, #4]
 800c9ea:	f000 fc74 	bl	800d2d6 <USBD_LL_Transmit>

  return USBD_OK;
 800c9ee:	2300      	movs	r3, #0
}
 800c9f0:	4618      	mov	r0, r3
 800c9f2:	3708      	adds	r7, #8
 800c9f4:	46bd      	mov	sp, r7
 800c9f6:	bd80      	pop	{r7, pc}

0800c9f8 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800c9f8:	b580      	push	{r7, lr}
 800c9fa:	b082      	sub	sp, #8
 800c9fc:	af00      	add	r7, sp, #0
 800c9fe:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	2205      	movs	r2, #5
 800ca04:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800ca08:	2300      	movs	r3, #0
 800ca0a:	2200      	movs	r2, #0
 800ca0c:	2100      	movs	r1, #0
 800ca0e:	6878      	ldr	r0, [r7, #4]
 800ca10:	f000 fc82 	bl	800d318 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	3708      	adds	r7, #8
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	bd80      	pop	{r7, pc}
	...

0800ca20 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800ca24:	2200      	movs	r2, #0
 800ca26:	4912      	ldr	r1, [pc, #72]	@ (800ca70 <MX_USB_DEVICE_Init+0x50>)
 800ca28:	4812      	ldr	r0, [pc, #72]	@ (800ca74 <MX_USB_DEVICE_Init+0x54>)
 800ca2a:	f7fe fcdb 	bl	800b3e4 <USBD_Init>
 800ca2e:	4603      	mov	r3, r0
 800ca30:	2b00      	cmp	r3, #0
 800ca32:	d001      	beq.n	800ca38 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800ca34:	f7f5 fd31 	bl	800249a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800ca38:	490f      	ldr	r1, [pc, #60]	@ (800ca78 <MX_USB_DEVICE_Init+0x58>)
 800ca3a:	480e      	ldr	r0, [pc, #56]	@ (800ca74 <MX_USB_DEVICE_Init+0x54>)
 800ca3c:	f7fe fd02 	bl	800b444 <USBD_RegisterClass>
 800ca40:	4603      	mov	r3, r0
 800ca42:	2b00      	cmp	r3, #0
 800ca44:	d001      	beq.n	800ca4a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800ca46:	f7f5 fd28 	bl	800249a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800ca4a:	490c      	ldr	r1, [pc, #48]	@ (800ca7c <MX_USB_DEVICE_Init+0x5c>)
 800ca4c:	4809      	ldr	r0, [pc, #36]	@ (800ca74 <MX_USB_DEVICE_Init+0x54>)
 800ca4e:	f7fe fc39 	bl	800b2c4 <USBD_CDC_RegisterInterface>
 800ca52:	4603      	mov	r3, r0
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d001      	beq.n	800ca5c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800ca58:	f7f5 fd1f 	bl	800249a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800ca5c:	4805      	ldr	r0, [pc, #20]	@ (800ca74 <MX_USB_DEVICE_Init+0x54>)
 800ca5e:	f7fe fd27 	bl	800b4b0 <USBD_Start>
 800ca62:	4603      	mov	r3, r0
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d001      	beq.n	800ca6c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800ca68:	f7f5 fd17 	bl	800249a <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800ca6c:	bf00      	nop
 800ca6e:	bd80      	pop	{r7, pc}
 800ca70:	2000019c 	.word	0x2000019c
 800ca74:	2000073c 	.word	0x2000073c
 800ca78:	20000108 	.word	0x20000108
 800ca7c:	20000188 	.word	0x20000188

0800ca80 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800ca80:	b580      	push	{r7, lr}
 800ca82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ca84:	2200      	movs	r2, #0
 800ca86:	4905      	ldr	r1, [pc, #20]	@ (800ca9c <CDC_Init_FS+0x1c>)
 800ca88:	4805      	ldr	r0, [pc, #20]	@ (800caa0 <CDC_Init_FS+0x20>)
 800ca8a:	f7fe fc35 	bl	800b2f8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ca8e:	4905      	ldr	r1, [pc, #20]	@ (800caa4 <CDC_Init_FS+0x24>)
 800ca90:	4803      	ldr	r0, [pc, #12]	@ (800caa0 <CDC_Init_FS+0x20>)
 800ca92:	f7fe fc53 	bl	800b33c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800ca96:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800ca98:	4618      	mov	r0, r3
 800ca9a:	bd80      	pop	{r7, pc}
 800ca9c:	20001218 	.word	0x20001218
 800caa0:	2000073c 	.word	0x2000073c
 800caa4:	20000a18 	.word	0x20000a18

0800caa8 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800caa8:	b480      	push	{r7}
 800caaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800caac:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800caae:	4618      	mov	r0, r3
 800cab0:	46bd      	mov	sp, r7
 800cab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cab6:	4770      	bx	lr

0800cab8 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cab8:	b480      	push	{r7}
 800caba:	b083      	sub	sp, #12
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	4603      	mov	r3, r0
 800cac0:	6039      	str	r1, [r7, #0]
 800cac2:	71fb      	strb	r3, [r7, #7]
 800cac4:	4613      	mov	r3, r2
 800cac6:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cac8:	79fb      	ldrb	r3, [r7, #7]
 800caca:	2b23      	cmp	r3, #35	@ 0x23
 800cacc:	d84a      	bhi.n	800cb64 <CDC_Control_FS+0xac>
 800cace:	a201      	add	r2, pc, #4	@ (adr r2, 800cad4 <CDC_Control_FS+0x1c>)
 800cad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cad4:	0800cb65 	.word	0x0800cb65
 800cad8:	0800cb65 	.word	0x0800cb65
 800cadc:	0800cb65 	.word	0x0800cb65
 800cae0:	0800cb65 	.word	0x0800cb65
 800cae4:	0800cb65 	.word	0x0800cb65
 800cae8:	0800cb65 	.word	0x0800cb65
 800caec:	0800cb65 	.word	0x0800cb65
 800caf0:	0800cb65 	.word	0x0800cb65
 800caf4:	0800cb65 	.word	0x0800cb65
 800caf8:	0800cb65 	.word	0x0800cb65
 800cafc:	0800cb65 	.word	0x0800cb65
 800cb00:	0800cb65 	.word	0x0800cb65
 800cb04:	0800cb65 	.word	0x0800cb65
 800cb08:	0800cb65 	.word	0x0800cb65
 800cb0c:	0800cb65 	.word	0x0800cb65
 800cb10:	0800cb65 	.word	0x0800cb65
 800cb14:	0800cb65 	.word	0x0800cb65
 800cb18:	0800cb65 	.word	0x0800cb65
 800cb1c:	0800cb65 	.word	0x0800cb65
 800cb20:	0800cb65 	.word	0x0800cb65
 800cb24:	0800cb65 	.word	0x0800cb65
 800cb28:	0800cb65 	.word	0x0800cb65
 800cb2c:	0800cb65 	.word	0x0800cb65
 800cb30:	0800cb65 	.word	0x0800cb65
 800cb34:	0800cb65 	.word	0x0800cb65
 800cb38:	0800cb65 	.word	0x0800cb65
 800cb3c:	0800cb65 	.word	0x0800cb65
 800cb40:	0800cb65 	.word	0x0800cb65
 800cb44:	0800cb65 	.word	0x0800cb65
 800cb48:	0800cb65 	.word	0x0800cb65
 800cb4c:	0800cb65 	.word	0x0800cb65
 800cb50:	0800cb65 	.word	0x0800cb65
 800cb54:	0800cb65 	.word	0x0800cb65
 800cb58:	0800cb65 	.word	0x0800cb65
 800cb5c:	0800cb65 	.word	0x0800cb65
 800cb60:	0800cb65 	.word	0x0800cb65
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800cb64:	bf00      	nop
  }

  return (USBD_OK);
 800cb66:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800cb68:	4618      	mov	r0, r3
 800cb6a:	370c      	adds	r7, #12
 800cb6c:	46bd      	mov	sp, r7
 800cb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb72:	4770      	bx	lr

0800cb74 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800cb74:	b580      	push	{r7, lr}
 800cb76:	b082      	sub	sp, #8
 800cb78:	af00      	add	r7, sp, #0
 800cb7a:	6078      	str	r0, [r7, #4]
 800cb7c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800cb7e:	6879      	ldr	r1, [r7, #4]
 800cb80:	4805      	ldr	r0, [pc, #20]	@ (800cb98 <CDC_Receive_FS+0x24>)
 800cb82:	f7fe fbdb 	bl	800b33c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800cb86:	4804      	ldr	r0, [pc, #16]	@ (800cb98 <CDC_Receive_FS+0x24>)
 800cb88:	f7fe fbf6 	bl	800b378 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800cb8c:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800cb8e:	4618      	mov	r0, r3
 800cb90:	3708      	adds	r7, #8
 800cb92:	46bd      	mov	sp, r7
 800cb94:	bd80      	pop	{r7, pc}
 800cb96:	bf00      	nop
 800cb98:	2000073c 	.word	0x2000073c

0800cb9c <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800cb9c:	b480      	push	{r7}
 800cb9e:	b087      	sub	sp, #28
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	60f8      	str	r0, [r7, #12]
 800cba4:	60b9      	str	r1, [r7, #8]
 800cba6:	4613      	mov	r3, r2
 800cba8:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800cbaa:	2300      	movs	r3, #0
 800cbac:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800cbae:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800cbb2:	4618      	mov	r0, r3
 800cbb4:	371c      	adds	r7, #28
 800cbb6:	46bd      	mov	sp, r7
 800cbb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbbc:	4770      	bx	lr
	...

0800cbc0 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbc0:	b480      	push	{r7}
 800cbc2:	b083      	sub	sp, #12
 800cbc4:	af00      	add	r7, sp, #0
 800cbc6:	4603      	mov	r3, r0
 800cbc8:	6039      	str	r1, [r7, #0]
 800cbca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800cbcc:	683b      	ldr	r3, [r7, #0]
 800cbce:	2212      	movs	r2, #18
 800cbd0:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800cbd2:	4b03      	ldr	r3, [pc, #12]	@ (800cbe0 <USBD_FS_DeviceDescriptor+0x20>)
}
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	370c      	adds	r7, #12
 800cbd8:	46bd      	mov	sp, r7
 800cbda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbde:	4770      	bx	lr
 800cbe0:	200001b8 	.word	0x200001b8

0800cbe4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cbe4:	b480      	push	{r7}
 800cbe6:	b083      	sub	sp, #12
 800cbe8:	af00      	add	r7, sp, #0
 800cbea:	4603      	mov	r3, r0
 800cbec:	6039      	str	r1, [r7, #0]
 800cbee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	2204      	movs	r2, #4
 800cbf4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800cbf6:	4b03      	ldr	r3, [pc, #12]	@ (800cc04 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800cbf8:	4618      	mov	r0, r3
 800cbfa:	370c      	adds	r7, #12
 800cbfc:	46bd      	mov	sp, r7
 800cbfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc02:	4770      	bx	lr
 800cc04:	200001cc 	.word	0x200001cc

0800cc08 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc08:	b580      	push	{r7, lr}
 800cc0a:	b082      	sub	sp, #8
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	4603      	mov	r3, r0
 800cc10:	6039      	str	r1, [r7, #0]
 800cc12:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800cc14:	79fb      	ldrb	r3, [r7, #7]
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d105      	bne.n	800cc26 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cc1a:	683a      	ldr	r2, [r7, #0]
 800cc1c:	4907      	ldr	r1, [pc, #28]	@ (800cc3c <USBD_FS_ProductStrDescriptor+0x34>)
 800cc1e:	4808      	ldr	r0, [pc, #32]	@ (800cc40 <USBD_FS_ProductStrDescriptor+0x38>)
 800cc20:	f7ff fe0a 	bl	800c838 <USBD_GetString>
 800cc24:	e004      	b.n	800cc30 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800cc26:	683a      	ldr	r2, [r7, #0]
 800cc28:	4904      	ldr	r1, [pc, #16]	@ (800cc3c <USBD_FS_ProductStrDescriptor+0x34>)
 800cc2a:	4805      	ldr	r0, [pc, #20]	@ (800cc40 <USBD_FS_ProductStrDescriptor+0x38>)
 800cc2c:	f7ff fe04 	bl	800c838 <USBD_GetString>
  }
  return USBD_StrDesc;
 800cc30:	4b02      	ldr	r3, [pc, #8]	@ (800cc3c <USBD_FS_ProductStrDescriptor+0x34>)
}
 800cc32:	4618      	mov	r0, r3
 800cc34:	3708      	adds	r7, #8
 800cc36:	46bd      	mov	sp, r7
 800cc38:	bd80      	pop	{r7, pc}
 800cc3a:	bf00      	nop
 800cc3c:	20001a18 	.word	0x20001a18
 800cc40:	0800f4ec 	.word	0x0800f4ec

0800cc44 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc44:	b580      	push	{r7, lr}
 800cc46:	b082      	sub	sp, #8
 800cc48:	af00      	add	r7, sp, #0
 800cc4a:	4603      	mov	r3, r0
 800cc4c:	6039      	str	r1, [r7, #0]
 800cc4e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800cc50:	683a      	ldr	r2, [r7, #0]
 800cc52:	4904      	ldr	r1, [pc, #16]	@ (800cc64 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800cc54:	4804      	ldr	r0, [pc, #16]	@ (800cc68 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800cc56:	f7ff fdef 	bl	800c838 <USBD_GetString>
  return USBD_StrDesc;
 800cc5a:	4b02      	ldr	r3, [pc, #8]	@ (800cc64 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3708      	adds	r7, #8
 800cc60:	46bd      	mov	sp, r7
 800cc62:	bd80      	pop	{r7, pc}
 800cc64:	20001a18 	.word	0x20001a18
 800cc68:	0800f504 	.word	0x0800f504

0800cc6c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b082      	sub	sp, #8
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	4603      	mov	r3, r0
 800cc74:	6039      	str	r1, [r7, #0]
 800cc76:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800cc78:	683b      	ldr	r3, [r7, #0]
 800cc7a:	221a      	movs	r2, #26
 800cc7c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800cc7e:	f000 f843 	bl	800cd08 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800cc82:	4b02      	ldr	r3, [pc, #8]	@ (800cc8c <USBD_FS_SerialStrDescriptor+0x20>)
}
 800cc84:	4618      	mov	r0, r3
 800cc86:	3708      	adds	r7, #8
 800cc88:	46bd      	mov	sp, r7
 800cc8a:	bd80      	pop	{r7, pc}
 800cc8c:	200001d0 	.word	0x200001d0

0800cc90 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b082      	sub	sp, #8
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	4603      	mov	r3, r0
 800cc98:	6039      	str	r1, [r7, #0]
 800cc9a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800cc9c:	79fb      	ldrb	r3, [r7, #7]
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d105      	bne.n	800ccae <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800cca2:	683a      	ldr	r2, [r7, #0]
 800cca4:	4907      	ldr	r1, [pc, #28]	@ (800ccc4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800cca6:	4808      	ldr	r0, [pc, #32]	@ (800ccc8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800cca8:	f7ff fdc6 	bl	800c838 <USBD_GetString>
 800ccac:	e004      	b.n	800ccb8 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800ccae:	683a      	ldr	r2, [r7, #0]
 800ccb0:	4904      	ldr	r1, [pc, #16]	@ (800ccc4 <USBD_FS_ConfigStrDescriptor+0x34>)
 800ccb2:	4805      	ldr	r0, [pc, #20]	@ (800ccc8 <USBD_FS_ConfigStrDescriptor+0x38>)
 800ccb4:	f7ff fdc0 	bl	800c838 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ccb8:	4b02      	ldr	r3, [pc, #8]	@ (800ccc4 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800ccba:	4618      	mov	r0, r3
 800ccbc:	3708      	adds	r7, #8
 800ccbe:	46bd      	mov	sp, r7
 800ccc0:	bd80      	pop	{r7, pc}
 800ccc2:	bf00      	nop
 800ccc4:	20001a18 	.word	0x20001a18
 800ccc8:	0800f518 	.word	0x0800f518

0800cccc <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800cccc:	b580      	push	{r7, lr}
 800ccce:	b082      	sub	sp, #8
 800ccd0:	af00      	add	r7, sp, #0
 800ccd2:	4603      	mov	r3, r0
 800ccd4:	6039      	str	r1, [r7, #0]
 800ccd6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ccd8:	79fb      	ldrb	r3, [r7, #7]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d105      	bne.n	800ccea <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ccde:	683a      	ldr	r2, [r7, #0]
 800cce0:	4907      	ldr	r1, [pc, #28]	@ (800cd00 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800cce2:	4808      	ldr	r0, [pc, #32]	@ (800cd04 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800cce4:	f7ff fda8 	bl	800c838 <USBD_GetString>
 800cce8:	e004      	b.n	800ccf4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ccea:	683a      	ldr	r2, [r7, #0]
 800ccec:	4904      	ldr	r1, [pc, #16]	@ (800cd00 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ccee:	4805      	ldr	r0, [pc, #20]	@ (800cd04 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ccf0:	f7ff fda2 	bl	800c838 <USBD_GetString>
  }
  return USBD_StrDesc;
 800ccf4:	4b02      	ldr	r3, [pc, #8]	@ (800cd00 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ccf6:	4618      	mov	r0, r3
 800ccf8:	3708      	adds	r7, #8
 800ccfa:	46bd      	mov	sp, r7
 800ccfc:	bd80      	pop	{r7, pc}
 800ccfe:	bf00      	nop
 800cd00:	20001a18 	.word	0x20001a18
 800cd04:	0800f524 	.word	0x0800f524

0800cd08 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800cd08:	b580      	push	{r7, lr}
 800cd0a:	b084      	sub	sp, #16
 800cd0c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800cd0e:	4b0f      	ldr	r3, [pc, #60]	@ (800cd4c <Get_SerialNum+0x44>)
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800cd14:	4b0e      	ldr	r3, [pc, #56]	@ (800cd50 <Get_SerialNum+0x48>)
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800cd1a:	4b0e      	ldr	r3, [pc, #56]	@ (800cd54 <Get_SerialNum+0x4c>)
 800cd1c:	681b      	ldr	r3, [r3, #0]
 800cd1e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800cd20:	68fa      	ldr	r2, [r7, #12]
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	4413      	add	r3, r2
 800cd26:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800cd28:	68fb      	ldr	r3, [r7, #12]
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d009      	beq.n	800cd42 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800cd2e:	2208      	movs	r2, #8
 800cd30:	4909      	ldr	r1, [pc, #36]	@ (800cd58 <Get_SerialNum+0x50>)
 800cd32:	68f8      	ldr	r0, [r7, #12]
 800cd34:	f000 f814 	bl	800cd60 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800cd38:	2204      	movs	r2, #4
 800cd3a:	4908      	ldr	r1, [pc, #32]	@ (800cd5c <Get_SerialNum+0x54>)
 800cd3c:	68b8      	ldr	r0, [r7, #8]
 800cd3e:	f000 f80f 	bl	800cd60 <IntToUnicode>
  }
}
 800cd42:	bf00      	nop
 800cd44:	3710      	adds	r7, #16
 800cd46:	46bd      	mov	sp, r7
 800cd48:	bd80      	pop	{r7, pc}
 800cd4a:	bf00      	nop
 800cd4c:	1fff7a10 	.word	0x1fff7a10
 800cd50:	1fff7a14 	.word	0x1fff7a14
 800cd54:	1fff7a18 	.word	0x1fff7a18
 800cd58:	200001d2 	.word	0x200001d2
 800cd5c:	200001e2 	.word	0x200001e2

0800cd60 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800cd60:	b480      	push	{r7}
 800cd62:	b087      	sub	sp, #28
 800cd64:	af00      	add	r7, sp, #0
 800cd66:	60f8      	str	r0, [r7, #12]
 800cd68:	60b9      	str	r1, [r7, #8]
 800cd6a:	4613      	mov	r3, r2
 800cd6c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800cd6e:	2300      	movs	r3, #0
 800cd70:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800cd72:	2300      	movs	r3, #0
 800cd74:	75fb      	strb	r3, [r7, #23]
 800cd76:	e027      	b.n	800cdc8 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	0f1b      	lsrs	r3, r3, #28
 800cd7c:	2b09      	cmp	r3, #9
 800cd7e:	d80b      	bhi.n	800cd98 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	0f1b      	lsrs	r3, r3, #28
 800cd84:	b2da      	uxtb	r2, r3
 800cd86:	7dfb      	ldrb	r3, [r7, #23]
 800cd88:	005b      	lsls	r3, r3, #1
 800cd8a:	4619      	mov	r1, r3
 800cd8c:	68bb      	ldr	r3, [r7, #8]
 800cd8e:	440b      	add	r3, r1
 800cd90:	3230      	adds	r2, #48	@ 0x30
 800cd92:	b2d2      	uxtb	r2, r2
 800cd94:	701a      	strb	r2, [r3, #0]
 800cd96:	e00a      	b.n	800cdae <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	0f1b      	lsrs	r3, r3, #28
 800cd9c:	b2da      	uxtb	r2, r3
 800cd9e:	7dfb      	ldrb	r3, [r7, #23]
 800cda0:	005b      	lsls	r3, r3, #1
 800cda2:	4619      	mov	r1, r3
 800cda4:	68bb      	ldr	r3, [r7, #8]
 800cda6:	440b      	add	r3, r1
 800cda8:	3237      	adds	r2, #55	@ 0x37
 800cdaa:	b2d2      	uxtb	r2, r2
 800cdac:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800cdae:	68fb      	ldr	r3, [r7, #12]
 800cdb0:	011b      	lsls	r3, r3, #4
 800cdb2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800cdb4:	7dfb      	ldrb	r3, [r7, #23]
 800cdb6:	005b      	lsls	r3, r3, #1
 800cdb8:	3301      	adds	r3, #1
 800cdba:	68ba      	ldr	r2, [r7, #8]
 800cdbc:	4413      	add	r3, r2
 800cdbe:	2200      	movs	r2, #0
 800cdc0:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800cdc2:	7dfb      	ldrb	r3, [r7, #23]
 800cdc4:	3301      	adds	r3, #1
 800cdc6:	75fb      	strb	r3, [r7, #23]
 800cdc8:	7dfa      	ldrb	r2, [r7, #23]
 800cdca:	79fb      	ldrb	r3, [r7, #7]
 800cdcc:	429a      	cmp	r2, r3
 800cdce:	d3d3      	bcc.n	800cd78 <IntToUnicode+0x18>
  }
}
 800cdd0:	bf00      	nop
 800cdd2:	bf00      	nop
 800cdd4:	371c      	adds	r7, #28
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cddc:	4770      	bx	lr
	...

0800cde0 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800cde0:	b580      	push	{r7, lr}
 800cde2:	b08a      	sub	sp, #40	@ 0x28
 800cde4:	af00      	add	r7, sp, #0
 800cde6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800cde8:	f107 0314 	add.w	r3, r7, #20
 800cdec:	2200      	movs	r2, #0
 800cdee:	601a      	str	r2, [r3, #0]
 800cdf0:	605a      	str	r2, [r3, #4]
 800cdf2:	609a      	str	r2, [r3, #8]
 800cdf4:	60da      	str	r2, [r3, #12]
 800cdf6:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ce00:	d13a      	bne.n	800ce78 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ce02:	2300      	movs	r3, #0
 800ce04:	613b      	str	r3, [r7, #16]
 800ce06:	4b1e      	ldr	r3, [pc, #120]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce0a:	4a1d      	ldr	r2, [pc, #116]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce0c:	f043 0301 	orr.w	r3, r3, #1
 800ce10:	6313      	str	r3, [r2, #48]	@ 0x30
 800ce12:	4b1b      	ldr	r3, [pc, #108]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ce16:	f003 0301 	and.w	r3, r3, #1
 800ce1a:	613b      	str	r3, [r7, #16]
 800ce1c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ce1e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800ce22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ce24:	2302      	movs	r3, #2
 800ce26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ce28:	2300      	movs	r3, #0
 800ce2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ce2c:	2303      	movs	r3, #3
 800ce2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ce30:	230a      	movs	r3, #10
 800ce32:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ce34:	f107 0314 	add.w	r3, r7, #20
 800ce38:	4619      	mov	r1, r3
 800ce3a:	4812      	ldr	r0, [pc, #72]	@ (800ce84 <HAL_PCD_MspInit+0xa4>)
 800ce3c:	f7f7 fe92 	bl	8004b64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ce40:	4b0f      	ldr	r3, [pc, #60]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce42:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ce44:	4a0e      	ldr	r2, [pc, #56]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce4a:	6353      	str	r3, [r2, #52]	@ 0x34
 800ce4c:	2300      	movs	r3, #0
 800ce4e:	60fb      	str	r3, [r7, #12]
 800ce50:	4b0b      	ldr	r3, [pc, #44]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce54:	4a0a      	ldr	r2, [pc, #40]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce56:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800ce5a:	6453      	str	r3, [r2, #68]	@ 0x44
 800ce5c:	4b08      	ldr	r3, [pc, #32]	@ (800ce80 <HAL_PCD_MspInit+0xa0>)
 800ce5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ce60:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ce64:	60fb      	str	r3, [r7, #12]
 800ce66:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 2, 0);
 800ce68:	2200      	movs	r2, #0
 800ce6a:	2102      	movs	r1, #2
 800ce6c:	2043      	movs	r0, #67	@ 0x43
 800ce6e:	f7f6 ff6c 	bl	8003d4a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800ce72:	2043      	movs	r0, #67	@ 0x43
 800ce74:	f7f6 ff85 	bl	8003d82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800ce78:	bf00      	nop
 800ce7a:	3728      	adds	r7, #40	@ 0x28
 800ce7c:	46bd      	mov	sp, r7
 800ce7e:	bd80      	pop	{r7, pc}
 800ce80:	40023800 	.word	0x40023800
 800ce84:	40020000 	.word	0x40020000

0800ce88 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ce88:	b580      	push	{r7, lr}
 800ce8a:	b082      	sub	sp, #8
 800ce8c:	af00      	add	r7, sp, #0
 800ce8e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ce90:	687b      	ldr	r3, [r7, #4]
 800ce92:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800ce9c:	4619      	mov	r1, r3
 800ce9e:	4610      	mov	r0, r2
 800cea0:	f7fe fb53 	bl	800b54a <USBD_LL_SetupStage>
}
 800cea4:	bf00      	nop
 800cea6:	3708      	adds	r7, #8
 800cea8:	46bd      	mov	sp, r7
 800ceaa:	bd80      	pop	{r7, pc}

0800ceac <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	6078      	str	r0, [r7, #4]
 800ceb4:	460b      	mov	r3, r1
 800ceb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cebe:	78fa      	ldrb	r2, [r7, #3]
 800cec0:	6879      	ldr	r1, [r7, #4]
 800cec2:	4613      	mov	r3, r2
 800cec4:	00db      	lsls	r3, r3, #3
 800cec6:	4413      	add	r3, r2
 800cec8:	009b      	lsls	r3, r3, #2
 800ceca:	440b      	add	r3, r1
 800cecc:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800ced0:	681a      	ldr	r2, [r3, #0]
 800ced2:	78fb      	ldrb	r3, [r7, #3]
 800ced4:	4619      	mov	r1, r3
 800ced6:	f7fe fb8d 	bl	800b5f4 <USBD_LL_DataOutStage>
}
 800ceda:	bf00      	nop
 800cedc:	3708      	adds	r7, #8
 800cede:	46bd      	mov	sp, r7
 800cee0:	bd80      	pop	{r7, pc}

0800cee2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cee2:	b580      	push	{r7, lr}
 800cee4:	b082      	sub	sp, #8
 800cee6:	af00      	add	r7, sp, #0
 800cee8:	6078      	str	r0, [r7, #4]
 800ceea:	460b      	mov	r3, r1
 800ceec:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800cef4:	78fa      	ldrb	r2, [r7, #3]
 800cef6:	6879      	ldr	r1, [r7, #4]
 800cef8:	4613      	mov	r3, r2
 800cefa:	00db      	lsls	r3, r3, #3
 800cefc:	4413      	add	r3, r2
 800cefe:	009b      	lsls	r3, r3, #2
 800cf00:	440b      	add	r3, r1
 800cf02:	3320      	adds	r3, #32
 800cf04:	681a      	ldr	r2, [r3, #0]
 800cf06:	78fb      	ldrb	r3, [r7, #3]
 800cf08:	4619      	mov	r1, r3
 800cf0a:	f7fe fc2f 	bl	800b76c <USBD_LL_DataInStage>
}
 800cf0e:	bf00      	nop
 800cf10:	3708      	adds	r7, #8
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}

0800cf16 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf16:	b580      	push	{r7, lr}
 800cf18:	b082      	sub	sp, #8
 800cf1a:	af00      	add	r7, sp, #0
 800cf1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cf24:	4618      	mov	r0, r3
 800cf26:	f7fe fd73 	bl	800ba10 <USBD_LL_SOF>
}
 800cf2a:	bf00      	nop
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}

0800cf32 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf32:	b580      	push	{r7, lr}
 800cf34:	b084      	sub	sp, #16
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800cf3a:	2301      	movs	r3, #1
 800cf3c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	79db      	ldrb	r3, [r3, #7]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d102      	bne.n	800cf4c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800cf46:	2300      	movs	r3, #0
 800cf48:	73fb      	strb	r3, [r7, #15]
 800cf4a:	e008      	b.n	800cf5e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	79db      	ldrb	r3, [r3, #7]
 800cf50:	2b02      	cmp	r3, #2
 800cf52:	d102      	bne.n	800cf5a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800cf54:	2301      	movs	r3, #1
 800cf56:	73fb      	strb	r3, [r7, #15]
 800cf58:	e001      	b.n	800cf5e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800cf5a:	f7f5 fa9e 	bl	800249a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800cf5e:	687b      	ldr	r3, [r7, #4]
 800cf60:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cf64:	7bfa      	ldrb	r2, [r7, #15]
 800cf66:	4611      	mov	r1, r2
 800cf68:	4618      	mov	r0, r3
 800cf6a:	f7fe fd0d 	bl	800b988 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cf74:	4618      	mov	r0, r3
 800cf76:	f7fe fcb4 	bl	800b8e2 <USBD_LL_Reset>
}
 800cf7a:	bf00      	nop
 800cf7c:	3710      	adds	r7, #16
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}
	...

0800cf84 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cf84:	b580      	push	{r7, lr}
 800cf86:	b082      	sub	sp, #8
 800cf88:	af00      	add	r7, sp, #0
 800cf8a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cf92:	4618      	mov	r0, r3
 800cf94:	f7fe fd08 	bl	800b9a8 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800cf98:	687b      	ldr	r3, [r7, #4]
 800cf9a:	681b      	ldr	r3, [r3, #0]
 800cf9c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	6812      	ldr	r2, [r2, #0]
 800cfa6:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cfaa:	f043 0301 	orr.w	r3, r3, #1
 800cfae:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	7adb      	ldrb	r3, [r3, #11]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d005      	beq.n	800cfc4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800cfb8:	4b04      	ldr	r3, [pc, #16]	@ (800cfcc <HAL_PCD_SuspendCallback+0x48>)
 800cfba:	691b      	ldr	r3, [r3, #16]
 800cfbc:	4a03      	ldr	r2, [pc, #12]	@ (800cfcc <HAL_PCD_SuspendCallback+0x48>)
 800cfbe:	f043 0306 	orr.w	r3, r3, #6
 800cfc2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800cfc4:	bf00      	nop
 800cfc6:	3708      	adds	r7, #8
 800cfc8:	46bd      	mov	sp, r7
 800cfca:	bd80      	pop	{r7, pc}
 800cfcc:	e000ed00 	.word	0xe000ed00

0800cfd0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfd0:	b580      	push	{r7, lr}
 800cfd2:	b082      	sub	sp, #8
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cfde:	4618      	mov	r0, r3
 800cfe0:	f7fe fcfe 	bl	800b9e0 <USBD_LL_Resume>
}
 800cfe4:	bf00      	nop
 800cfe6:	3708      	adds	r7, #8
 800cfe8:	46bd      	mov	sp, r7
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800cfec:	b580      	push	{r7, lr}
 800cfee:	b082      	sub	sp, #8
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	6078      	str	r0, [r7, #4]
 800cff4:	460b      	mov	r3, r1
 800cff6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800cff8:	687b      	ldr	r3, [r7, #4]
 800cffa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800cffe:	78fa      	ldrb	r2, [r7, #3]
 800d000:	4611      	mov	r1, r2
 800d002:	4618      	mov	r0, r3
 800d004:	f7fe fd56 	bl	800bab4 <USBD_LL_IsoOUTIncomplete>
}
 800d008:	bf00      	nop
 800d00a:	3708      	adds	r7, #8
 800d00c:	46bd      	mov	sp, r7
 800d00e:	bd80      	pop	{r7, pc}

0800d010 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d010:	b580      	push	{r7, lr}
 800d012:	b082      	sub	sp, #8
 800d014:	af00      	add	r7, sp, #0
 800d016:	6078      	str	r0, [r7, #4]
 800d018:	460b      	mov	r3, r1
 800d01a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d022:	78fa      	ldrb	r2, [r7, #3]
 800d024:	4611      	mov	r1, r2
 800d026:	4618      	mov	r0, r3
 800d028:	f7fe fd12 	bl	800ba50 <USBD_LL_IsoINIncomplete>
}
 800d02c:	bf00      	nop
 800d02e:	3708      	adds	r7, #8
 800d030:	46bd      	mov	sp, r7
 800d032:	bd80      	pop	{r7, pc}

0800d034 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d034:	b580      	push	{r7, lr}
 800d036:	b082      	sub	sp, #8
 800d038:	af00      	add	r7, sp, #0
 800d03a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d03c:	687b      	ldr	r3, [r7, #4]
 800d03e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d042:	4618      	mov	r0, r3
 800d044:	f7fe fd68 	bl	800bb18 <USBD_LL_DevConnected>
}
 800d048:	bf00      	nop
 800d04a:	3708      	adds	r7, #8
 800d04c:	46bd      	mov	sp, r7
 800d04e:	bd80      	pop	{r7, pc}

0800d050 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d050:	b580      	push	{r7, lr}
 800d052:	b082      	sub	sp, #8
 800d054:	af00      	add	r7, sp, #0
 800d056:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d05e:	4618      	mov	r0, r3
 800d060:	f7fe fd65 	bl	800bb2e <USBD_LL_DevDisconnected>
}
 800d064:	bf00      	nop
 800d066:	3708      	adds	r7, #8
 800d068:	46bd      	mov	sp, r7
 800d06a:	bd80      	pop	{r7, pc}

0800d06c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b082      	sub	sp, #8
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	781b      	ldrb	r3, [r3, #0]
 800d078:	2b00      	cmp	r3, #0
 800d07a:	d13c      	bne.n	800d0f6 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d07c:	4a20      	ldr	r2, [pc, #128]	@ (800d100 <USBD_LL_Init+0x94>)
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	4a1e      	ldr	r2, [pc, #120]	@ (800d100 <USBD_LL_Init+0x94>)
 800d088:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d08c:	4b1c      	ldr	r3, [pc, #112]	@ (800d100 <USBD_LL_Init+0x94>)
 800d08e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d092:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d094:	4b1a      	ldr	r3, [pc, #104]	@ (800d100 <USBD_LL_Init+0x94>)
 800d096:	2204      	movs	r2, #4
 800d098:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d09a:	4b19      	ldr	r3, [pc, #100]	@ (800d100 <USBD_LL_Init+0x94>)
 800d09c:	2202      	movs	r2, #2
 800d09e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d0a0:	4b17      	ldr	r3, [pc, #92]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0a2:	2200      	movs	r2, #0
 800d0a4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d0a6:	4b16      	ldr	r3, [pc, #88]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0a8:	2202      	movs	r2, #2
 800d0aa:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d0ac:	4b14      	ldr	r3, [pc, #80]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0ae:	2200      	movs	r2, #0
 800d0b0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d0b2:	4b13      	ldr	r3, [pc, #76]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d0b8:	4b11      	ldr	r3, [pc, #68]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d0be:	4b10      	ldr	r3, [pc, #64]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0c0:	2200      	movs	r2, #0
 800d0c2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d0c4:	4b0e      	ldr	r3, [pc, #56]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d0ca:	480d      	ldr	r0, [pc, #52]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0cc:	f7f7 ff30 	bl	8004f30 <HAL_PCD_Init>
 800d0d0:	4603      	mov	r3, r0
 800d0d2:	2b00      	cmp	r3, #0
 800d0d4:	d001      	beq.n	800d0da <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d0d6:	f7f5 f9e0 	bl	800249a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d0da:	2180      	movs	r1, #128	@ 0x80
 800d0dc:	4808      	ldr	r0, [pc, #32]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0de:	f7f9 f95c 	bl	800639a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d0e2:	2240      	movs	r2, #64	@ 0x40
 800d0e4:	2100      	movs	r1, #0
 800d0e6:	4806      	ldr	r0, [pc, #24]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0e8:	f7f9 f910 	bl	800630c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d0ec:	2280      	movs	r2, #128	@ 0x80
 800d0ee:	2101      	movs	r1, #1
 800d0f0:	4803      	ldr	r0, [pc, #12]	@ (800d100 <USBD_LL_Init+0x94>)
 800d0f2:	f7f9 f90b 	bl	800630c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d0f6:	2300      	movs	r3, #0
}
 800d0f8:	4618      	mov	r0, r3
 800d0fa:	3708      	adds	r7, #8
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	bd80      	pop	{r7, pc}
 800d100:	20001c18 	.word	0x20001c18

0800d104 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b084      	sub	sp, #16
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d10c:	2300      	movs	r3, #0
 800d10e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d110:	2300      	movs	r3, #0
 800d112:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d11a:	4618      	mov	r0, r3
 800d11c:	f7f8 f817 	bl	800514e <HAL_PCD_Start>
 800d120:	4603      	mov	r3, r0
 800d122:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d124:	7bfb      	ldrb	r3, [r7, #15]
 800d126:	4618      	mov	r0, r3
 800d128:	f000 f942 	bl	800d3b0 <USBD_Get_USB_Status>
 800d12c:	4603      	mov	r3, r0
 800d12e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d130:	7bbb      	ldrb	r3, [r7, #14]
}
 800d132:	4618      	mov	r0, r3
 800d134:	3710      	adds	r7, #16
 800d136:	46bd      	mov	sp, r7
 800d138:	bd80      	pop	{r7, pc}

0800d13a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d13a:	b580      	push	{r7, lr}
 800d13c:	b084      	sub	sp, #16
 800d13e:	af00      	add	r7, sp, #0
 800d140:	6078      	str	r0, [r7, #4]
 800d142:	4608      	mov	r0, r1
 800d144:	4611      	mov	r1, r2
 800d146:	461a      	mov	r2, r3
 800d148:	4603      	mov	r3, r0
 800d14a:	70fb      	strb	r3, [r7, #3]
 800d14c:	460b      	mov	r3, r1
 800d14e:	70bb      	strb	r3, [r7, #2]
 800d150:	4613      	mov	r3, r2
 800d152:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d154:	2300      	movs	r3, #0
 800d156:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d158:	2300      	movs	r3, #0
 800d15a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d162:	78bb      	ldrb	r3, [r7, #2]
 800d164:	883a      	ldrh	r2, [r7, #0]
 800d166:	78f9      	ldrb	r1, [r7, #3]
 800d168:	f7f8 fceb 	bl	8005b42 <HAL_PCD_EP_Open>
 800d16c:	4603      	mov	r3, r0
 800d16e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d170:	7bfb      	ldrb	r3, [r7, #15]
 800d172:	4618      	mov	r0, r3
 800d174:	f000 f91c 	bl	800d3b0 <USBD_Get_USB_Status>
 800d178:	4603      	mov	r3, r0
 800d17a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d17c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d17e:	4618      	mov	r0, r3
 800d180:	3710      	adds	r7, #16
 800d182:	46bd      	mov	sp, r7
 800d184:	bd80      	pop	{r7, pc}

0800d186 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d186:	b580      	push	{r7, lr}
 800d188:	b084      	sub	sp, #16
 800d18a:	af00      	add	r7, sp, #0
 800d18c:	6078      	str	r0, [r7, #4]
 800d18e:	460b      	mov	r3, r1
 800d190:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d192:	2300      	movs	r3, #0
 800d194:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d196:	2300      	movs	r3, #0
 800d198:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d1a0:	78fa      	ldrb	r2, [r7, #3]
 800d1a2:	4611      	mov	r1, r2
 800d1a4:	4618      	mov	r0, r3
 800d1a6:	f7f8 fd36 	bl	8005c16 <HAL_PCD_EP_Close>
 800d1aa:	4603      	mov	r3, r0
 800d1ac:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1ae:	7bfb      	ldrb	r3, [r7, #15]
 800d1b0:	4618      	mov	r0, r3
 800d1b2:	f000 f8fd 	bl	800d3b0 <USBD_Get_USB_Status>
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1ba:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1bc:	4618      	mov	r0, r3
 800d1be:	3710      	adds	r7, #16
 800d1c0:	46bd      	mov	sp, r7
 800d1c2:	bd80      	pop	{r7, pc}

0800d1c4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d1c4:	b580      	push	{r7, lr}
 800d1c6:	b084      	sub	sp, #16
 800d1c8:	af00      	add	r7, sp, #0
 800d1ca:	6078      	str	r0, [r7, #4]
 800d1cc:	460b      	mov	r3, r1
 800d1ce:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d1d0:	2300      	movs	r3, #0
 800d1d2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d1d4:	2300      	movs	r3, #0
 800d1d6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d1de:	78fa      	ldrb	r2, [r7, #3]
 800d1e0:	4611      	mov	r1, r2
 800d1e2:	4618      	mov	r0, r3
 800d1e4:	f7f8 fdee 	bl	8005dc4 <HAL_PCD_EP_SetStall>
 800d1e8:	4603      	mov	r3, r0
 800d1ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d1ec:	7bfb      	ldrb	r3, [r7, #15]
 800d1ee:	4618      	mov	r0, r3
 800d1f0:	f000 f8de 	bl	800d3b0 <USBD_Get_USB_Status>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d1f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}

0800d202 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d202:	b580      	push	{r7, lr}
 800d204:	b084      	sub	sp, #16
 800d206:	af00      	add	r7, sp, #0
 800d208:	6078      	str	r0, [r7, #4]
 800d20a:	460b      	mov	r3, r1
 800d20c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d20e:	2300      	movs	r3, #0
 800d210:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d212:	2300      	movs	r3, #0
 800d214:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d21c:	78fa      	ldrb	r2, [r7, #3]
 800d21e:	4611      	mov	r1, r2
 800d220:	4618      	mov	r0, r3
 800d222:	f7f8 fe32 	bl	8005e8a <HAL_PCD_EP_ClrStall>
 800d226:	4603      	mov	r3, r0
 800d228:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d22a:	7bfb      	ldrb	r3, [r7, #15]
 800d22c:	4618      	mov	r0, r3
 800d22e:	f000 f8bf 	bl	800d3b0 <USBD_Get_USB_Status>
 800d232:	4603      	mov	r3, r0
 800d234:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d236:	7bbb      	ldrb	r3, [r7, #14]
}
 800d238:	4618      	mov	r0, r3
 800d23a:	3710      	adds	r7, #16
 800d23c:	46bd      	mov	sp, r7
 800d23e:	bd80      	pop	{r7, pc}

0800d240 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d240:	b480      	push	{r7}
 800d242:	b085      	sub	sp, #20
 800d244:	af00      	add	r7, sp, #0
 800d246:	6078      	str	r0, [r7, #4]
 800d248:	460b      	mov	r3, r1
 800d24a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d24c:	687b      	ldr	r3, [r7, #4]
 800d24e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d252:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d254:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d258:	2b00      	cmp	r3, #0
 800d25a:	da0b      	bge.n	800d274 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d25c:	78fb      	ldrb	r3, [r7, #3]
 800d25e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d262:	68f9      	ldr	r1, [r7, #12]
 800d264:	4613      	mov	r3, r2
 800d266:	00db      	lsls	r3, r3, #3
 800d268:	4413      	add	r3, r2
 800d26a:	009b      	lsls	r3, r3, #2
 800d26c:	440b      	add	r3, r1
 800d26e:	3316      	adds	r3, #22
 800d270:	781b      	ldrb	r3, [r3, #0]
 800d272:	e00b      	b.n	800d28c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d274:	78fb      	ldrb	r3, [r7, #3]
 800d276:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d27a:	68f9      	ldr	r1, [r7, #12]
 800d27c:	4613      	mov	r3, r2
 800d27e:	00db      	lsls	r3, r3, #3
 800d280:	4413      	add	r3, r2
 800d282:	009b      	lsls	r3, r3, #2
 800d284:	440b      	add	r3, r1
 800d286:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d28a:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d28c:	4618      	mov	r0, r3
 800d28e:	3714      	adds	r7, #20
 800d290:	46bd      	mov	sp, r7
 800d292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d296:	4770      	bx	lr

0800d298 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d298:	b580      	push	{r7, lr}
 800d29a:	b084      	sub	sp, #16
 800d29c:	af00      	add	r7, sp, #0
 800d29e:	6078      	str	r0, [r7, #4]
 800d2a0:	460b      	mov	r3, r1
 800d2a2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2a4:	2300      	movs	r3, #0
 800d2a6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2a8:	2300      	movs	r3, #0
 800d2aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d2b2:	78fa      	ldrb	r2, [r7, #3]
 800d2b4:	4611      	mov	r1, r2
 800d2b6:	4618      	mov	r0, r3
 800d2b8:	f7f8 fc1f 	bl	8005afa <HAL_PCD_SetAddress>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d2c0:	7bfb      	ldrb	r3, [r7, #15]
 800d2c2:	4618      	mov	r0, r3
 800d2c4:	f000 f874 	bl	800d3b0 <USBD_Get_USB_Status>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d2cc:	7bbb      	ldrb	r3, [r7, #14]
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3710      	adds	r7, #16
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}

0800d2d6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d2d6:	b580      	push	{r7, lr}
 800d2d8:	b086      	sub	sp, #24
 800d2da:	af00      	add	r7, sp, #0
 800d2dc:	60f8      	str	r0, [r7, #12]
 800d2de:	607a      	str	r2, [r7, #4]
 800d2e0:	603b      	str	r3, [r7, #0]
 800d2e2:	460b      	mov	r3, r1
 800d2e4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d2e6:	2300      	movs	r3, #0
 800d2e8:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d2f4:	7af9      	ldrb	r1, [r7, #11]
 800d2f6:	683b      	ldr	r3, [r7, #0]
 800d2f8:	687a      	ldr	r2, [r7, #4]
 800d2fa:	f7f8 fd29 	bl	8005d50 <HAL_PCD_EP_Transmit>
 800d2fe:	4603      	mov	r3, r0
 800d300:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d302:	7dfb      	ldrb	r3, [r7, #23]
 800d304:	4618      	mov	r0, r3
 800d306:	f000 f853 	bl	800d3b0 <USBD_Get_USB_Status>
 800d30a:	4603      	mov	r3, r0
 800d30c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d30e:	7dbb      	ldrb	r3, [r7, #22]
}
 800d310:	4618      	mov	r0, r3
 800d312:	3718      	adds	r7, #24
 800d314:	46bd      	mov	sp, r7
 800d316:	bd80      	pop	{r7, pc}

0800d318 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d318:	b580      	push	{r7, lr}
 800d31a:	b086      	sub	sp, #24
 800d31c:	af00      	add	r7, sp, #0
 800d31e:	60f8      	str	r0, [r7, #12]
 800d320:	607a      	str	r2, [r7, #4]
 800d322:	603b      	str	r3, [r7, #0]
 800d324:	460b      	mov	r3, r1
 800d326:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d328:	2300      	movs	r3, #0
 800d32a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d32c:	2300      	movs	r3, #0
 800d32e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d336:	7af9      	ldrb	r1, [r7, #11]
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	687a      	ldr	r2, [r7, #4]
 800d33c:	f7f8 fcb5 	bl	8005caa <HAL_PCD_EP_Receive>
 800d340:	4603      	mov	r3, r0
 800d342:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d344:	7dfb      	ldrb	r3, [r7, #23]
 800d346:	4618      	mov	r0, r3
 800d348:	f000 f832 	bl	800d3b0 <USBD_Get_USB_Status>
 800d34c:	4603      	mov	r3, r0
 800d34e:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d350:	7dbb      	ldrb	r3, [r7, #22]
}
 800d352:	4618      	mov	r0, r3
 800d354:	3718      	adds	r7, #24
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}

0800d35a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d35a:	b580      	push	{r7, lr}
 800d35c:	b082      	sub	sp, #8
 800d35e:	af00      	add	r7, sp, #0
 800d360:	6078      	str	r0, [r7, #4]
 800d362:	460b      	mov	r3, r1
 800d364:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d366:	687b      	ldr	r3, [r7, #4]
 800d368:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d36c:	78fa      	ldrb	r2, [r7, #3]
 800d36e:	4611      	mov	r1, r2
 800d370:	4618      	mov	r0, r3
 800d372:	f7f8 fcd5 	bl	8005d20 <HAL_PCD_EP_GetRxCount>
 800d376:	4603      	mov	r3, r0
}
 800d378:	4618      	mov	r0, r3
 800d37a:	3708      	adds	r7, #8
 800d37c:	46bd      	mov	sp, r7
 800d37e:	bd80      	pop	{r7, pc}

0800d380 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d380:	b480      	push	{r7}
 800d382:	b083      	sub	sp, #12
 800d384:	af00      	add	r7, sp, #0
 800d386:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d388:	4b03      	ldr	r3, [pc, #12]	@ (800d398 <USBD_static_malloc+0x18>)
}
 800d38a:	4618      	mov	r0, r3
 800d38c:	370c      	adds	r7, #12
 800d38e:	46bd      	mov	sp, r7
 800d390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d394:	4770      	bx	lr
 800d396:	bf00      	nop
 800d398:	200020fc 	.word	0x200020fc

0800d39c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d39c:	b480      	push	{r7}
 800d39e:	b083      	sub	sp, #12
 800d3a0:	af00      	add	r7, sp, #0
 800d3a2:	6078      	str	r0, [r7, #4]

}
 800d3a4:	bf00      	nop
 800d3a6:	370c      	adds	r7, #12
 800d3a8:	46bd      	mov	sp, r7
 800d3aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3ae:	4770      	bx	lr

0800d3b0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d3b0:	b480      	push	{r7}
 800d3b2:	b085      	sub	sp, #20
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d3ba:	2300      	movs	r3, #0
 800d3bc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d3be:	79fb      	ldrb	r3, [r7, #7]
 800d3c0:	2b03      	cmp	r3, #3
 800d3c2:	d817      	bhi.n	800d3f4 <USBD_Get_USB_Status+0x44>
 800d3c4:	a201      	add	r2, pc, #4	@ (adr r2, 800d3cc <USBD_Get_USB_Status+0x1c>)
 800d3c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d3ca:	bf00      	nop
 800d3cc:	0800d3dd 	.word	0x0800d3dd
 800d3d0:	0800d3e3 	.word	0x0800d3e3
 800d3d4:	0800d3e9 	.word	0x0800d3e9
 800d3d8:	0800d3ef 	.word	0x0800d3ef
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d3dc:	2300      	movs	r3, #0
 800d3de:	73fb      	strb	r3, [r7, #15]
    break;
 800d3e0:	e00b      	b.n	800d3fa <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d3e2:	2303      	movs	r3, #3
 800d3e4:	73fb      	strb	r3, [r7, #15]
    break;
 800d3e6:	e008      	b.n	800d3fa <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	73fb      	strb	r3, [r7, #15]
    break;
 800d3ec:	e005      	b.n	800d3fa <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d3ee:	2303      	movs	r3, #3
 800d3f0:	73fb      	strb	r3, [r7, #15]
    break;
 800d3f2:	e002      	b.n	800d3fa <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d3f4:	2303      	movs	r3, #3
 800d3f6:	73fb      	strb	r3, [r7, #15]
    break;
 800d3f8:	bf00      	nop
  }
  return usb_status;
 800d3fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	3714      	adds	r7, #20
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <HMI_Init>:
uint16_t* Mark = &Holding_Registers_Database[3];
uint16_t Glass_Index = 0;
uint8_t end_Cover = 25;

void HMI_Init(void)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800d40c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d410:	4903      	ldr	r1, [pc, #12]	@ (800d420 <HMI_Init+0x18>)
 800d412:	4804      	ldr	r0, [pc, #16]	@ (800d424 <HMI_Init+0x1c>)
 800d414:	f7fa fea9 	bl	800816a <HAL_UARTEx_ReceiveToIdle_DMA>
	Init_hmi();
 800d418:	f7f5 f846 	bl	80024a8 <Init_hmi>
}
 800d41c:	bf00      	nop
 800d41e:	bd80      	pop	{r7, pc}
 800d420:	2000231c 	.word	0x2000231c
 800d424:	200005c8 	.word	0x200005c8

0800d428 <DecodeModbusRtu>:
uint8_t DecodeModbusRtu(const uint8_t *data, uint16_t length )
{
 800d428:	b580      	push	{r7, lr}
 800d42a:	b084      	sub	sp, #16
 800d42c:	af00      	add	r7, sp, #0
 800d42e:	6078      	str	r0, [r7, #4]
 800d430:	460b      	mov	r3, r1
 800d432:	807b      	strh	r3, [r7, #2]
	uint8_t crc_low_byte = data[length - 2]; // Byte thấp được gửi trước
 800d434:	887b      	ldrh	r3, [r7, #2]
 800d436:	3b02      	subs	r3, #2
 800d438:	687a      	ldr	r2, [r7, #4]
 800d43a:	4413      	add	r3, r2
 800d43c:	781b      	ldrb	r3, [r3, #0]
 800d43e:	73fb      	strb	r3, [r7, #15]
	uint8_t crc_high_byte = data[length - 1]; // Byte cao được gửi sau
 800d440:	887b      	ldrh	r3, [r7, #2]
 800d442:	3b01      	subs	r3, #1
 800d444:	687a      	ldr	r2, [r7, #4]
 800d446:	4413      	add	r3, r2
 800d448:	781b      	ldrb	r3, [r3, #0]
 800d44a:	73bb      	strb	r3, [r7, #14]
	// Tái tạo giá trị CRC-16 (16-bit)
	uint16_t received_crc = (uint16_t) (crc_high_byte << 8) | (uint16_t)crc_low_byte;
 800d44c:	7bbb      	ldrb	r3, [r7, #14]
 800d44e:	b29b      	uxth	r3, r3
 800d450:	021b      	lsls	r3, r3, #8
 800d452:	b29a      	uxth	r2, r3
 800d454:	7bfb      	ldrb	r3, [r7, #15]
 800d456:	b29b      	uxth	r3, r3
 800d458:	4313      	orrs	r3, r2
 800d45a:	81bb      	strh	r3, [r7, #12]
	if(received_crc==crc16((uint8_t *)data,length-2))
 800d45c:	887b      	ldrh	r3, [r7, #2]
 800d45e:	3b02      	subs	r3, #2
 800d460:	b29b      	uxth	r3, r3
 800d462:	4619      	mov	r1, r3
 800d464:	6878      	ldr	r0, [r7, #4]
 800d466:	f000 fd5f 	bl	800df28 <crc16>
 800d46a:	4603      	mov	r3, r0
 800d46c:	461a      	mov	r2, r3
 800d46e:	89bb      	ldrh	r3, [r7, #12]
 800d470:	4293      	cmp	r3, r2
 800d472:	d105      	bne.n	800d480 <DecodeModbusRtu+0x58>
	{
		if(data[0]==SLAVE_ID)
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	781b      	ldrb	r3, [r3, #0]
 800d478:	2b01      	cmp	r3, #1
 800d47a:	d101      	bne.n	800d480 <DecodeModbusRtu+0x58>
		{
			return 0x01;
 800d47c:	2301      	movs	r3, #1
 800d47e:	e000      	b.n	800d482 <DecodeModbusRtu+0x5a>
		}
	}
	return 0x00;
 800d480:	2300      	movs	r3, #0
}
 800d482:	4618      	mov	r0, r3
 800d484:	3710      	adds	r7, #16
 800d486:	46bd      	mov	sp, r7
 800d488:	bd80      	pop	{r7, pc}
	...

0800d48c <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d48c:	b580      	push	{r7, lr}
 800d48e:	b082      	sub	sp, #8
 800d490:	af00      	add	r7, sp, #0
 800d492:	6078      	str	r0, [r7, #4]
 800d494:	460b      	mov	r3, r1
 800d496:	807b      	strh	r3, [r7, #2]
	if(huart-> Instance == USART2){
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	4a2c      	ldr	r2, [pc, #176]	@ (800d550 <HAL_UARTEx_RxEventCallback+0xc4>)
 800d49e:	4293      	cmp	r3, r2
 800d4a0:	d152      	bne.n	800d548 <HAL_UARTEx_RxEventCallback+0xbc>
		if (DecodeModbusRtu(RxData, Size))
 800d4a2:	887b      	ldrh	r3, [r7, #2]
 800d4a4:	4619      	mov	r1, r3
 800d4a6:	482b      	ldr	r0, [pc, #172]	@ (800d554 <HAL_UARTEx_RxEventCallback+0xc8>)
 800d4a8:	f7ff ffbe 	bl	800d428 <DecodeModbusRtu>
 800d4ac:	4603      	mov	r3, r0
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d044      	beq.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
				{
					switch (RxData[1]){
 800d4b2:	4b28      	ldr	r3, [pc, #160]	@ (800d554 <HAL_UARTEx_RxEventCallback+0xc8>)
 800d4b4:	785b      	ldrb	r3, [r3, #1]
 800d4b6:	3b01      	subs	r3, #1
 800d4b8:	2b0f      	cmp	r3, #15
 800d4ba:	d83b      	bhi.n	800d534 <HAL_UARTEx_RxEventCallback+0xa8>
 800d4bc:	a201      	add	r2, pc, #4	@ (adr r2, 800d4c4 <HAL_UARTEx_RxEventCallback+0x38>)
 800d4be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4c2:	bf00      	nop
 800d4c4:	0800d511 	.word	0x0800d511
 800d4c8:	0800d517 	.word	0x0800d517
 800d4cc:	0800d505 	.word	0x0800d505
 800d4d0:	0800d50b 	.word	0x0800d50b
 800d4d4:	0800d529 	.word	0x0800d529
 800d4d8:	0800d51d 	.word	0x0800d51d
 800d4dc:	0800d535 	.word	0x0800d535
 800d4e0:	0800d535 	.word	0x0800d535
 800d4e4:	0800d535 	.word	0x0800d535
 800d4e8:	0800d535 	.word	0x0800d535
 800d4ec:	0800d535 	.word	0x0800d535
 800d4f0:	0800d535 	.word	0x0800d535
 800d4f4:	0800d535 	.word	0x0800d535
 800d4f8:	0800d535 	.word	0x0800d535
 800d4fc:	0800d52f 	.word	0x0800d52f
 800d500:	0800d523 	.word	0x0800d523
					case 0x03:
						readHoldingRegs();
 800d504:	f000 f8d2 	bl	800d6ac <readHoldingRegs>
						break;
 800d508:	e018      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x04:
						readInputRegs();
 800d50a:	f000 f941 	bl	800d790 <readInputRegs>
						break;
 800d50e:	e015      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x01:
						readCoils();
 800d510:	f000 f9b0 	bl	800d874 <readCoils>
						break;
 800d514:	e012      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x02:
						readInputs();
 800d516:	f000 fa5d 	bl	800d9d4 <readInputs>
						break;
 800d51a:	e00f      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x06:
						writeSingleReg();
 800d51c:	f000 fb86 	bl	800dc2c <writeSingleReg>
						break;
 800d520:	e00c      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x10:
						writeHoldingRegs();
 800d522:	f000 fb07 	bl	800db34 <writeHoldingRegs>
						break;
 800d526:	e009      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x05:
						writeSingleCoil();
 800d528:	f000 fbca 	bl	800dcc0 <writeSingleCoil>
						break;
 800d52c:	e006      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					case 0x0F:
						writeMultiCoils();
 800d52e:	f000 fc43 	bl	800ddb8 <writeMultiCoils>
						break;
 800d532:	e003      	b.n	800d53c <HAL_UARTEx_RxEventCallback+0xb0>
					default:
						modbusException(ILLEGAL_FUNCTION);
 800d534:	2001      	movs	r0, #1
 800d536:	f000 f899 	bl	800d66c <modbusException>
						break;
 800d53a:	bf00      	nop
					}
				}
			//uart2_receive_IDLE_DMA();
			HAL_UARTEx_ReceiveToIdle_DMA(&huart2, RxData, RX_BUF_SIZE);
 800d53c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d540:	4904      	ldr	r1, [pc, #16]	@ (800d554 <HAL_UARTEx_RxEventCallback+0xc8>)
 800d542:	4805      	ldr	r0, [pc, #20]	@ (800d558 <HAL_UARTEx_RxEventCallback+0xcc>)
 800d544:	f7fa fe11 	bl	800816a <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 800d548:	bf00      	nop
 800d54a:	3708      	adds	r7, #8
 800d54c:	46bd      	mov	sp, r7
 800d54e:	bd80      	pop	{r7, pc}
 800d550:	40004400 	.word	0x40004400
 800d554:	2000231c 	.word	0x2000231c
 800d558:	200005c8 	.word	0x200005c8

0800d55c <Get_Holding_Registers>:
uint8_t Coils_Database[50]={0,};
uint8_t Inputs_Database[50]={ 0,};
uint16_t Input_Registers_Database[50]={0,};

uint16_t Get_Holding_Registers(uint8_t index)
{
 800d55c:	b480      	push	{r7}
 800d55e:	b083      	sub	sp, #12
 800d560:	af00      	add	r7, sp, #0
 800d562:	4603      	mov	r3, r0
 800d564:	71fb      	strb	r3, [r7, #7]
	if(index>50) return 0x00U;
 800d566:	79fb      	ldrb	r3, [r7, #7]
 800d568:	2b32      	cmp	r3, #50	@ 0x32
 800d56a:	d901      	bls.n	800d570 <Get_Holding_Registers+0x14>
 800d56c:	2300      	movs	r3, #0
 800d56e:	e003      	b.n	800d578 <Get_Holding_Registers+0x1c>
	return Holding_Registers_Database[index];
 800d570:	79fb      	ldrb	r3, [r7, #7]
 800d572:	4a04      	ldr	r2, [pc, #16]	@ (800d584 <Get_Holding_Registers+0x28>)
 800d574:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800d578:	4618      	mov	r0, r3
 800d57a:	370c      	adds	r7, #12
 800d57c:	46bd      	mov	sp, r7
 800d57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d582:	4770      	bx	lr
 800d584:	2000251c 	.word	0x2000251c

0800d588 <Reset_Oxis>:
void Reset_Oxis(void)
{
 800d588:	b480      	push	{r7}
 800d58a:	af00      	add	r7, sp, #0
	Holding_Registers_Database[0]=0x00U;
 800d58c:	4b06      	ldr	r3, [pc, #24]	@ (800d5a8 <Reset_Oxis+0x20>)
 800d58e:	2200      	movs	r2, #0
 800d590:	801a      	strh	r2, [r3, #0]
	Holding_Registers_Database[1]=0x00U;
 800d592:	4b05      	ldr	r3, [pc, #20]	@ (800d5a8 <Reset_Oxis+0x20>)
 800d594:	2200      	movs	r2, #0
 800d596:	805a      	strh	r2, [r3, #2]
	Holding_Registers_Database[2]=0x00U;
 800d598:	4b03      	ldr	r3, [pc, #12]	@ (800d5a8 <Reset_Oxis+0x20>)
 800d59a:	2200      	movs	r2, #0
 800d59c:	809a      	strh	r2, [r3, #4]
}
 800d59e:	bf00      	nop
 800d5a0:	46bd      	mov	sp, r7
 800d5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5a6:	4770      	bx	lr
 800d5a8:	2000251c 	.word	0x2000251c

0800d5ac <Copy_Holding_Registers>:
void Copy_Holding_Registers(uint8_t index,uint8_t index_coppy)
{
 800d5ac:	b480      	push	{r7}
 800d5ae:	b083      	sub	sp, #12
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	4603      	mov	r3, r0
 800d5b4:	460a      	mov	r2, r1
 800d5b6:	71fb      	strb	r3, [r7, #7]
 800d5b8:	4613      	mov	r3, r2
 800d5ba:	71bb      	strb	r3, [r7, #6]
	Holding_Registers_Database[index_coppy]=Holding_Registers_Database[index];
 800d5bc:	79fa      	ldrb	r2, [r7, #7]
 800d5be:	79bb      	ldrb	r3, [r7, #6]
 800d5c0:	490a      	ldr	r1, [pc, #40]	@ (800d5ec <Copy_Holding_Registers+0x40>)
 800d5c2:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800d5c6:	4a09      	ldr	r2, [pc, #36]	@ (800d5ec <Copy_Holding_Registers+0x40>)
 800d5c8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	Holding_Registers_Database[index_coppy+1]=Holding_Registers_Database[index+1];
 800d5cc:	79fb      	ldrb	r3, [r7, #7]
 800d5ce:	1c5a      	adds	r2, r3, #1
 800d5d0:	79bb      	ldrb	r3, [r7, #6]
 800d5d2:	3301      	adds	r3, #1
 800d5d4:	4905      	ldr	r1, [pc, #20]	@ (800d5ec <Copy_Holding_Registers+0x40>)
 800d5d6:	f831 1012 	ldrh.w	r1, [r1, r2, lsl #1]
 800d5da:	4a04      	ldr	r2, [pc, #16]	@ (800d5ec <Copy_Holding_Registers+0x40>)
 800d5dc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 800d5e0:	bf00      	nop
 800d5e2:	370c      	adds	r7, #12
 800d5e4:	46bd      	mov	sp, r7
 800d5e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5ea:	4770      	bx	lr
 800d5ec:	2000251c 	.word	0x2000251c

0800d5f0 <Reset_Tray>:
void Set_bit_Coilt_lamp(uint8_t)
{

}
void Reset_Tray(uint8_t index)
{
 800d5f0:	b480      	push	{r7}
 800d5f2:	b083      	sub	sp, #12
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	71fb      	strb	r3, [r7, #7]
	Coils_Database[index] = 0x00U;
 800d5fa:	79fb      	ldrb	r3, [r7, #7]
 800d5fc:	4a04      	ldr	r2, [pc, #16]	@ (800d610 <Reset_Tray+0x20>)
 800d5fe:	2100      	movs	r1, #0
 800d600:	54d1      	strb	r1, [r2, r3]
}
 800d602:	bf00      	nop
 800d604:	370c      	adds	r7, #12
 800d606:	46bd      	mov	sp, r7
 800d608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60c:	4770      	bx	lr
 800d60e:	bf00      	nop
 800d610:	20002580 	.word	0x20002580

0800d614 <sendData>:
void sendData (uint8_t *data, int size)
{
 800d614:	b580      	push	{r7, lr}
 800d616:	b084      	sub	sp, #16
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
 800d61c:	6039      	str	r1, [r7, #0]
	// we will calculate the CRC in this function itself
	uint16_t crc = crc16(data, size);
 800d61e:	683b      	ldr	r3, [r7, #0]
 800d620:	b29b      	uxth	r3, r3
 800d622:	4619      	mov	r1, r3
 800d624:	6878      	ldr	r0, [r7, #4]
 800d626:	f000 fc7f 	bl	800df28 <crc16>
 800d62a:	4603      	mov	r3, r0
 800d62c:	81fb      	strh	r3, [r7, #14]
	data[size] = crc&0xFF;   // CRC LOW
 800d62e:	683b      	ldr	r3, [r7, #0]
 800d630:	687a      	ldr	r2, [r7, #4]
 800d632:	4413      	add	r3, r2
 800d634:	89fa      	ldrh	r2, [r7, #14]
 800d636:	b2d2      	uxtb	r2, r2
 800d638:	701a      	strb	r2, [r3, #0]
	data[size+1] = (crc>>8)&0xFF;  // CRC HIGH
 800d63a:	89fb      	ldrh	r3, [r7, #14]
 800d63c:	0a1b      	lsrs	r3, r3, #8
 800d63e:	b299      	uxth	r1, r3
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	3301      	adds	r3, #1
 800d644:	687a      	ldr	r2, [r7, #4]
 800d646:	4413      	add	r3, r2
 800d648:	b2ca      	uxtb	r2, r1
 800d64a:	701a      	strb	r2, [r3, #0]

	HAL_UART_Transmit(&huart2, data, size+2, 1000);
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	b29b      	uxth	r3, r3
 800d650:	3302      	adds	r3, #2
 800d652:	b29a      	uxth	r2, r3
 800d654:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800d658:	6879      	ldr	r1, [r7, #4]
 800d65a:	4803      	ldr	r0, [pc, #12]	@ (800d668 <sendData+0x54>)
 800d65c:	f7fa fcfa 	bl	8008054 <HAL_UART_Transmit>
}
 800d660:	bf00      	nop
 800d662:	3710      	adds	r7, #16
 800d664:	46bd      	mov	sp, r7
 800d666:	bd80      	pop	{r7, pc}
 800d668:	200005c8 	.word	0x200005c8

0800d66c <modbusException>:

void modbusException (uint8_t exceptioncode)
{
 800d66c:	b580      	push	{r7, lr}
 800d66e:	b082      	sub	sp, #8
 800d670:	af00      	add	r7, sp, #0
 800d672:	4603      	mov	r3, r0
 800d674:	71fb      	strb	r3, [r7, #7]
	//| SLAVE_ID | FUNCTION_CODE | Exception code | CRC     |
	//| 1 BYTE   |  1 BYTE       |    1 BYTE      | 2 BYTES |

	TxData[0] = RxData[0];       // slave ID
 800d676:	4b0b      	ldr	r3, [pc, #44]	@ (800d6a4 <modbusException+0x38>)
 800d678:	781a      	ldrb	r2, [r3, #0]
 800d67a:	4b0b      	ldr	r3, [pc, #44]	@ (800d6a8 <modbusException+0x3c>)
 800d67c:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1]|0x80;  // adding 1 to the MSB of the function code
 800d67e:	4b09      	ldr	r3, [pc, #36]	@ (800d6a4 <modbusException+0x38>)
 800d680:	785b      	ldrb	r3, [r3, #1]
 800d682:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d686:	b2da      	uxtb	r2, r3
 800d688:	4b07      	ldr	r3, [pc, #28]	@ (800d6a8 <modbusException+0x3c>)
 800d68a:	705a      	strb	r2, [r3, #1]
	TxData[2] = exceptioncode;   // Load the Exception code
 800d68c:	4a06      	ldr	r2, [pc, #24]	@ (800d6a8 <modbusException+0x3c>)
 800d68e:	79fb      	ldrb	r3, [r7, #7]
 800d690:	7093      	strb	r3, [r2, #2]
	sendData(TxData, 3);         // send Data... CRC will be calculated in the function
 800d692:	2103      	movs	r1, #3
 800d694:	4804      	ldr	r0, [pc, #16]	@ (800d6a8 <modbusException+0x3c>)
 800d696:	f7ff ffbd 	bl	800d614 <sendData>
}
 800d69a:	bf00      	nop
 800d69c:	3708      	adds	r7, #8
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	bd80      	pop	{r7, pc}
 800d6a2:	bf00      	nop
 800d6a4:	2000231c 	.word	0x2000231c
 800d6a8:	2000241c 	.word	0x2000241c

0800d6ac <readHoldingRegs>:


uint8_t readHoldingRegs (void)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d6b2:	4b34      	ldr	r3, [pc, #208]	@ (800d784 <readHoldingRegs+0xd8>)
 800d6b4:	789b      	ldrb	r3, [r3, #2]
 800d6b6:	021b      	lsls	r3, r3, #8
 800d6b8:	b21a      	sxth	r2, r3
 800d6ba:	4b32      	ldr	r3, [pc, #200]	@ (800d784 <readHoldingRegs+0xd8>)
 800d6bc:	78db      	ldrb	r3, [r3, #3]
 800d6be:	b21b      	sxth	r3, r3
 800d6c0:	4313      	orrs	r3, r2
 800d6c2:	b21b      	sxth	r3, r3
 800d6c4:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800d6c6:	4b2f      	ldr	r3, [pc, #188]	@ (800d784 <readHoldingRegs+0xd8>)
 800d6c8:	791b      	ldrb	r3, [r3, #4]
 800d6ca:	021b      	lsls	r3, r3, #8
 800d6cc:	b21a      	sxth	r2, r3
 800d6ce:	4b2d      	ldr	r3, [pc, #180]	@ (800d784 <readHoldingRegs+0xd8>)
 800d6d0:	795b      	ldrb	r3, [r3, #5]
 800d6d2:	b21b      	sxth	r3, r3
 800d6d4:	4313      	orrs	r3, r2
 800d6d6:	b21b      	sxth	r3, r3
 800d6d8:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800d6da:	887b      	ldrh	r3, [r7, #2]
 800d6dc:	2b00      	cmp	r3, #0
 800d6de:	d002      	beq.n	800d6e6 <readHoldingRegs+0x3a>
 800d6e0:	887b      	ldrh	r3, [r7, #2]
 800d6e2:	2b7d      	cmp	r3, #125	@ 0x7d
 800d6e4:	d904      	bls.n	800d6f0 <readHoldingRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d6e6:	2003      	movs	r0, #3
 800d6e8:	f7ff ffc0 	bl	800d66c <modbusException>
		return 0;
 800d6ec:	2300      	movs	r3, #0
 800d6ee:	e044      	b.n	800d77a <readHoldingRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800d6f0:	89fa      	ldrh	r2, [r7, #14]
 800d6f2:	887b      	ldrh	r3, [r7, #2]
 800d6f4:	4413      	add	r3, r2
 800d6f6:	b29b      	uxth	r3, r3
 800d6f8:	3b01      	subs	r3, #1
 800d6fa:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800d6fc:	883b      	ldrh	r3, [r7, #0]
 800d6fe:	2b31      	cmp	r3, #49	@ 0x31
 800d700:	d904      	bls.n	800d70c <readHoldingRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d702:	2002      	movs	r0, #2
 800d704:	f7ff ffb2 	bl	800d66c <modbusException>
		return 0;
 800d708:	2300      	movs	r3, #0
 800d70a:	e036      	b.n	800d77a <readHoldingRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800d70c:	4b1e      	ldr	r3, [pc, #120]	@ (800d788 <readHoldingRegs+0xdc>)
 800d70e:	2201      	movs	r2, #1
 800d710:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d712:	4b1c      	ldr	r3, [pc, #112]	@ (800d784 <readHoldingRegs+0xd8>)
 800d714:	785a      	ldrb	r2, [r3, #1]
 800d716:	4b1c      	ldr	r3, [pc, #112]	@ (800d788 <readHoldingRegs+0xdc>)
 800d718:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800d71a:	887b      	ldrh	r3, [r7, #2]
 800d71c:	b2db      	uxtb	r3, r3
 800d71e:	005b      	lsls	r3, r3, #1
 800d720:	b2da      	uxtb	r2, r3
 800d722:	4b19      	ldr	r3, [pc, #100]	@ (800d788 <readHoldingRegs+0xdc>)
 800d724:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d726:	2303      	movs	r3, #3
 800d728:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800d72a:	2300      	movs	r3, #0
 800d72c:	607b      	str	r3, [r7, #4]
 800d72e:	e01b      	b.n	800d768 <readHoldingRegs+0xbc>
	{
		TxData[indx++] = (Holding_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800d730:	89fb      	ldrh	r3, [r7, #14]
 800d732:	4a16      	ldr	r2, [pc, #88]	@ (800d78c <readHoldingRegs+0xe0>)
 800d734:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d738:	0a1b      	lsrs	r3, r3, #8
 800d73a:	b299      	uxth	r1, r3
 800d73c:	68bb      	ldr	r3, [r7, #8]
 800d73e:	1c5a      	adds	r2, r3, #1
 800d740:	60ba      	str	r2, [r7, #8]
 800d742:	b2c9      	uxtb	r1, r1
 800d744:	4a10      	ldr	r2, [pc, #64]	@ (800d788 <readHoldingRegs+0xdc>)
 800d746:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Holding_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800d748:	89fb      	ldrh	r3, [r7, #14]
 800d74a:	4a10      	ldr	r2, [pc, #64]	@ (800d78c <readHoldingRegs+0xe0>)
 800d74c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	1c5a      	adds	r2, r3, #1
 800d754:	60ba      	str	r2, [r7, #8]
 800d756:	b2c9      	uxtb	r1, r1
 800d758:	4a0b      	ldr	r2, [pc, #44]	@ (800d788 <readHoldingRegs+0xdc>)
 800d75a:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800d75c:	89fb      	ldrh	r3, [r7, #14]
 800d75e:	3301      	adds	r3, #1
 800d760:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	3301      	adds	r3, #1
 800d766:	607b      	str	r3, [r7, #4]
 800d768:	887b      	ldrh	r3, [r7, #2]
 800d76a:	687a      	ldr	r2, [r7, #4]
 800d76c:	429a      	cmp	r2, r3
 800d76e:	dbdf      	blt.n	800d730 <readHoldingRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d770:	68b9      	ldr	r1, [r7, #8]
 800d772:	4805      	ldr	r0, [pc, #20]	@ (800d788 <readHoldingRegs+0xdc>)
 800d774:	f7ff ff4e 	bl	800d614 <sendData>
	return 1;   // success
 800d778:	2301      	movs	r3, #1
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
 800d782:	bf00      	nop
 800d784:	2000231c 	.word	0x2000231c
 800d788:	2000241c 	.word	0x2000241c
 800d78c:	2000251c 	.word	0x2000251c

0800d790 <readInputRegs>:

uint8_t readInputRegs (void)
{
 800d790:	b580      	push	{r7, lr}
 800d792:	b084      	sub	sp, #16
 800d794:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d796:	4b34      	ldr	r3, [pc, #208]	@ (800d868 <readInputRegs+0xd8>)
 800d798:	789b      	ldrb	r3, [r3, #2]
 800d79a:	021b      	lsls	r3, r3, #8
 800d79c:	b21a      	sxth	r2, r3
 800d79e:	4b32      	ldr	r3, [pc, #200]	@ (800d868 <readInputRegs+0xd8>)
 800d7a0:	78db      	ldrb	r3, [r3, #3]
 800d7a2:	b21b      	sxth	r3, r3
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	b21b      	sxth	r3, r3
 800d7a8:	81fb      	strh	r3, [r7, #14]

	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800d7aa:	4b2f      	ldr	r3, [pc, #188]	@ (800d868 <readInputRegs+0xd8>)
 800d7ac:	791b      	ldrb	r3, [r3, #4]
 800d7ae:	021b      	lsls	r3, r3, #8
 800d7b0:	b21a      	sxth	r2, r3
 800d7b2:	4b2d      	ldr	r3, [pc, #180]	@ (800d868 <readInputRegs+0xd8>)
 800d7b4:	795b      	ldrb	r3, [r3, #5]
 800d7b6:	b21b      	sxth	r3, r3
 800d7b8:	4313      	orrs	r3, r2
 800d7ba:	b21b      	sxth	r3, r3
 800d7bc:	807b      	strh	r3, [r7, #2]
	if ((numRegs<1)||(numRegs>125))  // maximum no. of Registers as per the PDF
 800d7be:	887b      	ldrh	r3, [r7, #2]
 800d7c0:	2b00      	cmp	r3, #0
 800d7c2:	d002      	beq.n	800d7ca <readInputRegs+0x3a>
 800d7c4:	887b      	ldrh	r3, [r7, #2]
 800d7c6:	2b7d      	cmp	r3, #125	@ 0x7d
 800d7c8:	d904      	bls.n	800d7d4 <readInputRegs+0x44>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d7ca:	2003      	movs	r0, #3
 800d7cc:	f7ff ff4e 	bl	800d66c <modbusException>
		return 0;
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	e044      	b.n	800d85e <readInputRegs+0xce>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800d7d4:	89fa      	ldrh	r2, [r7, #14]
 800d7d6:	887b      	ldrh	r3, [r7, #2]
 800d7d8:	4413      	add	r3, r2
 800d7da:	b29b      	uxth	r3, r3
 800d7dc:	3b01      	subs	r3, #1
 800d7de:	803b      	strh	r3, [r7, #0]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800d7e0:	883b      	ldrh	r3, [r7, #0]
 800d7e2:	2b31      	cmp	r3, #49	@ 0x31
 800d7e4:	d904      	bls.n	800d7f0 <readInputRegs+0x60>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d7e6:	2002      	movs	r0, #2
 800d7e8:	f7ff ff40 	bl	800d66c <modbusException>
		return 0;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	e036      	b.n	800d85e <readInputRegs+0xce>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800d7f0:	4b1e      	ldr	r3, [pc, #120]	@ (800d86c <readInputRegs+0xdc>)
 800d7f2:	2201      	movs	r2, #1
 800d7f4:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d7f6:	4b1c      	ldr	r3, [pc, #112]	@ (800d868 <readInputRegs+0xd8>)
 800d7f8:	785a      	ldrb	r2, [r3, #1]
 800d7fa:	4b1c      	ldr	r3, [pc, #112]	@ (800d86c <readInputRegs+0xdc>)
 800d7fc:	705a      	strb	r2, [r3, #1]
	TxData[2] = numRegs*2;  // Byte count
 800d7fe:	887b      	ldrh	r3, [r7, #2]
 800d800:	b2db      	uxtb	r3, r3
 800d802:	005b      	lsls	r3, r3, #1
 800d804:	b2da      	uxtb	r2, r3
 800d806:	4b19      	ldr	r3, [pc, #100]	@ (800d86c <readInputRegs+0xdc>)
 800d808:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d80a:	2303      	movs	r3, #3
 800d80c:	60bb      	str	r3, [r7, #8]

	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800d80e:	2300      	movs	r3, #0
 800d810:	607b      	str	r3, [r7, #4]
 800d812:	e01b      	b.n	800d84c <readInputRegs+0xbc>
	{
		TxData[indx++] = (Input_Registers_Database[startAddr]>>8)&0xFF;  // extract the higher byte
 800d814:	89fb      	ldrh	r3, [r7, #14]
 800d816:	4a16      	ldr	r2, [pc, #88]	@ (800d870 <readInputRegs+0xe0>)
 800d818:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800d81c:	0a1b      	lsrs	r3, r3, #8
 800d81e:	b299      	uxth	r1, r3
 800d820:	68bb      	ldr	r3, [r7, #8]
 800d822:	1c5a      	adds	r2, r3, #1
 800d824:	60ba      	str	r2, [r7, #8]
 800d826:	b2c9      	uxtb	r1, r1
 800d828:	4a10      	ldr	r2, [pc, #64]	@ (800d86c <readInputRegs+0xdc>)
 800d82a:	54d1      	strb	r1, [r2, r3]
		TxData[indx++] = (Input_Registers_Database[startAddr])&0xFF;   // extract the lower byte
 800d82c:	89fb      	ldrh	r3, [r7, #14]
 800d82e:	4a10      	ldr	r2, [pc, #64]	@ (800d870 <readInputRegs+0xe0>)
 800d830:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800d834:	68bb      	ldr	r3, [r7, #8]
 800d836:	1c5a      	adds	r2, r3, #1
 800d838:	60ba      	str	r2, [r7, #8]
 800d83a:	b2c9      	uxtb	r1, r1
 800d83c:	4a0b      	ldr	r2, [pc, #44]	@ (800d86c <readInputRegs+0xdc>)
 800d83e:	54d1      	strb	r1, [r2, r3]
		startAddr++;  // increment the register address
 800d840:	89fb      	ldrh	r3, [r7, #14]
 800d842:	3301      	adds	r3, #1
 800d844:	81fb      	strh	r3, [r7, #14]
	for (int i=0; i<numRegs; i++)   // Load the actual data into TxData buffer
 800d846:	687b      	ldr	r3, [r7, #4]
 800d848:	3301      	adds	r3, #1
 800d84a:	607b      	str	r3, [r7, #4]
 800d84c:	887b      	ldrh	r3, [r7, #2]
 800d84e:	687a      	ldr	r2, [r7, #4]
 800d850:	429a      	cmp	r2, r3
 800d852:	dbdf      	blt.n	800d814 <readInputRegs+0x84>
	}

	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d854:	68b9      	ldr	r1, [r7, #8]
 800d856:	4805      	ldr	r0, [pc, #20]	@ (800d86c <readInputRegs+0xdc>)
 800d858:	f7ff fedc 	bl	800d614 <sendData>
	return 1;   // success
 800d85c:	2301      	movs	r3, #1
}
 800d85e:	4618      	mov	r0, r3
 800d860:	3710      	adds	r7, #16
 800d862:	46bd      	mov	sp, r7
 800d864:	bd80      	pop	{r7, pc}
 800d866:	bf00      	nop
 800d868:	2000231c 	.word	0x2000231c
 800d86c:	2000241c 	.word	0x2000241c
 800d870:	200025e8 	.word	0x200025e8

0800d874 <readCoils>:

uint8_t readCoils (void)
{
 800d874:	b580      	push	{r7, lr}
 800d876:	b088      	sub	sp, #32
 800d878:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800d87a:	4b53      	ldr	r3, [pc, #332]	@ (800d9c8 <readCoils+0x154>)
 800d87c:	789b      	ldrb	r3, [r3, #2]
 800d87e:	021b      	lsls	r3, r3, #8
 800d880:	b21a      	sxth	r2, r3
 800d882:	4b51      	ldr	r3, [pc, #324]	@ (800d9c8 <readCoils+0x154>)
 800d884:	78db      	ldrb	r3, [r3, #3]
 800d886:	b21b      	sxth	r3, r3
 800d888:	4313      	orrs	r3, r2
 800d88a:	b21b      	sxth	r3, r3
 800d88c:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d88e:	4b4e      	ldr	r3, [pc, #312]	@ (800d9c8 <readCoils+0x154>)
 800d890:	791b      	ldrb	r3, [r3, #4]
 800d892:	021b      	lsls	r3, r3, #8
 800d894:	b21a      	sxth	r2, r3
 800d896:	4b4c      	ldr	r3, [pc, #304]	@ (800d9c8 <readCoils+0x154>)
 800d898:	795b      	ldrb	r3, [r3, #5]
 800d89a:	b21b      	sxth	r3, r3
 800d89c:	4313      	orrs	r3, r2
 800d89e:	b21b      	sxth	r3, r3
 800d8a0:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800d8a2:	893b      	ldrh	r3, [r7, #8]
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d003      	beq.n	800d8b0 <readCoils+0x3c>
 800d8a8:	893b      	ldrh	r3, [r7, #8]
 800d8aa:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800d8ae:	d904      	bls.n	800d8ba <readCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800d8b0:	2003      	movs	r0, #3
 800d8b2:	f7ff fedb 	bl	800d66c <modbusException>
		return 0;
 800d8b6:	2300      	movs	r3, #0
 800d8b8:	e081      	b.n	800d9be <readCoils+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800d8ba:	897a      	ldrh	r2, [r7, #10]
 800d8bc:	893b      	ldrh	r3, [r7, #8]
 800d8be:	4413      	add	r3, r2
 800d8c0:	b29b      	uxth	r3, r3
 800d8c2:	3b01      	subs	r3, #1
 800d8c4:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800d8c6:	88fb      	ldrh	r3, [r7, #6]
 800d8c8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800d8cc:	d304      	bcc.n	800d8d8 <readCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800d8ce:	2002      	movs	r0, #2
 800d8d0:	f7ff fecc 	bl	800d66c <modbusException>
		return 0;
 800d8d4:	2300      	movs	r3, #0
 800d8d6:	e072      	b.n	800d9be <readCoils+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800d8d8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d8dc:	2100      	movs	r1, #0
 800d8de:	483b      	ldr	r0, [pc, #236]	@ (800d9cc <readCoils+0x158>)
 800d8e0:	f000 fb58 	bl	800df94 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800d8e4:	4b39      	ldr	r3, [pc, #228]	@ (800d9cc <readCoils+0x158>)
 800d8e6:	2201      	movs	r2, #1
 800d8e8:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800d8ea:	4b37      	ldr	r3, [pc, #220]	@ (800d9c8 <readCoils+0x154>)
 800d8ec:	785a      	ldrb	r2, [r3, #1]
 800d8ee:	4b37      	ldr	r3, [pc, #220]	@ (800d9cc <readCoils+0x158>)
 800d8f0:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800d8f2:	893b      	ldrh	r3, [r7, #8]
 800d8f4:	08db      	lsrs	r3, r3, #3
 800d8f6:	b29b      	uxth	r3, r3
 800d8f8:	b2db      	uxtb	r3, r3
 800d8fa:	893a      	ldrh	r2, [r7, #8]
 800d8fc:	f002 0207 	and.w	r2, r2, #7
 800d900:	b292      	uxth	r2, r2
 800d902:	2a00      	cmp	r2, #0
 800d904:	bf14      	ite	ne
 800d906:	2201      	movne	r2, #1
 800d908:	2200      	moveq	r2, #0
 800d90a:	b2d2      	uxtb	r2, r2
 800d90c:	4413      	add	r3, r2
 800d90e:	b2da      	uxtb	r2, r3
 800d910:	4b2e      	ldr	r3, [pc, #184]	@ (800d9cc <readCoils+0x158>)
 800d912:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800d914:	2303      	movs	r3, #3
 800d916:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800d918:	897b      	ldrh	r3, [r7, #10]
 800d91a:	08db      	lsrs	r3, r3, #3
 800d91c:	b29b      	uxth	r3, r3
 800d91e:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800d920:	897b      	ldrh	r3, [r7, #10]
 800d922:	f003 0307 	and.w	r3, r3, #7
 800d926:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800d928:	2300      	movs	r3, #0
 800d92a:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800d92c:	2300      	movs	r3, #0
 800d92e:	60fb      	str	r3, [r7, #12]
 800d930:	e033      	b.n	800d99a <readCoils+0x126>
	{
		TxData[indx] |= ((Coils_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800d932:	4a26      	ldr	r2, [pc, #152]	@ (800d9cc <readCoils+0x158>)
 800d934:	69fb      	ldr	r3, [r7, #28]
 800d936:	4413      	add	r3, r2
 800d938:	781b      	ldrb	r3, [r3, #0]
 800d93a:	b25a      	sxtb	r2, r3
 800d93c:	4924      	ldr	r1, [pc, #144]	@ (800d9d0 <readCoils+0x15c>)
 800d93e:	69bb      	ldr	r3, [r7, #24]
 800d940:	440b      	add	r3, r1
 800d942:	781b      	ldrb	r3, [r3, #0]
 800d944:	4619      	mov	r1, r3
 800d946:	8afb      	ldrh	r3, [r7, #22]
 800d948:	fa41 f303 	asr.w	r3, r1, r3
 800d94c:	f003 0101 	and.w	r1, r3, #1
 800d950:	693b      	ldr	r3, [r7, #16]
 800d952:	fa01 f303 	lsl.w	r3, r1, r3
 800d956:	b25b      	sxtb	r3, r3
 800d958:	4313      	orrs	r3, r2
 800d95a:	b25b      	sxtb	r3, r3
 800d95c:	b2d9      	uxtb	r1, r3
 800d95e:	4a1b      	ldr	r2, [pc, #108]	@ (800d9cc <readCoils+0x158>)
 800d960:	69fb      	ldr	r3, [r7, #28]
 800d962:	4413      	add	r3, r2
 800d964:	460a      	mov	r2, r1
 800d966:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800d968:	693b      	ldr	r3, [r7, #16]
 800d96a:	3301      	adds	r3, #1
 800d96c:	613b      	str	r3, [r7, #16]
 800d96e:	8afb      	ldrh	r3, [r7, #22]
 800d970:	3301      	adds	r3, #1
 800d972:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800d974:	693b      	ldr	r3, [r7, #16]
 800d976:	2b07      	cmp	r3, #7
 800d978:	dd04      	ble.n	800d984 <readCoils+0x110>
		{
			indxPosition = 0;
 800d97a:	2300      	movs	r3, #0
 800d97c:	613b      	str	r3, [r7, #16]
			indx++;
 800d97e:	69fb      	ldr	r3, [r7, #28]
 800d980:	3301      	adds	r3, #1
 800d982:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800d984:	8afb      	ldrh	r3, [r7, #22]
 800d986:	2b07      	cmp	r3, #7
 800d988:	d904      	bls.n	800d994 <readCoils+0x120>
		{
			bitPosition=0;
 800d98a:	2300      	movs	r3, #0
 800d98c:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800d98e:	69bb      	ldr	r3, [r7, #24]
 800d990:	3301      	adds	r3, #1
 800d992:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	3301      	adds	r3, #1
 800d998:	60fb      	str	r3, [r7, #12]
 800d99a:	893b      	ldrh	r3, [r7, #8]
 800d99c:	68fa      	ldr	r2, [r7, #12]
 800d99e:	429a      	cmp	r2, r3
 800d9a0:	dbc7      	blt.n	800d932 <readCoils+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800d9a2:	893b      	ldrh	r3, [r7, #8]
 800d9a4:	f003 0307 	and.w	r3, r3, #7
 800d9a8:	b29b      	uxth	r3, r3
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d002      	beq.n	800d9b4 <readCoils+0x140>
 800d9ae:	69fb      	ldr	r3, [r7, #28]
 800d9b0:	3301      	adds	r3, #1
 800d9b2:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800d9b4:	69f9      	ldr	r1, [r7, #28]
 800d9b6:	4805      	ldr	r0, [pc, #20]	@ (800d9cc <readCoils+0x158>)
 800d9b8:	f7ff fe2c 	bl	800d614 <sendData>
	return 1;   // success
 800d9bc:	2301      	movs	r3, #1
}
 800d9be:	4618      	mov	r0, r3
 800d9c0:	3720      	adds	r7, #32
 800d9c2:	46bd      	mov	sp, r7
 800d9c4:	bd80      	pop	{r7, pc}
 800d9c6:	bf00      	nop
 800d9c8:	2000231c 	.word	0x2000231c
 800d9cc:	2000241c 	.word	0x2000241c
 800d9d0:	20002580 	.word	0x20002580

0800d9d4 <readInputs>:

uint8_t readInputs (void)
{
 800d9d4:	b580      	push	{r7, lr}
 800d9d6:	b088      	sub	sp, #32
 800d9d8:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800d9da:	4b53      	ldr	r3, [pc, #332]	@ (800db28 <readInputs+0x154>)
 800d9dc:	789b      	ldrb	r3, [r3, #2]
 800d9de:	021b      	lsls	r3, r3, #8
 800d9e0:	b21a      	sxth	r2, r3
 800d9e2:	4b51      	ldr	r3, [pc, #324]	@ (800db28 <readInputs+0x154>)
 800d9e4:	78db      	ldrb	r3, [r3, #3]
 800d9e6:	b21b      	sxth	r3, r3
 800d9e8:	4313      	orrs	r3, r2
 800d9ea:	b21b      	sxth	r3, r3
 800d9ec:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800d9ee:	4b4e      	ldr	r3, [pc, #312]	@ (800db28 <readInputs+0x154>)
 800d9f0:	791b      	ldrb	r3, [r3, #4]
 800d9f2:	021b      	lsls	r3, r3, #8
 800d9f4:	b21a      	sxth	r2, r3
 800d9f6:	4b4c      	ldr	r3, [pc, #304]	@ (800db28 <readInputs+0x154>)
 800d9f8:	795b      	ldrb	r3, [r3, #5]
 800d9fa:	b21b      	sxth	r3, r3
 800d9fc:	4313      	orrs	r3, r2
 800d9fe:	b21b      	sxth	r3, r3
 800da00:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>2000))  // maximum no. of coils as per the PDF
 800da02:	893b      	ldrh	r3, [r7, #8]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d003      	beq.n	800da10 <readInputs+0x3c>
 800da08:	893b      	ldrh	r3, [r7, #8]
 800da0a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800da0e:	d904      	bls.n	800da1a <readInputs+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800da10:	2003      	movs	r0, #3
 800da12:	f7ff fe2b 	bl	800d66c <modbusException>
		return 0;
 800da16:	2300      	movs	r3, #0
 800da18:	e081      	b.n	800db1e <readInputs+0x14a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800da1a:	897a      	ldrh	r2, [r7, #10]
 800da1c:	893b      	ldrh	r3, [r7, #8]
 800da1e:	4413      	add	r3, r2
 800da20:	b29b      	uxth	r3, r3
 800da22:	3b01      	subs	r3, #1
 800da24:	80fb      	strh	r3, [r7, #6]
	if (endAddr>599)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800da26:	88fb      	ldrh	r3, [r7, #6]
 800da28:	f5b3 7f16 	cmp.w	r3, #600	@ 0x258
 800da2c:	d304      	bcc.n	800da38 <readInputs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800da2e:	2002      	movs	r0, #2
 800da30:	f7ff fe1c 	bl	800d66c <modbusException>
		return 0;
 800da34:	2300      	movs	r3, #0
 800da36:	e072      	b.n	800db1e <readInputs+0x14a>
	}


	//reset TxData buffer
	memset (TxData, '\0', 256);
 800da38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800da3c:	2100      	movs	r1, #0
 800da3e:	483b      	ldr	r0, [pc, #236]	@ (800db2c <readInputs+0x158>)
 800da40:	f000 faa8 	bl	800df94 <memset>
	// Prepare TxData buffer

	//| SLAVE_ID | FUNCTION_CODE | BYTE COUNT | DATA      | CRC     |
	//| 1 BYTE   |  1 BYTE       |  1 BYTE    | N*2 BYTES | 2 BYTES |

	TxData[0] = SLAVE_ID;  // slave ID
 800da44:	4b39      	ldr	r3, [pc, #228]	@ (800db2c <readInputs+0x158>)
 800da46:	2201      	movs	r2, #1
 800da48:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];  // function code
 800da4a:	4b37      	ldr	r3, [pc, #220]	@ (800db28 <readInputs+0x154>)
 800da4c:	785a      	ldrb	r2, [r3, #1]
 800da4e:	4b37      	ldr	r3, [pc, #220]	@ (800db2c <readInputs+0x158>)
 800da50:	705a      	strb	r2, [r3, #1]
	TxData[2] = (numCoils/8) + ((numCoils%8)>0 ? 1:0);  // Byte count
 800da52:	893b      	ldrh	r3, [r7, #8]
 800da54:	08db      	lsrs	r3, r3, #3
 800da56:	b29b      	uxth	r3, r3
 800da58:	b2db      	uxtb	r3, r3
 800da5a:	893a      	ldrh	r2, [r7, #8]
 800da5c:	f002 0207 	and.w	r2, r2, #7
 800da60:	b292      	uxth	r2, r2
 800da62:	2a00      	cmp	r2, #0
 800da64:	bf14      	ite	ne
 800da66:	2201      	movne	r2, #1
 800da68:	2200      	moveq	r2, #0
 800da6a:	b2d2      	uxtb	r2, r2
 800da6c:	4413      	add	r3, r2
 800da6e:	b2da      	uxtb	r2, r3
 800da70:	4b2e      	ldr	r3, [pc, #184]	@ (800db2c <readInputs+0x158>)
 800da72:	709a      	strb	r2, [r3, #2]
	int indx = 3;  // we need to keep track of how many bytes has been stored in TxData Buffer
 800da74:	2303      	movs	r3, #3
 800da76:	61fb      	str	r3, [r7, #28]
	 * Then we will keep shifting the database[1] to the right and read the bits.
	 * Once the bitposition has crossed the value 7, we will increment the startbyte
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy into the next byte of the TxData
	 * This keeps going until the number of coils required have been copied
	 */
	int startByte = startAddr/8;  // which byte we have to start extracting the data from
 800da78:	897b      	ldrh	r3, [r7, #10]
 800da7a:	08db      	lsrs	r3, r3, #3
 800da7c:	b29b      	uxth	r3, r3
 800da7e:	61bb      	str	r3, [r7, #24]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800da80:	897b      	ldrh	r3, [r7, #10]
 800da82:	f003 0307 	and.w	r3, r3, #7
 800da86:	82fb      	strh	r3, [r7, #22]
	int indxPosition = 0;  // The shift position in the current indx of the TxData buffer
 800da88:	2300      	movs	r3, #0
 800da8a:	613b      	str	r3, [r7, #16]

	// Load the actual data into TxData buffer
	for (int i=0; i<numCoils; i++)
 800da8c:	2300      	movs	r3, #0
 800da8e:	60fb      	str	r3, [r7, #12]
 800da90:	e033      	b.n	800dafa <readInputs+0x126>
	{
		TxData[indx] |= ((Inputs_Database[startByte] >> bitPosition) &0x01) << indxPosition;
 800da92:	4a26      	ldr	r2, [pc, #152]	@ (800db2c <readInputs+0x158>)
 800da94:	69fb      	ldr	r3, [r7, #28]
 800da96:	4413      	add	r3, r2
 800da98:	781b      	ldrb	r3, [r3, #0]
 800da9a:	b25a      	sxtb	r2, r3
 800da9c:	4924      	ldr	r1, [pc, #144]	@ (800db30 <readInputs+0x15c>)
 800da9e:	69bb      	ldr	r3, [r7, #24]
 800daa0:	440b      	add	r3, r1
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	4619      	mov	r1, r3
 800daa6:	8afb      	ldrh	r3, [r7, #22]
 800daa8:	fa41 f303 	asr.w	r3, r1, r3
 800daac:	f003 0101 	and.w	r1, r3, #1
 800dab0:	693b      	ldr	r3, [r7, #16]
 800dab2:	fa01 f303 	lsl.w	r3, r1, r3
 800dab6:	b25b      	sxtb	r3, r3
 800dab8:	4313      	orrs	r3, r2
 800daba:	b25b      	sxtb	r3, r3
 800dabc:	b2d9      	uxtb	r1, r3
 800dabe:	4a1b      	ldr	r2, [pc, #108]	@ (800db2c <readInputs+0x158>)
 800dac0:	69fb      	ldr	r3, [r7, #28]
 800dac2:	4413      	add	r3, r2
 800dac4:	460a      	mov	r2, r1
 800dac6:	701a      	strb	r2, [r3, #0]
		indxPosition++; bitPosition++;
 800dac8:	693b      	ldr	r3, [r7, #16]
 800daca:	3301      	adds	r3, #1
 800dacc:	613b      	str	r3, [r7, #16]
 800dace:	8afb      	ldrh	r3, [r7, #22]
 800dad0:	3301      	adds	r3, #1
 800dad2:	82fb      	strh	r3, [r7, #22]
		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800dad4:	693b      	ldr	r3, [r7, #16]
 800dad6:	2b07      	cmp	r3, #7
 800dad8:	dd04      	ble.n	800dae4 <readInputs+0x110>
		{
			indxPosition = 0;
 800dada:	2300      	movs	r3, #0
 800dadc:	613b      	str	r3, [r7, #16]
			indx++;
 800dade:	69fb      	ldr	r3, [r7, #28]
 800dae0:	3301      	adds	r3, #1
 800dae2:	61fb      	str	r3, [r7, #28]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800dae4:	8afb      	ldrh	r3, [r7, #22]
 800dae6:	2b07      	cmp	r3, #7
 800dae8:	d904      	bls.n	800daf4 <readInputs+0x120>
		{
			bitPosition=0;
 800daea:	2300      	movs	r3, #0
 800daec:	82fb      	strh	r3, [r7, #22]
			startByte++;
 800daee:	69bb      	ldr	r3, [r7, #24]
 800daf0:	3301      	adds	r3, #1
 800daf2:	61bb      	str	r3, [r7, #24]
	for (int i=0; i<numCoils; i++)
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	3301      	adds	r3, #1
 800daf8:	60fb      	str	r3, [r7, #12]
 800dafa:	893b      	ldrh	r3, [r7, #8]
 800dafc:	68fa      	ldr	r2, [r7, #12]
 800dafe:	429a      	cmp	r2, r3
 800db00:	dbc7      	blt.n	800da92 <readInputs+0xbe>
		}
	}

	if (numCoils%8 != 0)indx++;  // increment the indx variable, only if the numcoils is not a multiple of 8
 800db02:	893b      	ldrh	r3, [r7, #8]
 800db04:	f003 0307 	and.w	r3, r3, #7
 800db08:	b29b      	uxth	r3, r3
 800db0a:	2b00      	cmp	r3, #0
 800db0c:	d002      	beq.n	800db14 <readInputs+0x140>
 800db0e:	69fb      	ldr	r3, [r7, #28]
 800db10:	3301      	adds	r3, #1
 800db12:	61fb      	str	r3, [r7, #28]
	sendData(TxData, indx);  // send data... CRC will be calculated in the function itself
 800db14:	69f9      	ldr	r1, [r7, #28]
 800db16:	4805      	ldr	r0, [pc, #20]	@ (800db2c <readInputs+0x158>)
 800db18:	f7ff fd7c 	bl	800d614 <sendData>
	return 1;   // success
 800db1c:	2301      	movs	r3, #1
}
 800db1e:	4618      	mov	r0, r3
 800db20:	3720      	adds	r7, #32
 800db22:	46bd      	mov	sp, r7
 800db24:	bd80      	pop	{r7, pc}
 800db26:	bf00      	nop
 800db28:	2000231c 	.word	0x2000231c
 800db2c:	2000241c 	.word	0x2000241c
 800db30:	200025b4 	.word	0x200025b4

0800db34 <writeHoldingRegs>:

uint8_t writeHoldingRegs (void)
{
 800db34:	b580      	push	{r7, lr}
 800db36:	b084      	sub	sp, #16
 800db38:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800db3a:	4b39      	ldr	r3, [pc, #228]	@ (800dc20 <writeHoldingRegs+0xec>)
 800db3c:	789b      	ldrb	r3, [r3, #2]
 800db3e:	021b      	lsls	r3, r3, #8
 800db40:	b21a      	sxth	r2, r3
 800db42:	4b37      	ldr	r3, [pc, #220]	@ (800dc20 <writeHoldingRegs+0xec>)
 800db44:	78db      	ldrb	r3, [r3, #3]
 800db46:	b21b      	sxth	r3, r3
 800db48:	4313      	orrs	r3, r2
 800db4a:	b21b      	sxth	r3, r3
 800db4c:	81fb      	strh	r3, [r7, #14]
    uint8_t indx = 7;  // we need to keep track of index in RxData
 800db4e:	2307      	movs	r3, #7
 800db50:	737b      	strb	r3, [r7, #13]
	uint16_t numRegs = ((RxData[4]<<8)|RxData[5]);   // number to registers master has requested
 800db52:	4b33      	ldr	r3, [pc, #204]	@ (800dc20 <writeHoldingRegs+0xec>)
 800db54:	791b      	ldrb	r3, [r3, #4]
 800db56:	021b      	lsls	r3, r3, #8
 800db58:	b21a      	sxth	r2, r3
 800db5a:	4b31      	ldr	r3, [pc, #196]	@ (800dc20 <writeHoldingRegs+0xec>)
 800db5c:	795b      	ldrb	r3, [r3, #5]
 800db5e:	b21b      	sxth	r3, r3
 800db60:	4313      	orrs	r3, r2
 800db62:	b21b      	sxth	r3, r3
 800db64:	80fb      	strh	r3, [r7, #6]
	if ((numRegs<1)||(numRegs>123))  // maximum no. of Registers as per the PDF
 800db66:	88fb      	ldrh	r3, [r7, #6]
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d002      	beq.n	800db72 <writeHoldingRegs+0x3e>
 800db6c:	88fb      	ldrh	r3, [r7, #6]
 800db6e:	2b7b      	cmp	r3, #123	@ 0x7b
 800db70:	d904      	bls.n	800db7c <writeHoldingRegs+0x48>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800db72:	2003      	movs	r0, #3
 800db74:	f7ff fd7a 	bl	800d66c <modbusException>
		return 0;
 800db78:	2300      	movs	r3, #0
 800db7a:	e04c      	b.n	800dc16 <writeHoldingRegs+0xe2>
	}

	uint16_t endAddr = startAddr+numRegs-1;  // end Register
 800db7c:	89fa      	ldrh	r2, [r7, #14]
 800db7e:	88fb      	ldrh	r3, [r7, #6]
 800db80:	4413      	add	r3, r2
 800db82:	b29b      	uxth	r3, r3
 800db84:	3b01      	subs	r3, #1
 800db86:	80bb      	strh	r3, [r7, #4]
	if (endAddr>49)  // end Register can not be more than 49 as we only have record of 50 Registers in total
 800db88:	88bb      	ldrh	r3, [r7, #4]
 800db8a:	2b31      	cmp	r3, #49	@ 0x31
 800db8c:	d904      	bls.n	800db98 <writeHoldingRegs+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800db8e:	2002      	movs	r0, #2
 800db90:	f7ff fd6c 	bl	800d66c <modbusException>
		return 0;
 800db94:	2300      	movs	r3, #0
 800db96:	e03e      	b.n	800dc16 <writeHoldingRegs+0xe2>
	/* start saving 16 bit data
	 * Data starts from RxData[7] and we need to combine 2 bytes together
	 * 16 bit Data = firstByte<<8|secondByte
	 */

	for (int i=0; i<numRegs; i++)
 800db98:	2300      	movs	r3, #0
 800db9a:	60bb      	str	r3, [r7, #8]
 800db9c:	e01b      	b.n	800dbd6 <writeHoldingRegs+0xa2>
	{
		Holding_Registers_Database[startAddr++] = (RxData[indx++]<<8)|RxData[indx++];
 800db9e:	7b7b      	ldrb	r3, [r7, #13]
 800dba0:	1c5a      	adds	r2, r3, #1
 800dba2:	737a      	strb	r2, [r7, #13]
 800dba4:	461a      	mov	r2, r3
 800dba6:	4b1e      	ldr	r3, [pc, #120]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dba8:	5c9b      	ldrb	r3, [r3, r2]
 800dbaa:	021b      	lsls	r3, r3, #8
 800dbac:	b21a      	sxth	r2, r3
 800dbae:	7b7b      	ldrb	r3, [r7, #13]
 800dbb0:	1c59      	adds	r1, r3, #1
 800dbb2:	7379      	strb	r1, [r7, #13]
 800dbb4:	4619      	mov	r1, r3
 800dbb6:	4b1a      	ldr	r3, [pc, #104]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dbb8:	5c5b      	ldrb	r3, [r3, r1]
 800dbba:	b21b      	sxth	r3, r3
 800dbbc:	4313      	orrs	r3, r2
 800dbbe:	b219      	sxth	r1, r3
 800dbc0:	89fb      	ldrh	r3, [r7, #14]
 800dbc2:	1c5a      	adds	r2, r3, #1
 800dbc4:	81fa      	strh	r2, [r7, #14]
 800dbc6:	461a      	mov	r2, r3
 800dbc8:	b289      	uxth	r1, r1
 800dbca:	4b16      	ldr	r3, [pc, #88]	@ (800dc24 <writeHoldingRegs+0xf0>)
 800dbcc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for (int i=0; i<numRegs; i++)
 800dbd0:	68bb      	ldr	r3, [r7, #8]
 800dbd2:	3301      	adds	r3, #1
 800dbd4:	60bb      	str	r3, [r7, #8]
 800dbd6:	88fb      	ldrh	r3, [r7, #6]
 800dbd8:	68ba      	ldr	r2, [r7, #8]
 800dbda:	429a      	cmp	r2, r3
 800dbdc:	dbdf      	blt.n	800db9e <writeHoldingRegs+0x6a>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | num of Regs    | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES      | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800dbde:	4b12      	ldr	r3, [pc, #72]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dbe0:	2201      	movs	r2, #1
 800dbe2:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800dbe4:	4b0e      	ldr	r3, [pc, #56]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dbe6:	785a      	ldrb	r2, [r3, #1]
 800dbe8:	4b0f      	ldr	r3, [pc, #60]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dbea:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800dbec:	4b0c      	ldr	r3, [pc, #48]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dbee:	789a      	ldrb	r2, [r3, #2]
 800dbf0:	4b0d      	ldr	r3, [pc, #52]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dbf2:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800dbf4:	4b0a      	ldr	r3, [pc, #40]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dbf6:	78da      	ldrb	r2, [r3, #3]
 800dbf8:	4b0b      	ldr	r3, [pc, #44]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dbfa:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of Regs HIGH Byte
 800dbfc:	4b08      	ldr	r3, [pc, #32]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dbfe:	791a      	ldrb	r2, [r3, #4]
 800dc00:	4b09      	ldr	r3, [pc, #36]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dc02:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of Regs LOW Byte
 800dc04:	4b06      	ldr	r3, [pc, #24]	@ (800dc20 <writeHoldingRegs+0xec>)
 800dc06:	795a      	ldrb	r2, [r3, #5]
 800dc08:	4b07      	ldr	r3, [pc, #28]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dc0a:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800dc0c:	2106      	movs	r1, #6
 800dc0e:	4806      	ldr	r0, [pc, #24]	@ (800dc28 <writeHoldingRegs+0xf4>)
 800dc10:	f7ff fd00 	bl	800d614 <sendData>
	return 1;   // success
 800dc14:	2301      	movs	r3, #1
}
 800dc16:	4618      	mov	r0, r3
 800dc18:	3710      	adds	r7, #16
 800dc1a:	46bd      	mov	sp, r7
 800dc1c:	bd80      	pop	{r7, pc}
 800dc1e:	bf00      	nop
 800dc20:	2000231c 	.word	0x2000231c
 800dc24:	2000251c 	.word	0x2000251c
 800dc28:	2000241c 	.word	0x2000241c

0800dc2c <writeSingleReg>:

uint8_t writeSingleReg (void)
{
 800dc2c:	b580      	push	{r7, lr}
 800dc2e:	b082      	sub	sp, #8
 800dc30:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Register Address
 800dc32:	4b20      	ldr	r3, [pc, #128]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc34:	789b      	ldrb	r3, [r3, #2]
 800dc36:	021b      	lsls	r3, r3, #8
 800dc38:	b21a      	sxth	r2, r3
 800dc3a:	4b1e      	ldr	r3, [pc, #120]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc3c:	78db      	ldrb	r3, [r3, #3]
 800dc3e:	b21b      	sxth	r3, r3
 800dc40:	4313      	orrs	r3, r2
 800dc42:	b21b      	sxth	r3, r3
 800dc44:	80fb      	strh	r3, [r7, #6]

	if (startAddr>49)  // The Register Address can not be more than 49 as we only have record of 50 Registers in total
 800dc46:	88fb      	ldrh	r3, [r7, #6]
 800dc48:	2b31      	cmp	r3, #49	@ 0x31
 800dc4a:	d904      	bls.n	800dc56 <writeSingleReg+0x2a>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800dc4c:	2002      	movs	r0, #2
 800dc4e:	f7ff fd0d 	bl	800d66c <modbusException>
		return 0;
 800dc52:	2300      	movs	r3, #0
 800dc54:	e029      	b.n	800dcaa <writeSingleReg+0x7e>

	/* Save the 16 bit data
	 * Data is the combination of 2 bytes, RxData[4] and RxData[5]
	 */

	Holding_Registers_Database[startAddr] = (RxData[4]<<8)|RxData[5];
 800dc56:	4b17      	ldr	r3, [pc, #92]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc58:	791b      	ldrb	r3, [r3, #4]
 800dc5a:	021b      	lsls	r3, r3, #8
 800dc5c:	b21a      	sxth	r2, r3
 800dc5e:	4b15      	ldr	r3, [pc, #84]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc60:	795b      	ldrb	r3, [r3, #5]
 800dc62:	b21b      	sxth	r3, r3
 800dc64:	4313      	orrs	r3, r2
 800dc66:	b21a      	sxth	r2, r3
 800dc68:	88fb      	ldrh	r3, [r7, #6]
 800dc6a:	b291      	uxth	r1, r2
 800dc6c:	4a12      	ldr	r2, [pc, #72]	@ (800dcb8 <writeSingleReg+0x8c>)
 800dc6e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800dc72:	4b12      	ldr	r3, [pc, #72]	@ (800dcbc <writeSingleReg+0x90>)
 800dc74:	2201      	movs	r2, #1
 800dc76:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800dc78:	4b0e      	ldr	r3, [pc, #56]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc7a:	785a      	ldrb	r2, [r3, #1]
 800dc7c:	4b0f      	ldr	r3, [pc, #60]	@ (800dcbc <writeSingleReg+0x90>)
 800dc7e:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800dc80:	4b0c      	ldr	r3, [pc, #48]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc82:	789a      	ldrb	r2, [r3, #2]
 800dc84:	4b0d      	ldr	r3, [pc, #52]	@ (800dcbc <writeSingleReg+0x90>)
 800dc86:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800dc88:	4b0a      	ldr	r3, [pc, #40]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc8a:	78da      	ldrb	r2, [r3, #3]
 800dc8c:	4b0b      	ldr	r3, [pc, #44]	@ (800dcbc <writeSingleReg+0x90>)
 800dc8e:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Reg Data HIGH Byte
 800dc90:	4b08      	ldr	r3, [pc, #32]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc92:	791a      	ldrb	r2, [r3, #4]
 800dc94:	4b09      	ldr	r3, [pc, #36]	@ (800dcbc <writeSingleReg+0x90>)
 800dc96:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Reg Data LOW  Byte
 800dc98:	4b06      	ldr	r3, [pc, #24]	@ (800dcb4 <writeSingleReg+0x88>)
 800dc9a:	795a      	ldrb	r2, [r3, #5]
 800dc9c:	4b07      	ldr	r3, [pc, #28]	@ (800dcbc <writeSingleReg+0x90>)
 800dc9e:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800dca0:	2106      	movs	r1, #6
 800dca2:	4806      	ldr	r0, [pc, #24]	@ (800dcbc <writeSingleReg+0x90>)
 800dca4:	f7ff fcb6 	bl	800d614 <sendData>
	return 1;   // success
 800dca8:	2301      	movs	r3, #1
}
 800dcaa:	4618      	mov	r0, r3
 800dcac:	3708      	adds	r7, #8
 800dcae:	46bd      	mov	sp, r7
 800dcb0:	bd80      	pop	{r7, pc}
 800dcb2:	bf00      	nop
 800dcb4:	2000231c 	.word	0x2000231c
 800dcb8:	2000251c 	.word	0x2000251c
 800dcbc:	2000241c 	.word	0x2000241c

0800dcc0 <writeSingleCoil>:

uint8_t writeSingleCoil (void)
{
 800dcc0:	b580      	push	{r7, lr}
 800dcc2:	b084      	sub	sp, #16
 800dcc4:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800dcc6:	4b39      	ldr	r3, [pc, #228]	@ (800ddac <writeSingleCoil+0xec>)
 800dcc8:	789b      	ldrb	r3, [r3, #2]
 800dcca:	021b      	lsls	r3, r3, #8
 800dccc:	b21a      	sxth	r2, r3
 800dcce:	4b37      	ldr	r3, [pc, #220]	@ (800ddac <writeSingleCoil+0xec>)
 800dcd0:	78db      	ldrb	r3, [r3, #3]
 800dcd2:	b21b      	sxth	r3, r3
 800dcd4:	4313      	orrs	r3, r2
 800dcd6:	b21b      	sxth	r3, r3
 800dcd8:	81fb      	strh	r3, [r7, #14]

	if (startAddr>499)  // The Coil Address can not be more than 199 as we only have record of 200 Coils in total
 800dcda:	89fb      	ldrh	r3, [r7, #14]
 800dcdc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800dce0:	d304      	bcc.n	800dcec <writeSingleCoil+0x2c>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800dce2:	2002      	movs	r0, #2
 800dce4:	f7ff fcc2 	bl	800d66c <modbusException>
		return 0;
 800dce8:	2300      	movs	r3, #0
 800dcea:	e05a      	b.n	800dda2 <writeSingleCoil+0xe2>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800dcec:	89fb      	ldrh	r3, [r7, #14]
 800dcee:	08db      	lsrs	r3, r3, #3
 800dcf0:	b29b      	uxth	r3, r3
 800dcf2:	60bb      	str	r3, [r7, #8]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800dcf4:	89fb      	ldrh	r3, [r7, #14]
 800dcf6:	f003 0307 	and.w	r3, r3, #7
 800dcfa:	80fb      	strh	r3, [r7, #6]
	 * A value of FF 00 hex requests the coil to be ON.
	 * A value of 00 00 requests it to be OFF.
	 * All other values are illegal and will not affect the coil.
	 */

	if ((RxData[4] == 0xFF) && (RxData[5] == 0x00))
 800dcfc:	4b2b      	ldr	r3, [pc, #172]	@ (800ddac <writeSingleCoil+0xec>)
 800dcfe:	791b      	ldrb	r3, [r3, #4]
 800dd00:	2bff      	cmp	r3, #255	@ 0xff
 800dd02:	d116      	bne.n	800dd32 <writeSingleCoil+0x72>
 800dd04:	4b29      	ldr	r3, [pc, #164]	@ (800ddac <writeSingleCoil+0xec>)
 800dd06:	795b      	ldrb	r3, [r3, #5]
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d112      	bne.n	800dd32 <writeSingleCoil+0x72>
	{
		Coils_Database[startByte] |= 1<<bitPosition; // Replace that bit with 1
 800dd0c:	4a28      	ldr	r2, [pc, #160]	@ (800ddb0 <writeSingleCoil+0xf0>)
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	4413      	add	r3, r2
 800dd12:	781b      	ldrb	r3, [r3, #0]
 800dd14:	b25a      	sxtb	r2, r3
 800dd16:	88fb      	ldrh	r3, [r7, #6]
 800dd18:	2101      	movs	r1, #1
 800dd1a:	fa01 f303 	lsl.w	r3, r1, r3
 800dd1e:	b25b      	sxtb	r3, r3
 800dd20:	4313      	orrs	r3, r2
 800dd22:	b25b      	sxtb	r3, r3
 800dd24:	b2d9      	uxtb	r1, r3
 800dd26:	4a22      	ldr	r2, [pc, #136]	@ (800ddb0 <writeSingleCoil+0xf0>)
 800dd28:	68bb      	ldr	r3, [r7, #8]
 800dd2a:	4413      	add	r3, r2
 800dd2c:	460a      	mov	r2, r1
 800dd2e:	701a      	strb	r2, [r3, #0]
 800dd30:	e01b      	b.n	800dd6a <writeSingleCoil+0xaa>
	}

	else if ((RxData[4] == 0x00) && (RxData[5] == 0x00))
 800dd32:	4b1e      	ldr	r3, [pc, #120]	@ (800ddac <writeSingleCoil+0xec>)
 800dd34:	791b      	ldrb	r3, [r3, #4]
 800dd36:	2b00      	cmp	r3, #0
 800dd38:	d117      	bne.n	800dd6a <writeSingleCoil+0xaa>
 800dd3a:	4b1c      	ldr	r3, [pc, #112]	@ (800ddac <writeSingleCoil+0xec>)
 800dd3c:	795b      	ldrb	r3, [r3, #5]
 800dd3e:	2b00      	cmp	r3, #0
 800dd40:	d113      	bne.n	800dd6a <writeSingleCoil+0xaa>
	{
		Coils_Database[startByte] &= ~(1<<bitPosition); // Replace that bit with 0
 800dd42:	4a1b      	ldr	r2, [pc, #108]	@ (800ddb0 <writeSingleCoil+0xf0>)
 800dd44:	68bb      	ldr	r3, [r7, #8]
 800dd46:	4413      	add	r3, r2
 800dd48:	781b      	ldrb	r3, [r3, #0]
 800dd4a:	b25a      	sxtb	r2, r3
 800dd4c:	88fb      	ldrh	r3, [r7, #6]
 800dd4e:	2101      	movs	r1, #1
 800dd50:	fa01 f303 	lsl.w	r3, r1, r3
 800dd54:	b25b      	sxtb	r3, r3
 800dd56:	43db      	mvns	r3, r3
 800dd58:	b25b      	sxtb	r3, r3
 800dd5a:	4013      	ands	r3, r2
 800dd5c:	b25b      	sxtb	r3, r3
 800dd5e:	b2d9      	uxtb	r1, r3
 800dd60:	4a13      	ldr	r2, [pc, #76]	@ (800ddb0 <writeSingleCoil+0xf0>)
 800dd62:	68bb      	ldr	r3, [r7, #8]
 800dd64:	4413      	add	r3, r2
 800dd66:	460a      	mov	r2, r1
 800dd68:	701a      	strb	r2, [r3, #0]
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800dd6a:	4b12      	ldr	r3, [pc, #72]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd6c:	2201      	movs	r2, #1
 800dd6e:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800dd70:	4b0e      	ldr	r3, [pc, #56]	@ (800ddac <writeSingleCoil+0xec>)
 800dd72:	785a      	ldrb	r2, [r3, #1]
 800dd74:	4b0f      	ldr	r3, [pc, #60]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd76:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800dd78:	4b0c      	ldr	r3, [pc, #48]	@ (800ddac <writeSingleCoil+0xec>)
 800dd7a:	789a      	ldrb	r2, [r3, #2]
 800dd7c:	4b0d      	ldr	r3, [pc, #52]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd7e:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800dd80:	4b0a      	ldr	r3, [pc, #40]	@ (800ddac <writeSingleCoil+0xec>)
 800dd82:	78da      	ldrb	r2, [r3, #3]
 800dd84:	4b0b      	ldr	r3, [pc, #44]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd86:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // Coil Data HIGH Byte
 800dd88:	4b08      	ldr	r3, [pc, #32]	@ (800ddac <writeSingleCoil+0xec>)
 800dd8a:	791a      	ldrb	r2, [r3, #4]
 800dd8c:	4b09      	ldr	r3, [pc, #36]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd8e:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // Coil Data LOW  Byte
 800dd90:	4b06      	ldr	r3, [pc, #24]	@ (800ddac <writeSingleCoil+0xec>)
 800dd92:	795a      	ldrb	r2, [r3, #5]
 800dd94:	4b07      	ldr	r3, [pc, #28]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd96:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800dd98:	2106      	movs	r1, #6
 800dd9a:	4806      	ldr	r0, [pc, #24]	@ (800ddb4 <writeSingleCoil+0xf4>)
 800dd9c:	f7ff fc3a 	bl	800d614 <sendData>
	return 1;   // success
 800dda0:	2301      	movs	r3, #1
}
 800dda2:	4618      	mov	r0, r3
 800dda4:	3710      	adds	r7, #16
 800dda6:	46bd      	mov	sp, r7
 800dda8:	bd80      	pop	{r7, pc}
 800ddaa:	bf00      	nop
 800ddac:	2000231c 	.word	0x2000231c
 800ddb0:	20002580 	.word	0x20002580
 800ddb4:	2000241c 	.word	0x2000241c

0800ddb8 <writeMultiCoils>:

uint8_t writeMultiCoils (void)
{
 800ddb8:	b580      	push	{r7, lr}
 800ddba:	b088      	sub	sp, #32
 800ddbc:	af00      	add	r7, sp, #0
	uint16_t startAddr = ((RxData[2]<<8)|RxData[3]);  // start Coil Address
 800ddbe:	4b57      	ldr	r3, [pc, #348]	@ (800df1c <writeMultiCoils+0x164>)
 800ddc0:	789b      	ldrb	r3, [r3, #2]
 800ddc2:	021b      	lsls	r3, r3, #8
 800ddc4:	b21a      	sxth	r2, r3
 800ddc6:	4b55      	ldr	r3, [pc, #340]	@ (800df1c <writeMultiCoils+0x164>)
 800ddc8:	78db      	ldrb	r3, [r3, #3]
 800ddca:	b21b      	sxth	r3, r3
 800ddcc:	4313      	orrs	r3, r2
 800ddce:	b21b      	sxth	r3, r3
 800ddd0:	817b      	strh	r3, [r7, #10]

	uint16_t numCoils = ((RxData[4]<<8)|RxData[5]);   // number to coils master has requested
 800ddd2:	4b52      	ldr	r3, [pc, #328]	@ (800df1c <writeMultiCoils+0x164>)
 800ddd4:	791b      	ldrb	r3, [r3, #4]
 800ddd6:	021b      	lsls	r3, r3, #8
 800ddd8:	b21a      	sxth	r2, r3
 800ddda:	4b50      	ldr	r3, [pc, #320]	@ (800df1c <writeMultiCoils+0x164>)
 800dddc:	795b      	ldrb	r3, [r3, #5]
 800ddde:	b21b      	sxth	r3, r3
 800dde0:	4313      	orrs	r3, r2
 800dde2:	b21b      	sxth	r3, r3
 800dde4:	813b      	strh	r3, [r7, #8]
	if ((numCoils<1)||(numCoils>1968))  // maximum no. of coils as per the PDF
 800dde6:	893b      	ldrh	r3, [r7, #8]
 800dde8:	2b00      	cmp	r3, #0
 800ddea:	d003      	beq.n	800ddf4 <writeMultiCoils+0x3c>
 800ddec:	893b      	ldrh	r3, [r7, #8]
 800ddee:	f5b3 6ff6 	cmp.w	r3, #1968	@ 0x7b0
 800ddf2:	d904      	bls.n	800ddfe <writeMultiCoils+0x46>
	{
		modbusException (ILLEGAL_DATA_VALUE);  // send an exception
 800ddf4:	2003      	movs	r0, #3
 800ddf6:	f7ff fc39 	bl	800d66c <modbusException>
		return 0;
 800ddfa:	2300      	movs	r3, #0
 800ddfc:	e089      	b.n	800df12 <writeMultiCoils+0x15a>
	}

	uint16_t endAddr = startAddr+numCoils-1;  // Last coils address
 800ddfe:	897a      	ldrh	r2, [r7, #10]
 800de00:	893b      	ldrh	r3, [r7, #8]
 800de02:	4413      	add	r3, r2
 800de04:	b29b      	uxth	r3, r3
 800de06:	3b01      	subs	r3, #1
 800de08:	80fb      	strh	r3, [r7, #6]
	if (endAddr>499)  // end coil can not be more than 199 as we only have record of 200 (0-199) coils in total
 800de0a:	88fb      	ldrh	r3, [r7, #6]
 800de0c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800de10:	d304      	bcc.n	800de1c <writeMultiCoils+0x64>
	{
		modbusException(ILLEGAL_DATA_ADDRESS);   // send an exception
 800de12:	2002      	movs	r0, #2
 800de14:	f7ff fc2a 	bl	800d66c <modbusException>
		return 0;
 800de18:	2300      	movs	r3, #0
 800de1a:	e07a      	b.n	800df12 <writeMultiCoils+0x15a>
	}

	/* Calculation for the bit in the database, where the modification will be done */
	int startByte = startAddr/8;  // which byte we have to start writing the data into
 800de1c:	897b      	ldrh	r3, [r7, #10]
 800de1e:	08db      	lsrs	r3, r3, #3
 800de20:	b29b      	uxth	r3, r3
 800de22:	61fb      	str	r3, [r7, #28]
	uint16_t bitPosition = startAddr%8;  // The shift position in the first byte
 800de24:	897b      	ldrh	r3, [r7, #10]
 800de26:	f003 0307 	and.w	r3, r3, #7
 800de2a:	837b      	strh	r3, [r7, #26]
	int indxPosition = 0;  // The shift position in the current indx of the RxData buffer
 800de2c:	2300      	movs	r3, #0
 800de2e:	617b      	str	r3, [r7, #20]

	int indx = 7;  // we need to keep track of index in RxData
 800de30:	2307      	movs	r3, #7
 800de32:	613b      	str	r3, [r7, #16]
	 * When the indxposition exceeds 7, we increment the indx variable, so to copy from the next byte of the RxData
	 * This keeps going until the number of coils required have been modified
	 */

	// Modify the bits as per the Byte received
	for (int i=0; i<numCoils; i++)
 800de34:	2300      	movs	r3, #0
 800de36:	60fb      	str	r3, [r7, #12]
 800de38:	e04b      	b.n	800ded2 <writeMultiCoils+0x11a>
	{
		if (((RxData[indx]>>indxPosition)&0x01) == 1)
 800de3a:	4a38      	ldr	r2, [pc, #224]	@ (800df1c <writeMultiCoils+0x164>)
 800de3c:	693b      	ldr	r3, [r7, #16]
 800de3e:	4413      	add	r3, r2
 800de40:	781b      	ldrb	r3, [r3, #0]
 800de42:	461a      	mov	r2, r3
 800de44:	697b      	ldr	r3, [r7, #20]
 800de46:	fa42 f303 	asr.w	r3, r2, r3
 800de4a:	f003 0301 	and.w	r3, r3, #1
 800de4e:	2b00      	cmp	r3, #0
 800de50:	d012      	beq.n	800de78 <writeMultiCoils+0xc0>
		{
			Coils_Database[startByte] |= 1<<bitPosition;  // replace that bit with 1
 800de52:	4a33      	ldr	r2, [pc, #204]	@ (800df20 <writeMultiCoils+0x168>)
 800de54:	69fb      	ldr	r3, [r7, #28]
 800de56:	4413      	add	r3, r2
 800de58:	781b      	ldrb	r3, [r3, #0]
 800de5a:	b25a      	sxtb	r2, r3
 800de5c:	8b7b      	ldrh	r3, [r7, #26]
 800de5e:	2101      	movs	r1, #1
 800de60:	fa01 f303 	lsl.w	r3, r1, r3
 800de64:	b25b      	sxtb	r3, r3
 800de66:	4313      	orrs	r3, r2
 800de68:	b25b      	sxtb	r3, r3
 800de6a:	b2d9      	uxtb	r1, r3
 800de6c:	4a2c      	ldr	r2, [pc, #176]	@ (800df20 <writeMultiCoils+0x168>)
 800de6e:	69fb      	ldr	r3, [r7, #28]
 800de70:	4413      	add	r3, r2
 800de72:	460a      	mov	r2, r1
 800de74:	701a      	strb	r2, [r3, #0]
 800de76:	e013      	b.n	800dea0 <writeMultiCoils+0xe8>
		}
		else
		{
			Coils_Database[startByte] &= ~(1<<bitPosition);  // replace that bit with 0
 800de78:	4a29      	ldr	r2, [pc, #164]	@ (800df20 <writeMultiCoils+0x168>)
 800de7a:	69fb      	ldr	r3, [r7, #28]
 800de7c:	4413      	add	r3, r2
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	b25a      	sxtb	r2, r3
 800de82:	8b7b      	ldrh	r3, [r7, #26]
 800de84:	2101      	movs	r1, #1
 800de86:	fa01 f303 	lsl.w	r3, r1, r3
 800de8a:	b25b      	sxtb	r3, r3
 800de8c:	43db      	mvns	r3, r3
 800de8e:	b25b      	sxtb	r3, r3
 800de90:	4013      	ands	r3, r2
 800de92:	b25b      	sxtb	r3, r3
 800de94:	b2d9      	uxtb	r1, r3
 800de96:	4a22      	ldr	r2, [pc, #136]	@ (800df20 <writeMultiCoils+0x168>)
 800de98:	69fb      	ldr	r3, [r7, #28]
 800de9a:	4413      	add	r3, r2
 800de9c:	460a      	mov	r2, r1
 800de9e:	701a      	strb	r2, [r3, #0]
		}

		bitPosition++; indxPosition++;
 800dea0:	8b7b      	ldrh	r3, [r7, #26]
 800dea2:	3301      	adds	r3, #1
 800dea4:	837b      	strh	r3, [r7, #26]
 800dea6:	697b      	ldr	r3, [r7, #20]
 800dea8:	3301      	adds	r3, #1
 800deaa:	617b      	str	r3, [r7, #20]

		if (indxPosition>7)  // if the indxposition exceeds 7, we have to copy the data into the next byte position
 800deac:	697b      	ldr	r3, [r7, #20]
 800deae:	2b07      	cmp	r3, #7
 800deb0:	dd04      	ble.n	800debc <writeMultiCoils+0x104>
		{
			indxPosition = 0;
 800deb2:	2300      	movs	r3, #0
 800deb4:	617b      	str	r3, [r7, #20]
			indx++;
 800deb6:	693b      	ldr	r3, [r7, #16]
 800deb8:	3301      	adds	r3, #1
 800deba:	613b      	str	r3, [r7, #16]
		}
		if (bitPosition>7)  // if the bitposition exceeds 7, we have to increment the startbyte
 800debc:	8b7b      	ldrh	r3, [r7, #26]
 800debe:	2b07      	cmp	r3, #7
 800dec0:	d904      	bls.n	800decc <writeMultiCoils+0x114>
		{
			bitPosition=0;
 800dec2:	2300      	movs	r3, #0
 800dec4:	837b      	strh	r3, [r7, #26]
			startByte++;
 800dec6:	69fb      	ldr	r3, [r7, #28]
 800dec8:	3301      	adds	r3, #1
 800deca:	61fb      	str	r3, [r7, #28]
	for (int i=0; i<numCoils; i++)
 800decc:	68fb      	ldr	r3, [r7, #12]
 800dece:	3301      	adds	r3, #1
 800ded0:	60fb      	str	r3, [r7, #12]
 800ded2:	893b      	ldrh	r3, [r7, #8]
 800ded4:	68fa      	ldr	r2, [r7, #12]
 800ded6:	429a      	cmp	r2, r3
 800ded8:	dbaf      	blt.n	800de3a <writeMultiCoils+0x82>
	// Prepare Response

	//| SLAVE_ID | FUNCTION_CODE | Start Addr | Data     | CRC     |
	//| 1 BYTE   |  1 BYTE       |  2 BYTE    | 2 BYTES  | 2 BYTES |

	TxData[0] = SLAVE_ID;    // slave ID
 800deda:	4b12      	ldr	r3, [pc, #72]	@ (800df24 <writeMultiCoils+0x16c>)
 800dedc:	2201      	movs	r2, #1
 800dede:	701a      	strb	r2, [r3, #0]
	TxData[1] = RxData[1];   // function code
 800dee0:	4b0e      	ldr	r3, [pc, #56]	@ (800df1c <writeMultiCoils+0x164>)
 800dee2:	785a      	ldrb	r2, [r3, #1]
 800dee4:	4b0f      	ldr	r3, [pc, #60]	@ (800df24 <writeMultiCoils+0x16c>)
 800dee6:	705a      	strb	r2, [r3, #1]
	TxData[2] = RxData[2];   // Start Addr HIGH Byte
 800dee8:	4b0c      	ldr	r3, [pc, #48]	@ (800df1c <writeMultiCoils+0x164>)
 800deea:	789a      	ldrb	r2, [r3, #2]
 800deec:	4b0d      	ldr	r3, [pc, #52]	@ (800df24 <writeMultiCoils+0x16c>)
 800deee:	709a      	strb	r2, [r3, #2]
	TxData[3] = RxData[3];   // Start Addr LOW Byte
 800def0:	4b0a      	ldr	r3, [pc, #40]	@ (800df1c <writeMultiCoils+0x164>)
 800def2:	78da      	ldrb	r2, [r3, #3]
 800def4:	4b0b      	ldr	r3, [pc, #44]	@ (800df24 <writeMultiCoils+0x16c>)
 800def6:	70da      	strb	r2, [r3, #3]
	TxData[4] = RxData[4];   // num of coils HIGH Byte
 800def8:	4b08      	ldr	r3, [pc, #32]	@ (800df1c <writeMultiCoils+0x164>)
 800defa:	791a      	ldrb	r2, [r3, #4]
 800defc:	4b09      	ldr	r3, [pc, #36]	@ (800df24 <writeMultiCoils+0x16c>)
 800defe:	711a      	strb	r2, [r3, #4]
	TxData[5] = RxData[5];   // num of coils LOW  Byte
 800df00:	4b06      	ldr	r3, [pc, #24]	@ (800df1c <writeMultiCoils+0x164>)
 800df02:	795a      	ldrb	r2, [r3, #5]
 800df04:	4b07      	ldr	r3, [pc, #28]	@ (800df24 <writeMultiCoils+0x16c>)
 800df06:	715a      	strb	r2, [r3, #5]

	sendData(TxData, 6);  // send data... CRC will be calculated in the function itself
 800df08:	2106      	movs	r1, #6
 800df0a:	4806      	ldr	r0, [pc, #24]	@ (800df24 <writeMultiCoils+0x16c>)
 800df0c:	f7ff fb82 	bl	800d614 <sendData>
	return 1;   // success
 800df10:	2301      	movs	r3, #1
}
 800df12:	4618      	mov	r0, r3
 800df14:	3720      	adds	r7, #32
 800df16:	46bd      	mov	sp, r7
 800df18:	bd80      	pop	{r7, pc}
 800df1a:	bf00      	nop
 800df1c:	2000231c 	.word	0x2000231c
 800df20:	20002580 	.word	0x20002580
 800df24:	2000241c 	.word	0x2000241c

0800df28 <crc16>:
    0x44, 0x84, 0x85, 0x45, 0x87, 0x47, 0x46, 0x86, 0x82, 0x42,
    0x43, 0x83, 0x41, 0x81, 0x80, 0x40
};

uint16_t crc16(uint8_t *buffer, uint16_t buffer_length)
{
 800df28:	b480      	push	{r7}
 800df2a:	b085      	sub	sp, #20
 800df2c:	af00      	add	r7, sp, #0
 800df2e:	6078      	str	r0, [r7, #4]
 800df30:	460b      	mov	r3, r1
 800df32:	807b      	strh	r3, [r7, #2]
    uint8_t crc_hi = 0xFF; /* high CRC byte initialized */
 800df34:	23ff      	movs	r3, #255	@ 0xff
 800df36:	73fb      	strb	r3, [r7, #15]
    uint8_t crc_lo = 0xFF; /* low CRC byte initialized */
 800df38:	23ff      	movs	r3, #255	@ 0xff
 800df3a:	73bb      	strb	r3, [r7, #14]
    unsigned int i; /* will index into CRC lookup */

    /* pass through message buffer */
    while (buffer_length--) {
 800df3c:	e013      	b.n	800df66 <crc16+0x3e>
        i = crc_lo ^ *buffer++; /* calculate the CRC  */
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	1c5a      	adds	r2, r3, #1
 800df42:	607a      	str	r2, [r7, #4]
 800df44:	781a      	ldrb	r2, [r3, #0]
 800df46:	7bbb      	ldrb	r3, [r7, #14]
 800df48:	4053      	eors	r3, r2
 800df4a:	b2db      	uxtb	r3, r3
 800df4c:	60bb      	str	r3, [r7, #8]
        crc_lo = crc_hi ^ table_crc_hi[i];
 800df4e:	4a0f      	ldr	r2, [pc, #60]	@ (800df8c <crc16+0x64>)
 800df50:	68bb      	ldr	r3, [r7, #8]
 800df52:	4413      	add	r3, r2
 800df54:	781a      	ldrb	r2, [r3, #0]
 800df56:	7bfb      	ldrb	r3, [r7, #15]
 800df58:	4053      	eors	r3, r2
 800df5a:	73bb      	strb	r3, [r7, #14]
        crc_hi = table_crc_lo[i];
 800df5c:	4a0c      	ldr	r2, [pc, #48]	@ (800df90 <crc16+0x68>)
 800df5e:	68bb      	ldr	r3, [r7, #8]
 800df60:	4413      	add	r3, r2
 800df62:	781b      	ldrb	r3, [r3, #0]
 800df64:	73fb      	strb	r3, [r7, #15]
    while (buffer_length--) {
 800df66:	887b      	ldrh	r3, [r7, #2]
 800df68:	1e5a      	subs	r2, r3, #1
 800df6a:	807a      	strh	r2, [r7, #2]
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d1e6      	bne.n	800df3e <crc16+0x16>
    }

    return (crc_hi << 8 | crc_lo);
 800df70:	7bfb      	ldrb	r3, [r7, #15]
 800df72:	021b      	lsls	r3, r3, #8
 800df74:	b21a      	sxth	r2, r3
 800df76:	7bbb      	ldrb	r3, [r7, #14]
 800df78:	b21b      	sxth	r3, r3
 800df7a:	4313      	orrs	r3, r2
 800df7c:	b21b      	sxth	r3, r3
 800df7e:	b29b      	uxth	r3, r3
}
 800df80:	4618      	mov	r0, r3
 800df82:	3714      	adds	r7, #20
 800df84:	46bd      	mov	sp, r7
 800df86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df8a:	4770      	bx	lr
 800df8c:	0800f7b0 	.word	0x0800f7b0
 800df90:	0800f8b0 	.word	0x0800f8b0

0800df94 <memset>:
 800df94:	4402      	add	r2, r0
 800df96:	4603      	mov	r3, r0
 800df98:	4293      	cmp	r3, r2
 800df9a:	d100      	bne.n	800df9e <memset+0xa>
 800df9c:	4770      	bx	lr
 800df9e:	f803 1b01 	strb.w	r1, [r3], #1
 800dfa2:	e7f9      	b.n	800df98 <memset+0x4>

0800dfa4 <__errno>:
 800dfa4:	4b01      	ldr	r3, [pc, #4]	@ (800dfac <__errno+0x8>)
 800dfa6:	6818      	ldr	r0, [r3, #0]
 800dfa8:	4770      	bx	lr
 800dfaa:	bf00      	nop
 800dfac:	20000208 	.word	0x20000208

0800dfb0 <__libc_init_array>:
 800dfb0:	b570      	push	{r4, r5, r6, lr}
 800dfb2:	4d0d      	ldr	r5, [pc, #52]	@ (800dfe8 <__libc_init_array+0x38>)
 800dfb4:	4c0d      	ldr	r4, [pc, #52]	@ (800dfec <__libc_init_array+0x3c>)
 800dfb6:	1b64      	subs	r4, r4, r5
 800dfb8:	10a4      	asrs	r4, r4, #2
 800dfba:	2600      	movs	r6, #0
 800dfbc:	42a6      	cmp	r6, r4
 800dfbe:	d109      	bne.n	800dfd4 <__libc_init_array+0x24>
 800dfc0:	4d0b      	ldr	r5, [pc, #44]	@ (800dff0 <__libc_init_array+0x40>)
 800dfc2:	4c0c      	ldr	r4, [pc, #48]	@ (800dff4 <__libc_init_array+0x44>)
 800dfc4:	f001 fa86 	bl	800f4d4 <_init>
 800dfc8:	1b64      	subs	r4, r4, r5
 800dfca:	10a4      	asrs	r4, r4, #2
 800dfcc:	2600      	movs	r6, #0
 800dfce:	42a6      	cmp	r6, r4
 800dfd0:	d105      	bne.n	800dfde <__libc_init_array+0x2e>
 800dfd2:	bd70      	pop	{r4, r5, r6, pc}
 800dfd4:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfd8:	4798      	blx	r3
 800dfda:	3601      	adds	r6, #1
 800dfdc:	e7ee      	b.n	800dfbc <__libc_init_array+0xc>
 800dfde:	f855 3b04 	ldr.w	r3, [r5], #4
 800dfe2:	4798      	blx	r3
 800dfe4:	3601      	adds	r6, #1
 800dfe6:	e7f2      	b.n	800dfce <__libc_init_array+0x1e>
 800dfe8:	0800fdd8 	.word	0x0800fdd8
 800dfec:	0800fdd8 	.word	0x0800fdd8
 800dff0:	0800fdd8 	.word	0x0800fdd8
 800dff4:	0800fddc 	.word	0x0800fddc

0800dff8 <atan2f>:
 800dff8:	f000 b9ae 	b.w	800e358 <__ieee754_atan2f>

0800dffc <powf>:
 800dffc:	b508      	push	{r3, lr}
 800dffe:	ed2d 8b04 	vpush	{d8-d9}
 800e002:	eeb0 8a60 	vmov.f32	s16, s1
 800e006:	eeb0 9a40 	vmov.f32	s18, s0
 800e00a:	f000 fa45 	bl	800e498 <__ieee754_powf>
 800e00e:	eeb4 8a48 	vcmp.f32	s16, s16
 800e012:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e016:	eef0 8a40 	vmov.f32	s17, s0
 800e01a:	d63e      	bvs.n	800e09a <powf+0x9e>
 800e01c:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800e020:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e024:	d112      	bne.n	800e04c <powf+0x50>
 800e026:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800e02a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e02e:	d039      	beq.n	800e0a4 <powf+0xa8>
 800e030:	eeb0 0a48 	vmov.f32	s0, s16
 800e034:	f000 f8e2 	bl	800e1fc <finitef>
 800e038:	b378      	cbz	r0, 800e09a <powf+0x9e>
 800e03a:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e03e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e042:	d52a      	bpl.n	800e09a <powf+0x9e>
 800e044:	f7ff ffae 	bl	800dfa4 <__errno>
 800e048:	2322      	movs	r3, #34	@ 0x22
 800e04a:	e014      	b.n	800e076 <powf+0x7a>
 800e04c:	f000 f8d6 	bl	800e1fc <finitef>
 800e050:	b998      	cbnz	r0, 800e07a <powf+0x7e>
 800e052:	eeb0 0a49 	vmov.f32	s0, s18
 800e056:	f000 f8d1 	bl	800e1fc <finitef>
 800e05a:	b170      	cbz	r0, 800e07a <powf+0x7e>
 800e05c:	eeb0 0a48 	vmov.f32	s0, s16
 800e060:	f000 f8cc 	bl	800e1fc <finitef>
 800e064:	b148      	cbz	r0, 800e07a <powf+0x7e>
 800e066:	eef4 8a68 	vcmp.f32	s17, s17
 800e06a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e06e:	d7e9      	bvc.n	800e044 <powf+0x48>
 800e070:	f7ff ff98 	bl	800dfa4 <__errno>
 800e074:	2321      	movs	r3, #33	@ 0x21
 800e076:	6003      	str	r3, [r0, #0]
 800e078:	e00f      	b.n	800e09a <powf+0x9e>
 800e07a:	eef5 8a40 	vcmp.f32	s17, #0.0
 800e07e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e082:	d10a      	bne.n	800e09a <powf+0x9e>
 800e084:	eeb0 0a49 	vmov.f32	s0, s18
 800e088:	f000 f8b8 	bl	800e1fc <finitef>
 800e08c:	b128      	cbz	r0, 800e09a <powf+0x9e>
 800e08e:	eeb0 0a48 	vmov.f32	s0, s16
 800e092:	f000 f8b3 	bl	800e1fc <finitef>
 800e096:	2800      	cmp	r0, #0
 800e098:	d1d4      	bne.n	800e044 <powf+0x48>
 800e09a:	eeb0 0a68 	vmov.f32	s0, s17
 800e09e:	ecbd 8b04 	vpop	{d8-d9}
 800e0a2:	bd08      	pop	{r3, pc}
 800e0a4:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 800e0a8:	e7f7      	b.n	800e09a <powf+0x9e>
	...

0800e0ac <sqrtf>:
 800e0ac:	b508      	push	{r3, lr}
 800e0ae:	ed2d 8b02 	vpush	{d8}
 800e0b2:	eeb0 8a40 	vmov.f32	s16, s0
 800e0b6:	f000 f8ab 	bl	800e210 <__ieee754_sqrtf>
 800e0ba:	eeb4 8a48 	vcmp.f32	s16, s16
 800e0be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0c2:	d60c      	bvs.n	800e0de <sqrtf+0x32>
 800e0c4:	eddf 8a07 	vldr	s17, [pc, #28]	@ 800e0e4 <sqrtf+0x38>
 800e0c8:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800e0cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e0d0:	d505      	bpl.n	800e0de <sqrtf+0x32>
 800e0d2:	f7ff ff67 	bl	800dfa4 <__errno>
 800e0d6:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800e0da:	2321      	movs	r3, #33	@ 0x21
 800e0dc:	6003      	str	r3, [r0, #0]
 800e0de:	ecbd 8b02 	vpop	{d8}
 800e0e2:	bd08      	pop	{r3, pc}
 800e0e4:	00000000 	.word	0x00000000

0800e0e8 <cosf>:
 800e0e8:	ee10 3a10 	vmov	r3, s0
 800e0ec:	b507      	push	{r0, r1, r2, lr}
 800e0ee:	4a1e      	ldr	r2, [pc, #120]	@ (800e168 <cosf+0x80>)
 800e0f0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e0f4:	4293      	cmp	r3, r2
 800e0f6:	d806      	bhi.n	800e106 <cosf+0x1e>
 800e0f8:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 800e16c <cosf+0x84>
 800e0fc:	b003      	add	sp, #12
 800e0fe:	f85d eb04 	ldr.w	lr, [sp], #4
 800e102:	f000 b889 	b.w	800e218 <__kernel_cosf>
 800e106:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e10a:	d304      	bcc.n	800e116 <cosf+0x2e>
 800e10c:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e110:	b003      	add	sp, #12
 800e112:	f85d fb04 	ldr.w	pc, [sp], #4
 800e116:	4668      	mov	r0, sp
 800e118:	f000 fc8e 	bl	800ea38 <__ieee754_rem_pio2f>
 800e11c:	f000 0003 	and.w	r0, r0, #3
 800e120:	2801      	cmp	r0, #1
 800e122:	d009      	beq.n	800e138 <cosf+0x50>
 800e124:	2802      	cmp	r0, #2
 800e126:	d010      	beq.n	800e14a <cosf+0x62>
 800e128:	b9b0      	cbnz	r0, 800e158 <cosf+0x70>
 800e12a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e12e:	ed9d 0a00 	vldr	s0, [sp]
 800e132:	f000 f871 	bl	800e218 <__kernel_cosf>
 800e136:	e7eb      	b.n	800e110 <cosf+0x28>
 800e138:	eddd 0a01 	vldr	s1, [sp, #4]
 800e13c:	ed9d 0a00 	vldr	s0, [sp]
 800e140:	f000 f8c2 	bl	800e2c8 <__kernel_sinf>
 800e144:	eeb1 0a40 	vneg.f32	s0, s0
 800e148:	e7e2      	b.n	800e110 <cosf+0x28>
 800e14a:	eddd 0a01 	vldr	s1, [sp, #4]
 800e14e:	ed9d 0a00 	vldr	s0, [sp]
 800e152:	f000 f861 	bl	800e218 <__kernel_cosf>
 800e156:	e7f5      	b.n	800e144 <cosf+0x5c>
 800e158:	eddd 0a01 	vldr	s1, [sp, #4]
 800e15c:	ed9d 0a00 	vldr	s0, [sp]
 800e160:	2001      	movs	r0, #1
 800e162:	f000 f8b1 	bl	800e2c8 <__kernel_sinf>
 800e166:	e7d3      	b.n	800e110 <cosf+0x28>
 800e168:	3f490fd8 	.word	0x3f490fd8
 800e16c:	00000000 	.word	0x00000000

0800e170 <sinf>:
 800e170:	ee10 3a10 	vmov	r3, s0
 800e174:	b507      	push	{r0, r1, r2, lr}
 800e176:	4a1f      	ldr	r2, [pc, #124]	@ (800e1f4 <sinf+0x84>)
 800e178:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e17c:	4293      	cmp	r3, r2
 800e17e:	d807      	bhi.n	800e190 <sinf+0x20>
 800e180:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 800e1f8 <sinf+0x88>
 800e184:	2000      	movs	r0, #0
 800e186:	b003      	add	sp, #12
 800e188:	f85d eb04 	ldr.w	lr, [sp], #4
 800e18c:	f000 b89c 	b.w	800e2c8 <__kernel_sinf>
 800e190:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e194:	d304      	bcc.n	800e1a0 <sinf+0x30>
 800e196:	ee30 0a40 	vsub.f32	s0, s0, s0
 800e19a:	b003      	add	sp, #12
 800e19c:	f85d fb04 	ldr.w	pc, [sp], #4
 800e1a0:	4668      	mov	r0, sp
 800e1a2:	f000 fc49 	bl	800ea38 <__ieee754_rem_pio2f>
 800e1a6:	f000 0003 	and.w	r0, r0, #3
 800e1aa:	2801      	cmp	r0, #1
 800e1ac:	d00a      	beq.n	800e1c4 <sinf+0x54>
 800e1ae:	2802      	cmp	r0, #2
 800e1b0:	d00f      	beq.n	800e1d2 <sinf+0x62>
 800e1b2:	b9c0      	cbnz	r0, 800e1e6 <sinf+0x76>
 800e1b4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e1b8:	ed9d 0a00 	vldr	s0, [sp]
 800e1bc:	2001      	movs	r0, #1
 800e1be:	f000 f883 	bl	800e2c8 <__kernel_sinf>
 800e1c2:	e7ea      	b.n	800e19a <sinf+0x2a>
 800e1c4:	eddd 0a01 	vldr	s1, [sp, #4]
 800e1c8:	ed9d 0a00 	vldr	s0, [sp]
 800e1cc:	f000 f824 	bl	800e218 <__kernel_cosf>
 800e1d0:	e7e3      	b.n	800e19a <sinf+0x2a>
 800e1d2:	eddd 0a01 	vldr	s1, [sp, #4]
 800e1d6:	ed9d 0a00 	vldr	s0, [sp]
 800e1da:	2001      	movs	r0, #1
 800e1dc:	f000 f874 	bl	800e2c8 <__kernel_sinf>
 800e1e0:	eeb1 0a40 	vneg.f32	s0, s0
 800e1e4:	e7d9      	b.n	800e19a <sinf+0x2a>
 800e1e6:	eddd 0a01 	vldr	s1, [sp, #4]
 800e1ea:	ed9d 0a00 	vldr	s0, [sp]
 800e1ee:	f000 f813 	bl	800e218 <__kernel_cosf>
 800e1f2:	e7f5      	b.n	800e1e0 <sinf+0x70>
 800e1f4:	3f490fd8 	.word	0x3f490fd8
 800e1f8:	00000000 	.word	0x00000000

0800e1fc <finitef>:
 800e1fc:	ee10 3a10 	vmov	r3, s0
 800e200:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800e204:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800e208:	bfac      	ite	ge
 800e20a:	2000      	movge	r0, #0
 800e20c:	2001      	movlt	r0, #1
 800e20e:	4770      	bx	lr

0800e210 <__ieee754_sqrtf>:
 800e210:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800e214:	4770      	bx	lr
	...

0800e218 <__kernel_cosf>:
 800e218:	ee10 3a10 	vmov	r3, s0
 800e21c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e220:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e224:	eef0 6a40 	vmov.f32	s13, s0
 800e228:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e22c:	d204      	bcs.n	800e238 <__kernel_cosf+0x20>
 800e22e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 800e232:	ee17 2a90 	vmov	r2, s15
 800e236:	b342      	cbz	r2, 800e28a <__kernel_cosf+0x72>
 800e238:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e23c:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 800e2a8 <__kernel_cosf+0x90>
 800e240:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 800e2ac <__kernel_cosf+0x94>
 800e244:	4a1a      	ldr	r2, [pc, #104]	@ (800e2b0 <__kernel_cosf+0x98>)
 800e246:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e24a:	4293      	cmp	r3, r2
 800e24c:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800e2b4 <__kernel_cosf+0x9c>
 800e250:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e254:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 800e2b8 <__kernel_cosf+0xa0>
 800e258:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e25c:	eddf 7a17 	vldr	s15, [pc, #92]	@ 800e2bc <__kernel_cosf+0xa4>
 800e260:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e264:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 800e2c0 <__kernel_cosf+0xa8>
 800e268:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e26c:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 800e270:	ee26 6a07 	vmul.f32	s12, s12, s14
 800e274:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e278:	eee7 0a06 	vfma.f32	s1, s14, s12
 800e27c:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e280:	d804      	bhi.n	800e28c <__kernel_cosf+0x74>
 800e282:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800e286:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e28a:	4770      	bx	lr
 800e28c:	4a0d      	ldr	r2, [pc, #52]	@ (800e2c4 <__kernel_cosf+0xac>)
 800e28e:	4293      	cmp	r3, r2
 800e290:	bf9a      	itte	ls
 800e292:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 800e296:	ee07 3a10 	vmovls	s14, r3
 800e29a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 800e29e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e2a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e2a6:	e7ec      	b.n	800e282 <__kernel_cosf+0x6a>
 800e2a8:	ad47d74e 	.word	0xad47d74e
 800e2ac:	310f74f6 	.word	0x310f74f6
 800e2b0:	3e999999 	.word	0x3e999999
 800e2b4:	b493f27c 	.word	0xb493f27c
 800e2b8:	37d00d01 	.word	0x37d00d01
 800e2bc:	bab60b61 	.word	0xbab60b61
 800e2c0:	3d2aaaab 	.word	0x3d2aaaab
 800e2c4:	3f480000 	.word	0x3f480000

0800e2c8 <__kernel_sinf>:
 800e2c8:	ee10 3a10 	vmov	r3, s0
 800e2cc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e2d0:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 800e2d4:	d204      	bcs.n	800e2e0 <__kernel_sinf+0x18>
 800e2d6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e2da:	ee17 3a90 	vmov	r3, s15
 800e2de:	b35b      	cbz	r3, 800e338 <__kernel_sinf+0x70>
 800e2e0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e2e4:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e33c <__kernel_sinf+0x74>
 800e2e8:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 800e340 <__kernel_sinf+0x78>
 800e2ec:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e2f0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 800e344 <__kernel_sinf+0x7c>
 800e2f4:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e2f8:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 800e348 <__kernel_sinf+0x80>
 800e2fc:	eea7 6a87 	vfma.f32	s12, s15, s14
 800e300:	eddf 7a12 	vldr	s15, [pc, #72]	@ 800e34c <__kernel_sinf+0x84>
 800e304:	ee60 6a07 	vmul.f32	s13, s0, s14
 800e308:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e30c:	b930      	cbnz	r0, 800e31c <__kernel_sinf+0x54>
 800e30e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 800e350 <__kernel_sinf+0x88>
 800e312:	eea7 6a27 	vfma.f32	s12, s14, s15
 800e316:	eea6 0a26 	vfma.f32	s0, s12, s13
 800e31a:	4770      	bx	lr
 800e31c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800e320:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 800e324:	eee0 7a86 	vfma.f32	s15, s1, s12
 800e328:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800e32c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 800e354 <__kernel_sinf+0x8c>
 800e330:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800e334:	ee30 0a60 	vsub.f32	s0, s0, s1
 800e338:	4770      	bx	lr
 800e33a:	bf00      	nop
 800e33c:	2f2ec9d3 	.word	0x2f2ec9d3
 800e340:	b2d72f34 	.word	0xb2d72f34
 800e344:	3638ef1b 	.word	0x3638ef1b
 800e348:	b9500d01 	.word	0xb9500d01
 800e34c:	3c088889 	.word	0x3c088889
 800e350:	be2aaaab 	.word	0xbe2aaaab
 800e354:	3e2aaaab 	.word	0x3e2aaaab

0800e358 <__ieee754_atan2f>:
 800e358:	ee10 2a90 	vmov	r2, s1
 800e35c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 800e360:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e364:	b510      	push	{r4, lr}
 800e366:	eef0 7a40 	vmov.f32	s15, s0
 800e36a:	d806      	bhi.n	800e37a <__ieee754_atan2f+0x22>
 800e36c:	ee10 0a10 	vmov	r0, s0
 800e370:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800e374:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e378:	d904      	bls.n	800e384 <__ieee754_atan2f+0x2c>
 800e37a:	ee77 7aa0 	vadd.f32	s15, s15, s1
 800e37e:	eeb0 0a67 	vmov.f32	s0, s15
 800e382:	bd10      	pop	{r4, pc}
 800e384:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 800e388:	d103      	bne.n	800e392 <__ieee754_atan2f+0x3a>
 800e38a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e38e:	f000 bc83 	b.w	800ec98 <atanf>
 800e392:	1794      	asrs	r4, r2, #30
 800e394:	f004 0402 	and.w	r4, r4, #2
 800e398:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 800e39c:	b943      	cbnz	r3, 800e3b0 <__ieee754_atan2f+0x58>
 800e39e:	2c02      	cmp	r4, #2
 800e3a0:	d05e      	beq.n	800e460 <__ieee754_atan2f+0x108>
 800e3a2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800e474 <__ieee754_atan2f+0x11c>
 800e3a6:	2c03      	cmp	r4, #3
 800e3a8:	bf08      	it	eq
 800e3aa:	eef0 7a47 	vmoveq.f32	s15, s14
 800e3ae:	e7e6      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e3b0:	b941      	cbnz	r1, 800e3c4 <__ieee754_atan2f+0x6c>
 800e3b2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 800e478 <__ieee754_atan2f+0x120>
 800e3b6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800e47c <__ieee754_atan2f+0x124>
 800e3ba:	2800      	cmp	r0, #0
 800e3bc:	bfb8      	it	lt
 800e3be:	eef0 7a47 	vmovlt.f32	s15, s14
 800e3c2:	e7dc      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e3c4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800e3c8:	d110      	bne.n	800e3ec <__ieee754_atan2f+0x94>
 800e3ca:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e3ce:	f104 34ff 	add.w	r4, r4, #4294967295
 800e3d2:	d107      	bne.n	800e3e4 <__ieee754_atan2f+0x8c>
 800e3d4:	2c02      	cmp	r4, #2
 800e3d6:	d846      	bhi.n	800e466 <__ieee754_atan2f+0x10e>
 800e3d8:	4b29      	ldr	r3, [pc, #164]	@ (800e480 <__ieee754_atan2f+0x128>)
 800e3da:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e3de:	edd3 7a00 	vldr	s15, [r3]
 800e3e2:	e7cc      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e3e4:	2c02      	cmp	r4, #2
 800e3e6:	d841      	bhi.n	800e46c <__ieee754_atan2f+0x114>
 800e3e8:	4b26      	ldr	r3, [pc, #152]	@ (800e484 <__ieee754_atan2f+0x12c>)
 800e3ea:	e7f6      	b.n	800e3da <__ieee754_atan2f+0x82>
 800e3ec:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800e3f0:	d0df      	beq.n	800e3b2 <__ieee754_atan2f+0x5a>
 800e3f2:	1a5b      	subs	r3, r3, r1
 800e3f4:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 800e3f8:	ea4f 51e3 	mov.w	r1, r3, asr #23
 800e3fc:	da1a      	bge.n	800e434 <__ieee754_atan2f+0xdc>
 800e3fe:	2a00      	cmp	r2, #0
 800e400:	da01      	bge.n	800e406 <__ieee754_atan2f+0xae>
 800e402:	313c      	adds	r1, #60	@ 0x3c
 800e404:	db19      	blt.n	800e43a <__ieee754_atan2f+0xe2>
 800e406:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 800e40a:	f000 fd19 	bl	800ee40 <fabsf>
 800e40e:	f000 fc43 	bl	800ec98 <atanf>
 800e412:	eef0 7a40 	vmov.f32	s15, s0
 800e416:	2c01      	cmp	r4, #1
 800e418:	d012      	beq.n	800e440 <__ieee754_atan2f+0xe8>
 800e41a:	2c02      	cmp	r4, #2
 800e41c:	d017      	beq.n	800e44e <__ieee754_atan2f+0xf6>
 800e41e:	2c00      	cmp	r4, #0
 800e420:	d0ad      	beq.n	800e37e <__ieee754_atan2f+0x26>
 800e422:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 800e488 <__ieee754_atan2f+0x130>
 800e426:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e42a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800e48c <__ieee754_atan2f+0x134>
 800e42e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e432:	e7a4      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e434:	eddf 7a10 	vldr	s15, [pc, #64]	@ 800e478 <__ieee754_atan2f+0x120>
 800e438:	e7ed      	b.n	800e416 <__ieee754_atan2f+0xbe>
 800e43a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 800e490 <__ieee754_atan2f+0x138>
 800e43e:	e7ea      	b.n	800e416 <__ieee754_atan2f+0xbe>
 800e440:	ee17 3a90 	vmov	r3, s15
 800e444:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800e448:	ee07 3a90 	vmov	s15, r3
 800e44c:	e797      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e44e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800e488 <__ieee754_atan2f+0x130>
 800e452:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e456:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800e48c <__ieee754_atan2f+0x134>
 800e45a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e45e:	e78e      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e460:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 800e48c <__ieee754_atan2f+0x134>
 800e464:	e78b      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e466:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 800e494 <__ieee754_atan2f+0x13c>
 800e46a:	e788      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e46c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800e490 <__ieee754_atan2f+0x138>
 800e470:	e785      	b.n	800e37e <__ieee754_atan2f+0x26>
 800e472:	bf00      	nop
 800e474:	c0490fdb 	.word	0xc0490fdb
 800e478:	3fc90fdb 	.word	0x3fc90fdb
 800e47c:	bfc90fdb 	.word	0xbfc90fdb
 800e480:	0800f9bc 	.word	0x0800f9bc
 800e484:	0800f9b0 	.word	0x0800f9b0
 800e488:	33bbbd2e 	.word	0x33bbbd2e
 800e48c:	40490fdb 	.word	0x40490fdb
 800e490:	00000000 	.word	0x00000000
 800e494:	3f490fdb 	.word	0x3f490fdb

0800e498 <__ieee754_powf>:
 800e498:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e49c:	ee10 4a90 	vmov	r4, s1
 800e4a0:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 800e4a4:	ed2d 8b02 	vpush	{d8}
 800e4a8:	ee10 6a10 	vmov	r6, s0
 800e4ac:	eeb0 8a40 	vmov.f32	s16, s0
 800e4b0:	eef0 8a60 	vmov.f32	s17, s1
 800e4b4:	d10c      	bne.n	800e4d0 <__ieee754_powf+0x38>
 800e4b6:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 800e4ba:	0076      	lsls	r6, r6, #1
 800e4bc:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 800e4c0:	f240 829c 	bls.w	800e9fc <__ieee754_powf+0x564>
 800e4c4:	ee38 0a28 	vadd.f32	s0, s16, s17
 800e4c8:	ecbd 8b02 	vpop	{d8}
 800e4cc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e4d0:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 800e4d4:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 800e4d8:	d802      	bhi.n	800e4e0 <__ieee754_powf+0x48>
 800e4da:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e4de:	d908      	bls.n	800e4f2 <__ieee754_powf+0x5a>
 800e4e0:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 800e4e4:	d1ee      	bne.n	800e4c4 <__ieee754_powf+0x2c>
 800e4e6:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 800e4ea:	0064      	lsls	r4, r4, #1
 800e4ec:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 800e4f0:	e7e6      	b.n	800e4c0 <__ieee754_powf+0x28>
 800e4f2:	2e00      	cmp	r6, #0
 800e4f4:	da1e      	bge.n	800e534 <__ieee754_powf+0x9c>
 800e4f6:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 800e4fa:	d22b      	bcs.n	800e554 <__ieee754_powf+0xbc>
 800e4fc:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e500:	d332      	bcc.n	800e568 <__ieee754_powf+0xd0>
 800e502:	ea4f 53e9 	mov.w	r3, r9, asr #23
 800e506:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 800e50a:	fa49 f503 	asr.w	r5, r9, r3
 800e50e:	fa05 f303 	lsl.w	r3, r5, r3
 800e512:	454b      	cmp	r3, r9
 800e514:	d126      	bne.n	800e564 <__ieee754_powf+0xcc>
 800e516:	f005 0501 	and.w	r5, r5, #1
 800e51a:	f1c5 0502 	rsb	r5, r5, #2
 800e51e:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 800e522:	d122      	bne.n	800e56a <__ieee754_powf+0xd2>
 800e524:	2c00      	cmp	r4, #0
 800e526:	f280 826f 	bge.w	800ea08 <__ieee754_powf+0x570>
 800e52a:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e52e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800e532:	e7c9      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e534:	2500      	movs	r5, #0
 800e536:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 800e53a:	d1f0      	bne.n	800e51e <__ieee754_powf+0x86>
 800e53c:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 800e540:	f000 825c 	beq.w	800e9fc <__ieee754_powf+0x564>
 800e544:	d908      	bls.n	800e558 <__ieee754_powf+0xc0>
 800e546:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 800e8a8 <__ieee754_powf+0x410>
 800e54a:	2c00      	cmp	r4, #0
 800e54c:	bfa8      	it	ge
 800e54e:	eeb0 0a68 	vmovge.f32	s0, s17
 800e552:	e7b9      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e554:	2502      	movs	r5, #2
 800e556:	e7ee      	b.n	800e536 <__ieee754_powf+0x9e>
 800e558:	2c00      	cmp	r4, #0
 800e55a:	f280 8252 	bge.w	800ea02 <__ieee754_powf+0x56a>
 800e55e:	eeb1 0a68 	vneg.f32	s0, s17
 800e562:	e7b1      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e564:	2500      	movs	r5, #0
 800e566:	e7da      	b.n	800e51e <__ieee754_powf+0x86>
 800e568:	2500      	movs	r5, #0
 800e56a:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 800e56e:	d102      	bne.n	800e576 <__ieee754_powf+0xde>
 800e570:	ee28 0a08 	vmul.f32	s0, s16, s16
 800e574:	e7a8      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e576:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 800e57a:	d109      	bne.n	800e590 <__ieee754_powf+0xf8>
 800e57c:	2e00      	cmp	r6, #0
 800e57e:	db07      	blt.n	800e590 <__ieee754_powf+0xf8>
 800e580:	eeb0 0a48 	vmov.f32	s0, s16
 800e584:	ecbd 8b02 	vpop	{d8}
 800e588:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e58c:	f7ff be40 	b.w	800e210 <__ieee754_sqrtf>
 800e590:	eeb0 0a48 	vmov.f32	s0, s16
 800e594:	f000 fc54 	bl	800ee40 <fabsf>
 800e598:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 800e59c:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800e5a0:	4647      	mov	r7, r8
 800e5a2:	d002      	beq.n	800e5aa <__ieee754_powf+0x112>
 800e5a4:	f1b8 0f00 	cmp.w	r8, #0
 800e5a8:	d117      	bne.n	800e5da <__ieee754_powf+0x142>
 800e5aa:	2c00      	cmp	r4, #0
 800e5ac:	bfbc      	itt	lt
 800e5ae:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800e5b2:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800e5b6:	2e00      	cmp	r6, #0
 800e5b8:	da86      	bge.n	800e4c8 <__ieee754_powf+0x30>
 800e5ba:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800e5be:	ea58 0805 	orrs.w	r8, r8, r5
 800e5c2:	d104      	bne.n	800e5ce <__ieee754_powf+0x136>
 800e5c4:	ee70 7a40 	vsub.f32	s15, s0, s0
 800e5c8:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800e5cc:	e77c      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e5ce:	2d01      	cmp	r5, #1
 800e5d0:	f47f af7a 	bne.w	800e4c8 <__ieee754_powf+0x30>
 800e5d4:	eeb1 0a40 	vneg.f32	s0, s0
 800e5d8:	e776      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e5da:	0ff0      	lsrs	r0, r6, #31
 800e5dc:	3801      	subs	r0, #1
 800e5de:	ea55 0300 	orrs.w	r3, r5, r0
 800e5e2:	d104      	bne.n	800e5ee <__ieee754_powf+0x156>
 800e5e4:	ee38 8a48 	vsub.f32	s16, s16, s16
 800e5e8:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800e5ec:	e76c      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e5ee:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800e5f2:	d973      	bls.n	800e6dc <__ieee754_powf+0x244>
 800e5f4:	4bad      	ldr	r3, [pc, #692]	@ (800e8ac <__ieee754_powf+0x414>)
 800e5f6:	4598      	cmp	r8, r3
 800e5f8:	d808      	bhi.n	800e60c <__ieee754_powf+0x174>
 800e5fa:	2c00      	cmp	r4, #0
 800e5fc:	da0b      	bge.n	800e616 <__ieee754_powf+0x17e>
 800e5fe:	2000      	movs	r0, #0
 800e600:	ecbd 8b02 	vpop	{d8}
 800e604:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e608:	f000 bca8 	b.w	800ef5c <__math_oflowf>
 800e60c:	4ba8      	ldr	r3, [pc, #672]	@ (800e8b0 <__ieee754_powf+0x418>)
 800e60e:	4598      	cmp	r8, r3
 800e610:	d908      	bls.n	800e624 <__ieee754_powf+0x18c>
 800e612:	2c00      	cmp	r4, #0
 800e614:	dcf3      	bgt.n	800e5fe <__ieee754_powf+0x166>
 800e616:	2000      	movs	r0, #0
 800e618:	ecbd 8b02 	vpop	{d8}
 800e61c:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e620:	f000 bc96 	b.w	800ef50 <__math_uflowf>
 800e624:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e628:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e62c:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 800e8b4 <__ieee754_powf+0x41c>
 800e630:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e634:	eee0 6a67 	vfms.f32	s13, s0, s15
 800e638:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800e63c:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800e640:	ee20 7a00 	vmul.f32	s14, s0, s0
 800e644:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e648:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 800e8b8 <__ieee754_powf+0x420>
 800e64c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800e650:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 800e8bc <__ieee754_powf+0x424>
 800e654:	eee0 7a07 	vfma.f32	s15, s0, s14
 800e658:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800e8c0 <__ieee754_powf+0x428>
 800e65c:	eef0 6a67 	vmov.f32	s13, s15
 800e660:	eee0 6a07 	vfma.f32	s13, s0, s14
 800e664:	ee16 3a90 	vmov	r3, s13
 800e668:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e66c:	f023 030f 	bic.w	r3, r3, #15
 800e670:	ee06 3a90 	vmov	s13, r3
 800e674:	eee0 6a47 	vfms.f32	s13, s0, s14
 800e678:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e67c:	3d01      	subs	r5, #1
 800e67e:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 800e682:	4305      	orrs	r5, r0
 800e684:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800e688:	f024 040f 	bic.w	r4, r4, #15
 800e68c:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800e690:	bf18      	it	ne
 800e692:	eeb0 8a47 	vmovne.f32	s16, s14
 800e696:	ee07 4a10 	vmov	s14, r4
 800e69a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800e69e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800e6a2:	ee07 3a90 	vmov	s15, r3
 800e6a6:	eee7 0a27 	vfma.f32	s1, s14, s15
 800e6aa:	ee07 4a10 	vmov	s14, r4
 800e6ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e6b2:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800e6b6:	ee17 1a10 	vmov	r1, s14
 800e6ba:	2900      	cmp	r1, #0
 800e6bc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800e6c0:	f340 80dd 	ble.w	800e87e <__ieee754_powf+0x3e6>
 800e6c4:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 800e6c8:	f240 80ca 	bls.w	800e860 <__ieee754_powf+0x3c8>
 800e6cc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e6d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6d4:	bf4c      	ite	mi
 800e6d6:	2001      	movmi	r0, #1
 800e6d8:	2000      	movpl	r0, #0
 800e6da:	e791      	b.n	800e600 <__ieee754_powf+0x168>
 800e6dc:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800e6e0:	bf01      	itttt	eq
 800e6e2:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 800e8c4 <__ieee754_powf+0x42c>
 800e6e6:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800e6ea:	f06f 0317 	mvneq.w	r3, #23
 800e6ee:	ee17 7a90 	vmoveq	r7, s15
 800e6f2:	ea4f 52e7 	mov.w	r2, r7, asr #23
 800e6f6:	bf18      	it	ne
 800e6f8:	2300      	movne	r3, #0
 800e6fa:	3a7f      	subs	r2, #127	@ 0x7f
 800e6fc:	441a      	add	r2, r3
 800e6fe:	4b72      	ldr	r3, [pc, #456]	@ (800e8c8 <__ieee754_powf+0x430>)
 800e700:	f3c7 0716 	ubfx	r7, r7, #0, #23
 800e704:	429f      	cmp	r7, r3
 800e706:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 800e70a:	dd06      	ble.n	800e71a <__ieee754_powf+0x282>
 800e70c:	4b6f      	ldr	r3, [pc, #444]	@ (800e8cc <__ieee754_powf+0x434>)
 800e70e:	429f      	cmp	r7, r3
 800e710:	f340 80a4 	ble.w	800e85c <__ieee754_powf+0x3c4>
 800e714:	3201      	adds	r2, #1
 800e716:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 800e71a:	2600      	movs	r6, #0
 800e71c:	4b6c      	ldr	r3, [pc, #432]	@ (800e8d0 <__ieee754_powf+0x438>)
 800e71e:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800e722:	ee07 1a10 	vmov	s14, r1
 800e726:	edd3 5a00 	vldr	s11, [r3]
 800e72a:	4b6a      	ldr	r3, [pc, #424]	@ (800e8d4 <__ieee754_powf+0x43c>)
 800e72c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800e730:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800e734:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800e738:	1049      	asrs	r1, r1, #1
 800e73a:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 800e73e:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 800e742:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 800e746:	ee37 6a65 	vsub.f32	s12, s14, s11
 800e74a:	ee07 1a90 	vmov	s15, r1
 800e74e:	ee26 5a24 	vmul.f32	s10, s12, s9
 800e752:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800e756:	ee15 7a10 	vmov	r7, s10
 800e75a:	401f      	ands	r7, r3
 800e75c:	ee06 7a90 	vmov	s13, r7
 800e760:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800e764:	ee37 7a65 	vsub.f32	s14, s14, s11
 800e768:	ee65 7a05 	vmul.f32	s15, s10, s10
 800e76c:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800e770:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800e8d8 <__ieee754_powf+0x440>
 800e774:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 800e8dc <__ieee754_powf+0x444>
 800e778:	eee7 5a87 	vfma.f32	s11, s15, s14
 800e77c:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800e8e0 <__ieee754_powf+0x448>
 800e780:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e784:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 800e8b4 <__ieee754_powf+0x41c>
 800e788:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e78c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800e8e4 <__ieee754_powf+0x44c>
 800e790:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800e794:	eddf 5a54 	vldr	s11, [pc, #336]	@ 800e8e8 <__ieee754_powf+0x450>
 800e798:	ee26 6a24 	vmul.f32	s12, s12, s9
 800e79c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800e7a0:	ee35 7a26 	vadd.f32	s14, s10, s13
 800e7a4:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800e7a8:	ee27 7a06 	vmul.f32	s14, s14, s12
 800e7ac:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800e7b0:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800e7b4:	eef0 5a67 	vmov.f32	s11, s15
 800e7b8:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800e7bc:	ee75 5a87 	vadd.f32	s11, s11, s14
 800e7c0:	ee15 1a90 	vmov	r1, s11
 800e7c4:	4019      	ands	r1, r3
 800e7c6:	ee05 1a90 	vmov	s11, r1
 800e7ca:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800e7ce:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800e7d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e7d6:	ee67 7a85 	vmul.f32	s15, s15, s10
 800e7da:	eee6 7a25 	vfma.f32	s15, s12, s11
 800e7de:	eeb0 6a67 	vmov.f32	s12, s15
 800e7e2:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800e7e6:	ee16 1a10 	vmov	r1, s12
 800e7ea:	4019      	ands	r1, r3
 800e7ec:	ee06 1a10 	vmov	s12, r1
 800e7f0:	eeb0 7a46 	vmov.f32	s14, s12
 800e7f4:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800e7f8:	493c      	ldr	r1, [pc, #240]	@ (800e8ec <__ieee754_powf+0x454>)
 800e7fa:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800e7fe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e802:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800e8f0 <__ieee754_powf+0x458>
 800e806:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 800e8f4 <__ieee754_powf+0x45c>
 800e80a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e80e:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 800e8f8 <__ieee754_powf+0x460>
 800e812:	eee6 7a07 	vfma.f32	s15, s12, s14
 800e816:	ed91 7a00 	vldr	s14, [r1]
 800e81a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e81e:	ee07 2a10 	vmov	s14, r2
 800e822:	eef0 6a67 	vmov.f32	s13, s15
 800e826:	4a35      	ldr	r2, [pc, #212]	@ (800e8fc <__ieee754_powf+0x464>)
 800e828:	eee6 6a25 	vfma.f32	s13, s12, s11
 800e82c:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 800e830:	ed92 5a00 	vldr	s10, [r2]
 800e834:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800e838:	ee76 6a85 	vadd.f32	s13, s13, s10
 800e83c:	ee76 6a87 	vadd.f32	s13, s13, s14
 800e840:	ee16 2a90 	vmov	r2, s13
 800e844:	4013      	ands	r3, r2
 800e846:	ee06 3a90 	vmov	s13, r3
 800e84a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800e84e:	ee37 7a45 	vsub.f32	s14, s14, s10
 800e852:	eea6 7a65 	vfms.f32	s14, s12, s11
 800e856:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e85a:	e70f      	b.n	800e67c <__ieee754_powf+0x1e4>
 800e85c:	2601      	movs	r6, #1
 800e85e:	e75d      	b.n	800e71c <__ieee754_powf+0x284>
 800e860:	d152      	bne.n	800e908 <__ieee754_powf+0x470>
 800e862:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800e900 <__ieee754_powf+0x468>
 800e866:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e86a:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800e86e:	eef4 6ac7 	vcmpe.f32	s13, s14
 800e872:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e876:	f73f af29 	bgt.w	800e6cc <__ieee754_powf+0x234>
 800e87a:	2386      	movs	r3, #134	@ 0x86
 800e87c:	e048      	b.n	800e910 <__ieee754_powf+0x478>
 800e87e:	4a21      	ldr	r2, [pc, #132]	@ (800e904 <__ieee754_powf+0x46c>)
 800e880:	4293      	cmp	r3, r2
 800e882:	d907      	bls.n	800e894 <__ieee754_powf+0x3fc>
 800e884:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800e888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e88c:	bf4c      	ite	mi
 800e88e:	2001      	movmi	r0, #1
 800e890:	2000      	movpl	r0, #0
 800e892:	e6c1      	b.n	800e618 <__ieee754_powf+0x180>
 800e894:	d138      	bne.n	800e908 <__ieee754_powf+0x470>
 800e896:	ee37 7a67 	vsub.f32	s14, s14, s15
 800e89a:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800e89e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e8a2:	dbea      	blt.n	800e87a <__ieee754_powf+0x3e2>
 800e8a4:	e7ee      	b.n	800e884 <__ieee754_powf+0x3ec>
 800e8a6:	bf00      	nop
 800e8a8:	00000000 	.word	0x00000000
 800e8ac:	3f7ffff3 	.word	0x3f7ffff3
 800e8b0:	3f800007 	.word	0x3f800007
 800e8b4:	3eaaaaab 	.word	0x3eaaaaab
 800e8b8:	3fb8aa3b 	.word	0x3fb8aa3b
 800e8bc:	36eca570 	.word	0x36eca570
 800e8c0:	3fb8aa00 	.word	0x3fb8aa00
 800e8c4:	4b800000 	.word	0x4b800000
 800e8c8:	001cc471 	.word	0x001cc471
 800e8cc:	005db3d6 	.word	0x005db3d6
 800e8d0:	0800f9d8 	.word	0x0800f9d8
 800e8d4:	fffff000 	.word	0xfffff000
 800e8d8:	3e6c3255 	.word	0x3e6c3255
 800e8dc:	3e53f142 	.word	0x3e53f142
 800e8e0:	3e8ba305 	.word	0x3e8ba305
 800e8e4:	3edb6db7 	.word	0x3edb6db7
 800e8e8:	3f19999a 	.word	0x3f19999a
 800e8ec:	0800f9c8 	.word	0x0800f9c8
 800e8f0:	3f76384f 	.word	0x3f76384f
 800e8f4:	3f763800 	.word	0x3f763800
 800e8f8:	369dc3a0 	.word	0x369dc3a0
 800e8fc:	0800f9d0 	.word	0x0800f9d0
 800e900:	3338aa3c 	.word	0x3338aa3c
 800e904:	43160000 	.word	0x43160000
 800e908:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 800e90c:	d971      	bls.n	800e9f2 <__ieee754_powf+0x55a>
 800e90e:	15db      	asrs	r3, r3, #23
 800e910:	3b7e      	subs	r3, #126	@ 0x7e
 800e912:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 800e916:	4118      	asrs	r0, r3
 800e918:	4408      	add	r0, r1
 800e91a:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800e91e:	4a3c      	ldr	r2, [pc, #240]	@ (800ea10 <__ieee754_powf+0x578>)
 800e920:	3b7f      	subs	r3, #127	@ 0x7f
 800e922:	411a      	asrs	r2, r3
 800e924:	4002      	ands	r2, r0
 800e926:	ee07 2a10 	vmov	s14, r2
 800e92a:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800e92e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 800e932:	f1c3 0317 	rsb	r3, r3, #23
 800e936:	4118      	asrs	r0, r3
 800e938:	2900      	cmp	r1, #0
 800e93a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e93e:	bfb8      	it	lt
 800e940:	4240      	neglt	r0, r0
 800e942:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800e946:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800ea14 <__ieee754_powf+0x57c>
 800e94a:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 800ea18 <__ieee754_powf+0x580>
 800e94e:	ee17 3a10 	vmov	r3, s14
 800e952:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800e956:	f023 030f 	bic.w	r3, r3, #15
 800e95a:	ee07 3a10 	vmov	s14, r3
 800e95e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e962:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800e966:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800e96a:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 800ea1c <__ieee754_powf+0x584>
 800e96e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800e972:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800e976:	eef0 6a67 	vmov.f32	s13, s15
 800e97a:	eee7 6a06 	vfma.f32	s13, s14, s12
 800e97e:	eef0 5a66 	vmov.f32	s11, s13
 800e982:	eee7 5a46 	vfms.f32	s11, s14, s12
 800e986:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800e98a:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e98e:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800ea20 <__ieee754_powf+0x588>
 800e992:	eddf 5a24 	vldr	s11, [pc, #144]	@ 800ea24 <__ieee754_powf+0x58c>
 800e996:	eea7 6a25 	vfma.f32	s12, s14, s11
 800e99a:	eddf 5a23 	vldr	s11, [pc, #140]	@ 800ea28 <__ieee754_powf+0x590>
 800e99e:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e9a2:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 800ea2c <__ieee754_powf+0x594>
 800e9a6:	eea5 6a87 	vfma.f32	s12, s11, s14
 800e9aa:	eddf 5a21 	vldr	s11, [pc, #132]	@ 800ea30 <__ieee754_powf+0x598>
 800e9ae:	eee6 5a07 	vfma.f32	s11, s12, s14
 800e9b2:	eeb0 6a66 	vmov.f32	s12, s13
 800e9b6:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800e9ba:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800e9be:	ee66 5a86 	vmul.f32	s11, s13, s12
 800e9c2:	ee36 6a47 	vsub.f32	s12, s12, s14
 800e9c6:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800e9ca:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800e9ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e9d2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e9d6:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e9da:	ee10 3a10 	vmov	r3, s0
 800e9de:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800e9e2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800e9e6:	da06      	bge.n	800e9f6 <__ieee754_powf+0x55e>
 800e9e8:	f000 fa32 	bl	800ee50 <scalbnf>
 800e9ec:	ee20 0a08 	vmul.f32	s0, s0, s16
 800e9f0:	e56a      	b.n	800e4c8 <__ieee754_powf+0x30>
 800e9f2:	2000      	movs	r0, #0
 800e9f4:	e7a5      	b.n	800e942 <__ieee754_powf+0x4aa>
 800e9f6:	ee00 3a10 	vmov	s0, r3
 800e9fa:	e7f7      	b.n	800e9ec <__ieee754_powf+0x554>
 800e9fc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800ea00:	e562      	b.n	800e4c8 <__ieee754_powf+0x30>
 800ea02:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 800ea34 <__ieee754_powf+0x59c>
 800ea06:	e55f      	b.n	800e4c8 <__ieee754_powf+0x30>
 800ea08:	eeb0 0a48 	vmov.f32	s0, s16
 800ea0c:	e55c      	b.n	800e4c8 <__ieee754_powf+0x30>
 800ea0e:	bf00      	nop
 800ea10:	ff800000 	.word	0xff800000
 800ea14:	3f317218 	.word	0x3f317218
 800ea18:	3f317200 	.word	0x3f317200
 800ea1c:	35bfbe8c 	.word	0x35bfbe8c
 800ea20:	b5ddea0e 	.word	0xb5ddea0e
 800ea24:	3331bb4c 	.word	0x3331bb4c
 800ea28:	388ab355 	.word	0x388ab355
 800ea2c:	bb360b61 	.word	0xbb360b61
 800ea30:	3e2aaaab 	.word	0x3e2aaaab
 800ea34:	00000000 	.word	0x00000000

0800ea38 <__ieee754_rem_pio2f>:
 800ea38:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ea3a:	ee10 6a10 	vmov	r6, s0
 800ea3e:	4b88      	ldr	r3, [pc, #544]	@ (800ec60 <__ieee754_rem_pio2f+0x228>)
 800ea40:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 800ea44:	429d      	cmp	r5, r3
 800ea46:	b087      	sub	sp, #28
 800ea48:	4604      	mov	r4, r0
 800ea4a:	d805      	bhi.n	800ea58 <__ieee754_rem_pio2f+0x20>
 800ea4c:	2300      	movs	r3, #0
 800ea4e:	ed80 0a00 	vstr	s0, [r0]
 800ea52:	6043      	str	r3, [r0, #4]
 800ea54:	2000      	movs	r0, #0
 800ea56:	e022      	b.n	800ea9e <__ieee754_rem_pio2f+0x66>
 800ea58:	4b82      	ldr	r3, [pc, #520]	@ (800ec64 <__ieee754_rem_pio2f+0x22c>)
 800ea5a:	429d      	cmp	r5, r3
 800ea5c:	d83a      	bhi.n	800ead4 <__ieee754_rem_pio2f+0x9c>
 800ea5e:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800ea62:	2e00      	cmp	r6, #0
 800ea64:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 800ec68 <__ieee754_rem_pio2f+0x230>
 800ea68:	4a80      	ldr	r2, [pc, #512]	@ (800ec6c <__ieee754_rem_pio2f+0x234>)
 800ea6a:	f023 030f 	bic.w	r3, r3, #15
 800ea6e:	dd18      	ble.n	800eaa2 <__ieee754_rem_pio2f+0x6a>
 800ea70:	4293      	cmp	r3, r2
 800ea72:	ee70 7a47 	vsub.f32	s15, s0, s14
 800ea76:	bf09      	itett	eq
 800ea78:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 800ec70 <__ieee754_rem_pio2f+0x238>
 800ea7c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 800ec74 <__ieee754_rem_pio2f+0x23c>
 800ea80:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 800ec78 <__ieee754_rem_pio2f+0x240>
 800ea84:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800ea88:	ee37 7ae6 	vsub.f32	s14, s15, s13
 800ea8c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ea90:	ed80 7a00 	vstr	s14, [r0]
 800ea94:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ea98:	edc0 7a01 	vstr	s15, [r0, #4]
 800ea9c:	2001      	movs	r0, #1
 800ea9e:	b007      	add	sp, #28
 800eaa0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800eaa2:	4293      	cmp	r3, r2
 800eaa4:	ee70 7a07 	vadd.f32	s15, s0, s14
 800eaa8:	bf09      	itett	eq
 800eaaa:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 800ec70 <__ieee754_rem_pio2f+0x238>
 800eaae:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 800ec74 <__ieee754_rem_pio2f+0x23c>
 800eab2:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 800ec78 <__ieee754_rem_pio2f+0x240>
 800eab6:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800eaba:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800eabe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800eac2:	ed80 7a00 	vstr	s14, [r0]
 800eac6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800eaca:	edc0 7a01 	vstr	s15, [r0, #4]
 800eace:	f04f 30ff 	mov.w	r0, #4294967295
 800ead2:	e7e4      	b.n	800ea9e <__ieee754_rem_pio2f+0x66>
 800ead4:	4b69      	ldr	r3, [pc, #420]	@ (800ec7c <__ieee754_rem_pio2f+0x244>)
 800ead6:	429d      	cmp	r5, r3
 800ead8:	d873      	bhi.n	800ebc2 <__ieee754_rem_pio2f+0x18a>
 800eada:	f000 f9b1 	bl	800ee40 <fabsf>
 800eade:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 800ec80 <__ieee754_rem_pio2f+0x248>
 800eae2:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800eae6:	eee0 7a07 	vfma.f32	s15, s0, s14
 800eaea:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800eaee:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800eaf2:	ee17 0a90 	vmov	r0, s15
 800eaf6:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ec68 <__ieee754_rem_pio2f+0x230>
 800eafa:	eea7 0a67 	vfms.f32	s0, s14, s15
 800eafe:	281f      	cmp	r0, #31
 800eb00:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 800ec74 <__ieee754_rem_pio2f+0x23c>
 800eb04:	ee67 7a27 	vmul.f32	s15, s14, s15
 800eb08:	eeb1 6a47 	vneg.f32	s12, s14
 800eb0c:	ee70 6a67 	vsub.f32	s13, s0, s15
 800eb10:	ee16 1a90 	vmov	r1, s13
 800eb14:	dc09      	bgt.n	800eb2a <__ieee754_rem_pio2f+0xf2>
 800eb16:	4a5b      	ldr	r2, [pc, #364]	@ (800ec84 <__ieee754_rem_pio2f+0x24c>)
 800eb18:	1e47      	subs	r7, r0, #1
 800eb1a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 800eb1e:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 800eb22:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800eb26:	4293      	cmp	r3, r2
 800eb28:	d107      	bne.n	800eb3a <__ieee754_rem_pio2f+0x102>
 800eb2a:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 800eb2e:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 800eb32:	2a08      	cmp	r2, #8
 800eb34:	ea4f 53e5 	mov.w	r3, r5, asr #23
 800eb38:	dc14      	bgt.n	800eb64 <__ieee754_rem_pio2f+0x12c>
 800eb3a:	6021      	str	r1, [r4, #0]
 800eb3c:	ed94 7a00 	vldr	s14, [r4]
 800eb40:	ee30 0a47 	vsub.f32	s0, s0, s14
 800eb44:	2e00      	cmp	r6, #0
 800eb46:	ee30 0a67 	vsub.f32	s0, s0, s15
 800eb4a:	ed84 0a01 	vstr	s0, [r4, #4]
 800eb4e:	daa6      	bge.n	800ea9e <__ieee754_rem_pio2f+0x66>
 800eb50:	eeb1 7a47 	vneg.f32	s14, s14
 800eb54:	eeb1 0a40 	vneg.f32	s0, s0
 800eb58:	ed84 7a00 	vstr	s14, [r4]
 800eb5c:	ed84 0a01 	vstr	s0, [r4, #4]
 800eb60:	4240      	negs	r0, r0
 800eb62:	e79c      	b.n	800ea9e <__ieee754_rem_pio2f+0x66>
 800eb64:	eddf 5a42 	vldr	s11, [pc, #264]	@ 800ec70 <__ieee754_rem_pio2f+0x238>
 800eb68:	eef0 6a40 	vmov.f32	s13, s0
 800eb6c:	eee6 6a25 	vfma.f32	s13, s12, s11
 800eb70:	ee70 7a66 	vsub.f32	s15, s0, s13
 800eb74:	eee6 7a25 	vfma.f32	s15, s12, s11
 800eb78:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 800ec78 <__ieee754_rem_pio2f+0x240>
 800eb7c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800eb80:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800eb84:	ee15 2a90 	vmov	r2, s11
 800eb88:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800eb8c:	1a5b      	subs	r3, r3, r1
 800eb8e:	2b19      	cmp	r3, #25
 800eb90:	dc04      	bgt.n	800eb9c <__ieee754_rem_pio2f+0x164>
 800eb92:	edc4 5a00 	vstr	s11, [r4]
 800eb96:	eeb0 0a66 	vmov.f32	s0, s13
 800eb9a:	e7cf      	b.n	800eb3c <__ieee754_rem_pio2f+0x104>
 800eb9c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 800ec88 <__ieee754_rem_pio2f+0x250>
 800eba0:	eeb0 0a66 	vmov.f32	s0, s13
 800eba4:	eea6 0a25 	vfma.f32	s0, s12, s11
 800eba8:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800ebac:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800ec8c <__ieee754_rem_pio2f+0x254>
 800ebb0:	eee6 7a25 	vfma.f32	s15, s12, s11
 800ebb4:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800ebb8:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ebbc:	ed84 7a00 	vstr	s14, [r4]
 800ebc0:	e7bc      	b.n	800eb3c <__ieee754_rem_pio2f+0x104>
 800ebc2:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 800ebc6:	d306      	bcc.n	800ebd6 <__ieee754_rem_pio2f+0x19e>
 800ebc8:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ebcc:	edc0 7a01 	vstr	s15, [r0, #4]
 800ebd0:	edc0 7a00 	vstr	s15, [r0]
 800ebd4:	e73e      	b.n	800ea54 <__ieee754_rem_pio2f+0x1c>
 800ebd6:	15ea      	asrs	r2, r5, #23
 800ebd8:	3a86      	subs	r2, #134	@ 0x86
 800ebda:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800ebde:	ee07 3a90 	vmov	s15, r3
 800ebe2:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ebe6:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 800ec90 <__ieee754_rem_pio2f+0x258>
 800ebea:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ebee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ebf2:	ed8d 7a03 	vstr	s14, [sp, #12]
 800ebf6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ebfa:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800ebfe:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800ec02:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ec06:	ed8d 7a04 	vstr	s14, [sp, #16]
 800ec0a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ec0e:	eef5 7a40 	vcmp.f32	s15, #0.0
 800ec12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec16:	edcd 7a05 	vstr	s15, [sp, #20]
 800ec1a:	d11e      	bne.n	800ec5a <__ieee754_rem_pio2f+0x222>
 800ec1c:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800ec20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ec24:	bf0c      	ite	eq
 800ec26:	2301      	moveq	r3, #1
 800ec28:	2302      	movne	r3, #2
 800ec2a:	491a      	ldr	r1, [pc, #104]	@ (800ec94 <__ieee754_rem_pio2f+0x25c>)
 800ec2c:	9101      	str	r1, [sp, #4]
 800ec2e:	2102      	movs	r1, #2
 800ec30:	9100      	str	r1, [sp, #0]
 800ec32:	a803      	add	r0, sp, #12
 800ec34:	4621      	mov	r1, r4
 800ec36:	f000 f997 	bl	800ef68 <__kernel_rem_pio2f>
 800ec3a:	2e00      	cmp	r6, #0
 800ec3c:	f6bf af2f 	bge.w	800ea9e <__ieee754_rem_pio2f+0x66>
 800ec40:	edd4 7a00 	vldr	s15, [r4]
 800ec44:	eef1 7a67 	vneg.f32	s15, s15
 800ec48:	edc4 7a00 	vstr	s15, [r4]
 800ec4c:	edd4 7a01 	vldr	s15, [r4, #4]
 800ec50:	eef1 7a67 	vneg.f32	s15, s15
 800ec54:	edc4 7a01 	vstr	s15, [r4, #4]
 800ec58:	e782      	b.n	800eb60 <__ieee754_rem_pio2f+0x128>
 800ec5a:	2303      	movs	r3, #3
 800ec5c:	e7e5      	b.n	800ec2a <__ieee754_rem_pio2f+0x1f2>
 800ec5e:	bf00      	nop
 800ec60:	3f490fd8 	.word	0x3f490fd8
 800ec64:	4016cbe3 	.word	0x4016cbe3
 800ec68:	3fc90f80 	.word	0x3fc90f80
 800ec6c:	3fc90fd0 	.word	0x3fc90fd0
 800ec70:	37354400 	.word	0x37354400
 800ec74:	37354443 	.word	0x37354443
 800ec78:	2e85a308 	.word	0x2e85a308
 800ec7c:	43490f80 	.word	0x43490f80
 800ec80:	3f22f984 	.word	0x3f22f984
 800ec84:	0800f9e0 	.word	0x0800f9e0
 800ec88:	2e85a300 	.word	0x2e85a300
 800ec8c:	248d3132 	.word	0x248d3132
 800ec90:	43800000 	.word	0x43800000
 800ec94:	0800fa60 	.word	0x0800fa60

0800ec98 <atanf>:
 800ec98:	b538      	push	{r3, r4, r5, lr}
 800ec9a:	ee10 5a10 	vmov	r5, s0
 800ec9e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 800eca2:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 800eca6:	eef0 7a40 	vmov.f32	s15, s0
 800ecaa:	d310      	bcc.n	800ecce <atanf+0x36>
 800ecac:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 800ecb0:	d904      	bls.n	800ecbc <atanf+0x24>
 800ecb2:	ee70 7a00 	vadd.f32	s15, s0, s0
 800ecb6:	eeb0 0a67 	vmov.f32	s0, s15
 800ecba:	bd38      	pop	{r3, r4, r5, pc}
 800ecbc:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 800edf4 <atanf+0x15c>
 800ecc0:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 800edf8 <atanf+0x160>
 800ecc4:	2d00      	cmp	r5, #0
 800ecc6:	bfc8      	it	gt
 800ecc8:	eef0 7a47 	vmovgt.f32	s15, s14
 800eccc:	e7f3      	b.n	800ecb6 <atanf+0x1e>
 800ecce:	4b4b      	ldr	r3, [pc, #300]	@ (800edfc <atanf+0x164>)
 800ecd0:	429c      	cmp	r4, r3
 800ecd2:	d810      	bhi.n	800ecf6 <atanf+0x5e>
 800ecd4:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 800ecd8:	d20a      	bcs.n	800ecf0 <atanf+0x58>
 800ecda:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800ee00 <atanf+0x168>
 800ecde:	ee30 7a07 	vadd.f32	s14, s0, s14
 800ece2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800ece6:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800ecea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ecee:	dce2      	bgt.n	800ecb6 <atanf+0x1e>
 800ecf0:	f04f 33ff 	mov.w	r3, #4294967295
 800ecf4:	e013      	b.n	800ed1e <atanf+0x86>
 800ecf6:	f000 f8a3 	bl	800ee40 <fabsf>
 800ecfa:	4b42      	ldr	r3, [pc, #264]	@ (800ee04 <atanf+0x16c>)
 800ecfc:	429c      	cmp	r4, r3
 800ecfe:	d84f      	bhi.n	800eda0 <atanf+0x108>
 800ed00:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 800ed04:	429c      	cmp	r4, r3
 800ed06:	d841      	bhi.n	800ed8c <atanf+0xf4>
 800ed08:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 800ed0c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800ed10:	eea0 7a27 	vfma.f32	s14, s0, s15
 800ed14:	2300      	movs	r3, #0
 800ed16:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ed1a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ed1e:	1c5a      	adds	r2, r3, #1
 800ed20:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800ed24:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800ee08 <atanf+0x170>
 800ed28:	eddf 5a38 	vldr	s11, [pc, #224]	@ 800ee0c <atanf+0x174>
 800ed2c:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 800ee10 <atanf+0x178>
 800ed30:	ee66 6a06 	vmul.f32	s13, s12, s12
 800ed34:	eee6 5a87 	vfma.f32	s11, s13, s14
 800ed38:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800ee14 <atanf+0x17c>
 800ed3c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ed40:	eddf 5a35 	vldr	s11, [pc, #212]	@ 800ee18 <atanf+0x180>
 800ed44:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ed48:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 800ee1c <atanf+0x184>
 800ed4c:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800ed50:	eddf 5a33 	vldr	s11, [pc, #204]	@ 800ee20 <atanf+0x188>
 800ed54:	eee7 5a26 	vfma.f32	s11, s14, s13
 800ed58:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800ee24 <atanf+0x18c>
 800ed5c:	eea6 5a87 	vfma.f32	s10, s13, s14
 800ed60:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 800ee28 <atanf+0x190>
 800ed64:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ed68:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 800ee2c <atanf+0x194>
 800ed6c:	eea7 5a26 	vfma.f32	s10, s14, s13
 800ed70:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800ee30 <atanf+0x198>
 800ed74:	eea5 7a26 	vfma.f32	s14, s10, s13
 800ed78:	ee27 7a26 	vmul.f32	s14, s14, s13
 800ed7c:	eea5 7a86 	vfma.f32	s14, s11, s12
 800ed80:	ee27 7a87 	vmul.f32	s14, s15, s14
 800ed84:	d121      	bne.n	800edca <atanf+0x132>
 800ed86:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ed8a:	e794      	b.n	800ecb6 <atanf+0x1e>
 800ed8c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800ed90:	ee30 7a67 	vsub.f32	s14, s0, s15
 800ed94:	ee30 0a27 	vadd.f32	s0, s0, s15
 800ed98:	2301      	movs	r3, #1
 800ed9a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800ed9e:	e7be      	b.n	800ed1e <atanf+0x86>
 800eda0:	4b24      	ldr	r3, [pc, #144]	@ (800ee34 <atanf+0x19c>)
 800eda2:	429c      	cmp	r4, r3
 800eda4:	d80b      	bhi.n	800edbe <atanf+0x126>
 800eda6:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 800edaa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800edae:	eea0 7a27 	vfma.f32	s14, s0, s15
 800edb2:	2302      	movs	r3, #2
 800edb4:	ee70 6a67 	vsub.f32	s13, s0, s15
 800edb8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800edbc:	e7af      	b.n	800ed1e <atanf+0x86>
 800edbe:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800edc2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800edc6:	2303      	movs	r3, #3
 800edc8:	e7a9      	b.n	800ed1e <atanf+0x86>
 800edca:	4a1b      	ldr	r2, [pc, #108]	@ (800ee38 <atanf+0x1a0>)
 800edcc:	491b      	ldr	r1, [pc, #108]	@ (800ee3c <atanf+0x1a4>)
 800edce:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800edd2:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800edd6:	edd3 6a00 	vldr	s13, [r3]
 800edda:	ee37 7a66 	vsub.f32	s14, s14, s13
 800edde:	2d00      	cmp	r5, #0
 800ede0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ede4:	edd2 7a00 	vldr	s15, [r2]
 800ede8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800edec:	bfb8      	it	lt
 800edee:	eef1 7a67 	vneglt.f32	s15, s15
 800edf2:	e760      	b.n	800ecb6 <atanf+0x1e>
 800edf4:	bfc90fdb 	.word	0xbfc90fdb
 800edf8:	3fc90fdb 	.word	0x3fc90fdb
 800edfc:	3edfffff 	.word	0x3edfffff
 800ee00:	7149f2ca 	.word	0x7149f2ca
 800ee04:	3f97ffff 	.word	0x3f97ffff
 800ee08:	3c8569d7 	.word	0x3c8569d7
 800ee0c:	3d4bda59 	.word	0x3d4bda59
 800ee10:	bd6ef16b 	.word	0xbd6ef16b
 800ee14:	3d886b35 	.word	0x3d886b35
 800ee18:	3dba2e6e 	.word	0x3dba2e6e
 800ee1c:	3e124925 	.word	0x3e124925
 800ee20:	3eaaaaab 	.word	0x3eaaaaab
 800ee24:	bd15a221 	.word	0xbd15a221
 800ee28:	bd9d8795 	.word	0xbd9d8795
 800ee2c:	bde38e38 	.word	0xbde38e38
 800ee30:	be4ccccd 	.word	0xbe4ccccd
 800ee34:	401bffff 	.word	0x401bffff
 800ee38:	0800fd88 	.word	0x0800fd88
 800ee3c:	0800fd78 	.word	0x0800fd78

0800ee40 <fabsf>:
 800ee40:	ee10 3a10 	vmov	r3, s0
 800ee44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ee48:	ee00 3a10 	vmov	s0, r3
 800ee4c:	4770      	bx	lr
	...

0800ee50 <scalbnf>:
 800ee50:	ee10 3a10 	vmov	r3, s0
 800ee54:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 800ee58:	d02b      	beq.n	800eeb2 <scalbnf+0x62>
 800ee5a:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800ee5e:	d302      	bcc.n	800ee66 <scalbnf+0x16>
 800ee60:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ee64:	4770      	bx	lr
 800ee66:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 800ee6a:	d123      	bne.n	800eeb4 <scalbnf+0x64>
 800ee6c:	4b24      	ldr	r3, [pc, #144]	@ (800ef00 <scalbnf+0xb0>)
 800ee6e:	eddf 7a25 	vldr	s15, [pc, #148]	@ 800ef04 <scalbnf+0xb4>
 800ee72:	4298      	cmp	r0, r3
 800ee74:	ee20 0a27 	vmul.f32	s0, s0, s15
 800ee78:	db17      	blt.n	800eeaa <scalbnf+0x5a>
 800ee7a:	ee10 3a10 	vmov	r3, s0
 800ee7e:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ee82:	3a19      	subs	r2, #25
 800ee84:	f24c 3150 	movw	r1, #50000	@ 0xc350
 800ee88:	4288      	cmp	r0, r1
 800ee8a:	dd15      	ble.n	800eeb8 <scalbnf+0x68>
 800ee8c:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800ef08 <scalbnf+0xb8>
 800ee90:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 800ef0c <scalbnf+0xbc>
 800ee94:	ee10 3a10 	vmov	r3, s0
 800ee98:	eeb0 7a67 	vmov.f32	s14, s15
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	bfb8      	it	lt
 800eea0:	eef0 7a66 	vmovlt.f32	s15, s13
 800eea4:	ee27 0a87 	vmul.f32	s0, s15, s14
 800eea8:	4770      	bx	lr
 800eeaa:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800ef10 <scalbnf+0xc0>
 800eeae:	ee27 0a80 	vmul.f32	s0, s15, s0
 800eeb2:	4770      	bx	lr
 800eeb4:	0dd2      	lsrs	r2, r2, #23
 800eeb6:	e7e5      	b.n	800ee84 <scalbnf+0x34>
 800eeb8:	4410      	add	r0, r2
 800eeba:	28fe      	cmp	r0, #254	@ 0xfe
 800eebc:	dce6      	bgt.n	800ee8c <scalbnf+0x3c>
 800eebe:	2800      	cmp	r0, #0
 800eec0:	dd06      	ble.n	800eed0 <scalbnf+0x80>
 800eec2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800eec6:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800eeca:	ee00 3a10 	vmov	s0, r3
 800eece:	4770      	bx	lr
 800eed0:	f110 0f16 	cmn.w	r0, #22
 800eed4:	da09      	bge.n	800eeea <scalbnf+0x9a>
 800eed6:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 800ef10 <scalbnf+0xc0>
 800eeda:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 800ef14 <scalbnf+0xc4>
 800eede:	ee10 3a10 	vmov	r3, s0
 800eee2:	eeb0 7a67 	vmov.f32	s14, s15
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	e7d9      	b.n	800ee9e <scalbnf+0x4e>
 800eeea:	3019      	adds	r0, #25
 800eeec:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800eef0:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800eef4:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800ef18 <scalbnf+0xc8>
 800eef8:	ee07 3a90 	vmov	s15, r3
 800eefc:	e7d7      	b.n	800eeae <scalbnf+0x5e>
 800eefe:	bf00      	nop
 800ef00:	ffff3cb0 	.word	0xffff3cb0
 800ef04:	4c000000 	.word	0x4c000000
 800ef08:	7149f2ca 	.word	0x7149f2ca
 800ef0c:	f149f2ca 	.word	0xf149f2ca
 800ef10:	0da24260 	.word	0x0da24260
 800ef14:	8da24260 	.word	0x8da24260
 800ef18:	33000000 	.word	0x33000000

0800ef1c <with_errnof>:
 800ef1c:	b510      	push	{r4, lr}
 800ef1e:	ed2d 8b02 	vpush	{d8}
 800ef22:	eeb0 8a40 	vmov.f32	s16, s0
 800ef26:	4604      	mov	r4, r0
 800ef28:	f7ff f83c 	bl	800dfa4 <__errno>
 800ef2c:	eeb0 0a48 	vmov.f32	s0, s16
 800ef30:	ecbd 8b02 	vpop	{d8}
 800ef34:	6004      	str	r4, [r0, #0]
 800ef36:	bd10      	pop	{r4, pc}

0800ef38 <xflowf>:
 800ef38:	b130      	cbz	r0, 800ef48 <xflowf+0x10>
 800ef3a:	eef1 7a40 	vneg.f32	s15, s0
 800ef3e:	ee27 0a80 	vmul.f32	s0, s15, s0
 800ef42:	2022      	movs	r0, #34	@ 0x22
 800ef44:	f7ff bfea 	b.w	800ef1c <with_errnof>
 800ef48:	eef0 7a40 	vmov.f32	s15, s0
 800ef4c:	e7f7      	b.n	800ef3e <xflowf+0x6>
	...

0800ef50 <__math_uflowf>:
 800ef50:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ef58 <__math_uflowf+0x8>
 800ef54:	f7ff bff0 	b.w	800ef38 <xflowf>
 800ef58:	10000000 	.word	0x10000000

0800ef5c <__math_oflowf>:
 800ef5c:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ef64 <__math_oflowf+0x8>
 800ef60:	f7ff bfea 	b.w	800ef38 <xflowf>
 800ef64:	70000000 	.word	0x70000000

0800ef68 <__kernel_rem_pio2f>:
 800ef68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef6c:	ed2d 8b04 	vpush	{d8-d9}
 800ef70:	b0d9      	sub	sp, #356	@ 0x164
 800ef72:	4690      	mov	r8, r2
 800ef74:	9001      	str	r0, [sp, #4]
 800ef76:	4ab9      	ldr	r2, [pc, #740]	@ (800f25c <__kernel_rem_pio2f+0x2f4>)
 800ef78:	9866      	ldr	r0, [sp, #408]	@ 0x198
 800ef7a:	f118 0f04 	cmn.w	r8, #4
 800ef7e:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 800ef82:	460f      	mov	r7, r1
 800ef84:	f103 3bff 	add.w	fp, r3, #4294967295
 800ef88:	db27      	blt.n	800efda <__kernel_rem_pio2f+0x72>
 800ef8a:	f1b8 0203 	subs.w	r2, r8, #3
 800ef8e:	bf48      	it	mi
 800ef90:	f108 0204 	addmi.w	r2, r8, #4
 800ef94:	10d2      	asrs	r2, r2, #3
 800ef96:	1c55      	adds	r5, r2, #1
 800ef98:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800ef9a:	ed9f 7ab4 	vldr	s14, [pc, #720]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800ef9e:	00e8      	lsls	r0, r5, #3
 800efa0:	eba2 060b 	sub.w	r6, r2, fp
 800efa4:	9002      	str	r0, [sp, #8]
 800efa6:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 800efaa:	eb0a 0c0b 	add.w	ip, sl, fp
 800efae:	ac1c      	add	r4, sp, #112	@ 0x70
 800efb0:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 800efb4:	2000      	movs	r0, #0
 800efb6:	4560      	cmp	r0, ip
 800efb8:	dd11      	ble.n	800efde <__kernel_rem_pio2f+0x76>
 800efba:	a91c      	add	r1, sp, #112	@ 0x70
 800efbc:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800efc0:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 800efc4:	f04f 0c00 	mov.w	ip, #0
 800efc8:	45d4      	cmp	ip, sl
 800efca:	dc27      	bgt.n	800f01c <__kernel_rem_pio2f+0xb4>
 800efcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 800efd0:	eddf 7aa6 	vldr	s15, [pc, #664]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800efd4:	4606      	mov	r6, r0
 800efd6:	2400      	movs	r4, #0
 800efd8:	e016      	b.n	800f008 <__kernel_rem_pio2f+0xa0>
 800efda:	2200      	movs	r2, #0
 800efdc:	e7db      	b.n	800ef96 <__kernel_rem_pio2f+0x2e>
 800efde:	42c6      	cmn	r6, r0
 800efe0:	bf5d      	ittte	pl
 800efe2:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 800efe6:	ee07 1a90 	vmovpl	s15, r1
 800efea:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800efee:	eef0 7a47 	vmovmi.f32	s15, s14
 800eff2:	ece4 7a01 	vstmia	r4!, {s15}
 800eff6:	3001      	adds	r0, #1
 800eff8:	e7dd      	b.n	800efb6 <__kernel_rem_pio2f+0x4e>
 800effa:	ecfe 6a01 	vldmia	lr!, {s13}
 800effe:	ed96 7a00 	vldr	s14, [r6]
 800f002:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f006:	3401      	adds	r4, #1
 800f008:	455c      	cmp	r4, fp
 800f00a:	f1a6 0604 	sub.w	r6, r6, #4
 800f00e:	ddf4      	ble.n	800effa <__kernel_rem_pio2f+0x92>
 800f010:	ece9 7a01 	vstmia	r9!, {s15}
 800f014:	f10c 0c01 	add.w	ip, ip, #1
 800f018:	3004      	adds	r0, #4
 800f01a:	e7d5      	b.n	800efc8 <__kernel_rem_pio2f+0x60>
 800f01c:	a908      	add	r1, sp, #32
 800f01e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f022:	9104      	str	r1, [sp, #16]
 800f024:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 800f026:	eddf 8a90 	vldr	s17, [pc, #576]	@ 800f268 <__kernel_rem_pio2f+0x300>
 800f02a:	ed9f 9a8e 	vldr	s18, [pc, #568]	@ 800f264 <__kernel_rem_pio2f+0x2fc>
 800f02e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800f032:	9203      	str	r2, [sp, #12]
 800f034:	4654      	mov	r4, sl
 800f036:	00a2      	lsls	r2, r4, #2
 800f038:	9205      	str	r2, [sp, #20]
 800f03a:	aa58      	add	r2, sp, #352	@ 0x160
 800f03c:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 800f040:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 800f044:	a944      	add	r1, sp, #272	@ 0x110
 800f046:	aa08      	add	r2, sp, #32
 800f048:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 800f04c:	4694      	mov	ip, r2
 800f04e:	4626      	mov	r6, r4
 800f050:	2e00      	cmp	r6, #0
 800f052:	f1a0 0004 	sub.w	r0, r0, #4
 800f056:	dc4c      	bgt.n	800f0f2 <__kernel_rem_pio2f+0x18a>
 800f058:	4628      	mov	r0, r5
 800f05a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800f05e:	f7ff fef7 	bl	800ee50 <scalbnf>
 800f062:	eeb0 8a40 	vmov.f32	s16, s0
 800f066:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 800f06a:	ee28 0a00 	vmul.f32	s0, s16, s0
 800f06e:	f000 f9ed 	bl	800f44c <floorf>
 800f072:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 800f076:	eea0 8a67 	vfms.f32	s16, s0, s15
 800f07a:	2d00      	cmp	r5, #0
 800f07c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f080:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800f084:	ee17 9a90 	vmov	r9, s15
 800f088:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f08c:	ee38 8a67 	vsub.f32	s16, s16, s15
 800f090:	dd41      	ble.n	800f116 <__kernel_rem_pio2f+0x1ae>
 800f092:	f104 3cff 	add.w	ip, r4, #4294967295
 800f096:	a908      	add	r1, sp, #32
 800f098:	f1c5 0e08 	rsb	lr, r5, #8
 800f09c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 800f0a0:	fa46 f00e 	asr.w	r0, r6, lr
 800f0a4:	4481      	add	r9, r0
 800f0a6:	fa00 f00e 	lsl.w	r0, r0, lr
 800f0aa:	1a36      	subs	r6, r6, r0
 800f0ac:	f1c5 0007 	rsb	r0, r5, #7
 800f0b0:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 800f0b4:	4106      	asrs	r6, r0
 800f0b6:	2e00      	cmp	r6, #0
 800f0b8:	dd3c      	ble.n	800f134 <__kernel_rem_pio2f+0x1cc>
 800f0ba:	f04f 0e00 	mov.w	lr, #0
 800f0be:	f109 0901 	add.w	r9, r9, #1
 800f0c2:	4670      	mov	r0, lr
 800f0c4:	4574      	cmp	r4, lr
 800f0c6:	dc68      	bgt.n	800f19a <__kernel_rem_pio2f+0x232>
 800f0c8:	2d00      	cmp	r5, #0
 800f0ca:	dd03      	ble.n	800f0d4 <__kernel_rem_pio2f+0x16c>
 800f0cc:	2d01      	cmp	r5, #1
 800f0ce:	d074      	beq.n	800f1ba <__kernel_rem_pio2f+0x252>
 800f0d0:	2d02      	cmp	r5, #2
 800f0d2:	d07d      	beq.n	800f1d0 <__kernel_rem_pio2f+0x268>
 800f0d4:	2e02      	cmp	r6, #2
 800f0d6:	d12d      	bne.n	800f134 <__kernel_rem_pio2f+0x1cc>
 800f0d8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f0dc:	ee30 8a48 	vsub.f32	s16, s0, s16
 800f0e0:	b340      	cbz	r0, 800f134 <__kernel_rem_pio2f+0x1cc>
 800f0e2:	4628      	mov	r0, r5
 800f0e4:	9306      	str	r3, [sp, #24]
 800f0e6:	f7ff feb3 	bl	800ee50 <scalbnf>
 800f0ea:	9b06      	ldr	r3, [sp, #24]
 800f0ec:	ee38 8a40 	vsub.f32	s16, s16, s0
 800f0f0:	e020      	b.n	800f134 <__kernel_rem_pio2f+0x1cc>
 800f0f2:	ee60 7a28 	vmul.f32	s15, s0, s17
 800f0f6:	3e01      	subs	r6, #1
 800f0f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f0fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f100:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800f104:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f108:	ecac 0a01 	vstmia	ip!, {s0}
 800f10c:	ed90 0a00 	vldr	s0, [r0]
 800f110:	ee37 0a80 	vadd.f32	s0, s15, s0
 800f114:	e79c      	b.n	800f050 <__kernel_rem_pio2f+0xe8>
 800f116:	d105      	bne.n	800f124 <__kernel_rem_pio2f+0x1bc>
 800f118:	1e60      	subs	r0, r4, #1
 800f11a:	a908      	add	r1, sp, #32
 800f11c:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 800f120:	11f6      	asrs	r6, r6, #7
 800f122:	e7c8      	b.n	800f0b6 <__kernel_rem_pio2f+0x14e>
 800f124:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 800f128:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800f12c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f130:	da31      	bge.n	800f196 <__kernel_rem_pio2f+0x22e>
 800f132:	2600      	movs	r6, #0
 800f134:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800f138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f13c:	f040 8098 	bne.w	800f270 <__kernel_rem_pio2f+0x308>
 800f140:	1e60      	subs	r0, r4, #1
 800f142:	2200      	movs	r2, #0
 800f144:	4550      	cmp	r0, sl
 800f146:	da4b      	bge.n	800f1e0 <__kernel_rem_pio2f+0x278>
 800f148:	2a00      	cmp	r2, #0
 800f14a:	d065      	beq.n	800f218 <__kernel_rem_pio2f+0x2b0>
 800f14c:	3c01      	subs	r4, #1
 800f14e:	ab08      	add	r3, sp, #32
 800f150:	3d08      	subs	r5, #8
 800f152:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800f156:	2b00      	cmp	r3, #0
 800f158:	d0f8      	beq.n	800f14c <__kernel_rem_pio2f+0x1e4>
 800f15a:	4628      	mov	r0, r5
 800f15c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800f160:	f7ff fe76 	bl	800ee50 <scalbnf>
 800f164:	1c63      	adds	r3, r4, #1
 800f166:	aa44      	add	r2, sp, #272	@ 0x110
 800f168:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 800f268 <__kernel_rem_pio2f+0x300>
 800f16c:	0099      	lsls	r1, r3, #2
 800f16e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800f172:	4623      	mov	r3, r4
 800f174:	2b00      	cmp	r3, #0
 800f176:	f280 80a9 	bge.w	800f2cc <__kernel_rem_pio2f+0x364>
 800f17a:	4623      	mov	r3, r4
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	f2c0 80c7 	blt.w	800f310 <__kernel_rem_pio2f+0x3a8>
 800f182:	aa44      	add	r2, sp, #272	@ 0x110
 800f184:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 800f188:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 800f260 <__kernel_rem_pio2f+0x2f8>
 800f18c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800f190:	2000      	movs	r0, #0
 800f192:	1ae2      	subs	r2, r4, r3
 800f194:	e0b1      	b.n	800f2fa <__kernel_rem_pio2f+0x392>
 800f196:	2602      	movs	r6, #2
 800f198:	e78f      	b.n	800f0ba <__kernel_rem_pio2f+0x152>
 800f19a:	f852 1b04 	ldr.w	r1, [r2], #4
 800f19e:	b948      	cbnz	r0, 800f1b4 <__kernel_rem_pio2f+0x24c>
 800f1a0:	b121      	cbz	r1, 800f1ac <__kernel_rem_pio2f+0x244>
 800f1a2:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 800f1a6:	f842 1c04 	str.w	r1, [r2, #-4]
 800f1aa:	2101      	movs	r1, #1
 800f1ac:	f10e 0e01 	add.w	lr, lr, #1
 800f1b0:	4608      	mov	r0, r1
 800f1b2:	e787      	b.n	800f0c4 <__kernel_rem_pio2f+0x15c>
 800f1b4:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 800f1b8:	e7f5      	b.n	800f1a6 <__kernel_rem_pio2f+0x23e>
 800f1ba:	f104 3cff 	add.w	ip, r4, #4294967295
 800f1be:	aa08      	add	r2, sp, #32
 800f1c0:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f1c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800f1c8:	a908      	add	r1, sp, #32
 800f1ca:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 800f1ce:	e781      	b.n	800f0d4 <__kernel_rem_pio2f+0x16c>
 800f1d0:	f104 3cff 	add.w	ip, r4, #4294967295
 800f1d4:	aa08      	add	r2, sp, #32
 800f1d6:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 800f1da:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800f1de:	e7f3      	b.n	800f1c8 <__kernel_rem_pio2f+0x260>
 800f1e0:	a908      	add	r1, sp, #32
 800f1e2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800f1e6:	3801      	subs	r0, #1
 800f1e8:	430a      	orrs	r2, r1
 800f1ea:	e7ab      	b.n	800f144 <__kernel_rem_pio2f+0x1dc>
 800f1ec:	3201      	adds	r2, #1
 800f1ee:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 800f1f2:	2e00      	cmp	r6, #0
 800f1f4:	d0fa      	beq.n	800f1ec <__kernel_rem_pio2f+0x284>
 800f1f6:	9905      	ldr	r1, [sp, #20]
 800f1f8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 800f1fc:	eb0d 0001 	add.w	r0, sp, r1
 800f200:	18e6      	adds	r6, r4, r3
 800f202:	a91c      	add	r1, sp, #112	@ 0x70
 800f204:	f104 0c01 	add.w	ip, r4, #1
 800f208:	384c      	subs	r0, #76	@ 0x4c
 800f20a:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 800f20e:	4422      	add	r2, r4
 800f210:	4562      	cmp	r2, ip
 800f212:	da04      	bge.n	800f21e <__kernel_rem_pio2f+0x2b6>
 800f214:	4614      	mov	r4, r2
 800f216:	e70e      	b.n	800f036 <__kernel_rem_pio2f+0xce>
 800f218:	9804      	ldr	r0, [sp, #16]
 800f21a:	2201      	movs	r2, #1
 800f21c:	e7e7      	b.n	800f1ee <__kernel_rem_pio2f+0x286>
 800f21e:	9903      	ldr	r1, [sp, #12]
 800f220:	f8dd e004 	ldr.w	lr, [sp, #4]
 800f224:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 800f228:	9105      	str	r1, [sp, #20]
 800f22a:	ee07 1a90 	vmov	s15, r1
 800f22e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f232:	2400      	movs	r4, #0
 800f234:	ece6 7a01 	vstmia	r6!, {s15}
 800f238:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800f23c:	46b1      	mov	r9, r6
 800f23e:	455c      	cmp	r4, fp
 800f240:	dd04      	ble.n	800f24c <__kernel_rem_pio2f+0x2e4>
 800f242:	ece0 7a01 	vstmia	r0!, {s15}
 800f246:	f10c 0c01 	add.w	ip, ip, #1
 800f24a:	e7e1      	b.n	800f210 <__kernel_rem_pio2f+0x2a8>
 800f24c:	ecfe 6a01 	vldmia	lr!, {s13}
 800f250:	ed39 7a01 	vldmdb	r9!, {s14}
 800f254:	3401      	adds	r4, #1
 800f256:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f25a:	e7f0      	b.n	800f23e <__kernel_rem_pio2f+0x2d6>
 800f25c:	0800fdc4 	.word	0x0800fdc4
 800f260:	0800fd98 	.word	0x0800fd98
 800f264:	43800000 	.word	0x43800000
 800f268:	3b800000 	.word	0x3b800000
 800f26c:	00000000 	.word	0x00000000
 800f270:	9b02      	ldr	r3, [sp, #8]
 800f272:	eeb0 0a48 	vmov.f32	s0, s16
 800f276:	eba3 0008 	sub.w	r0, r3, r8
 800f27a:	f7ff fde9 	bl	800ee50 <scalbnf>
 800f27e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 800f264 <__kernel_rem_pio2f+0x2fc>
 800f282:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800f286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f28a:	db19      	blt.n	800f2c0 <__kernel_rem_pio2f+0x358>
 800f28c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 800f268 <__kernel_rem_pio2f+0x300>
 800f290:	ee60 7a27 	vmul.f32	s15, s0, s15
 800f294:	aa08      	add	r2, sp, #32
 800f296:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f29a:	3508      	adds	r5, #8
 800f29c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f2a0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800f2a4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800f2a8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f2ac:	ee10 3a10 	vmov	r3, s0
 800f2b0:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f2b4:	ee17 3a90 	vmov	r3, s15
 800f2b8:	3401      	adds	r4, #1
 800f2ba:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800f2be:	e74c      	b.n	800f15a <__kernel_rem_pio2f+0x1f2>
 800f2c0:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800f2c4:	aa08      	add	r2, sp, #32
 800f2c6:	ee10 3a10 	vmov	r3, s0
 800f2ca:	e7f6      	b.n	800f2ba <__kernel_rem_pio2f+0x352>
 800f2cc:	a808      	add	r0, sp, #32
 800f2ce:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 800f2d2:	9001      	str	r0, [sp, #4]
 800f2d4:	ee07 0a90 	vmov	s15, r0
 800f2d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f2dc:	3b01      	subs	r3, #1
 800f2de:	ee67 7a80 	vmul.f32	s15, s15, s0
 800f2e2:	ee20 0a07 	vmul.f32	s0, s0, s14
 800f2e6:	ed62 7a01 	vstmdb	r2!, {s15}
 800f2ea:	e743      	b.n	800f174 <__kernel_rem_pio2f+0x20c>
 800f2ec:	ecfc 6a01 	vldmia	ip!, {s13}
 800f2f0:	ecb5 7a01 	vldmia	r5!, {s14}
 800f2f4:	eee6 7a87 	vfma.f32	s15, s13, s14
 800f2f8:	3001      	adds	r0, #1
 800f2fa:	4550      	cmp	r0, sl
 800f2fc:	dc01      	bgt.n	800f302 <__kernel_rem_pio2f+0x39a>
 800f2fe:	4282      	cmp	r2, r0
 800f300:	daf4      	bge.n	800f2ec <__kernel_rem_pio2f+0x384>
 800f302:	a858      	add	r0, sp, #352	@ 0x160
 800f304:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800f308:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 800f30c:	3b01      	subs	r3, #1
 800f30e:	e735      	b.n	800f17c <__kernel_rem_pio2f+0x214>
 800f310:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f312:	2b02      	cmp	r3, #2
 800f314:	dc09      	bgt.n	800f32a <__kernel_rem_pio2f+0x3c2>
 800f316:	2b00      	cmp	r3, #0
 800f318:	dc2b      	bgt.n	800f372 <__kernel_rem_pio2f+0x40a>
 800f31a:	d044      	beq.n	800f3a6 <__kernel_rem_pio2f+0x43e>
 800f31c:	f009 0007 	and.w	r0, r9, #7
 800f320:	b059      	add	sp, #356	@ 0x164
 800f322:	ecbd 8b04 	vpop	{d8-d9}
 800f326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f32a:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 800f32c:	2b03      	cmp	r3, #3
 800f32e:	d1f5      	bne.n	800f31c <__kernel_rem_pio2f+0x3b4>
 800f330:	aa30      	add	r2, sp, #192	@ 0xc0
 800f332:	1f0b      	subs	r3, r1, #4
 800f334:	4413      	add	r3, r2
 800f336:	461a      	mov	r2, r3
 800f338:	4620      	mov	r0, r4
 800f33a:	2800      	cmp	r0, #0
 800f33c:	f1a2 0204 	sub.w	r2, r2, #4
 800f340:	dc52      	bgt.n	800f3e8 <__kernel_rem_pio2f+0x480>
 800f342:	4622      	mov	r2, r4
 800f344:	2a01      	cmp	r2, #1
 800f346:	f1a3 0304 	sub.w	r3, r3, #4
 800f34a:	dc5d      	bgt.n	800f408 <__kernel_rem_pio2f+0x4a0>
 800f34c:	ab30      	add	r3, sp, #192	@ 0xc0
 800f34e:	ed5f 7a39 	vldr	s15, [pc, #-228]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800f352:	440b      	add	r3, r1
 800f354:	2c01      	cmp	r4, #1
 800f356:	dc67      	bgt.n	800f428 <__kernel_rem_pio2f+0x4c0>
 800f358:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 800f35c:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 800f360:	2e00      	cmp	r6, #0
 800f362:	d167      	bne.n	800f434 <__kernel_rem_pio2f+0x4cc>
 800f364:	edc7 6a00 	vstr	s13, [r7]
 800f368:	ed87 7a01 	vstr	s14, [r7, #4]
 800f36c:	edc7 7a02 	vstr	s15, [r7, #8]
 800f370:	e7d4      	b.n	800f31c <__kernel_rem_pio2f+0x3b4>
 800f372:	ab30      	add	r3, sp, #192	@ 0xc0
 800f374:	ed1f 7a43 	vldr	s14, [pc, #-268]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800f378:	440b      	add	r3, r1
 800f37a:	4622      	mov	r2, r4
 800f37c:	2a00      	cmp	r2, #0
 800f37e:	da24      	bge.n	800f3ca <__kernel_rem_pio2f+0x462>
 800f380:	b34e      	cbz	r6, 800f3d6 <__kernel_rem_pio2f+0x46e>
 800f382:	eef1 7a47 	vneg.f32	s15, s14
 800f386:	edc7 7a00 	vstr	s15, [r7]
 800f38a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 800f38e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f392:	aa31      	add	r2, sp, #196	@ 0xc4
 800f394:	2301      	movs	r3, #1
 800f396:	429c      	cmp	r4, r3
 800f398:	da20      	bge.n	800f3dc <__kernel_rem_pio2f+0x474>
 800f39a:	b10e      	cbz	r6, 800f3a0 <__kernel_rem_pio2f+0x438>
 800f39c:	eef1 7a67 	vneg.f32	s15, s15
 800f3a0:	edc7 7a01 	vstr	s15, [r7, #4]
 800f3a4:	e7ba      	b.n	800f31c <__kernel_rem_pio2f+0x3b4>
 800f3a6:	ab30      	add	r3, sp, #192	@ 0xc0
 800f3a8:	ed5f 7a50 	vldr	s15, [pc, #-320]	@ 800f26c <__kernel_rem_pio2f+0x304>
 800f3ac:	440b      	add	r3, r1
 800f3ae:	2c00      	cmp	r4, #0
 800f3b0:	da05      	bge.n	800f3be <__kernel_rem_pio2f+0x456>
 800f3b2:	b10e      	cbz	r6, 800f3b8 <__kernel_rem_pio2f+0x450>
 800f3b4:	eef1 7a67 	vneg.f32	s15, s15
 800f3b8:	edc7 7a00 	vstr	s15, [r7]
 800f3bc:	e7ae      	b.n	800f31c <__kernel_rem_pio2f+0x3b4>
 800f3be:	ed33 7a01 	vldmdb	r3!, {s14}
 800f3c2:	3c01      	subs	r4, #1
 800f3c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3c8:	e7f1      	b.n	800f3ae <__kernel_rem_pio2f+0x446>
 800f3ca:	ed73 7a01 	vldmdb	r3!, {s15}
 800f3ce:	3a01      	subs	r2, #1
 800f3d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800f3d4:	e7d2      	b.n	800f37c <__kernel_rem_pio2f+0x414>
 800f3d6:	eef0 7a47 	vmov.f32	s15, s14
 800f3da:	e7d4      	b.n	800f386 <__kernel_rem_pio2f+0x41e>
 800f3dc:	ecb2 7a01 	vldmia	r2!, {s14}
 800f3e0:	3301      	adds	r3, #1
 800f3e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f3e6:	e7d6      	b.n	800f396 <__kernel_rem_pio2f+0x42e>
 800f3e8:	edd2 7a00 	vldr	s15, [r2]
 800f3ec:	edd2 6a01 	vldr	s13, [r2, #4]
 800f3f0:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f3f4:	3801      	subs	r0, #1
 800f3f6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f3fa:	ed82 7a00 	vstr	s14, [r2]
 800f3fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f402:	edc2 7a01 	vstr	s15, [r2, #4]
 800f406:	e798      	b.n	800f33a <__kernel_rem_pio2f+0x3d2>
 800f408:	edd3 7a00 	vldr	s15, [r3]
 800f40c:	edd3 6a01 	vldr	s13, [r3, #4]
 800f410:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800f414:	3a01      	subs	r2, #1
 800f416:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f41a:	ed83 7a00 	vstr	s14, [r3]
 800f41e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800f422:	edc3 7a01 	vstr	s15, [r3, #4]
 800f426:	e78d      	b.n	800f344 <__kernel_rem_pio2f+0x3dc>
 800f428:	ed33 7a01 	vldmdb	r3!, {s14}
 800f42c:	3c01      	subs	r4, #1
 800f42e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800f432:	e78f      	b.n	800f354 <__kernel_rem_pio2f+0x3ec>
 800f434:	eef1 6a66 	vneg.f32	s13, s13
 800f438:	eeb1 7a47 	vneg.f32	s14, s14
 800f43c:	edc7 6a00 	vstr	s13, [r7]
 800f440:	ed87 7a01 	vstr	s14, [r7, #4]
 800f444:	eef1 7a67 	vneg.f32	s15, s15
 800f448:	e790      	b.n	800f36c <__kernel_rem_pio2f+0x404>
 800f44a:	bf00      	nop

0800f44c <floorf>:
 800f44c:	ee10 3a10 	vmov	r3, s0
 800f450:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800f454:	3a7f      	subs	r2, #127	@ 0x7f
 800f456:	2a16      	cmp	r2, #22
 800f458:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800f45c:	dc2b      	bgt.n	800f4b6 <floorf+0x6a>
 800f45e:	2a00      	cmp	r2, #0
 800f460:	da12      	bge.n	800f488 <floorf+0x3c>
 800f462:	eddf 7a19 	vldr	s15, [pc, #100]	@ 800f4c8 <floorf+0x7c>
 800f466:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f46a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f472:	dd06      	ble.n	800f482 <floorf+0x36>
 800f474:	2b00      	cmp	r3, #0
 800f476:	da24      	bge.n	800f4c2 <floorf+0x76>
 800f478:	2900      	cmp	r1, #0
 800f47a:	4b14      	ldr	r3, [pc, #80]	@ (800f4cc <floorf+0x80>)
 800f47c:	bf08      	it	eq
 800f47e:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 800f482:	ee00 3a10 	vmov	s0, r3
 800f486:	4770      	bx	lr
 800f488:	4911      	ldr	r1, [pc, #68]	@ (800f4d0 <floorf+0x84>)
 800f48a:	4111      	asrs	r1, r2
 800f48c:	420b      	tst	r3, r1
 800f48e:	d0fa      	beq.n	800f486 <floorf+0x3a>
 800f490:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800f4c8 <floorf+0x7c>
 800f494:	ee30 0a27 	vadd.f32	s0, s0, s15
 800f498:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800f49c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f4a0:	ddef      	ble.n	800f482 <floorf+0x36>
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	bfbe      	ittt	lt
 800f4a6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 800f4aa:	fa40 f202 	asrlt.w	r2, r0, r2
 800f4ae:	189b      	addlt	r3, r3, r2
 800f4b0:	ea23 0301 	bic.w	r3, r3, r1
 800f4b4:	e7e5      	b.n	800f482 <floorf+0x36>
 800f4b6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 800f4ba:	d3e4      	bcc.n	800f486 <floorf+0x3a>
 800f4bc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800f4c0:	4770      	bx	lr
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	e7dd      	b.n	800f482 <floorf+0x36>
 800f4c6:	bf00      	nop
 800f4c8:	7149f2ca 	.word	0x7149f2ca
 800f4cc:	bf800000 	.word	0xbf800000
 800f4d0:	007fffff 	.word	0x007fffff

0800f4d4 <_init>:
 800f4d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4d6:	bf00      	nop
 800f4d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4da:	bc08      	pop	{r3}
 800f4dc:	469e      	mov	lr, r3
 800f4de:	4770      	bx	lr

0800f4e0 <_fini>:
 800f4e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f4e2:	bf00      	nop
 800f4e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f4e6:	bc08      	pop	{r3}
 800f4e8:	469e      	mov	lr, r3
 800f4ea:	4770      	bx	lr
