;buildInfoPackage: chisel3, version: 3.3-SNAPSHOT, scalaVersion: 2.12.10, sbtVersion: 1.3.2
circuit ProcessingElementPad : 
  module SPadAddrModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<4>, flip readEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[ProcessingElement.scala 534:33]
    wire dataWire : UInt<4> @[ProcessingElement.scala 535:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 536:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 537:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 538:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 540:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 541:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 542:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 543:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 543:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 543:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 543:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 544:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 544:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 544:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 544:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 546:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 547:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 548:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 548:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 548:22]
      when writeWrapWire : @[ProcessingElement.scala 549:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 550:24]
        skip @[ProcessingElement.scala 549:26]
      skip @[ProcessingElement.scala 546:32]
    else : @[ProcessingElement.scala 552:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 553:27]
      skip @[ProcessingElement.scala 552:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 556:24]
    node _T_8 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 557:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_8 @[ProcessingElement.scala 557:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 558:25]
    wire _T_9 : UInt<4>[9] @[ProcessingElement.scala 469:44]
    _T_9[0] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[1] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[2] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[3] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[4] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[5] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[6] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[7] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    _T_9[8] <= UInt<4>("h00") @[ProcessingElement.scala 469:44]
    reg addrSPad : UInt<4>[9], clock with : (reset => (reset, _T_9)) @[ProcessingElement.scala 469:36]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 471:32]
      addrSPad[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[ProcessingElement.scala 472:32]
      skip @[ProcessingElement.scala 471:32]
    when readIndexInc : @[ProcessingElement.scala 475:23]
      node _T_10 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 476:40]
      node _T_11 = tail(_T_10, 1) @[ProcessingElement.scala 476:40]
      padReadIndexReg <= _T_11 @[ProcessingElement.scala 476:21]
      when readWrapWire : @[ProcessingElement.scala 477:25]
        padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 478:23]
        skip @[ProcessingElement.scala 477:25]
      skip @[ProcessingElement.scala 475:23]
    dataWire <= addrSPad[padReadIndexReg] @[ProcessingElement.scala 482:12]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 483:27]
    readIndexInc <= io.addrIO.indexInc @[ProcessingElement.scala 484:16]
    
  module SPadDataModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<12>, flip readEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[ProcessingElement.scala 534:33]
    wire dataWire : UInt<12> @[ProcessingElement.scala 535:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 536:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 537:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 538:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 540:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 541:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 542:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 543:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 543:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 543:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 543:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 544:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 544:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 544:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 544:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 546:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 547:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 548:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 548:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 548:22]
      when writeWrapWire : @[ProcessingElement.scala 549:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 550:24]
        skip @[ProcessingElement.scala 549:26]
      skip @[ProcessingElement.scala 546:32]
    else : @[ProcessingElement.scala 552:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 553:27]
      skip @[ProcessingElement.scala 552:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 556:24]
    node _T_8 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 557:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_8 @[ProcessingElement.scala 557:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 558:25]
    wire _T_9 : UInt<12>[16] @[ProcessingElement.scala 509:46]
    _T_9[0] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[1] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[2] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[3] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[4] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[5] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[6] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[7] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[8] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[9] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[10] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[11] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[12] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[13] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[14] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    _T_9[15] <= UInt<12>("h00") @[ProcessingElement.scala 509:46]
    reg _T_10 : UInt<12>[16], clock with : (reset => (reset, _T_9)) @[ProcessingElement.scala 509:38]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 510:34]
      _T_10[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[ProcessingElement.scala 511:34]
      skip @[ProcessingElement.scala 510:34]
    when readIndexInc : @[ProcessingElement.scala 514:25]
      node _T_11 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 515:42]
      node _T_12 = tail(_T_11, 1) @[ProcessingElement.scala 515:42]
      padReadIndexReg <= _T_12 @[ProcessingElement.scala 515:23]
      when readWrapWire : @[ProcessingElement.scala 516:27]
        padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 517:25]
        skip @[ProcessingElement.scala 516:27]
      skip @[ProcessingElement.scala 514:25]
    dataWire <= _T_10[padReadIndexReg] @[ProcessingElement.scala 521:14]
    readIndexInc <= io.dataIO.indexInc @[ProcessingElement.scala 523:16]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 524:27]
    
  module WeightSPadAddrModule : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<4>, readOutData : UInt<7>, flip readEn : UInt<1>, writeIdx : UInt<4>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<4>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h09"))) @[ProcessingElement.scala 534:33]
    wire dataWire : UInt<7> @[ProcessingElement.scala 535:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 536:14]
    reg padWriteIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 537:39]
    reg padReadIndexReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 538:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 540:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 541:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 542:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 543:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 543:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 543:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 543:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 544:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 544:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 544:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 544:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 546:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 547:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 548:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 548:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 548:22]
      when writeWrapWire : @[ProcessingElement.scala 549:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 550:24]
        skip @[ProcessingElement.scala 549:26]
      skip @[ProcessingElement.scala 546:32]
    else : @[ProcessingElement.scala 552:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 553:27]
      skip @[ProcessingElement.scala 552:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 556:24]
    node _T_8 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 557:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_8 @[ProcessingElement.scala 557:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 558:25]
    wire _T_9 : UInt<7>[16] @[ProcessingElement.scala 469:44]
    _T_9[0] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[1] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[2] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[3] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[4] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[5] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[6] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[7] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[8] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[9] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[10] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[11] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[12] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[13] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[14] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    _T_9[15] <= UInt<7>("h00") @[ProcessingElement.scala 469:44]
    reg addrSPad : UInt<7>[16], clock with : (reset => (reset, _T_9)) @[ProcessingElement.scala 469:36]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 471:32]
      addrSPad[padWriteIndexReg] <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data @[ProcessingElement.scala 472:32]
      skip @[ProcessingElement.scala 471:32]
    when readIndexInc : @[ProcessingElement.scala 475:23]
      node _T_10 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 476:40]
      node _T_11 = tail(_T_10, 1) @[ProcessingElement.scala 476:40]
      padReadIndexReg <= _T_11 @[ProcessingElement.scala 476:21]
      when readWrapWire : @[ProcessingElement.scala 477:25]
        padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 478:23]
        skip @[ProcessingElement.scala 477:25]
      skip @[ProcessingElement.scala 475:23]
    dataWire <= addrSPad[padReadIndexReg] @[ProcessingElement.scala 482:12]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 483:27]
    readIndexInc <= io.addrIO.indexInc @[ProcessingElement.scala 484:16]
    padReadIndexReg <= io.addrIO.readInIdx @[ProcessingElement.scala 464:19]
    
  module SPadDataModule_1 : 
    input clock : Clock
    input reset : Reset
    output io : {commonIO : {columnNum : UInt<8>, readOutData : UInt<12>, flip readEn : UInt<1>, writeIdx : UInt<8>, dataLenFinIO : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<8>, writeFin : UInt<1>}}, addrIO : {flip readInIdx : UInt<8>, flip indexInc : UInt<1>}, dataIO : {flip readInIdx : UInt<8>, flip indexInc : UInt<1>, flip readInIdxEn : UInt<1>}}
    
    reg dataLenReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h09"))) @[ProcessingElement.scala 534:33]
    wire dataWire : UInt<12> @[ProcessingElement.scala 535:28]
    dataLenReg <= io.commonIO.dataLenFinIO.streamLen @[ProcessingElement.scala 536:14]
    reg padWriteIndexReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[ProcessingElement.scala 537:39]
    reg padReadIndexReg : UInt<8>, clock with : (reset => (reset, UInt<8>("h00"))) @[ProcessingElement.scala 538:38]
    wire writeWrapWire : UInt<1> @[ProcessingElement.scala 540:33]
    wire readWrapWire : UInt<1> @[ProcessingElement.scala 541:32]
    wire readIndexInc : UInt<1> @[ProcessingElement.scala 542:32]
    node _T = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 543:53]
    node _T_1 = tail(_T, 1) @[ProcessingElement.scala 543:53]
    node _T_2 = eq(padWriteIndexReg, _T_1) @[ProcessingElement.scala 543:37]
    writeWrapWire <= _T_2 @[ProcessingElement.scala 543:17]
    node _T_3 = sub(dataLenReg, UInt<1>("h01")) @[ProcessingElement.scala 544:51]
    node _T_4 = tail(_T_3, 1) @[ProcessingElement.scala 544:51]
    node _T_5 = eq(padReadIndexReg, _T_4) @[ProcessingElement.scala 544:35]
    readWrapWire <= _T_5 @[ProcessingElement.scala 544:16]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 546:32]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h01") @[ProcessingElement.scala 547:27]
      node _T_6 = add(padWriteIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 548:42]
      node _T_7 = tail(_T_6, 1) @[ProcessingElement.scala 548:42]
      padWriteIndexReg <= _T_7 @[ProcessingElement.scala 548:22]
      when writeWrapWire : @[ProcessingElement.scala 549:26]
        padWriteIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 550:24]
        skip @[ProcessingElement.scala 549:26]
      skip @[ProcessingElement.scala 546:32]
    else : @[ProcessingElement.scala 552:15]
      io.commonIO.dataLenFinIO.writeInDataIO.ready <= UInt<1>("h00") @[ProcessingElement.scala 553:27]
      skip @[ProcessingElement.scala 552:15]
    io.commonIO.writeIdx <= padWriteIndexReg @[ProcessingElement.scala 556:24]
    node _T_8 = and(io.commonIO.dataLenFinIO.writeInDataIO.valid, writeWrapWire) @[ProcessingElement.scala 557:62]
    io.commonIO.dataLenFinIO.writeFin <= _T_8 @[ProcessingElement.scala 557:37]
    io.commonIO.columnNum <= padReadIndexReg @[ProcessingElement.scala 558:25]
    smem _T_9 : UInt<12>[192] @[ProcessingElement.scala 490:50]
    when io.commonIO.dataLenFinIO.writeInDataIO.valid : @[ProcessingElement.scala 492:34]
      write mport _T_10 = _T_9[padWriteIndexReg], clock
      _T_10 <= io.commonIO.dataLenFinIO.writeInDataIO.bits.data
      skip @[ProcessingElement.scala 492:34]
    when io.dataIO.readInIdxEn : @[ProcessingElement.scala 496:34]
      padReadIndexReg <= io.dataIO.readInIdx @[ProcessingElement.scala 497:23]
      skip @[ProcessingElement.scala 496:34]
    else : @[ProcessingElement.scala 498:18]
      when readIndexInc : @[ProcessingElement.scala 499:27]
        node _T_11 = add(padReadIndexReg, UInt<1>("h01")) @[ProcessingElement.scala 500:44]
        node _T_12 = tail(_T_11, 1) @[ProcessingElement.scala 500:44]
        padReadIndexReg <= _T_12 @[ProcessingElement.scala 500:25]
        when readWrapWire : @[ProcessingElement.scala 501:29]
          padReadIndexReg <= UInt<1>("h00") @[ProcessingElement.scala 502:27]
          skip @[ProcessingElement.scala 501:29]
        skip @[ProcessingElement.scala 499:27]
      skip @[ProcessingElement.scala 498:18]
    wire _T_13 : UInt @[ProcessingElement.scala 507:30]
    _T_13 is invalid @[ProcessingElement.scala 507:30]
    when io.commonIO.readEn : @[ProcessingElement.scala 507:30]
      _T_13 <= padReadIndexReg @[ProcessingElement.scala 507:30]
      node _T_14 = or(_T_13, UInt<8>("h00")) @[ProcessingElement.scala 507:30]
      node _T_15 = bits(_T_14, 7, 0) @[ProcessingElement.scala 507:30]
      read mport _T_16 = _T_9[_T_15], clock @[ProcessingElement.scala 507:30]
      skip @[ProcessingElement.scala 507:30]
    dataWire <= _T_16 @[ProcessingElement.scala 507:14]
    readIndexInc <= io.dataIO.indexInc @[ProcessingElement.scala 523:16]
    io.commonIO.readOutData <= dataWire @[ProcessingElement.scala 524:27]
    
  module ProcessingElementPad : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip padCtrl : {pSumEnqOrProduct : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<1>}, doMACEn : UInt<1>}, dataStream : {flip ipsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, opsIO : {flip ready : UInt<1>, valid : UInt<1>, bits : UInt<20>}, iactIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<4>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}, weightIOs : {dataIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<12>}}, flip streamLen : UInt<8>, writeFin : UInt<1>}, addrIOs : {flip writeInDataIO : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<7>}}, flip streamLen : UInt<4>, writeFin : UInt<1>}}}, debugIO : {iactMatrixData : UInt<8>, iactMatrixRow : UInt<4>, iactMatrixColumn : UInt<4>, weightAddrSPadReadOut : UInt<7>, weightMatrixData : UInt<8>, weightMatrixRow : UInt<4>, productResult : UInt<20>, pSumResult : UInt<20>, pSumLoad : UInt<20>, weightAddrInIdx : UInt<4>, sPadState : UInt<3>}}
    
    wire _T : UInt<20>[32] @[ProcessingElement.scala 132:46]
    _T[0] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[1] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[2] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[3] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[4] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[5] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[6] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[7] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[8] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[9] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[10] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[11] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[12] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[13] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[14] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[15] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[16] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[17] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[18] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[19] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[20] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[21] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[22] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[23] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[24] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[25] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[26] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[27] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[28] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[29] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[30] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    _T[31] <= UInt<20>("h00") @[ProcessingElement.scala 132:46]
    reg psDataSPad : UInt<20>[32], clock with : (reset => (reset, _T)) @[ProcessingElement.scala 132:38]
    inst iactAddrSPad of SPadAddrModule @[ProcessingElement.scala 133:44]
    iactAddrSPad.clock <= clock
    iactAddrSPad.reset <= reset
    inst iactDataSPad of SPadDataModule @[ProcessingElement.scala 134:44]
    iactDataSPad.clock <= clock
    iactDataSPad.reset <= reset
    inst weightAddrSPad of WeightSPadAddrModule @[ProcessingElement.scala 135:46]
    weightAddrSPad.clock <= clock
    weightAddrSPad.reset <= reset
    inst weightDataSPad of SPadDataModule_1 @[ProcessingElement.scala 136:46]
    weightDataSPad.clock <= clock
    weightDataSPad.reset <= reset
    wire iactAddrIndexWire : UInt<4> @[ProcessingElement.scala 138:37]
    wire iactAddrDataWire : UInt<4> @[ProcessingElement.scala 139:36]
    wire iactDataIndexWire : UInt<4> @[ProcessingElement.scala 140:37]
    reg iactSPadZeroColumnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 141:44]
    reg iactAddrSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 142:44]
    reg iactDataSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 143:44]
    wire iactAddrSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 144:42]
    wire iactDataSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 145:42]
    reg iactMatrixColumnReg : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 146:42]
    reg iactZeroColumnNumber : UInt<4>, clock with : (reset => (reset, UInt<4>("h00"))) @[ProcessingElement.scala 147:43]
    reg iactDataSPadFirstReadReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[ProcessingElement.scala 148:47]
    wire iactMatrixRowReg : UInt<4> @[ProcessingElement.scala 149:36]
    wire iactMatrixDataReg : UInt<8> @[ProcessingElement.scala 151:37]
    wire weightAddrIndexWire : UInt<4> @[ProcessingElement.scala 154:39]
    wire weightAddrDataWire : UInt<7> @[ProcessingElement.scala 155:38]
    wire weightDataIndexWire : UInt<4> @[ProcessingElement.scala 156:39]
    reg weightSPadZeroColumnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 157:46]
    reg weightAddrSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 158:46]
    reg weightDataSPadReadEnReg : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[ProcessingElement.scala 159:46]
    wire weightAddrSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 160:44]
    wire weightDataSPadIdxIncWire : UInt<1> @[ProcessingElement.scala 161:44]
    wire weightMatrixDataReg : UInt<8> @[ProcessingElement.scala 162:39]
    reg weightDataSPadFirstRead : UInt<1>, clock with : (reset => (reset, UInt<1>("h01"))) @[ProcessingElement.scala 164:46]
    wire weightDataIdxMuxWire : UInt<1> @[ProcessingElement.scala 165:40]
    wire weightAddrSPadReadIdxWire : UInt<4> @[ProcessingElement.scala 166:45]
    wire weightDataIdxEnWire : UInt<1> @[ProcessingElement.scala 167:39]
    reg productReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 169:33]
    reg pSumSPadLoadReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 170:38]
    wire pSumResultWire : UInt<20> @[ProcessingElement.scala 171:34]
    reg sPad : UInt<3>, clock with : (reset => (reset, UInt<3>("h00"))) @[ProcessingElement.scala 182:27]
    wire padEqIA : UInt<1> @[ProcessingElement.scala 183:27]
    wire padEqWA : UInt<1> @[ProcessingElement.scala 184:27]
    wire padEqMpy : UInt<1> @[ProcessingElement.scala 185:28]
    wire padEqWB : UInt<1> @[ProcessingElement.scala 186:27]
    node _T_1 = eq(sPad, UInt<3>("h01")) @[ProcessingElement.scala 187:19]
    padEqIA <= _T_1 @[ProcessingElement.scala 187:11]
    node _T_2 = eq(sPad, UInt<3>("h06")) @[ProcessingElement.scala 188:20]
    padEqMpy <= _T_2 @[ProcessingElement.scala 188:12]
    node _T_3 = eq(sPad, UInt<3>("h07")) @[ProcessingElement.scala 189:19]
    padEqWB <= _T_3 @[ProcessingElement.scala 189:11]
    node _T_4 = eq(sPad, UInt<3>("h03")) @[ProcessingElement.scala 190:19]
    padEqWA <= _T_4 @[ProcessingElement.scala 190:11]
    wire weightMatrixRowReg : UInt<4> @[ProcessingElement.scala 191:38]
    io.dataStream.iactIOs.addrIOs.writeFin <= iactAddrSPad.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 195:41]
    iactAddrSPad.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.iactIOs.addrIOs.streamLen @[ProcessingElement.scala 195:41]
    iactAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.iactIOs.addrIOs.writeInDataIO.bits.data @[ProcessingElement.scala 195:41]
    iactAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.iactIOs.addrIOs.writeInDataIO.valid @[ProcessingElement.scala 195:41]
    io.dataStream.iactIOs.addrIOs.writeInDataIO.ready <= iactAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 195:41]
    iactAddrIndexWire <= iactAddrSPad.io.commonIO.columnNum @[ProcessingElement.scala 196:21]
    iactAddrDataWire <= iactAddrSPad.io.commonIO.readOutData @[ProcessingElement.scala 197:20]
    iactAddrSPad.io.commonIO.readEn <= iactAddrSPadReadEnReg @[ProcessingElement.scala 198:35]
    iactAddrSPad.io.addrIO.indexInc <= iactAddrSPadIdxIncWire @[ProcessingElement.scala 199:35]
    iactAddrSPad.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 200:36]
    iactAddrSPad.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 201:26]
    iactAddrSPad.io.dataIO.indexInc is invalid @[ProcessingElement.scala 201:26]
    iactAddrSPad.io.dataIO.readInIdx is invalid @[ProcessingElement.scala 201:26]
    io.dataStream.iactIOs.dataIOs.writeFin <= iactDataSPad.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 203:41]
    iactDataSPad.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.iactIOs.dataIOs.streamLen @[ProcessingElement.scala 203:41]
    iactDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.iactIOs.dataIOs.writeInDataIO.bits.data @[ProcessingElement.scala 203:41]
    iactDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.iactIOs.dataIOs.writeInDataIO.valid @[ProcessingElement.scala 203:41]
    io.dataStream.iactIOs.dataIOs.writeInDataIO.ready <= iactDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 203:41]
    iactDataIndexWire <= iactDataSPad.io.commonIO.columnNum @[ProcessingElement.scala 204:21]
    node iactDataCountVec_0 = bits(iactDataSPad.io.commonIO.readOutData, 0, 0) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_1 = bits(iactDataSPad.io.commonIO.readOutData, 1, 1) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_2 = bits(iactDataSPad.io.commonIO.readOutData, 2, 2) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_3 = bits(iactDataSPad.io.commonIO.readOutData, 3, 3) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_4 = bits(iactDataSPad.io.commonIO.readOutData, 4, 4) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_5 = bits(iactDataSPad.io.commonIO.readOutData, 5, 5) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_6 = bits(iactDataSPad.io.commonIO.readOutData, 6, 6) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_7 = bits(iactDataSPad.io.commonIO.readOutData, 7, 7) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_8 = bits(iactDataSPad.io.commonIO.readOutData, 8, 8) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_9 = bits(iactDataSPad.io.commonIO.readOutData, 9, 9) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_10 = bits(iactDataSPad.io.commonIO.readOutData, 10, 10) @[ProcessingElement.scala 205:74]
    node iactDataCountVec_11 = bits(iactDataSPad.io.commonIO.readOutData, 11, 11) @[ProcessingElement.scala 205:74]
    node _T_5 = cat(iactDataCountVec_5, iactDataCountVec_4) @[Cat.scala 29:58]
    node _T_6 = cat(iactDataCountVec_7, iactDataCountVec_6) @[Cat.scala 29:58]
    node _T_7 = cat(_T_6, _T_5) @[Cat.scala 29:58]
    node _T_8 = cat(iactDataCountVec_9, iactDataCountVec_8) @[Cat.scala 29:58]
    node _T_9 = cat(iactDataCountVec_11, iactDataCountVec_10) @[Cat.scala 29:58]
    node _T_10 = cat(_T_9, _T_8) @[Cat.scala 29:58]
    node _T_11 = cat(_T_10, _T_7) @[Cat.scala 29:58]
    iactMatrixDataReg <= _T_11 @[ProcessingElement.scala 206:21]
    node _T_12 = cat(iactDataCountVec_1, iactDataCountVec_0) @[Cat.scala 29:58]
    node _T_13 = cat(iactDataCountVec_3, iactDataCountVec_2) @[Cat.scala 29:58]
    node _T_14 = cat(_T_13, _T_12) @[Cat.scala 29:58]
    iactMatrixRowReg <= _T_14 @[ProcessingElement.scala 207:20]
    iactDataSPad.io.commonIO.readEn <= iactDataSPadReadEnReg @[ProcessingElement.scala 208:35]
    iactDataSPad.io.dataIO.indexInc <= iactDataSPadIdxIncWire @[ProcessingElement.scala 209:35]
    iactDataSPad.io.dataIO.readInIdx is invalid @[ProcessingElement.scala 210:36]
    iactDataSPad.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 211:38]
    iactDataSPad.io.addrIO.indexInc is invalid @[ProcessingElement.scala 212:26]
    iactDataSPad.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 212:26]
    io.dataStream.weightIOs.addrIOs.writeFin <= weightAddrSPad.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 214:43]
    weightAddrSPad.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.weightIOs.addrIOs.streamLen @[ProcessingElement.scala 214:43]
    weightAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.weightIOs.addrIOs.writeInDataIO.bits.data @[ProcessingElement.scala 214:43]
    weightAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.weightIOs.addrIOs.writeInDataIO.valid @[ProcessingElement.scala 214:43]
    io.dataStream.weightIOs.addrIOs.writeInDataIO.ready <= weightAddrSPad.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 214:43]
    weightAddrIndexWire <= weightAddrSPad.io.commonIO.columnNum @[ProcessingElement.scala 215:23]
    weightAddrDataWire <= weightAddrSPad.io.commonIO.readOutData @[ProcessingElement.scala 216:22]
    weightAddrSPad.io.commonIO.readEn <= weightAddrSPadReadEnReg @[ProcessingElement.scala 217:37]
    weightAddrSPad.io.addrIO.readInIdx <= weightAddrSPadReadIdxWire @[ProcessingElement.scala 218:38]
    weightAddrSPad.io.addrIO.indexInc <= weightAddrSPadIdxIncWire @[ProcessingElement.scala 221:37]
    weightAddrSPad.io.dataIO.readInIdxEn is invalid @[ProcessingElement.scala 222:28]
    weightAddrSPad.io.dataIO.indexInc is invalid @[ProcessingElement.scala 222:28]
    weightAddrSPad.io.dataIO.readInIdx is invalid @[ProcessingElement.scala 222:28]
    io.dataStream.weightIOs.dataIOs.writeFin <= weightDataSPad.io.commonIO.dataLenFinIO.writeFin @[ProcessingElement.scala 224:43]
    weightDataSPad.io.commonIO.dataLenFinIO.streamLen <= io.dataStream.weightIOs.dataIOs.streamLen @[ProcessingElement.scala 224:43]
    weightDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.bits.data <= io.dataStream.weightIOs.dataIOs.writeInDataIO.bits.data @[ProcessingElement.scala 224:43]
    weightDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.valid <= io.dataStream.weightIOs.dataIOs.writeInDataIO.valid @[ProcessingElement.scala 224:43]
    io.dataStream.weightIOs.dataIOs.writeInDataIO.ready <= weightDataSPad.io.commonIO.dataLenFinIO.writeInDataIO.ready @[ProcessingElement.scala 224:43]
    weightDataIndexWire <= weightDataSPad.io.commonIO.columnNum @[ProcessingElement.scala 225:23]
    node weightDataCountVec_0 = bits(weightDataSPad.io.commonIO.readOutData, 0, 0) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_1 = bits(weightDataSPad.io.commonIO.readOutData, 1, 1) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_2 = bits(weightDataSPad.io.commonIO.readOutData, 2, 2) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_3 = bits(weightDataSPad.io.commonIO.readOutData, 3, 3) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_4 = bits(weightDataSPad.io.commonIO.readOutData, 4, 4) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_5 = bits(weightDataSPad.io.commonIO.readOutData, 5, 5) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_6 = bits(weightDataSPad.io.commonIO.readOutData, 6, 6) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_7 = bits(weightDataSPad.io.commonIO.readOutData, 7, 7) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_8 = bits(weightDataSPad.io.commonIO.readOutData, 8, 8) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_9 = bits(weightDataSPad.io.commonIO.readOutData, 9, 9) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_10 = bits(weightDataSPad.io.commonIO.readOutData, 10, 10) @[ProcessingElement.scala 226:78]
    node weightDataCountVec_11 = bits(weightDataSPad.io.commonIO.readOutData, 11, 11) @[ProcessingElement.scala 226:78]
    node _T_15 = cat(weightDataCountVec_5, weightDataCountVec_4) @[Cat.scala 29:58]
    node _T_16 = cat(weightDataCountVec_7, weightDataCountVec_6) @[Cat.scala 29:58]
    node _T_17 = cat(_T_16, _T_15) @[Cat.scala 29:58]
    node _T_18 = cat(weightDataCountVec_9, weightDataCountVec_8) @[Cat.scala 29:58]
    node _T_19 = cat(weightDataCountVec_11, weightDataCountVec_10) @[Cat.scala 29:58]
    node _T_20 = cat(_T_19, _T_18) @[Cat.scala 29:58]
    node _T_21 = cat(_T_20, _T_17) @[Cat.scala 29:58]
    weightMatrixDataReg <= _T_21 @[ProcessingElement.scala 227:23]
    node _T_22 = cat(weightDataCountVec_1, weightDataCountVec_0) @[Cat.scala 29:58]
    node _T_23 = cat(weightDataCountVec_3, weightDataCountVec_2) @[Cat.scala 29:58]
    node _T_24 = cat(_T_23, _T_22) @[Cat.scala 29:58]
    weightMatrixRowReg <= _T_24 @[ProcessingElement.scala 228:22]
    weightDataSPad.io.commonIO.readEn <= iactDataSPadReadEnReg @[ProcessingElement.scala 229:37]
    weightDataSPad.io.dataIO.readInIdx <= weightAddrDataWire @[ProcessingElement.scala 230:38]
    weightDataSPad.io.dataIO.indexInc <= weightDataSPadIdxIncWire @[ProcessingElement.scala 231:37]
    weightDataSPad.io.dataIO.readInIdxEn <= weightDataIdxEnWire @[ProcessingElement.scala 232:40]
    weightDataSPad.io.addrIO.indexInc is invalid @[ProcessingElement.scala 233:28]
    weightDataSPad.io.addrIO.readInIdx is invalid @[ProcessingElement.scala 233:28]
    node _T_25 = and(padEqMpy, io.padCtrl.pSumEnqOrProduct.bits) @[ProcessingElement.scala 235:41]
    io.dataStream.ipsIO.ready <= _T_25 @[ProcessingElement.scala 235:29]
    io.dataStream.opsIO.bits <= pSumResultWire @[ProcessingElement.scala 236:28]
    io.dataStream.opsIO.valid <= padEqWB @[ProcessingElement.scala 237:29]
    io.padCtrl.pSumEnqOrProduct.ready <= padEqMpy @[ProcessingElement.scala 239:37]
    node _T_26 = add(pSumSPadLoadReg, productReg) @[ProcessingElement.scala 240:50]
    node _T_27 = tail(_T_26, 1) @[ProcessingElement.scala 240:50]
    node _T_28 = mux(padEqWB, _T_27, UInt<1>("h00")) @[ProcessingElement.scala 240:24]
    pSumResultWire <= _T_28 @[ProcessingElement.scala 240:18]
    wire _T_29 : UInt<3>[6] @[ProcessingElement.scala 242:45]
    _T_29[0] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    _T_29[1] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    _T_29[2] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    _T_29[3] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    _T_29[4] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    _T_29[5] <= UInt<3>("h00") @[ProcessingElement.scala 242:45]
    reg mcrenfReg : UInt<3>[6], clock with : (reset => (reset, _T_29)) @[ProcessingElement.scala 242:37]
    node when_carry_0 = eq(mcrenfReg[0], UInt<3>("h05")) @[ProcessingElement.scala 243:96]
    node when_carry_1 = eq(mcrenfReg[1], UInt<2>("h02")) @[ProcessingElement.scala 243:96]
    node when_carry_2 = eq(mcrenfReg[2], UInt<1>("h01")) @[ProcessingElement.scala 243:96]
    node when_carry_3 = eq(mcrenfReg[3], UInt<1>("h01")) @[ProcessingElement.scala 243:96]
    node when_carry_4 = eq(mcrenfReg[4], UInt<1>("h01")) @[ProcessingElement.scala 243:96]
    node when_carry_5 = eq(mcrenfReg[5], UInt<1>("h01")) @[ProcessingElement.scala 243:96]
    reg pSumResultIdxReg : UInt<20>, clock with : (reset => (reset, UInt<20>("h00"))) @[ProcessingElement.scala 246:39]
    wire mightIactZeroColumnWire : UInt<1> @[ProcessingElement.scala 248:43]
    wire mightIactIdxIncWire : UInt<1> @[ProcessingElement.scala 249:39]
    wire mightWeightZeroColumnWire : UInt<1> @[ProcessingElement.scala 250:45]
    wire mightWeightIdxIncWire : UInt<1> @[ProcessingElement.scala 251:41]
    wire mightIactReadFinish : UInt<1> @[ProcessingElement.scala 252:39]
    wire mightWeightReadFinish : UInt<1> @[ProcessingElement.scala 253:41]
    node _T_30 = eq(iactAddrDataWire, UInt<4>("h0f")) @[ProcessingElement.scala 254:47]
    mightIactZeroColumnWire <= _T_30 @[ProcessingElement.scala 254:27]
    node _T_31 = eq(weightAddrDataWire, UInt<7>("h07f")) @[ProcessingElement.scala 255:51]
    mightWeightZeroColumnWire <= _T_31 @[ProcessingElement.scala 255:29]
    node _T_32 = add(iactDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 256:66]
    node _T_33 = tail(_T_32, 1) @[ProcessingElement.scala 256:66]
    node _T_34 = eq(iactAddrDataWire, _T_33) @[ProcessingElement.scala 256:43]
    mightIactIdxIncWire <= _T_34 @[ProcessingElement.scala 256:23]
    node _T_35 = add(weightDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 257:72]
    node _T_36 = tail(_T_35, 1) @[ProcessingElement.scala 257:72]
    node _T_37 = eq(weightAddrDataWire, _T_36) @[ProcessingElement.scala 257:47]
    mightWeightIdxIncWire <= _T_37 @[ProcessingElement.scala 257:25]
    node _T_38 = add(iactDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 258:45]
    node _T_39 = tail(_T_38, 1) @[ProcessingElement.scala 258:45]
    node _T_40 = eq(_T_39, io.dataStream.iactIOs.dataIOs.streamLen) @[ProcessingElement.scala 258:52]
    mightIactReadFinish <= _T_40 @[ProcessingElement.scala 258:23]
    node _T_41 = add(weightDataIndexWire, UInt<1>("h01")) @[ProcessingElement.scala 259:49]
    node _T_42 = tail(_T_41, 1) @[ProcessingElement.scala 259:49]
    node _T_43 = eq(_T_42, io.dataStream.weightIOs.dataIOs.streamLen) @[ProcessingElement.scala 259:56]
    mightWeightReadFinish <= _T_43 @[ProcessingElement.scala 259:25]
    node _T_44 = and(padEqIA, mightIactZeroColumnWire) @[ProcessingElement.scala 260:38]
    node _T_45 = and(padEqWA, mightWeightZeroColumnWire) @[ProcessingElement.scala 260:80]
    node _T_46 = and(padEqWB, mightWeightIdxIncWire) @[ProcessingElement.scala 260:122]
    node _T_47 = or(_T_45, _T_46) @[ProcessingElement.scala 260:110]
    node _T_48 = and(_T_47, mightIactIdxIncWire) @[ProcessingElement.scala 260:149]
    node _T_49 = or(_T_44, _T_48) @[ProcessingElement.scala 260:66]
    iactAddrSPadIdxIncWire <= _T_49 @[ProcessingElement.scala 260:26]
    weightAddrSPadIdxIncWire <= UInt<1>("h00") @[ProcessingElement.scala 261:28]
    node _T_50 = eq(iactSPadZeroColumnReg, UInt<1>("h00")) @[ProcessingElement.scala 262:41]
    node _T_51 = and(padEqIA, _T_50) @[ProcessingElement.scala 262:38]
    node _T_52 = eq(iactDataSPadFirstReadReg, UInt<1>("h00")) @[ProcessingElement.scala 262:67]
    node _T_53 = and(_T_51, _T_52) @[ProcessingElement.scala 262:64]
    node _T_54 = and(padEqWA, mightWeightZeroColumnWire) @[ProcessingElement.scala 262:108]
    node _T_55 = and(padEqWB, mightWeightIdxIncWire) @[ProcessingElement.scala 262:150]
    node _T_56 = or(_T_54, _T_55) @[ProcessingElement.scala 262:138]
    node _T_57 = eq(mightIactIdxIncWire, UInt<1>("h00")) @[ProcessingElement.scala 262:180]
    node _T_58 = and(_T_56, _T_57) @[ProcessingElement.scala 262:177]
    node _T_59 = or(_T_53, _T_58) @[ProcessingElement.scala 262:94]
    iactDataSPadIdxIncWire <= _T_59 @[ProcessingElement.scala 262:26]
    node _T_60 = eq(mightWeightZeroColumnWire, UInt<1>("h00")) @[ProcessingElement.scala 263:43]
    node _T_61 = and(padEqWA, _T_60) @[ProcessingElement.scala 263:40]
    node _T_62 = eq(weightDataSPadFirstRead, UInt<1>("h00")) @[ProcessingElement.scala 263:73]
    node _T_63 = and(_T_61, _T_62) @[ProcessingElement.scala 263:70]
    node _T_64 = eq(mightWeightIdxIncWire, UInt<1>("h00")) @[ProcessingElement.scala 263:114]
    node _T_65 = and(padEqWB, _T_64) @[ProcessingElement.scala 263:111]
    node _T_66 = or(_T_63, _T_65) @[ProcessingElement.scala 263:99]
    weightDataSPadIdxIncWire <= _T_66 @[ProcessingElement.scala 263:28]
    node _T_67 = eq(sPad, UInt<3>("h02")) @[ProcessingElement.scala 264:33]
    node _T_68 = eq(iactMatrixRowReg, UInt<1>("h00")) @[ProcessingElement.scala 264:72]
    node _T_69 = eq(_T_68, UInt<1>("h00")) @[ProcessingElement.scala 264:53]
    node _T_70 = and(_T_67, _T_69) @[ProcessingElement.scala 264:50]
    node _T_71 = and(_T_70, weightDataSPadFirstRead) @[ProcessingElement.scala 264:81]
    weightDataIdxMuxWire <= _T_71 @[ProcessingElement.scala 264:24]
    node _T_72 = sub(iactMatrixRowReg, UInt<1>("h01")) @[ProcessingElement.scala 265:75]
    node _T_73 = tail(_T_72, 1) @[ProcessingElement.scala 265:75]
    node _T_74 = mux(weightDataIdxMuxWire, _T_73, iactMatrixRowReg) @[ProcessingElement.scala 265:35]
    weightAddrSPadReadIdxWire <= _T_74 @[ProcessingElement.scala 265:29]
    node _T_75 = and(padEqWA, weightDataSPadFirstRead) @[ProcessingElement.scala 266:34]
    node _T_76 = eq(mightWeightZeroColumnWire, UInt<1>("h00")) @[ProcessingElement.scala 266:64]
    node _T_77 = and(_T_75, _T_76) @[ProcessingElement.scala 266:61]
    weightDataIdxEnWire <= _T_77 @[ProcessingElement.scala 266:23]
    node _T_78 = eq(UInt<3>("h00"), sPad) @[Conditional.scala 37:30]
    when _T_78 : @[Conditional.scala 40:58]
      when io.padCtrl.doMACEn : @[ProcessingElement.scala 269:32]
        sPad <= UInt<3>("h01") @[ProcessingElement.scala 99:10]
        iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 100:27]
        iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 101:27]
        weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 102:29]
        weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 103:29]
        iactDataSPadFirstReadReg <= UInt<1>("h01") @[ProcessingElement.scala 271:34]
        skip @[ProcessingElement.scala 269:32]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_79 = eq(UInt<3>("h01"), sPad) @[Conditional.scala 37:30]
      when _T_79 : @[Conditional.scala 39:67]
        when mightIactZeroColumnWire : @[ProcessingElement.scala 275:38]
          sPad <= UInt<3>("h01") @[ProcessingElement.scala 99:10]
          iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 100:27]
          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 101:27]
          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 102:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 103:29]
          iactSPadZeroColumnReg <= UInt<1>("h01") @[ProcessingElement.scala 277:31]
          skip @[ProcessingElement.scala 275:38]
        else : @[ProcessingElement.scala 278:20]
          sPad <= UInt<3>("h02") @[ProcessingElement.scala 106:10]
          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 107:27]
          iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 108:27]
          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 109:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 110:29]
          skip @[ProcessingElement.scala 278:20]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_80 = eq(UInt<3>("h02"), sPad) @[Conditional.scala 37:30]
        when _T_80 : @[Conditional.scala 39:67]
          sPad <= UInt<3>("h03") @[ProcessingElement.scala 113:10]
          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 114:27]
          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 115:27]
          weightAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 116:29]
          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 117:29]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_81 = eq(UInt<3>("h03"), sPad) @[Conditional.scala 37:30]
          when _T_81 : @[Conditional.scala 39:67]
            when mightWeightZeroColumnWire : @[ProcessingElement.scala 286:40]
              weightSPadZeroColumnReg <= UInt<1>("h01") @[ProcessingElement.scala 287:33]
              when mightIactIdxIncWire : @[ProcessingElement.scala 288:36]
                sPad <= UInt<3>("h01") @[ProcessingElement.scala 99:10]
                iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 100:27]
                iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 101:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 102:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 103:29]
                skip @[ProcessingElement.scala 288:36]
              else : @[ProcessingElement.scala 290:22]
                sPad <= UInt<3>("h02") @[ProcessingElement.scala 106:10]
                iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 107:27]
                iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 108:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 109:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 110:29]
                skip @[ProcessingElement.scala 290:22]
              skip @[ProcessingElement.scala 286:40]
            else : @[ProcessingElement.scala 293:20]
              sPad <= UInt<3>("h04") @[ProcessingElement.scala 120:10]
              iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 121:27]
              iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 122:27]
              weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 123:29]
              weightDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 124:29]
              weightDataSPadFirstRead <= UInt<1>("h01") @[ProcessingElement.scala 295:33]
              skip @[ProcessingElement.scala 293:20]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_82 = eq(UInt<3>("h04"), sPad) @[Conditional.scala 37:30]
            when _T_82 : @[Conditional.scala 39:67]
              sPad <= UInt<3>("h05") @[ProcessingElement.scala 299:12]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_83 = eq(UInt<3>("h05"), sPad) @[Conditional.scala 37:30]
              when _T_83 : @[Conditional.scala 39:67]
                sPad <= UInt<3>("h06") @[ProcessingElement.scala 303:12]
                iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 127:27]
                iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 128:27]
                weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 129:29]
                weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 130:29]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_84 = eq(UInt<3>("h06"), sPad) @[Conditional.scala 37:30]
                when _T_84 : @[Conditional.scala 39:67]
                  sPad <= UInt<3>("h07") @[ProcessingElement.scala 307:12]
                  pSumSPadLoadReg <= psDataSPad[weightMatrixRowReg] @[ProcessingElement.scala 308:23]
                  node _T_85 = mul(weightMatrixDataReg, iactMatrixDataReg) @[ProcessingElement.scala 309:105]
                  node _T_86 = mux(io.padCtrl.pSumEnqOrProduct.bits, io.dataStream.ipsIO.bits, _T_85) @[ProcessingElement.scala 309:24]
                  productReg <= _T_86 @[ProcessingElement.scala 309:18]
                  skip @[Conditional.scala 39:67]
                else : @[Conditional.scala 39:67]
                  node _T_87 = eq(UInt<3>("h07"), sPad) @[Conditional.scala 37:30]
                  when _T_87 : @[Conditional.scala 39:67]
                    psDataSPad[weightMatrixRowReg] <= pSumResultWire @[ProcessingElement.scala 313:38]
                    node _T_88 = and(mightIactReadFinish, mightWeightReadFinish) @[ProcessingElement.scala 314:33]
                    when _T_88 : @[ProcessingElement.scala 314:59]
                      sPad <= UInt<3>("h00") @[ProcessingElement.scala 315:14]
                      skip @[ProcessingElement.scala 314:59]
                    else : @[ProcessingElement.scala 317:20]
                      when mightWeightIdxIncWire : @[ProcessingElement.scala 318:38]
                        when mightIactIdxIncWire : @[ProcessingElement.scala 319:38]
                          sPad <= UInt<3>("h01") @[ProcessingElement.scala 99:10]
                          iactAddrSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 100:27]
                          iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 101:27]
                          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 102:29]
                          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 103:29]
                          skip @[ProcessingElement.scala 319:38]
                        else : @[ProcessingElement.scala 321:24]
                          sPad <= UInt<3>("h02") @[ProcessingElement.scala 106:10]
                          iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 107:27]
                          iactDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 108:27]
                          weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 109:29]
                          weightDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 110:29]
                          skip @[ProcessingElement.scala 321:24]
                        skip @[ProcessingElement.scala 318:38]
                      else : @[ProcessingElement.scala 324:22]
                        sPad <= UInt<3>("h04") @[ProcessingElement.scala 120:10]
                        iactAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 121:27]
                        iactDataSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 122:27]
                        weightAddrSPadReadEnReg <= UInt<1>("h00") @[ProcessingElement.scala 123:29]
                        weightDataSPadReadEnReg <= UInt<1>("h01") @[ProcessingElement.scala 124:29]
                        skip @[ProcessingElement.scala 324:22]
                      skip @[ProcessingElement.scala 317:20]
                    skip @[Conditional.scala 39:67]
    io.debugIO.iactMatrixColumn <= iactMatrixColumnReg @[ProcessingElement.scala 331:33]
    io.debugIO.iactMatrixData <= iactMatrixDataReg @[ProcessingElement.scala 332:31]
    io.debugIO.iactMatrixRow <= iactMatrixRowReg @[ProcessingElement.scala 333:30]
    io.debugIO.weightMatrixData <= weightMatrixDataReg @[ProcessingElement.scala 334:33]
    io.debugIO.weightMatrixRow <= weightMatrixRowReg @[ProcessingElement.scala 335:32]
    io.debugIO.weightAddrSPadReadOut <= weightAddrDataWire @[ProcessingElement.scala 336:38]
    io.debugIO.productResult <= productReg @[ProcessingElement.scala 337:30]
    io.debugIO.pSumResult <= pSumResultWire @[ProcessingElement.scala 338:27]
    io.debugIO.pSumLoad <= pSumSPadLoadReg @[ProcessingElement.scala 339:25]
    io.debugIO.weightAddrInIdx <= weightAddrSPadReadIdxWire @[ProcessingElement.scala 340:32]
    io.debugIO.sPadState <= sPad @[ProcessingElement.scala 341:26]
    
