Warning (10268): Verilog HDL information at lab5_shift_registers.sv(15): always construct contains both blocking and non-blocking assignments File: D:/OneDrive - International Campus, Zhejiang University/University/ece/ECE385/lab/lab5/code/lab5_code/lab5_shift_registers.sv Line: 15
