{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 48, "design__inferred_latch__count": 0, "design__instance__count": 4172, "design__instance__area": 74751, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 7, "power__internal__total": 0.05687044933438301, "power__switching__total": 0.021761061623692513, "power__leakage__total": 9.34319075440726e-07, "power__total": 0.07863244414329529, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5564073803631961, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5611015144663729, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5707710021728175, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.051613159651519, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.570771, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.875766, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 8, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7983018916313496, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8073677510622337, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.3547822136493265, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.1337697768196304, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -83.41716531410042, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.1337697768196304, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.295776, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 74, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.13377, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 63, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 7, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4483581688380594, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.4513060886075682, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2554170280905307, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.156382022868597, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.255417, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.477303, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 2, "design__max_fanout_violation__count": 66, "design__max_cap_violation__count": 9, "clock__skew__worst_hold": -0.4455701211886181, "clock__skew__worst_setup": 0.44742785742826374, "timing__hold__ws": 0.254820172175612, "timing__setup__ws": -3.2473811225887204, "timing__hold__tns": 0, "timing__setup__tns": -94.73371688579324, "timing__hold__wns": 0, "timing__setup__wns": -3.2473811225887204, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.25482, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 230, "timing__setup_r2r__ws": -3.247381, "timing__setup_r2r_vio__count": 197, "design__die__bbox": "0.0 0.0 412.645 430.565", "design__core__bbox": "6.72 15.68 405.44 411.6", "design__io": 55, "design__die__area": 177670, "design__core__area": 157861, "design__instance__count__stdcell": 4172, "design__instance__area__stdcell": 74751, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.473523, "design__instance__utilization__stdcell": 0.473523, "design__instance__count__class:tie_cell": 4, "design__instance__count__class:buffer": 3, "design__instance__count__class:inverter": 531, "design__instance__count__class:sequential_cell": 302, "design__instance__count__class:multi_input_combinational_cell": 1030, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 202, "design__instance__count__class:tap_cell": 1030, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 53, "design__io__hpwl": 11415049, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 71440.6, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 208, "design__instance__count__class:clock_buffer": 112, "design__instance__count__class:clock_inverter": 47, "design__instance__count__setup_buffer": 78, "design__instance__count__hold_buffer": 7, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 703, "antenna_diodes_count": 0, "route__net": 2191, "route__net__special": 2, "route__drc_errors__iter:1": 389, "route__wirelength__iter:1": 80671, "route__drc_errors__iter:2": 61, "route__wirelength__iter:2": 79983, "route__drc_errors__iter:3": 47, "route__wirelength__iter:3": 79778, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 79745, "route__drc_errors": 0, "route__wirelength": 79745, "route__vias": 14308, "route__vias__singlecut": 14308, "route__vias__multicut": 0, "design__disconnected_pin__count": 1, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 685.28, "design__instance__count__class:fill_cell": 4142, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 74, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 74, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 74, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 7, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5523197611155255, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5554435957282614, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5696501209754553, "timing__setup__ws__corner:min_tt_025C_5v00": 2.096654464945207, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.56965, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.929919, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 74, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 7, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7913109280698695, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7977086994525157, "timing__hold__ws__corner:min_ss_125C_4v50": 0.3878677488972987, "timing__setup__ws__corner:min_ss_125C_4v50": -3.038740900473055, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -74.59319062452157, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.038740900473055, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.293949, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 72, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.038741, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 61, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 74, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 6, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4455701211886181, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.44742785742826374, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.254820172175612, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.189198884137011, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.25482, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.509761, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 74, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 66, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 9, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5613570878138697, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5678030428771474, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5720444280180775, "timing__setup__ws__corner:max_tt_025C_5v00": 1.9978121944457983, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.572044, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.810672, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 74, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 66, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 9, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8067615692736443, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8188243648219607, "timing__hold__ws__corner:max_ss_125C_4v50": 0.3107401091060606, "timing__setup__ws__corner:max_ss_125C_4v50": -3.2473811225887204, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -94.73371688579324, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -3.2473811225887204, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.296062, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 84, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -3.247381, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 73, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 74, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 66, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 8, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.45171448415872684, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.45587337972659425, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2561502193967292, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.110385925746728, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.25615, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.43869, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 74, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 74, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.9986, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.9996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00139641, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00134406, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000385944, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.00134406, "design_powergrid__voltage__worst": 0.00134406, "design_powergrid__voltage__worst__net:VDD": 4.9986, "design_powergrid__drop__worst": 0.00139641, "design_powergrid__drop__worst__net:VDD": 0.00139641, "design_powergrid__voltage__worst__net:VSS": 0.00134406, "design_powergrid__drop__worst__net:VSS": 0.00134406, "ir__voltage__worst": 5, "ir__drop__avg": 0.000396, "ir__drop__worst": 0.0014, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}