$date
	Fri Oct 30 22:53:26 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " EN $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module B1 $end
$var wire 1 " EN $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 % w $end
$var wire 1 ! D $end
$scope module A1 $end
$var wire 1 % C $end
$var wire 1 " EN $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! D $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#2
1%
0!
0"
1$
0#
#3
1#
#4
0#
#5
1#
#6
0#
#7
0%
1!
1#
1"
0$
#8
0#
#9
1%
0!
1#
#10
0#
#11
0%
1!
1#
#12
0#
#13
1%
0!
1#
#14
0#
#15
0%
1!
1#
#16
0#
#17
1#
0"
#18
0#
#19
1#
#20
0#
