<!doctype html>
<head>
<meta charset="utf-8">
<title>5.6 Understanding the Statistics of Simple Cache</title>
<link rel="stylesheet" href="../simics.css">
<script src="../page-script.js"></script>
</head>
<div class="chain">
<a href="using-simple-cache.html">5.5 Using Simple Cache</a>
<a href="feature-list-stall-cache.html">6 Processor-specific Features and Limitations</a>
</div>
<div class="path">
<a href="index.html">Analyzer User's Guide</a>
&nbsp;/&nbsp;
<a href="caches.html">5 Cache Simulation</a>
&nbsp;/&nbsp;</div><h1 id="understanding-the-statistics-of-simple-cache"><a href="#understanding-the-statistics-of-simple-cache">5.6 Understanding the Statistics of Simple Cache</a></h1>
<p>The following statistics are available in a <code>simple_cache</code>:</p>
<div class="dl">
<ul>
<li><span class="term" id="dt:read-accesses"><a href="#dt:read-accesses">Read accesses</a></span><br>
Total number of read accesses</li>
<li><span class="term" id="dt:read-misses"><a href="#dt:read-misses">Read misses</a></span><br>
Total number of read accesses</li>
<li><span class="term" id="dt:write-accesses"><a href="#dt:write-accesses">Write accesses</a></span><br>
Total number of write accesses</li>
<li><span class="term" id="dt:write-misses"><a href="#dt:write-misses">Write misses</a></span><br>
Total number of write misses</li>
<li><span class="term" id="dt:write-backs"><a href="#dt:write-backs">Write backs</a></span><br>
Total number of write backes to this caches (from previous level)</li>
<li><span class="term" id="dt:write-backs-misses"><a href="#dt:write-backs-misses">Write backs misses</a></span><br>
Total number of write backes misses to this caches (from previous level)</li>
<li><span class="term" id="dt:request-for-write-accesses"><a href="#dt:request-for-write-accesses">Request for write accesses</a></span><br>
previous level wants to write to this line but missed and now request it for writing at this level</li>
<li><span class="term" id="dt:request-for-write-misses"><a href="#dt:request-for-write-misses">Request for write misses</a></span><br>
previous level wants to write to this line but missed and now request it for writing at this level but misses</li>
<li><span class="term" id="dt:prefetch-accesses"><a href="#dt:prefetch-accesses">Prefetch accesses</a></span><br>
Prefetches from either hardware prefetching or from instructions (software)</li>
<li><span class="term" id="dt:prefetch-misses"><a href="#dt:prefetch-misses">Prefetch misses</a></span><br>
Prefetches from either hardware prefetching or from instructions (software) that misses</li>
<li><span class="term" id="dt:request-for-write-prefetch-accesses"><a href="#dt:request-for-write-prefetch-accesses">Request for write prefetch accesses</a></span><br>
previous level wants to prefetch a write to this line but missed and now request it for write prefetching at this level</li>
<li><span class="term" id="dt:request-for-write-prefetch-misses"><a href="#dt:request-for-write-prefetch-misses">Request for write prefetch misses</a></span><br>
previous level wants to prefetch a write to this line but missed and now request it for write prefetching at this level, and misses</li>
<li><span class="term" id="dt:prefetches-used"><a href="#dt:prefetches-used">Prefetches used</a></span><br>
Prefetches that was later used for reading or writing, i.e., not wasted prefetches</li>
<li><span class="term" id="dt:prefetch-instructions"><a href="#dt:prefetch-instructions">Prefetch instructions</a></span><br>
Number of prefetch instructions directed to the cache</li>
<li><span class="term" id="dt:instruction-fetch-accesses"><a href="#dt:instruction-fetch-accesses">Instruction fetch accesses</a></span><br>
Total number of instruction fetches</li>
<li><span class="term" id="dt:instruction-fetch-misses"><a href="#dt:instruction-fetch-misses">Instruction fetch misses</a></span><br>
Total number of instruction fetches misses</li>
<li><span class="term" id="dt:evicted-modified"><a href="#dt:evicted-modified">Evicted modified</a></span><br>
Total number of evicted cache lines that was modified and needed to be written back to the next level</li>
<li><span class="term" id="dt:evicted-total"><a href="#dt:evicted-total">Evicted total</a></span><br>
Total number of evicted cache lines (including evicted modified)</li>
<li><span class="term" id="dt:evicted-total-2"><a href="#dt:evicted-total-2">Evicted total</a></span><br>
Total number of evicted cache lines (including evicted modified)</li>
<li><span class="term" id="dt:cache-flush-instructions"><a href="#dt:cache-flush-instructions">Cache flush instructions</a></span><br>
Number of cache flush instructions for flushing entire cache, inv and wbinvd</li>
<li><span class="term" id="dt:cache-line-flushs"><a href="#dt:cache-line-flushs">Cache line flushs</a></span><br>
Number of cache lins flush instructions (clflush)</li>
<li><span class="term" id="dt:uncachable-reads"><a href="#dt:uncachable-reads">Uncachable reads</a></span><br>
Total number of non-cacheable reads</li>
<li><span class="term" id="dt:uncachable-writes"><a href="#dt:uncachable-writes">Uncachable writes</a></span><br>
Total number of non-cacheable writes</li>
</ul>
</div>
<p>Here is an example of the statistics using the print-statistics command:</p>
<pre><code>
simics&gt; board.mb.cpu0.cache[0].l1d.print-statistics
Using the 'board.mb.cpu0.core[0][0]' processor for the Steps/Count column
┌─────┬───────────────────────────────────┬─────────┬─────┐
│Row #│              Counter              │  Value  │  %  │
├─────┼───────────────────────────────────┼─────────┼─────┤
│    1│read accesses                      │724945650│     │
│    2│read misses                        │  2678946│ 0.37│
│    3│write accesses                     │555916819│     │
│    4│write misses                       │ 12439648│ 2.24│
│    5│prefetch accesses                  │  8120411│     │
│    6│prefetch misses                    │  5158065│63.52│
│    7│prefetched lines used              │  3533041│43.51│
│    8│prefetch instructions              │   298374│     │
│    9│evicted modified lines             │ 13465148│66.41│
│   10│evicted total lines                │ 20275891│     │
│   11│uncachable read accesses           │ 56576127│     │
│   12│uncachable write accesses          │ 39916459│     │
└─────┴───────────────────────────────────┴─────────┴─────┘
</code></pre>
<p>Counts with a value of zero are not printed.</p>

<div class="chain">
<a href="using-simple-cache.html">5.5 Using Simple Cache</a>
<a href="feature-list-stall-cache.html">6 Processor-specific Features and Limitations</a>
</div>