/*
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
 *
 *  Author: Qipeng Zha, 2012.
 */

#ifndef OMAP_ARCH_SMP_H
#define OMAP_ARCH_SMP_H

/*
*0x1502_4140: undefined instruction handler address
*0x1502_4144: SWI handler address
*0x1502_4148: prefetch handler address
*0x1502_414c: abort handler address
*0x1502_4150: not used handler address
*0x1502_4154: IRQ handler address
*0x1502_4158: FIQ handler address

*0x1502_415c: CPU1 start address
*cpu1 while loop to check this register. if 0, loop. If != 0, jump to the address specified in this 
*/

/*
 * secondary boot register (32-bit)
 *
 * +--------------------------------+
 * |31                        4|3  0|
 * +---------------------------+----+
 * | physical entry address    | id |
 * +---------------------------+----+
 *
 * Note:
 * entry address must be 16-byte aligned at least
 */
#define SMP_BOOT_REG_ADDR	0xf502415c
#define SMP_BOOT_ID_BITS	4
#define SMP_BOOT_ID_MASK	((1 << SMP_BOOT_ID_BITS) - 1)
#define SMP_BOOT_ADDR_MASK	(~SMP_BOOT_ID_MASK)

#ifndef __ASSEMBLY__

#include <linux/version.h>
#if LINUX_VERSION_CODE >= KERNEL_VERSION(3,9,0)
#include <linux/irqchip/arm-gic.h>
#else
#include <asm/hardware/gic.h>
#endif

#endif

#endif
