# â±ï¸ Digital Stopwatch Project â€“ Digital Logic Design

A complete digital stopwatch designed using **Proteus 8.5** as part of a **Digital Logic Design (DLD)** course. This project demonstrates core concepts of digital electronics including **JK flip-flops**, **BCD counters**, **7-segment displays**, and a custom **1 Hz clock circuit** using the **555 Timer IC**.

---

## ğŸ¯ Project Objectives

- â° Display time in HH:MM:SS format using six 7-segment displays.
- ğŸ”„ Implement BCD counters for hours, minutes, and seconds.
- ğŸ§® Design custom reset and start/stop logic using logic gates.
- ğŸ§ª Simulate and test the design thoroughly in Proteus 8.5.

---

## ğŸ’¡ Features

- âœ… Hour, minute, and second counters using JK Flip-Flops
- âœ… Reset logic to return to 00:00:00
- âœ… Start/Stop control using enable signal
- âœ… Custom-built 1 Hz clock using 555 Timer
- âœ… Realistic 24-hour time cycle (00:00:00 â†’ 23:59:59)

---

## âš™ï¸ Components Used

- **JK Flip-Flops** (7473 Dual Flip-Flop ICs)
- **BCD to 7-Segment Decoders** (7447)
- **7-Segment Displays**
- **Logic Gates** (AND, NAND)
- **555 Timer IC** (for custom 1 Hz clock)
- **Resistors, Capacitors** (for timing and logic support)

---

## ğŸ§° Tools & Software

- ğŸ–¥ï¸ **Proteus 8.5** (Simulation & Design)
- ğŸ“ **Manual Calculations** for timer frequency
- âš™ï¸ **Digital Logic Theory** for design planning

---

## ğŸ“ Circuit Overview

### ğŸ§® Time Display Modules
| Unit | Range | Description |
|------|-------|-------------|
| **S1** | 0-9 | Seconds (Units) |
| **S2** | 0-5 | Seconds (Tens) |
| **M1** | 0-9 | Minutes (Units) |
| **M2** | 0-5 | Minutes (Tens) |
| **H1** | 0-9 | Hours (Units) |
| **H2** | 0-2 | Hours (Tens, 24hr format) |

Each is implemented with:
- **JK Flip-Flops** for counting
- **BCD to 7-Segment decoder**
- **Carry logic** for triggering the next stage

### ğŸ” Reset Logic
- Manual or auto-reset on reaching 24:00:00
- Uses **NAND gates** to drive CLR inputs on all flip-flops

### â¯ï¸ Clock Control
- Uses an **AND gate** to gate the 1 Hz clock signal
- External toggle signal controls start/stop behavior

### â²ï¸ Clock Circuit (1 Hz)
- Built using **555 Timer IC** in **astable mode**
- Component values: `R1 = 10kÎ©`, `R2 = 10kÎ©`, `C1 = 47ÂµF`
- Generates clean square wave to drive counters

---

## ğŸ“¸ Screenshots
<p align="center"> <img src="https://github.com/MH4S33B/Digital-Stop-Watch/blob/main/Pictures/Complete%20Stopwatch.png" alt="Circuit Diagram" width="400"> </p>
<p align="center"> <img src="https://github.com/MH4S33B/Digital-Stop-Watch/blob/main/Pictures/Ones%20of%20Hour.jpg" alt="Circuit Diagram" width="400"> </p>
<p align="center"> <img src="https://github.com/MH4S33B/Digital-Stop-Watch/blob/main/Pictures/Clock.jpg" alt="Circuit Diagram" width="400"> </p>


## ğŸ“ Project Files
```
Stopwatch-Project/
â”œâ”€â”€ Circuit Diagram Proteus 8.5.pdsprj
â”œâ”€â”€ Project Report.pdf
â”œâ”€â”€ README.md
â””â”€â”€ Pictures
```


---

## ğŸ§ª Use Cases

- ğŸ“ Educational DLD or Embedded Systems Labs
- ğŸ” Logic Design Demonstration
- ğŸ”§ Simulation Practice with Proteus
- ğŸ“š Foundational exposure to digital clock architecture

---

## ğŸ›¡ï¸ Disclaimer

This project is for **educational purposes only**. Please do not deploy in real-time or production environments without proper enhancements.

---

## ğŸ¤ Authors & Contributors

- Muhammad Haseeb â€“ `242292`
- Ahmed Saleem â€“ `242348`  
- Syed Ahtsham Hussain Shah â€“ `242364`  
- Haroon Ul Haq â€“ `240692`    

Project developed as part of the **Digital Logic Design** course at <a href="https://www.au.edu.pk/">Air University</a>.

---

## â­ GitHub

If you found this project helpful, give it a â­ and consider contributing!

---

## ğŸ“¬ Contact

For feedback, questions, or collaboration:

- ğŸ’» GitHub: [MH4S33B](https://github.com/MH4S33B)
- âœ‰ï¸ Email: mhaseebraja2006@gmail.com
- ğŸ’¼ LinkedIn: [linkedin.com/in/mhaseeb211](https://www.linkedin.com/in/mhaseeb211)
- ğŸ“ Medium: [@mh4s33b](https://medium.com/@mh4s33b)
