/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module cu (
        input wire [5:0] opcode,
        output reg [5:0] alufn,
        output reg bsel,
        output reg we,
        output reg [1:0] pc_sel
    );
    localparam logic [1:0][1:0] CONTROL_SIG = {{2'h0, 2'h1}};
    always @* begin
        
        case (opcode)
            6'h1d: begin
                bsel = 1'h0;
                pc_sel = 1'h1;
                alufn = 1'h0;
                we = 1'h1;
            end
            6'h3a: begin
                bsel = 1'h0;
                pc_sel = 1'h0;
                alufn = 6'h16;
                we = 1'h1;
            end
            6'h30: begin
                bsel = 1'h0;
                pc_sel = 1'h0;
                alufn = 1'h0;
                we = 1'h1;
            end
            6'h3b: begin
                bsel = 1'h0;
                pc_sel = 2'h2;
                alufn = 1'h0;
                we = 1'h1;
            end
            6'h1b: begin
                bsel = 1'h1;
                pc_sel = 2'h2;
                alufn = 1'h0;
                we = 1'h1;
            end
            6'h20: begin
                bsel = 1'h1;
                pc_sel = 1'h0;
                alufn = 1'h0;
                we = 1'h1;
            end
            6'h2a: begin
                bsel = 1'h1;
                pc_sel = 1'h0;
                alufn = 6'h16;
                we = 1'h1;
            end
            default: begin
                bsel = 1'h1;
                pc_sel = 1'h0;
                alufn = 1'h0;
                we = 1'h0;
            end
        endcase
    end
    
    
endmodule