# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Phase 2.srcs/sim_1/new/processor_tb.vhd" \

# Do not sort compile order
nosort
