-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity drop_optional_ip_hea is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    rx_process2dropFifo_1_1_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    rx_process2dropFifo_1_1_empty_n : IN STD_LOGIC;
    rx_process2dropFifo_1_1_read : OUT STD_LOGIC;
    rx_process2dropFifo_2_0_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    rx_process2dropFifo_2_0_empty_n : IN STD_LOGIC;
    rx_process2dropFifo_2_0_read : OUT STD_LOGIC;
    rx_process2dropFifo_s_2_dout : IN STD_LOGIC_VECTOR (0 downto 0);
    rx_process2dropFifo_s_2_empty_n : IN STD_LOGIC;
    rx_process2dropFifo_s_2_read : OUT STD_LOGIC;
    rx_process2dropLengt_1_dout : IN STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropLengt_1_empty_n : IN STD_LOGIC;
    rx_process2dropLengt_1_read : OUT STD_LOGIC;
    m_axis_rx_data_TREADY : IN STD_LOGIC;
    m_axis_rx_data_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axis_rx_data_TVALID : OUT STD_LOGIC;
    m_axis_rx_data_TKEEP : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axis_rx_data_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of drop_optional_ip_hea is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv62_0 : STD_LOGIC_VECTOR (61 downto 0) := "00000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal io_acc_block_signal_op12 : STD_LOGIC;
    signal doh_state_load_load_fu_245_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_nbreadreq_fu_118_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op12_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op21 : STD_LOGIC;
    signal ap_predicate_op21_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op34 : STD_LOGIC;
    signal ap_predicate_op34_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op40 : STD_LOGIC;
    signal ap_predicate_op40_read_state1 : BOOLEAN;
    signal tmp_nbreadreq_fu_140_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op56_read_state1 : BOOLEAN;
    signal io_acc_block_signal_op61 : STD_LOGIC;
    signal icmp_ln895_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op61_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal dataOut_V_data_V_1_ack_in : STD_LOGIC;
    signal doh_state_load_reg_437 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_reg_453 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op87_write_state2 : BOOLEAN;
    signal tmp_7_reg_467 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op95_write_state2 : BOOLEAN;
    signal tmp_6_reg_490 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op99_write_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal dataOut_V_data_V_1_ack_out : STD_LOGIC;
    signal dataOut_V_data_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataOut_V_keep_V_1_ack_out : STD_LOGIC;
    signal dataOut_V_keep_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal dataOut_V_last_V_1_ack_out : STD_LOGIC;
    signal dataOut_V_last_V_1_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal doh_state_load_reg_437_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_reg_453_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op114_write_state3 : BOOLEAN;
    signal tmp_7_reg_467_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op116_write_state3 : BOOLEAN;
    signal tmp_6_reg_490_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op121_write_state3 : BOOLEAN;
    signal ap_block_state3_io : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal dataOut_V_data_V_1_data_in : STD_LOGIC_VECTOR (63 downto 0);
    signal dataOut_V_data_V_1_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal dataOut_V_data_V_1_vld_in : STD_LOGIC;
    signal dataOut_V_data_V_1_vld_out : STD_LOGIC;
    signal dataOut_V_data_V_1_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal dataOut_V_data_V_1_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal dataOut_V_data_V_1_sel_rd : STD_LOGIC := '0';
    signal dataOut_V_data_V_1_sel_wr : STD_LOGIC := '0';
    signal dataOut_V_data_V_1_sel : STD_LOGIC;
    signal dataOut_V_data_V_1_load_A : STD_LOGIC;
    signal dataOut_V_data_V_1_load_B : STD_LOGIC;
    signal dataOut_V_data_V_1_state_cmp_full : STD_LOGIC;
    signal dataOut_V_keep_V_1_data_in : STD_LOGIC_VECTOR (7 downto 0);
    signal dataOut_V_keep_V_1_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal dataOut_V_keep_V_1_vld_in : STD_LOGIC;
    signal dataOut_V_keep_V_1_vld_out : STD_LOGIC;
    signal dataOut_V_keep_V_1_ack_in : STD_LOGIC;
    signal dataOut_V_keep_V_1_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal dataOut_V_keep_V_1_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal dataOut_V_keep_V_1_sel_rd : STD_LOGIC := '0';
    signal dataOut_V_keep_V_1_sel_wr : STD_LOGIC := '0';
    signal dataOut_V_keep_V_1_sel : STD_LOGIC;
    signal dataOut_V_keep_V_1_load_A : STD_LOGIC;
    signal dataOut_V_keep_V_1_load_B : STD_LOGIC;
    signal dataOut_V_keep_V_1_state_cmp_full : STD_LOGIC;
    signal dataOut_V_last_V_1_data_in : STD_LOGIC_VECTOR (0 downto 0);
    signal dataOut_V_last_V_1_data_out : STD_LOGIC_VECTOR (0 downto 0);
    signal dataOut_V_last_V_1_vld_in : STD_LOGIC;
    signal dataOut_V_last_V_1_vld_out : STD_LOGIC;
    signal dataOut_V_last_V_1_ack_in : STD_LOGIC;
    signal dataOut_V_last_V_1_payload_A : STD_LOGIC_VECTOR (0 downto 0);
    signal dataOut_V_last_V_1_payload_B : STD_LOGIC_VECTOR (0 downto 0);
    signal dataOut_V_last_V_1_sel_rd : STD_LOGIC := '0';
    signal dataOut_V_last_V_1_sel_wr : STD_LOGIC := '0';
    signal dataOut_V_last_V_1_sel : STD_LOGIC;
    signal dataOut_V_last_V_1_load_A : STD_LOGIC;
    signal dataOut_V_last_V_1_load_B : STD_LOGIC;
    signal dataOut_V_last_V_1_state_cmp_full : STD_LOGIC;
    signal doh_state : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal length_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal prevWord_data_V : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal prevWord_keep_V_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal m_axis_rx_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rx_process2dropLengt_1_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_1_1_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_2_0_blk_n : STD_LOGIC;
    signal rx_process2dropFifo_s_2_blk_n : STD_LOGIC;
    signal p_Val2_s_reg_441 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Val2_12_reg_447 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln647_5_fu_261_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_5_reg_457 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_6_fu_265_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_6_reg_462 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_4_fu_205_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln647_fu_269_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_reg_475 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln647_4_fu_273_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln647_4_reg_480 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_18_fu_277_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_18_reg_485 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_V_9_reg_494 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_7_reg_499 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_fu_209_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_504 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_fu_303_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln879_1_fu_309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_fu_359_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_28_fu_368_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_377_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_26_fu_386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_395_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_24_fu_405_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_415_p3 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_Result_22_fu_423_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_5_fu_431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_storemerge_i_phi_fu_171_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_reg_pp0_iter0_storemerge_i_reg_168 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln82_fu_349_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln701_fu_291_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal tmp_21_fu_333_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_213_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_220_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_227_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_236_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_771 : BOOLEAN;
    signal ap_condition_606 : BOOLEAN;
    signal ap_condition_776 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_data_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_data_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dataOut_V_data_V_1_vld_out = ap_const_logic_1) and (dataOut_V_data_V_1_ack_out = ap_const_logic_1))) then 
                                        dataOut_V_data_V_1_sel_rd <= not(dataOut_V_data_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_data_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_data_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dataOut_V_data_V_1_vld_in = ap_const_logic_1) and (dataOut_V_data_V_1_ack_in = ap_const_logic_1))) then 
                                        dataOut_V_data_V_1_sel_wr <= not(dataOut_V_data_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_data_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_data_V_1_state <= ap_const_lv2_0;
            else
                if ((((dataOut_V_data_V_1_vld_in = ap_const_logic_0) and (dataOut_V_data_V_1_ack_out = ap_const_logic_1) and (dataOut_V_data_V_1_state = ap_const_lv2_3)) or ((dataOut_V_data_V_1_vld_in = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_data_V_1_state <= ap_const_lv2_2;
                elsif ((((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_1)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_vld_in = ap_const_logic_1) and (dataOut_V_data_V_1_state = ap_const_lv2_3)))) then 
                    dataOut_V_data_V_1_state <= ap_const_lv2_1;
                elsif ((((dataOut_V_data_V_1_ack_out = ap_const_logic_1) and (dataOut_V_data_V_1_state = ap_const_lv2_1)) or (not(((dataOut_V_data_V_1_vld_in = ap_const_logic_0) and (dataOut_V_data_V_1_ack_out = ap_const_logic_1))) and not(((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_vld_in = ap_const_logic_1))) and (dataOut_V_data_V_1_state = ap_const_lv2_3)) or ((dataOut_V_data_V_1_vld_in = ap_const_logic_1) and (dataOut_V_data_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_data_V_1_state <= ap_const_lv2_3;
                else 
                    dataOut_V_data_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_keep_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_keep_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dataOut_V_keep_V_1_vld_out = ap_const_logic_1) and (dataOut_V_keep_V_1_ack_out = ap_const_logic_1))) then 
                                        dataOut_V_keep_V_1_sel_rd <= not(dataOut_V_keep_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_keep_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_keep_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dataOut_V_keep_V_1_ack_in = ap_const_logic_1) and (dataOut_V_keep_V_1_vld_in = ap_const_logic_1))) then 
                                        dataOut_V_keep_V_1_sel_wr <= not(dataOut_V_keep_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_keep_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_keep_V_1_state <= ap_const_lv2_0;
            else
                if ((((dataOut_V_keep_V_1_vld_in = ap_const_logic_0) and (dataOut_V_keep_V_1_ack_out = ap_const_logic_1) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((dataOut_V_keep_V_1_vld_in = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_keep_V_1_state <= ap_const_lv2_2;
                elsif ((((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_1)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_vld_in = ap_const_logic_1) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)))) then 
                    dataOut_V_keep_V_1_state <= ap_const_lv2_1;
                elsif ((((dataOut_V_keep_V_1_ack_out = ap_const_logic_1) and (dataOut_V_keep_V_1_state = ap_const_lv2_1)) or (not(((dataOut_V_keep_V_1_vld_in = ap_const_logic_0) and (dataOut_V_keep_V_1_ack_out = ap_const_logic_1))) and not(((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_vld_in = ap_const_logic_1))) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((dataOut_V_keep_V_1_vld_in = ap_const_logic_1) and (dataOut_V_keep_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_keep_V_1_state <= ap_const_lv2_3;
                else 
                    dataOut_V_keep_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_last_V_1_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_last_V_1_sel_rd <= ap_const_logic_0;
            else
                if (((dataOut_V_last_V_1_vld_out = ap_const_logic_1) and (dataOut_V_last_V_1_ack_out = ap_const_logic_1))) then 
                                        dataOut_V_last_V_1_sel_rd <= not(dataOut_V_last_V_1_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_last_V_1_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_last_V_1_sel_wr <= ap_const_logic_0;
            else
                if (((dataOut_V_last_V_1_ack_in = ap_const_logic_1) and (dataOut_V_last_V_1_vld_in = ap_const_logic_1))) then 
                                        dataOut_V_last_V_1_sel_wr <= not(dataOut_V_last_V_1_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    dataOut_V_last_V_1_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                dataOut_V_last_V_1_state <= ap_const_lv2_0;
            else
                if ((((dataOut_V_last_V_1_vld_in = ap_const_logic_0) and (dataOut_V_last_V_1_ack_out = ap_const_logic_1) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((dataOut_V_last_V_1_vld_in = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_last_V_1_state <= ap_const_lv2_2;
                elsif ((((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_1)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_vld_in = ap_const_logic_1) and (dataOut_V_last_V_1_state = ap_const_lv2_3)))) then 
                    dataOut_V_last_V_1_state <= ap_const_lv2_1;
                elsif ((((dataOut_V_last_V_1_ack_out = ap_const_logic_1) and (dataOut_V_last_V_1_state = ap_const_lv2_1)) or (not(((dataOut_V_last_V_1_vld_in = ap_const_logic_0) and (dataOut_V_last_V_1_ack_out = ap_const_logic_1))) and not(((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_vld_in = ap_const_logic_1))) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((dataOut_V_last_V_1_vld_in = ap_const_logic_1) and (dataOut_V_last_V_1_state = ap_const_lv2_2)))) then 
                    dataOut_V_last_V_1_state <= ap_const_lv2_3;
                else 
                    dataOut_V_last_V_1_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    doh_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                doh_state <= zext_ln82_fu_349_p1;
            elsif (((icmp_ln879_fu_303_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                doh_state <= ap_const_lv3_3;
            elsif (((icmp_ln879_1_fu_309_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_1) and (icmp_ln879_fu_303_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                doh_state <= ap_const_lv3_2;
            elsif (((tmp_18_fu_277_p3 = ap_const_lv1_1) and (tmp_last_V_4_fu_205_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                doh_state <= ap_const_lv3_4;
            elsif ((((tmp_last_V_fu_209_p1 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_3) and (tmp_18_fu_277_p3 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((doh_state_load_load_fu_245_p1 = ap_const_lv3_4) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((doh_state_load_load_fu_245_p1 = ap_const_lv3_6) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                doh_state <= ap_const_lv3_0;
            end if; 
        end if;
    end process;

    length_V_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_776)) then
                if (((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0))) then 
                    length_V <= rx_process2dropLengt_1_dout;
                elsif ((doh_state = ap_const_lv3_1)) then 
                    length_V <= add_ln701_fu_291_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_data_V_1_load_A = ap_const_logic_1)) then
                dataOut_V_data_V_1_payload_A <= dataOut_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_data_V_1_load_B = ap_const_logic_1)) then
                dataOut_V_data_V_1_payload_B <= dataOut_V_data_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_keep_V_1_load_A = ap_const_logic_1)) then
                dataOut_V_keep_V_1_payload_A <= dataOut_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_keep_V_1_load_B = ap_const_logic_1)) then
                dataOut_V_keep_V_1_payload_B <= dataOut_V_keep_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_last_V_1_load_A = ap_const_logic_1)) then
                dataOut_V_last_V_1_payload_A <= dataOut_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((dataOut_V_last_V_1_load_B = ap_const_logic_1)) then
                dataOut_V_last_V_1_payload_B <= dataOut_V_last_V_1_data_in;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                doh_state_load_reg_437 <= doh_state;
                doh_state_load_reg_437_pp0_iter1_reg <= doh_state_load_reg_437;
                p_Val2_12_reg_447 <= prevWord_keep_V_1;
                p_Val2_s_reg_441 <= prevWord_data_V;
                tmp_6_reg_490_pp0_iter1_reg <= tmp_6_reg_490;
                tmp_7_reg_467_pp0_iter1_reg <= tmp_7_reg_467;
                tmp_8_reg_453_pp0_iter1_reg <= tmp_8_reg_453;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (icmp_ln895_fu_343_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                prevWord_data_V <= rx_process2dropFifo_1_1_dout;
                prevWord_keep_V_1 <= rx_process2dropFifo_2_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_18_reg_485 <= rx_process2dropFifo_2_0_dout(4 downto 4);
                trunc_ln647_4_reg_480 <= trunc_ln647_4_fu_273_p1;
                trunc_ln647_reg_475 <= trunc_ln647_fu_269_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((doh_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_6_reg_490 <= grp_nbreadreq_fu_118_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((doh_state = ap_const_lv3_3) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_7_reg_467 <= grp_nbreadreq_fu_118_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((doh_state = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_8_reg_453 <= grp_nbreadreq_fu_118_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_data_V_9_reg_494 <= rx_process2dropFifo_1_1_dout;
                tmp_keep_V_7_reg_499 <= rx_process2dropFifo_2_0_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_2) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_last_V_reg_504 <= rx_process2dropFifo_s_2_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_5) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln647_5_reg_457 <= trunc_ln647_5_fu_261_p1;
                trunc_ln647_6_reg_462 <= trunc_ln647_6_fu_265_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln701_fu_291_p2 <= std_logic_vector(unsigned(length_V) + unsigned(ap_const_lv4_E));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter2, io_acc_block_signal_op12, ap_predicate_op12_read_state1, io_acc_block_signal_op21, ap_predicate_op21_read_state1, io_acc_block_signal_op34, ap_predicate_op34_read_state1, io_acc_block_signal_op40, ap_predicate_op40_read_state1, rx_process2dropLengt_1_empty_n, ap_predicate_op56_read_state1, io_acc_block_signal_op61, ap_predicate_op61_read_state1, m_axis_rx_data_TREADY, dataOut_V_data_V_1_state, dataOut_V_keep_V_1_state, dataOut_V_last_V_1_state)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_process2dropLengt_1_empty_n = ap_const_logic_0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op40 = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op34 = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op21 = ap_const_logic_0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op12 = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op61 = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((dataOut_V_last_V_1_state = ap_const_lv2_1) or (dataOut_V_keep_V_1_state = ap_const_lv2_1) or (dataOut_V_data_V_1_state = ap_const_lv2_1) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_3)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, io_acc_block_signal_op12, ap_predicate_op12_read_state1, io_acc_block_signal_op21, ap_predicate_op21_read_state1, io_acc_block_signal_op34, ap_predicate_op34_read_state1, io_acc_block_signal_op40, ap_predicate_op40_read_state1, rx_process2dropLengt_1_empty_n, ap_predicate_op56_read_state1, io_acc_block_signal_op61, ap_predicate_op61_read_state1, m_axis_rx_data_TREADY, ap_block_state2_io, dataOut_V_data_V_1_state, dataOut_V_keep_V_1_state, dataOut_V_last_V_1_state, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_process2dropLengt_1_empty_n = ap_const_logic_0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op40 = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op34 = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op21 = ap_const_logic_0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op12 = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op61 = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (dataOut_V_last_V_1_state = ap_const_lv2_1) or (dataOut_V_keep_V_1_state = ap_const_lv2_1) or (dataOut_V_data_V_1_state = ap_const_lv2_1) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, io_acc_block_signal_op12, ap_predicate_op12_read_state1, io_acc_block_signal_op21, ap_predicate_op21_read_state1, io_acc_block_signal_op34, ap_predicate_op34_read_state1, io_acc_block_signal_op40, ap_predicate_op40_read_state1, rx_process2dropLengt_1_empty_n, ap_predicate_op56_read_state1, io_acc_block_signal_op61, ap_predicate_op61_read_state1, m_axis_rx_data_TREADY, ap_block_state2_io, dataOut_V_data_V_1_state, dataOut_V_keep_V_1_state, dataOut_V_last_V_1_state, ap_block_state3_io)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_process2dropLengt_1_empty_n = ap_const_logic_0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op40 = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op34 = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op21 = ap_const_logic_0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op12 = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op61 = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and ((ap_const_boolean_1 = ap_block_state3_io) or (dataOut_V_last_V_1_state = ap_const_lv2_1) or (dataOut_V_keep_V_1_state = ap_const_lv2_1) or (dataOut_V_data_V_1_state = ap_const_lv2_1) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_3)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, io_acc_block_signal_op12, ap_predicate_op12_read_state1, io_acc_block_signal_op21, ap_predicate_op21_read_state1, io_acc_block_signal_op34, ap_predicate_op34_read_state1, io_acc_block_signal_op40, ap_predicate_op40_read_state1, rx_process2dropLengt_1_empty_n, ap_predicate_op56_read_state1, io_acc_block_signal_op61, ap_predicate_op61_read_state1)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((rx_process2dropLengt_1_empty_n = ap_const_logic_0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op40 = ap_const_logic_0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op34 = ap_const_logic_0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op21 = ap_const_logic_0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op12 = ap_const_logic_0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((io_acc_block_signal_op61 = ap_const_logic_0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)));
    end process;


    ap_block_state2_io_assign_proc : process(dataOut_V_data_V_1_ack_in, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2)
    begin
                ap_block_state2_io <= (((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (doh_state_load_reg_437 = ap_const_lv3_6)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state3_io_assign_proc : process(dataOut_V_data_V_1_ack_in, doh_state_load_reg_437_pp0_iter1_reg, ap_predicate_op114_write_state3, ap_predicate_op116_write_state3, ap_predicate_op121_write_state3)
    begin
                ap_block_state3_io <= (((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op121_write_state3 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op116_write_state3 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_4)) or ((dataOut_V_data_V_1_ack_in = ap_const_logic_0) and (doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_6)));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(m_axis_rx_data_TREADY, dataOut_V_data_V_1_state, dataOut_V_keep_V_1_state, dataOut_V_last_V_1_state)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((dataOut_V_last_V_1_state = ap_const_lv2_1) or (dataOut_V_keep_V_1_state = ap_const_lv2_1) or (dataOut_V_data_V_1_state = ap_const_lv2_1) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_last_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_keep_V_1_state = ap_const_lv2_3)) or ((m_axis_rx_data_TREADY = ap_const_logic_0) and (dataOut_V_data_V_1_state = ap_const_lv2_3)));
    end process;


    ap_condition_606_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_606 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_771_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_118_p5, tmp_nbreadreq_fu_140_p3, doh_state, ap_block_pp0_stage0)
    begin
                ap_condition_771 <= ((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_776_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, grp_nbreadreq_fu_118_p5, ap_block_pp0_stage0_11001)
    begin
                ap_condition_776 <= ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_storemerge_i_phi_fu_171_p4_assign_proc : process(icmp_ln895_fu_343_p2, ap_phi_reg_pp0_iter0_storemerge_i_reg_168, ap_condition_771)
    begin
        if ((ap_const_boolean_1 = ap_condition_771)) then
            if ((icmp_ln895_fu_343_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_storemerge_i_phi_fu_171_p4 <= ap_const_lv2_1;
            elsif ((icmp_ln895_fu_343_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_storemerge_i_phi_fu_171_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_storemerge_i_phi_fu_171_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_168;
            end if;
        else 
            ap_phi_mux_storemerge_i_phi_fu_171_p4 <= ap_phi_reg_pp0_iter0_storemerge_i_reg_168;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_storemerge_i_reg_168 <= "XX";

    ap_predicate_op114_write_state3_assign_proc : process(doh_state_load_reg_437_pp0_iter1_reg, tmp_8_reg_453_pp0_iter1_reg)
    begin
                ap_predicate_op114_write_state3 <= ((tmp_8_reg_453_pp0_iter1_reg = ap_const_lv1_1) and (doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_5));
    end process;


    ap_predicate_op116_write_state3_assign_proc : process(doh_state_load_reg_437_pp0_iter1_reg, tmp_7_reg_467_pp0_iter1_reg)
    begin
                ap_predicate_op116_write_state3 <= ((doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_3) and (tmp_7_reg_467_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op121_write_state3_assign_proc : process(doh_state_load_reg_437_pp0_iter1_reg, tmp_6_reg_490_pp0_iter1_reg)
    begin
                ap_predicate_op121_write_state3 <= ((doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_2) and (tmp_6_reg_490_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op12_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, doh_state)
    begin
                ap_predicate_op12_read_state1 <= ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_5));
    end process;


    ap_predicate_op21_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, doh_state)
    begin
                ap_predicate_op21_read_state1 <= ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_3));
    end process;


    ap_predicate_op34_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, doh_state)
    begin
                ap_predicate_op34_read_state1 <= ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_2));
    end process;


    ap_predicate_op40_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, doh_state)
    begin
                ap_predicate_op40_read_state1 <= ((grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_1));
    end process;


    ap_predicate_op56_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, tmp_nbreadreq_fu_140_p3, doh_state)
    begin
                ap_predicate_op56_read_state1 <= ((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0));
    end process;


    ap_predicate_op61_read_state1_assign_proc : process(grp_nbreadreq_fu_118_p5, tmp_nbreadreq_fu_140_p3, icmp_ln895_fu_343_p2, doh_state)
    begin
                ap_predicate_op61_read_state1 <= ((tmp_nbreadreq_fu_140_p3 = ap_const_lv1_1) and (icmp_ln895_fu_343_p2 = ap_const_lv1_1) and (grp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (doh_state = ap_const_lv3_0));
    end process;


    ap_predicate_op87_write_state2_assign_proc : process(doh_state_load_reg_437, tmp_8_reg_453)
    begin
                ap_predicate_op87_write_state2 <= ((tmp_8_reg_453 = ap_const_lv1_1) and (doh_state_load_reg_437 = ap_const_lv3_5));
    end process;


    ap_predicate_op95_write_state2_assign_proc : process(doh_state_load_reg_437, tmp_7_reg_467)
    begin
                ap_predicate_op95_write_state2 <= ((doh_state_load_reg_437 = ap_const_lv3_3) and (tmp_7_reg_467 = ap_const_lv1_1));
    end process;


    ap_predicate_op99_write_state2_assign_proc : process(doh_state_load_reg_437, tmp_6_reg_490)
    begin
                ap_predicate_op99_write_state2 <= ((doh_state_load_reg_437 = ap_const_lv3_2) and (tmp_6_reg_490 = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    dataOut_V_data_V_1_ack_in <= dataOut_V_data_V_1_state(1);
    dataOut_V_data_V_1_ack_out <= m_axis_rx_data_TREADY;

    dataOut_V_data_V_1_data_in_assign_proc : process(doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, tmp_data_V_9_reg_494, p_Result_27_fu_359_p3, p_Result_25_fu_377_p3, p_Result_23_fu_395_p4, p_Result_s_fu_415_p3, ap_condition_606)
    begin
        if ((ap_const_boolean_1 = ap_condition_606)) then
            if ((ap_predicate_op99_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_data_V_1_data_in <= tmp_data_V_9_reg_494;
            elsif ((ap_predicate_op95_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_data_V_1_data_in <= p_Result_s_fu_415_p3;
            elsif ((ap_predicate_op87_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_data_V_1_data_in <= p_Result_23_fu_395_p4;
            elsif ((doh_state_load_reg_437 = ap_const_lv3_4)) then 
                dataOut_V_data_V_1_data_in <= p_Result_25_fu_377_p3;
            elsif ((doh_state_load_reg_437 = ap_const_lv3_6)) then 
                dataOut_V_data_V_1_data_in <= p_Result_27_fu_359_p3;
            else 
                dataOut_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            dataOut_V_data_V_1_data_in <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    dataOut_V_data_V_1_data_out_assign_proc : process(dataOut_V_data_V_1_payload_A, dataOut_V_data_V_1_payload_B, dataOut_V_data_V_1_sel)
    begin
        if ((dataOut_V_data_V_1_sel = ap_const_logic_1)) then 
            dataOut_V_data_V_1_data_out <= dataOut_V_data_V_1_payload_B;
        else 
            dataOut_V_data_V_1_data_out <= dataOut_V_data_V_1_payload_A;
        end if; 
    end process;

    dataOut_V_data_V_1_load_A <= (not(dataOut_V_data_V_1_sel_wr) and dataOut_V_data_V_1_state_cmp_full);
    dataOut_V_data_V_1_load_B <= (dataOut_V_data_V_1_state_cmp_full and dataOut_V_data_V_1_sel_wr);
    dataOut_V_data_V_1_sel <= dataOut_V_data_V_1_sel_rd;
    dataOut_V_data_V_1_state_cmp_full <= '0' when (dataOut_V_data_V_1_state = ap_const_lv2_1) else '1';

    dataOut_V_data_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_6)))) then 
            dataOut_V_data_V_1_vld_in <= ap_const_logic_1;
        else 
            dataOut_V_data_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dataOut_V_data_V_1_vld_out <= dataOut_V_data_V_1_state(0);
    dataOut_V_keep_V_1_ack_in <= dataOut_V_keep_V_1_state(1);
    dataOut_V_keep_V_1_ack_out <= m_axis_rx_data_TREADY;

    dataOut_V_keep_V_1_data_in_assign_proc : process(doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, tmp_keep_V_7_reg_499, p_Result_28_fu_368_p3, p_Result_26_fu_386_p3, p_Result_24_fu_405_p4, p_Result_22_fu_423_p3, ap_condition_606)
    begin
        if ((ap_const_boolean_1 = ap_condition_606)) then
            if ((ap_predicate_op99_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_keep_V_1_data_in <= tmp_keep_V_7_reg_499;
            elsif ((ap_predicate_op95_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_keep_V_1_data_in <= p_Result_22_fu_423_p3;
            elsif ((ap_predicate_op87_write_state2 = ap_const_boolean_1)) then 
                dataOut_V_keep_V_1_data_in <= p_Result_24_fu_405_p4;
            elsif ((doh_state_load_reg_437 = ap_const_lv3_4)) then 
                dataOut_V_keep_V_1_data_in <= p_Result_26_fu_386_p3;
            elsif ((doh_state_load_reg_437 = ap_const_lv3_6)) then 
                dataOut_V_keep_V_1_data_in <= p_Result_28_fu_368_p3;
            else 
                dataOut_V_keep_V_1_data_in <= "XXXXXXXX";
            end if;
        else 
            dataOut_V_keep_V_1_data_in <= "XXXXXXXX";
        end if; 
    end process;


    dataOut_V_keep_V_1_data_out_assign_proc : process(dataOut_V_keep_V_1_payload_A, dataOut_V_keep_V_1_payload_B, dataOut_V_keep_V_1_sel)
    begin
        if ((dataOut_V_keep_V_1_sel = ap_const_logic_1)) then 
            dataOut_V_keep_V_1_data_out <= dataOut_V_keep_V_1_payload_B;
        else 
            dataOut_V_keep_V_1_data_out <= dataOut_V_keep_V_1_payload_A;
        end if; 
    end process;

    dataOut_V_keep_V_1_load_A <= (not(dataOut_V_keep_V_1_sel_wr) and dataOut_V_keep_V_1_state_cmp_full);
    dataOut_V_keep_V_1_load_B <= (dataOut_V_keep_V_1_state_cmp_full and dataOut_V_keep_V_1_sel_wr);
    dataOut_V_keep_V_1_sel <= dataOut_V_keep_V_1_sel_rd;
    dataOut_V_keep_V_1_state_cmp_full <= '0' when (dataOut_V_keep_V_1_state = ap_const_lv2_1) else '1';

    dataOut_V_keep_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_6)))) then 
            dataOut_V_keep_V_1_vld_in <= ap_const_logic_1;
        else 
            dataOut_V_keep_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dataOut_V_keep_V_1_vld_out <= dataOut_V_keep_V_1_state(0);
    dataOut_V_last_V_1_ack_in <= dataOut_V_last_V_1_state(1);
    dataOut_V_last_V_1_ack_out <= m_axis_rx_data_TREADY;

    dataOut_V_last_V_1_data_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, tmp_last_V_reg_504, tmp_last_V_5_fu_431_p2, ap_block_pp0_stage0_01001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1))) then 
            dataOut_V_last_V_1_data_in <= tmp_last_V_reg_504;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1))) then 
            dataOut_V_last_V_1_data_in <= tmp_last_V_5_fu_431_p2;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_6)))) then 
            dataOut_V_last_V_1_data_in <= ap_const_lv1_1;
        else 
            dataOut_V_last_V_1_data_in <= "X";
        end if; 
    end process;


    dataOut_V_last_V_1_data_out_assign_proc : process(dataOut_V_last_V_1_payload_A, dataOut_V_last_V_1_payload_B, dataOut_V_last_V_1_sel)
    begin
        if ((dataOut_V_last_V_1_sel = ap_const_logic_1)) then 
            dataOut_V_last_V_1_data_out <= dataOut_V_last_V_1_payload_B;
        else 
            dataOut_V_last_V_1_data_out <= dataOut_V_last_V_1_payload_A;
        end if; 
    end process;

    dataOut_V_last_V_1_load_A <= (not(dataOut_V_last_V_1_sel_wr) and dataOut_V_last_V_1_state_cmp_full);
    dataOut_V_last_V_1_load_B <= (dataOut_V_last_V_1_state_cmp_full and dataOut_V_last_V_1_sel_wr);
    dataOut_V_last_V_1_sel <= dataOut_V_last_V_1_sel_rd;
    dataOut_V_last_V_1_state_cmp_full <= '0' when (dataOut_V_last_V_1_state = ap_const_lv2_1) else '1';

    dataOut_V_last_V_1_vld_in_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_6)))) then 
            dataOut_V_last_V_1_vld_in <= ap_const_logic_1;
        else 
            dataOut_V_last_V_1_vld_in <= ap_const_logic_0;
        end if; 
    end process;

    dataOut_V_last_V_1_vld_out <= dataOut_V_last_V_1_state(0);
    doh_state_load_load_fu_245_p1 <= doh_state;
    grp_fu_213_p3 <= p_Val2_s_reg_441(63 downto 63);
    grp_fu_220_p3 <= p_Val2_12_reg_447(7 downto 7);
    grp_fu_227_p4 <= p_Val2_s_reg_441(63 downto 32);
    grp_fu_236_p4 <= p_Val2_12_reg_447(7 downto 4);
    grp_nbreadreq_fu_118_p5 <= (0=>(rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n), others=>'-');
    icmp_ln879_1_fu_309_p2 <= "1" when (add_ln701_fu_291_p2 = ap_const_lv4_0) else "0";
    icmp_ln879_fu_303_p2 <= "1" when (add_ln701_fu_291_p2 = ap_const_lv4_1) else "0";
    icmp_ln895_fu_343_p2 <= "1" when (tmp_21_fu_333_p4 = ap_const_lv3_0) else "0";
    io_acc_block_signal_op12 <= (rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n);
    io_acc_block_signal_op21 <= (rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n);
    io_acc_block_signal_op34 <= (rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n);
    io_acc_block_signal_op40 <= (rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n);
    io_acc_block_signal_op61 <= (rx_process2dropFifo_s_2_empty_n and rx_process2dropFifo_2_0_empty_n and rx_process2dropFifo_1_1_empty_n);
    m_axis_rx_data_TDATA <= dataOut_V_data_V_1_data_out;

    m_axis_rx_data_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, doh_state_load_reg_437, ap_predicate_op87_write_state2, ap_predicate_op95_write_state2, ap_predicate_op99_write_state2, dataOut_V_data_V_1_state, doh_state_load_reg_437_pp0_iter1_reg, ap_predicate_op114_write_state3, ap_predicate_op116_write_state3, ap_predicate_op121_write_state3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op121_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op116_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op114_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (doh_state_load_reg_437_pp0_iter1_reg = ap_const_lv3_6)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op99_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op95_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op87_write_state2 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (doh_state_load_reg_437 = ap_const_lv3_6)))) then 
            m_axis_rx_data_TDATA_blk_n <= dataOut_V_data_V_1_state(1);
        else 
            m_axis_rx_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m_axis_rx_data_TKEEP <= dataOut_V_keep_V_1_data_out;
    m_axis_rx_data_TLAST <= dataOut_V_last_V_1_data_out;
    m_axis_rx_data_TVALID <= dataOut_V_last_V_1_state(0);
    p_Result_22_fu_423_p3 <= (trunc_ln647_4_reg_480 & grp_fu_236_p4);
    p_Result_23_fu_395_p4 <= ((trunc_ln647_5_reg_457 & ap_const_lv62_0) & grp_fu_213_p3);
    p_Result_24_fu_405_p4 <= ((trunc_ln647_6_reg_462 & ap_const_lv6_0) & grp_fu_220_p3);
    p_Result_25_fu_377_p3 <= (ap_const_lv32_0 & grp_fu_227_p4);
    p_Result_26_fu_386_p3 <= (ap_const_lv4_0 & grp_fu_236_p4);
    p_Result_27_fu_359_p3 <= (ap_const_lv63_0 & grp_fu_213_p3);
    p_Result_28_fu_368_p3 <= (ap_const_lv7_0 & grp_fu_220_p3);
    p_Result_s_fu_415_p3 <= (trunc_ln647_reg_475 & grp_fu_227_p4);

    rx_process2dropFifo_1_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_process2dropFifo_1_1_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_1_1_blk_n <= rx_process2dropFifo_1_1_empty_n;
        else 
            rx_process2dropFifo_1_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_process2dropFifo_1_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_1_1_read <= ap_const_logic_1;
        else 
            rx_process2dropFifo_1_1_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_2_0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_process2dropFifo_2_0_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_2_0_blk_n <= rx_process2dropFifo_2_0_empty_n;
        else 
            rx_process2dropFifo_2_0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_process2dropFifo_2_0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_2_0_read <= ap_const_logic_1;
        else 
            rx_process2dropFifo_2_0_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropFifo_s_2_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_process2dropFifo_s_2_empty_n, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0)
    begin
        if (((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or (not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_s_2_blk_n <= rx_process2dropFifo_s_2_empty_n;
        else 
            rx_process2dropFifo_s_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_process2dropFifo_s_2_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op12_read_state1, ap_predicate_op21_read_state1, ap_predicate_op34_read_state1, ap_predicate_op40_read_state1, ap_predicate_op61_read_state1, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op40_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op34_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op21_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op12_read_state1 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op61_read_state1 = ap_const_boolean_1)))) then 
            rx_process2dropFifo_s_2_read <= ap_const_logic_1;
        else 
            rx_process2dropFifo_s_2_read <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropLengt_1_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, rx_process2dropLengt_1_empty_n, ap_predicate_op56_read_state1, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1))) then 
            rx_process2dropLengt_1_blk_n <= rx_process2dropLengt_1_empty_n;
        else 
            rx_process2dropLengt_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    rx_process2dropLengt_1_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op56_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op56_read_state1 = ap_const_boolean_1))) then 
            rx_process2dropLengt_1_read <= ap_const_logic_1;
        else 
            rx_process2dropLengt_1_read <= ap_const_logic_0;
        end if; 
    end process;

    tmp_18_fu_277_p3 <= rx_process2dropFifo_2_0_dout(4 downto 4);
    tmp_21_fu_333_p4 <= rx_process2dropLengt_1_dout(3 downto 1);
    tmp_last_V_4_fu_205_p1 <= rx_process2dropFifo_s_2_dout;
    tmp_last_V_5_fu_431_p2 <= (tmp_18_reg_485 xor ap_const_lv1_1);
    tmp_last_V_fu_209_p1 <= rx_process2dropFifo_s_2_dout;
    tmp_nbreadreq_fu_140_p3 <= (0=>(rx_process2dropLengt_1_empty_n), others=>'-');
    trunc_ln647_4_fu_273_p1 <= rx_process2dropFifo_2_0_dout(4 - 1 downto 0);
    trunc_ln647_5_fu_261_p1 <= rx_process2dropFifo_1_1_dout(1 - 1 downto 0);
    trunc_ln647_6_fu_265_p1 <= rx_process2dropFifo_2_0_dout(1 - 1 downto 0);
    trunc_ln647_fu_269_p1 <= rx_process2dropFifo_1_1_dout(32 - 1 downto 0);
    zext_ln82_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_storemerge_i_phi_fu_171_p4),3));
end behav;
