;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* MISO_NC */
MISO_NC__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
MISO_NC__0__MASK EQU 0x80
MISO_NC__0__PC EQU CYREG_PRT1_PC7
MISO_NC__0__PORT EQU 1
MISO_NC__0__SHIFT EQU 7
MISO_NC__AG EQU CYREG_PRT1_AG
MISO_NC__AMUX EQU CYREG_PRT1_AMUX
MISO_NC__BIE EQU CYREG_PRT1_BIE
MISO_NC__BIT_MASK EQU CYREG_PRT1_BIT_MASK
MISO_NC__BYP EQU CYREG_PRT1_BYP
MISO_NC__CTL EQU CYREG_PRT1_CTL
MISO_NC__DM0 EQU CYREG_PRT1_DM0
MISO_NC__DM1 EQU CYREG_PRT1_DM1
MISO_NC__DM2 EQU CYREG_PRT1_DM2
MISO_NC__DR EQU CYREG_PRT1_DR
MISO_NC__INP_DIS EQU CYREG_PRT1_INP_DIS
MISO_NC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
MISO_NC__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
MISO_NC__LCD_EN EQU CYREG_PRT1_LCD_EN
MISO_NC__MASK EQU 0x80
MISO_NC__PORT EQU 1
MISO_NC__PRT EQU CYREG_PRT1_PRT
MISO_NC__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
MISO_NC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
MISO_NC__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
MISO_NC__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
MISO_NC__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
MISO_NC__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
MISO_NC__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
MISO_NC__PS EQU CYREG_PRT1_PS
MISO_NC__SHIFT EQU 7
MISO_NC__SLW EQU CYREG_PRT1_SLW

/* DebugPin */
DebugPin__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DebugPin__0__MASK EQU 0x20
DebugPin__0__PC EQU CYREG_PRT2_PC5
DebugPin__0__PORT EQU 2
DebugPin__0__SHIFT EQU 5
DebugPin__AG EQU CYREG_PRT2_AG
DebugPin__AMUX EQU CYREG_PRT2_AMUX
DebugPin__BIE EQU CYREG_PRT2_BIE
DebugPin__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DebugPin__BYP EQU CYREG_PRT2_BYP
DebugPin__CTL EQU CYREG_PRT2_CTL
DebugPin__DM0 EQU CYREG_PRT2_DM0
DebugPin__DM1 EQU CYREG_PRT2_DM1
DebugPin__DM2 EQU CYREG_PRT2_DM2
DebugPin__DR EQU CYREG_PRT2_DR
DebugPin__INP_DIS EQU CYREG_PRT2_INP_DIS
DebugPin__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DebugPin__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DebugPin__LCD_EN EQU CYREG_PRT2_LCD_EN
DebugPin__MASK EQU 0x20
DebugPin__PORT EQU 2
DebugPin__PRT EQU CYREG_PRT2_PRT
DebugPin__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DebugPin__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DebugPin__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DebugPin__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DebugPin__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DebugPin__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DebugPin__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DebugPin__PS EQU CYREG_PRT2_PS
DebugPin__SHIFT EQU 5
DebugPin__SLW EQU CYREG_PRT2_SLW

/* SPI_MOSI */
SPI_MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
SPI_MOSI__0__MASK EQU 0x10
SPI_MOSI__0__PC EQU CYREG_PRT2_PC4
SPI_MOSI__0__PORT EQU 2
SPI_MOSI__0__SHIFT EQU 4
SPI_MOSI__AG EQU CYREG_PRT2_AG
SPI_MOSI__AMUX EQU CYREG_PRT2_AMUX
SPI_MOSI__BIE EQU CYREG_PRT2_BIE
SPI_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_MOSI__BYP EQU CYREG_PRT2_BYP
SPI_MOSI__CTL EQU CYREG_PRT2_CTL
SPI_MOSI__DM0 EQU CYREG_PRT2_DM0
SPI_MOSI__DM1 EQU CYREG_PRT2_DM1
SPI_MOSI__DM2 EQU CYREG_PRT2_DM2
SPI_MOSI__DR EQU CYREG_PRT2_DR
SPI_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_MOSI__MASK EQU 0x10
SPI_MOSI__PORT EQU 2
SPI_MOSI__PRT EQU CYREG_PRT2_PRT
SPI_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_MOSI__PS EQU CYREG_PRT2_PS
SPI_MOSI__SHIFT EQU 4
SPI_MOSI__SLW EQU CYREG_PRT2_SLW

/* SPI_SCLK */
SPI_SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SPI_SCLK__0__MASK EQU 0x08
SPI_SCLK__0__PC EQU CYREG_PRT2_PC3
SPI_SCLK__0__PORT EQU 2
SPI_SCLK__0__SHIFT EQU 3
SPI_SCLK__AG EQU CYREG_PRT2_AG
SPI_SCLK__AMUX EQU CYREG_PRT2_AMUX
SPI_SCLK__BIE EQU CYREG_PRT2_BIE
SPI_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SPI_SCLK__BYP EQU CYREG_PRT2_BYP
SPI_SCLK__CTL EQU CYREG_PRT2_CTL
SPI_SCLK__DM0 EQU CYREG_PRT2_DM0
SPI_SCLK__DM1 EQU CYREG_PRT2_DM1
SPI_SCLK__DM2 EQU CYREG_PRT2_DM2
SPI_SCLK__DR EQU CYREG_PRT2_DR
SPI_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SPI_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SPI_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SPI_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SPI_SCLK__MASK EQU 0x08
SPI_SCLK__PORT EQU 2
SPI_SCLK__PRT EQU CYREG_PRT2_PRT
SPI_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SPI_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SPI_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SPI_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SPI_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SPI_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SPI_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SPI_SCLK__PS EQU CYREG_PRT2_PS
SPI_SCLK__SHIFT EQU 3
SPI_SCLK__SLW EQU CYREG_PRT2_SLW

/* Display_CS */
Display_CS__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
Display_CS__0__MASK EQU 0x04
Display_CS__0__PC EQU CYREG_PRT2_PC2
Display_CS__0__PORT EQU 2
Display_CS__0__SHIFT EQU 2
Display_CS__AG EQU CYREG_PRT2_AG
Display_CS__AMUX EQU CYREG_PRT2_AMUX
Display_CS__BIE EQU CYREG_PRT2_BIE
Display_CS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display_CS__BYP EQU CYREG_PRT2_BYP
Display_CS__CTL EQU CYREG_PRT2_CTL
Display_CS__DM0 EQU CYREG_PRT2_DM0
Display_CS__DM1 EQU CYREG_PRT2_DM1
Display_CS__DM2 EQU CYREG_PRT2_DM2
Display_CS__DR EQU CYREG_PRT2_DR
Display_CS__INP_DIS EQU CYREG_PRT2_INP_DIS
Display_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Display_CS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display_CS__LCD_EN EQU CYREG_PRT2_LCD_EN
Display_CS__MASK EQU 0x04
Display_CS__PORT EQU 2
Display_CS__PRT EQU CYREG_PRT2_PRT
Display_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display_CS__PS EQU CYREG_PRT2_PS
Display_CS__SHIFT EQU 2
Display_CS__SLW EQU CYREG_PRT2_SLW

/* Display_DC */
Display_DC__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
Display_DC__0__MASK EQU 0x02
Display_DC__0__PC EQU CYREG_PRT2_PC1
Display_DC__0__PORT EQU 2
Display_DC__0__SHIFT EQU 1
Display_DC__AG EQU CYREG_PRT2_AG
Display_DC__AMUX EQU CYREG_PRT2_AMUX
Display_DC__BIE EQU CYREG_PRT2_BIE
Display_DC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display_DC__BYP EQU CYREG_PRT2_BYP
Display_DC__CTL EQU CYREG_PRT2_CTL
Display_DC__DM0 EQU CYREG_PRT2_DM0
Display_DC__DM1 EQU CYREG_PRT2_DM1
Display_DC__DM2 EQU CYREG_PRT2_DM2
Display_DC__DR EQU CYREG_PRT2_DR
Display_DC__INP_DIS EQU CYREG_PRT2_INP_DIS
Display_DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Display_DC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display_DC__LCD_EN EQU CYREG_PRT2_LCD_EN
Display_DC__MASK EQU 0x02
Display_DC__PORT EQU 2
Display_DC__PRT EQU CYREG_PRT2_PRT
Display_DC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display_DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display_DC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display_DC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display_DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display_DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display_DC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display_DC__PS EQU CYREG_PRT2_PS
Display_DC__SHIFT EQU 1
Display_DC__SLW EQU CYREG_PRT2_SLW

/* SPI_Module */
SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPI_Module_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPI_Module_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPI_Module_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPI_Module_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPI_Module_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPI_Module_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPI_Module_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPI_Module_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_Module_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
SPI_Module_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_Module_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
SPI_Module_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_Module_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
SPI_Module_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_Module_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPI_Module_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
SPI_Module_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_Module_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_Module_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_Module_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
SPI_Module_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI_Module_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI_Module_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_Module_BSPIM_RxStsReg__4__POS EQU 4
SPI_Module_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_Module_BSPIM_RxStsReg__5__POS EQU 5
SPI_Module_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_Module_BSPIM_RxStsReg__6__POS EQU 6
SPI_Module_BSPIM_RxStsReg__MASK EQU 0x70
SPI_Module_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI_Module_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI_Module_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPI_Module_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPI_Module_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPI_Module_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPI_Module_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPI_Module_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPI_Module_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPI_Module_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPI_Module_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_Module_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPI_Module_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPI_Module_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPI_Module_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_Module_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_Module_BSPIM_TxStsReg__0__POS EQU 0
SPI_Module_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_Module_BSPIM_TxStsReg__1__POS EQU 1
SPI_Module_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPI_Module_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
SPI_Module_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_Module_BSPIM_TxStsReg__2__POS EQU 2
SPI_Module_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_Module_BSPIM_TxStsReg__3__POS EQU 3
SPI_Module_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_Module_BSPIM_TxStsReg__4__POS EQU 4
SPI_Module_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_Module_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB09_MSK
SPI_Module_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPI_Module_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB09_ST

/* o_DebugLed */
o_DebugLed__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
o_DebugLed__0__MASK EQU 0x01
o_DebugLed__0__PC EQU CYREG_PRT0_PC0
o_DebugLed__0__PORT EQU 0
o_DebugLed__0__SHIFT EQU 0
o_DebugLed__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
o_DebugLed__1__MASK EQU 0x02
o_DebugLed__1__PC EQU CYREG_PRT0_PC1
o_DebugLed__1__PORT EQU 0
o_DebugLed__1__SHIFT EQU 1
o_DebugLed__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
o_DebugLed__2__MASK EQU 0x04
o_DebugLed__2__PC EQU CYREG_PRT0_PC2
o_DebugLed__2__PORT EQU 0
o_DebugLed__2__SHIFT EQU 2
o_DebugLed__AG EQU CYREG_PRT0_AG
o_DebugLed__AMUX EQU CYREG_PRT0_AMUX
o_DebugLed__BIE EQU CYREG_PRT0_BIE
o_DebugLed__BIT_MASK EQU CYREG_PRT0_BIT_MASK
o_DebugLed__Blu__INTTYPE EQU CYREG_PICU0_INTTYPE1
o_DebugLed__Blu__MASK EQU 0x02
o_DebugLed__Blu__PC EQU CYREG_PRT0_PC1
o_DebugLed__Blu__PORT EQU 0
o_DebugLed__Blu__SHIFT EQU 1
o_DebugLed__BYP EQU CYREG_PRT0_BYP
o_DebugLed__CTL EQU CYREG_PRT0_CTL
o_DebugLed__DM0 EQU CYREG_PRT0_DM0
o_DebugLed__DM1 EQU CYREG_PRT0_DM1
o_DebugLed__DM2 EQU CYREG_PRT0_DM2
o_DebugLed__DR EQU CYREG_PRT0_DR
o_DebugLed__Grn__INTTYPE EQU CYREG_PICU0_INTTYPE2
o_DebugLed__Grn__MASK EQU 0x04
o_DebugLed__Grn__PC EQU CYREG_PRT0_PC2
o_DebugLed__Grn__PORT EQU 0
o_DebugLed__Grn__SHIFT EQU 2
o_DebugLed__INP_DIS EQU CYREG_PRT0_INP_DIS
o_DebugLed__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
o_DebugLed__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
o_DebugLed__LCD_EN EQU CYREG_PRT0_LCD_EN
o_DebugLed__MASK EQU 0x07
o_DebugLed__PORT EQU 0
o_DebugLed__PRT EQU CYREG_PRT0_PRT
o_DebugLed__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
o_DebugLed__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
o_DebugLed__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
o_DebugLed__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
o_DebugLed__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
o_DebugLed__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
o_DebugLed__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
o_DebugLed__PS EQU CYREG_PRT0_PS
o_DebugLed__Red__INTTYPE EQU CYREG_PICU0_INTTYPE0
o_DebugLed__Red__MASK EQU 0x01
o_DebugLed__Red__PC EQU CYREG_PRT0_PC0
o_DebugLed__Red__PORT EQU 0
o_DebugLed__Red__SHIFT EQU 0
o_DebugLed__SHIFT EQU 0
o_DebugLed__SLW EQU CYREG_PRT0_SLW

/* Display_RST */
Display_RST__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Display_RST__0__MASK EQU 0x01
Display_RST__0__PC EQU CYREG_PRT2_PC0
Display_RST__0__PORT EQU 2
Display_RST__0__SHIFT EQU 0
Display_RST__AG EQU CYREG_PRT2_AG
Display_RST__AMUX EQU CYREG_PRT2_AMUX
Display_RST__BIE EQU CYREG_PRT2_BIE
Display_RST__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Display_RST__BYP EQU CYREG_PRT2_BYP
Display_RST__CTL EQU CYREG_PRT2_CTL
Display_RST__DM0 EQU CYREG_PRT2_DM0
Display_RST__DM1 EQU CYREG_PRT2_DM1
Display_RST__DM2 EQU CYREG_PRT2_DM2
Display_RST__DR EQU CYREG_PRT2_DR
Display_RST__INP_DIS EQU CYREG_PRT2_INP_DIS
Display_RST__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Display_RST__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Display_RST__LCD_EN EQU CYREG_PRT2_LCD_EN
Display_RST__MASK EQU 0x01
Display_RST__PORT EQU 2
Display_RST__PRT EQU CYREG_PRT2_PRT
Display_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Display_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Display_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Display_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Display_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Display_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Display_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Display_RST__PS EQU CYREG_PRT2_PS
Display_RST__SHIFT EQU 0
Display_RST__SLW EQU CYREG_PRT2_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
