[{"DBLP title": "Exploring architectural heterogeneity in intelligent vision systems.", "DBLP authors": ["Nandhini Chandramoorthy", "Giuseppe Tagliavini", "Kevin M. Irick", "Antonio Pullini", "Siddharth Advani", "Sulaiman Al Habsi", "Matthew Cotter", "John Sampson", "Vijaykrishnan Narayanan", "Luca Benini"], "year": 2015, "MAG papers": [{"PaperId": 1974967412, "PaperTitle": "exploring architectural heterogeneity in intelligent vision systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"pennsylvania state university": 7.0, "university of bologna": 2.0, "eth zurich": 1.0}}], "source": "ES"}, {"DBLP title": "BeBoP: A cost effective predictor infrastructure for superscalar value prediction.", "DBLP authors": ["Arthur Perais", "Andr\u00e9 Seznec"], "year": 2015, "MAG papers": [{"PaperId": 1984884994, "PaperTitle": "bebop a cost effective predictor infrastructure for superscalar value prediction", "Year": 2015, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": {"french institute for research in computer science and automation": 2.0}}], "source": "ES"}, {"DBLP title": "VSR sort: A novel vectorised sorting algorithm & architecture extensions for future microprocessors.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2015, "MAG papers": [{"PaperId": 2022643129, "PaperTitle": "vsr sort a novel vectorised sorting algorithm architecture extensions for future microprocessors", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"barcelona supercomputing center": 5.0}}], "source": "ES"}, {"DBLP title": "Increasing multicore system efficiency through intelligent bandwidth shifting.", "DBLP authors": ["V\u00edctor Jim\u00e9nez", "Alper Buyuktosunoglu", "Pradip Bose", "Francis P. O&aposConnell", "Francisco J. Cazorla", "Mateo Valero"], "year": 2015, "MAG papers": [{"PaperId": 2088895605, "PaperTitle": "increasing multicore system efficiency through intelligent bandwidth shifting", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"apple inc": 1.0, "ibm": 3.0, "barcelona supercomputing center": 2.0}}], "source": "ES"}, {"DBLP title": "Exploiting compressed block size as an indicator of future reuse.", "DBLP authors": ["Gennady Pekhimenko", "Tyler Huberty", "Rui Cai", "Onur Mutlu", "Phillip B. Gibbons", "Michael A. Kozuch", "Todd C. Mowry"], "year": 2015, "MAG papers": [{"PaperId": 1983305800, "PaperTitle": "exploiting compressed block size as an indicator of future reuse", "Year": 2015, "CitationCount": 60, "EstimatedCitation": 79, "Affiliations": {"carnegie mellon university": 5.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "Talus: A simple way to remove cliffs in cache performance.", "DBLP authors": ["Nathan Beckmann", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 2043557409, "PaperTitle": "talus a simple way to remove cliffs in cache performance", "Year": 2015, "CitationCount": 39, "EstimatedCitation": 66, "Affiliations": {"massachusetts institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Coordinated static and dynamic cache bypassing for GPUs.", "DBLP authors": ["Xiaolong Xie", "Yun Liang", "Yu Wang", "Guangyu Sun", "Tao Wang"], "year": 2015, "MAG papers": [{"PaperId": 1982996921, "PaperTitle": "coordinated static and dynamic cache bypassing for gpus", "Year": 2015, "CitationCount": 86, "EstimatedCitation": 118, "Affiliations": {"peking university": 4.0, "tsinghua university": 1.0}}], "source": "ES"}, {"DBLP title": "Priority-based cache allocation in throughput processors.", "DBLP authors": ["Dong Li", "Minsoo Rhu", "Daniel R. Johnson", "Mike O&aposConnor", "Mattan Erez", "Doug Burger", "Donald S. Fussell", "Stephen W. Redder"], "year": 2015, "MAG papers": [{"PaperId": 1968775993, "PaperTitle": "priority based cache allocation in throughput processors", "Year": 2015, "CitationCount": 56, "EstimatedCitation": 89, "Affiliations": {"university of texas at austin": 6.0, "nvidia": 1.0, "microsoft": 1.0}}], "source": "ES"}, {"DBLP title": "Bamboo ECC: Strong, safe, and flexible codes for reliable computer memory.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Mattan Erez"], "year": 2015, "MAG papers": [{"PaperId": 2065171379, "PaperTitle": "bamboo ecc strong safe and flexible codes for reliable computer memory", "Year": 2015, "CitationCount": 48, "EstimatedCitation": 82, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "XChange: A market-based approach to scalable dynamic multi-resource allocation in multicore architectures.", "DBLP authors": ["Xiaodong Wang", "Jos\u00e9 F. Mart\u00ednez"], "year": 2015, "MAG papers": [{"PaperId": 2033392534, "PaperTitle": "xchange a market based approach to scalable dynamic multi resource allocation in multicore architectures", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 52, "Affiliations": {"cornell university": 2.0}}], "source": "ES"}, {"DBLP title": "Heterogeneous memory architectures: A HW/SW approach for mixing die-stacked and off-package memories.", "DBLP authors": ["Mitesh R. Meswani", "Sergey Blagodurov", "David Roberts", "John Slice", "Mike Ignatowski", "Gabriel H. Loh"], "year": 2015, "MAG papers": [{"PaperId": 2092212481, "PaperTitle": "heterogeneous memory architectures a hw sw approach for mixing die stacked and off package memories", "Year": 2015, "CitationCount": 93, "EstimatedCitation": 159, "Affiliations": {"advanced micro devices": 6.0}}], "source": "ES"}, {"DBLP title": "Event-based scheduling for energy-efficient QoS (eQoS) in mobile Web applications.", "DBLP authors": ["Yuhao Zhu", "Matthew Halpern", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 2064707793, "PaperTitle": "event based scheduling for energy efficient qos eqos in mobile web applications", "Year": 2015, "CitationCount": 75, "EstimatedCitation": 108, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Domain knowledge based energy management in handhelds.", "DBLP authors": ["Nachiappan Chidambaram Nachiappan", "Praveen Yedlapalli", "Niranjan Soundararajan", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Ravishankar R. Iyer", "Chita R. Das"], "year": 2015, "MAG papers": [{"PaperId": 2072358789, "PaperTitle": "domain knowledge based energy management in handhelds", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"intel": 2.0, "pennsylvania state university": 5.0}}], "source": "ES"}, {"DBLP title": "GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures.", "DBLP authors": ["Jingwen Leng", "Yazhou Zu", "Vijay Janapa Reddi"], "year": 2015, "MAG papers": [{"PaperId": 1994172067, "PaperTitle": "gpu voltage noise characterization and hierarchical smoothing of spatial and temporal voltage noise interference in gpu architectures", "Year": 2015, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Mascar: Speeding up GPU warps by reducing memory pitstops.", "DBLP authors": ["Ankit Sethia", "Davoud Anoushe Jamshidi", "Scott A. Mahlke"], "year": 2015, "MAG papers": [{"PaperId": 2053744175, "PaperTitle": "mascar speeding up gpu warps by reducing memory pitstops", "Year": 2015, "CitationCount": 58, "EstimatedCitation": 80, "Affiliations": {"university of michigan": 3.0}}], "source": "ES"}, {"DBLP title": "Hierarchical private/shared classification: The key to simple and efficient coherence for clustered cache hierarchies.", "DBLP authors": ["Alberto Ros", "Mahdad Davari", "Stefanos Kaxiras"], "year": 2015, "MAG papers": [{"PaperId": 2013946423, "PaperTitle": "hierarchical private shared classification the key to simple and efficient coherence for clustered cache hierarchies", "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"uppsala university": 2.0, "university of murcia": 1.0}}], "source": "ES"}, {"DBLP title": "Flask coherence: A morphable hybrid coherence protocol to balance energy, performance and scalability.", "DBLP authors": ["Lucia G. Menezo", "Valentin Puente", "Jos\u00e9-\u00c1ngel Gregorio"], "year": 2015, "MAG papers": [{"PaperId": 1980316130, "PaperTitle": "flask coherence a morphable hybrid coherence protocol to balance energy performance and scalability", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of cantabria": 3.0}}], "source": "ES"}, {"DBLP title": "Prediction-based superpage-friendly TLB designs.", "DBLP authors": ["Misel-Myrto Papadopoulou", "Xin Tong", "Andr\u00e9 Seznec", "Andreas Moshovos"], "year": 2015, "MAG papers": [{"PaperId": 2041195705, "PaperTitle": "prediction based superpage friendly tlb designs", "Year": 2015, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"university of toronto": 3.0}}], "source": "ES"}, {"DBLP title": "Supporting superpages in non-contiguous physical memory.", "DBLP authors": ["Yu Du", "Miao Zhou", "Bruce R. Childers", "Daniel Moss\u00e9", "Rami G. Melhem"], "year": 2015, "MAG papers": [{"PaperId": 2036250095, "PaperTitle": "supporting superpages in non contiguous physical memory", "Year": 2015, "CitationCount": 43, "EstimatedCitation": 60, "Affiliations": {"university of pittsburgh": 5.0}}], "source": "ES"}, {"DBLP title": "Paying to save: Reducing cost of colocation data center via rewards.", "DBLP authors": ["Mohammad A. Islam", "A. Hasan Mahmud", "Shaolei Ren", "Xiaorui Wang"], "year": 2015, "MAG papers": [{"PaperId": 1995587272, "PaperTitle": "paying to save reducing cost of colocation data center via rewards", "Year": 2015, "CitationCount": 40, "EstimatedCitation": 53, "Affiliations": {"ohio state university": 1.0, "florida international university": 3.0}}], "source": "ES"}, {"DBLP title": "Octopus-Man: QoS-driven task management for heterogeneous multicores in warehouse-scale computers.", "DBLP authors": ["Vinicius Petrucci", "Michael A. Laurenzano", "John Doherty", "Yunqi Zhang", "Daniel Moss\u00e9", "Jason Mars", "Lingjia Tang"], "year": 2015, "MAG papers": [{"PaperId": 1971910541, "PaperTitle": "octopus man qos driven task management for heterogeneous multicores in warehouse scale computers", "Year": 2015, "CitationCount": 54, "EstimatedCitation": 86, "Affiliations": {"university of michigan": 5.0, "university of pittsburgh": 1.0, "federal university of bahia": 1.0}}], "source": "ES"}, {"DBLP title": "Understanding the virtualization \"Tax\" of scale-out pass-through GPUs in GaaS clouds: An empirical study.", "DBLP authors": ["Ming Liu", "Tao Li", "Neo Jia", "Andy Currid", "Vladimir Troy"], "year": 2015, "MAG papers": [{"PaperId": 1980731865, "PaperTitle": "understanding the virtualization tax of scale out pass through gpus in gaas clouds an empirical study", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of florida": 2.0, "nvidia": 3.0}}], "source": "ES"}, {"DBLP title": "Adrenaline: Pinpointing and reining in tail queries with quick voltage boosting.", "DBLP authors": ["Chang-Hong Hsu", "Yunqi Zhang", "Michael A. Laurenzano", "David Meisner", "Thomas F. Wenisch", "Jason Mars", "Lingjia Tang", "Ronald G. Dreslinski"], "year": 2015, "MAG papers": [{"PaperId": 2061884403, "PaperTitle": "adrenaline pinpointing and reining in tail queries with quick voltage boosting", "Year": 2015, "CitationCount": 71, "EstimatedCitation": 108, "Affiliations": {"university of michigan": 7.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.", "DBLP authors": ["Amin Farmahini Farahani", "Jung Ho Ahn", "Katherine Morrow", "Nam Sung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2045431893, "PaperTitle": "nda near dram acceleration architecture leveraging commodity dram devices and standard memory modules", "Year": 2015, "CitationCount": 136, "EstimatedCitation": 183, "Affiliations": {"university of wisconsin madison": 3.0, "seoul national university": 1.0}}], "source": "ES"}, {"DBLP title": "Alloy: Parallel-serial memory channel architecture for single-chip heterogeneous processor systems.", "DBLP authors": ["Hao Wang", "Chang-Jae Park", "Gyungsu Byun", "Jung Ho Ahn", "Nam Sung Kim"], "year": 2015, "MAG papers": [{"PaperId": 2006997396, "PaperTitle": "alloy parallel serial memory channel architecture for single chip heterogeneous processor systems", "Year": 2015, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"seoul national university": 1.0, "university of wisconsin madison": 2.0, "samsung": 1.0, "southern methodist university": 1.0}}], "source": "ES"}, {"DBLP title": "Reducing read latency of phase change memory via early read and Turbo Read.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Bipin Rajendran", "Moinuddin K. Qureshi"], "year": 2015, "MAG papers": [{"PaperId": 2083383375, "PaperTitle": "reducing read latency of phase change memory via early read and turbo read", "Year": 2015, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"georgia institute of technology": 3.0, "indian institute of technology bombay": 1.0}}], "source": "ES"}, {"DBLP title": "CAFO: Cost aware flip optimization for asymmetric memories.", "DBLP authors": ["Rakan Maddah", "Seyed Mohammad Seyedzadeh", "Rami G. Melhem"], "year": 2015, "MAG papers": [{"PaperId": 2074385563, "PaperTitle": "cafo cost aware flip optimization for asymmetric memories", "Year": 2015, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"university of pittsburgh": 3.0}}], "source": "ES"}, {"DBLP title": "Understanding GPU errors on large-scale HPC systems and the implications for system design and operation.", "DBLP authors": ["Devesh Tiwari", "Saurabh Gupta", "James H. Rogers", "Don Maxwell", "Paolo Rech", "Sudharshan S. Vazhkudai", "Daniel A. G. de Oliveira", "Dave Londo", "Nathan DeBardeleben", "Philippe Olivier Alexandre Navaux", "Luigi Carro", "Arthur S. Bland"], "year": 2015, "MAG papers": [{"PaperId": 1999900893, "PaperTitle": "understanding gpu errors on large scale hpc systems and the implications for system design and operation", "Year": 2015, "CitationCount": 80, "EstimatedCitation": 125, "Affiliations": {"universidade federal do rio grande do sul": 4.0, "oak ridge national laboratory": 6.0, "cray": 1.0, "los alamos national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "High performing cache hierarchies for server workloads: Relaxing inclusion to capture the latency benefits of exclusive caches.", "DBLP authors": ["Aamer Jaleel", "Joseph Nuzman", "Adrian Moga", "Simon C. Steely Jr.", "Joel S. Emer"], "year": 2015, "MAG papers": [{"PaperId": 2051265981, "PaperTitle": "high performing cache hierarchies for server workloads relaxing inclusion to capture the latency benefits of exclusive caches", "Year": 2015, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"intel": 4.0, "massachusetts institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Unlocking bandwidth for GPUs in CC-NUMA systems.", "DBLP authors": ["Neha Agarwal", "David W. Nellans", "Mike O&aposConnor", "Stephen W. Keckler", "Thomas F. Wenisch"], "year": 2015, "MAG papers": [{"PaperId": 2082000934, "PaperTitle": "unlocking bandwidth for gpus in cc numa systems", "Year": 2015, "CitationCount": 50, "EstimatedCitation": 70, "Affiliations": {"nvidia": 3.0, "university of michigan": 2.0}}], "source": "ES"}, {"DBLP title": "Understanding idle behavior and power gating mechanisms in the context of modern benchmarks on CPU-GPU Integrated systems.", "DBLP authors": ["Manish Arora", "Srilatha Manne", "Indrani Paul", "Nuwan Jayasena", "Dean M. Tullsen"], "year": 2015, "MAG papers": [{"PaperId": 2015140512, "PaperTitle": "understanding idle behavior and power gating mechanisms in the context of modern benchmarks on cpu gpu integrated systems", "Year": 2015, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"advanced micro devices": 4.0, "university of california san diego": 1.0}}], "source": "ES"}, {"DBLP title": "Power punch: Towards non-blocking power-gating of NoC routers.", "DBLP authors": ["Lizhong Chen", "Di Zhu", "Massoud Pedram", "Timothy Mark Pinkston"], "year": 2015, "MAG papers": [{"PaperId": 2010301929, "PaperTitle": "power punch towards non blocking power gating of noc routers", "Year": 2015, "CitationCount": 67, "EstimatedCitation": 103, "Affiliations": {"university of southern california": 3.0, "oregon state university": 1.0}}], "source": "ES"}, {"DBLP title": "Augmenting low-latency HPC network with free-space optical links.", "DBLP authors": ["Ikki Fujiwara", "Michihiro Koibuchi", "Tomoya Ozaki", "Hiroki Matsutani", "Henri Casanova"], "year": 2015, "MAG papers": [{"PaperId": 2037968852, "PaperTitle": "augmenting low latency hpc network with free space optical links", "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"national institute of informatics": 2.0, "keio university": 2.0}}], "source": "ES"}, {"DBLP title": "SCOC: High-radix switches made of bufferless clos networks.", "DBLP authors": ["Nikolaos Chrysos", "Cyriel Minkenberg", "Mark Rudquist", "Claude Basso", "Brian Vanderpool"], "year": 2015, "MAG papers": [{"PaperId": 2063347653, "PaperTitle": "scoc high radix switches made of bufferless clos networks", "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of rochester": 3.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Overcoming far-end congestion in large-scale networks.", "DBLP authors": ["Jongmin Won", "Gwangsun Kim", "John Kim", "Ted Jiang", "Mike Parker", "Steve Scott"], "year": 2015, "MAG papers": [{"PaperId": 2017026974, "PaperTitle": "overcoming far end congestion in large scale networks", "Year": 2015, "CitationCount": 35, "EstimatedCitation": 52, "Affiliations": {"cray": 1.0, "nvidia": 1.0, "kaist": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "iPatch: Intelligent fault patching to improve energy efficiency.", "DBLP authors": ["David J. Palframan", "Nam Sung Kim", "Mikko H. Lipasti"], "year": 2015, "MAG papers": [{"PaperId": 1988962623, "PaperTitle": "ipatch intelligent fault patching to improve energy efficiency", "Year": 2015, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of wisconsin madison": 3.0}}], "source": "ES"}, {"DBLP title": "Balancing reliability, cost, and performance tradeoffs with FreeFault.", "DBLP authors": ["Dong-Wan Kim", "Mattan Erez"], "year": 2015, "MAG papers": [{"PaperId": 1993040433, "PaperTitle": "balancing reliability cost and performance tradeoffs with freefault", "Year": 2015, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "FTXen: Making hypervisor resilient to hardware faults on relaxed cores.", "DBLP authors": ["Xinxin Jin", "Soyeon Park", "Tianwei Sheng", "Rishan Chen", "Zhiyong Shan", "Yuanyuan Zhou"], "year": 2015, "MAG papers": [{"PaperId": 2023738018, "PaperTitle": "ftxen making hypervisor resilient to hardware faults on relaxed cores", "Year": 2015, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of california san diego": 4.0}}], "source": "ES"}, {"DBLP title": "Correction prediction: Reducing error correction latency for on-chip memories.", "DBLP authors": ["Henry Duwe", "Xun Jian", "Rakesh Kumar"], "year": 2015, "MAG papers": [{"PaperId": 2074610787, "PaperTitle": "correction prediction reducing error correction latency for on chip memories", "Year": 2015, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of illinois at urbana champaign": 3.0}}], "source": "ES"}, {"DBLP title": "Overcoming the challenges of crossbar resistive memory architectures.", "DBLP authors": ["Cong Xu", "Dimin Niu", "Naveen Muralimanohar", "Rajeev Balasubramonian", "Tao Zhang", "Shimeng Yu", "Yuan Xie"], "year": 2015, "MAG papers": [{"PaperId": 2013028205, "PaperTitle": "overcoming the challenges of crossbar resistive memory architectures", "Year": 2015, "CitationCount": 183, "EstimatedCitation": 258, "Affiliations": {"pennsylvania state university": 3.0, "hewlett packard": 2.0, "arizona state university": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Adaptive-latency DRAM: Optimizing DRAM timing for the common-case.", "DBLP authors": ["Donghyuk Lee", "Yoongu Kim", "Gennady Pekhimenko", "Samira Manabi Khan", "Vivek Seshadri", "Kevin Kai-Wei Chang", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 1992487929, "PaperTitle": "adaptive latency dram optimizing dram timing for the common case", "Year": 2015, "CitationCount": 166, "EstimatedCitation": 189, "Affiliations": {"carnegie mellon university": 7.0}}], "source": "ES"}, {"DBLP title": "CiDRA: A cache-inspired DRAM resilience architecture.", "DBLP authors": ["Young Hoon Son", "Sukhan Lee", "Seongil O", "Sanghyuk Kwon", "Nam Sung Kim", "Jung Ho Ahn"], "year": 2015, "MAG papers": [{"PaperId": 2005316070, "PaperTitle": "cidra a cache inspired dram resilience architecture", "Year": 2015, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {"university of wisconsin madison": 1.0, "seoul national university": 5.0}}], "source": "ES"}, {"DBLP title": "Tag tables.", "DBLP authors": ["Sean Franey", "Mikko H. Lipasti"], "year": 2015, "MAG papers": [{"PaperId": 2293682522, "PaperTitle": "tag tables", "Year": 2015, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"university of wisconsin madison": 2.0}}], "source": "ES"}, {"DBLP title": "Architecture exploration for ambient energy harvesting nonvolatile processors.", "DBLP authors": ["Kaisheng Ma", "Yang Zheng", "Shuangchen Li", "Karthik Swaminathan", "Xueqing Li", "Yongpan Liu", "Jack Sampson", "Yuan Xie", "Vijaykrishnan Narayanan"], "year": 2015, "MAG papers": [{"PaperId": 2009053018, "PaperTitle": "architecture exploration for ambient energy harvesting nonvolatile processors", "Year": 2015, "CitationCount": 154, "EstimatedCitation": 207, "Affiliations": {"pennsylvania state university": 7.0, "tsinghua university": 1.0, "university of california santa barbara": 1.0}}], "source": "ES"}, {"DBLP title": "Scaling distributed cache hierarchies through computation and data co-scheduling.", "DBLP authors": ["Nathan Beckmann", "Po-An Tsai", "Daniel S\u00e1nchez"], "year": 2015, "MAG papers": [{"PaperId": 1967648049, "PaperTitle": "scaling distributed cache hierarchies through computation and data co scheduling", "Year": 2015, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"massachusetts institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Data retention in MLC NAND flash memory: Characterization, optimization, and recovery.", "DBLP authors": ["Yu Cai", "Yixin Luo", "Erich F. Haratsch", "Ken Mai", "Onur Mutlu"], "year": 2015, "MAG papers": [{"PaperId": 2014536047, "PaperTitle": "data retention in mlc nand flash memory characterization optimization and recovery", "Year": 2015, "CitationCount": 153, "EstimatedCitation": 219, "Affiliations": {"carnegie mellon university": 4.0, "lsi corporation": 1.0}}], "source": "ES"}, {"DBLP title": "GPGPU performance and power estimation using machine learning.", "DBLP authors": ["Gene Y. Wu", "Joseph L. Greathouse", "Alexander Lyashevsky", "Nuwan Jayasena", "Derek Chiou"], "year": 2015, "MAG papers": [{"PaperId": 2038666141, "PaperTitle": "gpgpu performance and power estimation using machine learning", "Year": 2015, "CitationCount": 118, "EstimatedCitation": 156, "Affiliations": {"advanced micro devices": 3.0, "university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "Quantifying sources of error in McPAT and potential impacts on architectural studies.", "DBLP authors": ["Sam Likun Xi", "Hans M. Jacobson", "Pradip Bose", "Gu-Yeon Wei", "David M. Brooks"], "year": 2015, "MAG papers": [{"PaperId": 1981153984, "PaperTitle": "quantifying sources of error in mcpat and potential impacts on architectural studies", "Year": 2015, "CitationCount": 53, "EstimatedCitation": 83, "Affiliations": {"harvard university": 3.0, "ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Studying the impact of multicore processor scaling on directory techniques via reuse distance analysis.", "DBLP authors": ["Minshu Zhao", "Donald Yeung"], "year": 2015, "MAG papers": [{"PaperId": 1969979082, "PaperTitle": "studying the impact of multicore processor scaling on directory techniques via reuse distance analysis", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of maryland college park": 2.0}}], "source": "ES"}, {"DBLP title": "SNNAP: Approximate computing on programmable SoCs via neural acceleration.", "DBLP authors": ["Thierry Moreau", "Mark Wyse", "Jacob Nelson", "Adrian Sampson", "Hadi Esmaeilzadeh", "Luis Ceze", "Mark Oskin"], "year": 2015, "MAG papers": [{"PaperId": 2005487033, "PaperTitle": "snnap approximate computing on programmable socs via neural acceleration", "Year": 2015, "CitationCount": 89, "EstimatedCitation": 139, "Affiliations": {"university of washington": 6.0, "georgia institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "BRAINIAC: Bringing reliable accuracy into neurally-implemented approximate computing.", "DBLP authors": ["Beayna Grigorian", "Nazanin Farahpour", "Glenn Reinman"], "year": 2015, "MAG papers": [{"PaperId": 2084732345, "PaperTitle": "brainiac bringing reliable accuracy into neurally implemented approximate computing", "Year": 2015, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"university of california los angeles": 3.0}}], "source": "ES"}, {"DBLP title": "Scalable communication architecture for network-attached accelerators.", "DBLP authors": ["Sarah Neuwirth", "Dirk Frey", "Mondrian Nuessle", "Ulrich Br\u00fcning"], "year": 2015, "MAG papers": [{"PaperId": 2076198800, "PaperTitle": "scalable communication architecture for network attached accelerators", "Year": 2015, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"heidelberg university": 3.0}}], "source": "ES"}, {"DBLP title": "Understanding contention-based channels and using them for defense.", "DBLP authors": ["Casen Hunger", "Mikhail Kazdagli", "Ankit Singh Rawat", "Alexandros G. Dimakis", "Sriram Vishwanath", "Mohit Tiwari"], "year": 2015, "MAG papers": [{"PaperId": 2017371166, "PaperTitle": "understanding contention based channels and using them for defense", "Year": 2015, "CitationCount": 45, "EstimatedCitation": 60, "Affiliations": {"university of texas at austin": 6.0}}], "source": "ES"}, {"DBLP title": "Malware-aware processors: A framework for efficient online malware detection.", "DBLP authors": ["Meltem Ozsoy", "Caleb Donovick", "Iakov Gorelik", "Nael B. Abu-Ghazaleh", "Dmitry V. Ponomarev"], "year": 2015, "MAG papers": [{"PaperId": 2034053858, "PaperTitle": "malware aware processors a framework for efficient online malware detection", "Year": 2015, "CitationCount": 75, "EstimatedCitation": 112, "Affiliations": {"binghamton university": 4.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Run-time monitoring with adjustable overhead using dataflow-guided filtering.", "DBLP authors": ["Daniel Lo", "Tao Chen", "Mohamed Ismail", "G. Edward Suh"], "year": 2015, "MAG papers": [{"PaperId": 2090510313, "PaperTitle": "run time monitoring with adjustable overhead using dataflow guided filtering", "Year": 2015, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"cornell university": 4.0}}], "source": "ES"}]