Analysis & Synthesis report for neural
Wed Nov 30 16:30:29 2016
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_divide:Div1
 13. Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_mult:Mult0
 14. lpm_mult Parameter Settings by Entity Instance
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages
 18. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                   ;
+------------------------------------+-----------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 30 16:30:29 2016                     ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition ;
; Revision Name                      ; neural                                                    ;
; Top-level Entity Name              ; neural                                                    ;
; Family                             ; Cyclone IV E                                              ;
; Total logic elements               ; 5,151                                                     ;
;     Total combinational functions  ; 5,151                                                     ;
;     Dedicated logic registers      ; 0                                                         ;
; Total registers                    ; 0                                                         ;
; Total pins                         ; 64                                                        ;
; Total virtual pins                 ; 0                                                         ;
; Total memory bits                  ; 0                                                         ;
; Embedded Multiplier 9-bit elements ; 8                                                         ;
; Total PLLs                         ; 0                                                         ;
+------------------------------------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; neural             ; neural             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+
; spu_pre.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/neural_network_fpga/spu_pre.sv                                  ;         ;
; neural.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/neural_network_fpga/neural.sv                                   ;         ;
; sigmoid_fixpt.v                  ; yes             ; User Verilog HDL File        ; C:/neural_network_fpga/sigmoid_fixpt.v                             ;         ;
; spu_post.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/neural_network_fpga/spu_post.sv                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc      ;         ;
; db/lpm_divide_okm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/lpm_divide_okm.tdf                       ;         ;
; db/sign_div_unsign_gnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/sign_div_unsign_gnh.tdf                  ;         ;
; db/alt_u_div_kaf.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/alt_u_div_kaf.tdf                        ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/add_sub_7pc.tdf                          ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/add_sub_8pc.tdf                          ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/lpm_divide_hkm.tdf                       ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/sign_div_unsign_9nh.tdf                  ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/alt_u_div_6af.tdf                        ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/multcore.inc        ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/bypassff.inc        ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/15.0/quartus/libraries/megafunctions/altshift.inc        ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/neural_network_fpga/db/mult_7dt.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimated Total logic elements              ; 5,151                                               ;
;                                             ;                                                     ;
; Total combinational functions               ; 5151                                                ;
; Logic element usage by number of LUT inputs ;                                                     ;
;     -- 4 input functions                    ; 1612                                                ;
;     -- 3 input functions                    ; 3231                                                ;
;     -- <=2 input functions                  ; 308                                                 ;
;                                             ;                                                     ;
; Logic elements by mode                      ;                                                     ;
;     -- normal mode                          ; 2875                                                ;
;     -- arithmetic mode                      ; 2276                                                ;
;                                             ;                                                     ;
; Total registers                             ; 0                                                   ;
;     -- Dedicated logic registers            ; 0                                                   ;
;     -- I/O registers                        ; 0                                                   ;
;                                             ;                                                     ;
; I/O pins                                    ; 64                                                  ;
;                                             ;                                                     ;
; Embedded Multiplier 9-bit elements          ; 8                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; sigmoid_fixpt:sigmoid|sigmoid_fixpt_add_temp_0[7]~0 ;
; Maximum fan-out                             ; 196                                                 ;
; Total fan-out                               ; 16757                                               ;
; Average fan-out                             ; 3.17                                                ;
+---------------------------------------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                 ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |neural                                   ; 5151 (0)          ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 64   ; 0            ; |neural                                                                                                                                             ; work         ;
;    |sigmoid_fixpt:sigmoid|                ; 4527 (135)        ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid                                                                                                                       ; work         ;
;       |lpm_divide:Div0|                   ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div0                                                                                                       ; work         ;
;          |lpm_divide_okm:auto_generated|  ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_gnh:divider| ; 2705 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider                                             ; work         ;
;                |alt_u_div_kaf:divider|    ; 2705 (2704)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider                       ; work         ;
;                   |add_sub_8pc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div0|lpm_divide_okm:auto_generated|sign_div_unsign_gnh:divider|alt_u_div_kaf:divider|add_sub_8pc:add_sub_1 ; work         ;
;       |lpm_divide:Div1|                   ; 1610 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div1                                                                                                       ; work         ;
;          |lpm_divide_hkm:auto_generated|  ; 1610 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated                                                                         ; work         ;
;             |sign_div_unsign_9nh:divider| ; 1610 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; work         ;
;                |alt_u_div_6af:divider|    ; 1610 (1610)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_divide:Div1|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; work         ;
;       |lpm_mult:Mult0|                    ; 77 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_mult:Mult0                                                                                                        ; work         ;
;          |mult_7dt:auto_generated|        ; 77 (77)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |neural|sigmoid_fixpt:sigmoid|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; work         ;
;    |spu_post:postprocessor|               ; 371 (371)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu_post:postprocessor                                                                                                                      ; work         ;
;    |spu_pre:preprocessor|                 ; 253 (253)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |neural|spu_pre:preprocessor                                                                                                                        ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|Mux1          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|Mux2          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|Mux1          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|x_fixpt[30]   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|x_fixpt[10]   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|x_fixpt[28]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|x_fixpt[8]    ;
; 4:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |neural|sigmoid_fixpt:sigmoid|result[27]   ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |neural|spu_pre:preprocessor|x_fixpt[1]    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 28 LEs               ; 2 LEs                  ; No         ; |neural|spu_post:postprocessor|x_float[24] ;
; 24:1               ; 2 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |neural|spu_post:postprocessor|x_float[26] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 56             ; Untyped                                      ;
; LPM_WIDTHD             ; 33             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_okm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_divide:Div1 ;
+------------------------+----------------+----------------------------------------------+
; Parameter Name         ; Value          ; Type                                         ;
+------------------------+----------------+----------------------------------------------+
; LPM_WIDTHN             ; 40             ; Untyped                                      ;
; LPM_WIDTHD             ; 33             ; Untyped                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                      ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                               ;
+------------------------+----------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sigmoid_fixpt:sigmoid|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------+
; Parameter Name                                 ; Value        ; Type                  ;
+------------------------------------------------+--------------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 32           ; Untyped               ;
; LPM_WIDTHB                                     ; 32           ; Untyped               ;
; LPM_WIDTHP                                     ; 64           ; Untyped               ;
; LPM_WIDTHR                                     ; 64           ; Untyped               ;
; LPM_WIDTHS                                     ; 1            ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped               ;
; LPM_PIPELINE                                   ; 0            ; Untyped               ;
; LATENCY                                        ; 0            ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped               ;
; USE_EAB                                        ; OFF          ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped               ;
+------------------------------------------------+--------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                               ;
+---------------------------------------+--------------------------------------+
; Name                                  ; Value                                ;
+---------------------------------------+--------------------------------------+
; Number of entity instances            ; 1                                    ;
; Entity Instance                       ; sigmoid_fixpt:sigmoid|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                                   ;
;     -- LPM_WIDTHB                     ; 32                                   ;
;     -- LPM_WIDTHP                     ; 64                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                   ;
;     -- USE_EAB                        ; OFF                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                   ;
+---------------------------------------+--------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 64                          ;
; cycloneiii_lcell_comb ; 5172                        ;
;     arith             ; 2276                        ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 2169                        ;
;     normal            ; 2896                        ;
;         0 data inputs ; 97                          ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 103                         ;
;         3 data inputs ; 1062                        ;
;         4 data inputs ; 1612                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 265.20                      ;
; Average LUT depth     ; 224.65                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:39     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 Patches 0.01we SJ Web Edition
    Info: Processing started: Wed Nov 30 16:29:34 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural -c neural
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file spu_pre.sv
    Info (12023): Found entity 1: spu_pre
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/neural_soc.v
    Info (12023): Found entity 1: neural_soc
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_irq_mapper.sv
    Info (12023): Found entity 1: neural_soc_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0.v
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_demux_004
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_mux_004
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_cmd_demux
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_006_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_006
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: neural_soc_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: neural_soc_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect.sv
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_slave_translator.sv
    Info (12023): Found entity 1: altera_customins_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect.sv
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/altera_customins_master_translator.v
    Info (12023): Found entity 1: altera_customins_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_sysid_qsys_0.v
    Info (12023): Found entity 1: neural_soc_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_switch.v
    Info (12023): Found entity 1: neural_soc_switch
Info (12021): Found 4 design units, including 4 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram_pll.v
    Info (12023): Found entity 1: neural_soc_sdram_pll_dffpipe_l2c
    Info (12023): Found entity 2: neural_soc_sdram_pll_stdsync_sv6
    Info (12023): Found entity 3: neural_soc_sdram_pll_altpll_lqa2
    Info (12023): Found entity 4: neural_soc_sdram_pll
Info (12021): Found 2 design units, including 2 entities, in source file neural_soc/synthesis/submodules/neural_soc_sdram.v
    Info (12023): Found entity 1: neural_soc_sdram_input_efifo_module
    Info (12023): Found entity 2: neural_soc_sdram
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_onchip_memory2_0.v
    Info (12023): Found entity 1: neural_soc_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios_custom_instr_floating_point_2_0.v
    Info (12023): Found entity 1: neural_soc_nios_custom_instr_floating_point_2_0
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi.vhd
    Info (12022): Found design unit 1: fpoint2_multi-fpmulti
    Info (12023): Found entity 1: fpoint2_multi
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_multi_datapath.vhd
    Info (12022): Found design unit 1: fpoint2_multi_datapath-fp_data_path
    Info (12023): Found entity 1: fpoint2_multi_datapath
Info (12021): Found 1 design units, including 0 entities, in source file neural_soc/synthesis/submodules/dspba_library_package.vhd
    Info (12022): Found design unit 1: dspba_library_package (neural_soc)
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/dspba_library.vhd
    Info (12022): Found design unit 1: dspba_delay-delay
    Info (12023): Found entity 1: dspba_delay
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpaddsub/fpaddsub.vhd
    Info (12022): Found design unit 1: FPAddSub-normal
    Info (12023): Found entity 1: FPAddSub
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpdiv/fpdiv.vhd
    Info (12022): Found design unit 1: FPDiv-beh
    Info (12023): Found entity 1: FPDiv
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpmult/fpmult.vhd
    Info (12022): Found design unit 1: FPMult-normal
    Info (12023): Found entity 1: FPMult
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/inttofloat/inttofloat.vhd
    Info (12022): Found design unit 1: IntToFloat-normal
    Info (12023): Found entity 1: IntToFloat
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/floattoint/floattoint.vhd
    Info (12022): Found design unit 1: FloatToInt-normal
    Info (12023): Found entity 1: FloatToInt
Info (12021): Found 2 design units, including 0 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt_safe_path.vhd
    Info (12022): Found design unit 1: FPSqrt_safe_path (neural_soc)
    Info (12022): Found design unit 2: FPSqrt_safe_path-body
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpsqrt/fpsqrt.vhd
    Info (12022): Found design unit 1: FPSqrt-normal
    Info (12023): Found entity 1: FPSqrt
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpoint2_combi.vhd
    Info (12022): Found design unit 1: fpoint2_combi-fpcombi
    Info (12023): Found entity 1: fpoint2_combi
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpminmaxfused/fpminmaxfused.vhd
    Info (12022): Found design unit 1: FPMinMaxFused-normal
    Info (12023): Found entity 1: FPMinMaxFused
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpcomparefused/fpcomparefused.vhd
    Info (12022): Found design unit 1: FPCompareFused-normal
    Info (12023): Found entity 1: FPCompareFused
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpneg.vhd
    Info (12022): Found design unit 1: FPNeg-normal
    Info (12023): Found entity 1: FPNeg
Info (12021): Found 2 design units, including 1 entities, in source file neural_soc/synthesis/submodules/fpneg_abs/fpabs.vhd
    Info (12022): Found design unit 1: FPAbs-normal
    Info (12023): Found entity 1: FPAbs
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0
Info (12021): Found 21 design units, including 21 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 2: neural_soc_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 3: neural_soc_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 4: neural_soc_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 5: neural_soc_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 6: neural_soc_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 7: neural_soc_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 8: neural_soc_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 9: neural_soc_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 10: neural_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 11: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 12: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 13: neural_soc_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 14: neural_soc_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 15: neural_soc_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 16: neural_soc_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 17: neural_soc_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 18: neural_soc_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 19: neural_soc_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 20: neural_soc_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 21: neural_soc_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: neural_soc_nios2_gen2_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_led.v
    Info (12023): Found entity 1: neural_soc_led
Info (12021): Found 1 design units, including 1 entities, in source file neural_soc/synthesis/submodules/neural_soc_key.v
    Info (12023): Found entity 1: neural_soc_key
Info (12021): Found 1 design units, including 1 entities, in source file neural.sv
    Info (12023): Found entity 1: neural
Info (12021): Found 1 design units, including 1 entities, in source file sigmoid_fixpt.v
    Info (12023): Found entity 1: sigmoid_fixpt
Info (12021): Found 1 design units, including 1 entities, in source file spu_post.sv
    Info (12023): Found entity 1: spu_post
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(316): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(326): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(336): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at neural_soc_sdram.v(680): conditional expression evaluates to a constant
Info (12127): Elaborating entity "neural" for the top level hierarchy
Info (12128): Elaborating entity "spu_pre" for hierarchy "spu_pre:preprocessor"
Warning (10230): Verilog HDL assignment warning at spu_pre.sv(20): truncated value with size 32 to match size of target (9)
Info (12128): Elaborating entity "sigmoid_fixpt" for hierarchy "sigmoid_fixpt:sigmoid"
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_cast_1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_div_temp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at sigmoid_fixpt.v(27): inferring latch(es) for variable "sigmoid_fixpt_div_temp_0", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "spu_post" for hierarchy "spu_post:postprocessor"
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sigmoid_fixpt:sigmoid|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "sigmoid_fixpt:sigmoid|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "sigmoid_fixpt:sigmoid|Mult0"
Info (12130): Elaborated megafunction instantiation "sigmoid_fixpt:sigmoid|lpm_divide:Div0"
Info (12133): Instantiated megafunction "sigmoid_fixpt:sigmoid|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "56"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_okm.tdf
    Info (12023): Found entity 1: lpm_divide_okm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_gnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_kaf.tdf
    Info (12023): Found entity 1: alt_u_div_kaf
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "sigmoid_fixpt:sigmoid|lpm_divide:Div1"
Info (12133): Instantiated megafunction "sigmoid_fixpt:sigmoid|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "40"
    Info (12134): Parameter "LPM_WIDTHD" = "33"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af
Info (12130): Elaborated megafunction instantiation "sigmoid_fixpt:sigmoid|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "sigmoid_fixpt:sigmoid|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt
Info (13014): Ignored 206 buffer(s)
    Info (13019): Ignored 206 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "result[30]" is stuck at GND
    Warning (13410): Pin "result[31]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sc_fifo -entity altera_avalon_sc_fifo -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_sc_fifo -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_sc_fifo -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_avalon_st_handshake_clock_crosser" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_handshake_clock_crosser -entity altera_avalon_st_handshake_clock_crosser -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_avalon_st_handshake_clock_crosser -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_avalon_st_handshake_clock_crosser -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_customins_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_master_translator -entity altera_customins_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_customins_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_customins_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_customins_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_slave_translator -entity altera_customins_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_customins_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_customins_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_agent -entity altera_merlin_master_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_master_translator -entity altera_merlin_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_master_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_agent -entity altera_merlin_slave_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_agent -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_slave_translator -entity altera_merlin_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_merlin_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_merlin_slave_translator -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "altera_reset_controller" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_reset_controller -entity altera_reset_controller -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity altera_reset_controller -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity altera_reset_controller -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "fpoint2_combi" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios_custom_instr_floating_point_2_combi -entity fpoint2_combi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fpoint2_combi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity fpoint2_combi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "fpoint2_multi" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios_custom_instr_floating_point_2_multi -entity fpoint2_multi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity fpoint2_multi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity fpoint2_multi -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_GENERATED_DEVICE_FAMILY "\{Cyclone IV E\}" -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TARGETED_DEVICE_FAMILY "Cyclone IV E" -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_QSYS_MODE SYSTEM -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name SLD_INFO "QSYS_NAME neural_soc HAS_SOPCINFO 1 GENERATION_ID 1480283514" -entity neural_soc -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_irq_mapper" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_irq_mapper -entity neural_soc_irq_mapper -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_irq_mapper -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_irq_mapper -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_key" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity neural_soc_key -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_key -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_key -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_led" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity neural_soc_led -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_led -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_led -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_mm_interconnect -entity neural_soc_mm_interconnect_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_st_adapter -entity neural_soc_mm_interconnect_0_avalon_st_adapter -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_avalon_st_adapter -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_avalon_st_adapter -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME error_adapter -entity neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_cmd_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity neural_soc_mm_interconnect_0_cmd_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_cmd_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_cmd_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity neural_soc_mm_interconnect_0_cmd_demux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_cmd_demux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_cmd_demux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_cmd_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity neural_soc_mm_interconnect_0_cmd_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_cmd_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_cmd_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_cmd_mux_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity neural_soc_mm_interconnect_0_cmd_mux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_cmd_mux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_cmd_mux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_router" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity neural_soc_mm_interconnect_0_router -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_router -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_router -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_router_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity neural_soc_mm_interconnect_0_router_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_router_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_router_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_router_002" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity neural_soc_mm_interconnect_0_router_002 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_router_002 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_router_002 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_router_006" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_router -entity neural_soc_mm_interconnect_0_router_006 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_router_006 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_router_006 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_rsp_demux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity neural_soc_mm_interconnect_0_rsp_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_rsp_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_rsp_demux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_rsp_demux_004" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_demultiplexer -entity neural_soc_mm_interconnect_0_rsp_demux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_rsp_demux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_rsp_demux_004 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_rsp_mux" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity neural_soc_mm_interconnect_0_rsp_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_rsp_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_rsp_mux -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_merlin_multiplexer -entity neural_soc_mm_interconnect_0_rsp_mux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_mm_interconnect_0_rsp_mux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_mm_interconnect_0_rsp_mux_001 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_nios2_gen2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2 -entity neural_soc_nios2_gen2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_nios2_gen2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_nios2_gen2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_nios2_gen2_0_cpu" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios2_gen2_unit -entity neural_soc_nios2_gen2_0_cpu -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_nios2_gen2_0_cpu -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_nios2_gen2_0_cpu -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_xconnect -entity neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_nios2_gen2_0_custom_instruction_master_comb_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_customins_xconnect -entity neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_nios2_gen2_0_custom_instruction_master_multi_xconnect -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_nios_custom_instr_floating_point_2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_nios_custom_instr_floating_point_2 -entity neural_soc_nios_custom_instr_floating_point_2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_nios_custom_instr_floating_point_2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_nios_custom_instr_floating_point_2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_onchip_memory2_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_onchip_memory2 -entity neural_soc_onchip_memory2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_onchip_memory2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_onchip_memory2_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_sdram" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_new_sdram_controller -entity neural_soc_sdram -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_sdram -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_sdram -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_sdram_pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity neural_soc_sdram_pll -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_sdram_pll -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_sdram_pll -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_switch" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_pio -entity neural_soc_switch -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_switch -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_switch -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Warning (20013): Ignored assignments for entity "neural_soc_sysid_qsys_0" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_avalon_sysid_qsys -entity neural_soc_sysid_qsys_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 15.0 -entity neural_soc_sysid_qsys_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity neural_soc_sysid_qsys_0 -qip neural_soc/synthesis/neural_soc.qip -library neural_soc was ignored
Info (144001): Generated suppressed messages file C:/neural_network_fpga/output_files/neural.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5223 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 5151 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 176 warnings
    Info: Peak virtual memory: 862 megabytes
    Info: Processing ended: Wed Nov 30 16:30:29 2016
    Info: Elapsed time: 00:00:55
    Info: Total CPU time (on all processors): 00:01:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/neural_network_fpga/output_files/neural.map.smsg.


