//--=========================================================================--
//  This file is a part of VPU Reference API project
//-----------------------------------------------------------------------------
//
//       This confidential and proprietary software may be used only
//     as authorized by a licensing agreement from Chips&Media Inc.
//     In the event of publication, the following notice is applicable:
//
//            (C) COPYRIGHT 2006 - 2011  CHIPS&MEDIA INC.
//                      ALL RIGHTS RESERVED
//
//       The entire notice above must be reproduced on all authorized
//       copies.
//		This file should be modified by some customers according to their
//SOC configuration.
//--=========================================================================--

#ifndef __CODA9_VPU_CONFIG_H__
#define __CODA9_VPU_CONFIG_H__

#include "vpuconfig.h"
#include "vputypes.h"

#if MAX_DEC_PIC_WIDTH > 1920 // 4K

#define USE_WTL 0 // not support 4K WTL
#define MAX_EXTRA_FRAME_BUFFER_NUM 1
#define MAX_PP_SRC_NUM                                                         \
	2 // PPU buffer(decoding case) or Source buffer(encoding case)

#define MAX_DPB_MBS 110400 // 32768 for level 5

#elif MAX_DEC_PIC_WIDTH > 720

#define USE_WTL 0 // for WTL (needs MAX_DPB_NUM*2 frame)
#define MAX_EXTRA_FRAME_BUFFER_NUM 4
#define MAX_PP_SRC_NUM                                                         \
	2 // PPU buffer(decoding case) or Source buffer(encoding case)

#define MAX_DPB_MBS 32768 // 32768 for level 4.1

#else

#define USE_WTL 0 // for WTL (needs MAX_DPB_NUM*2 frame)
#define MAX_EXTRA_FRAME_BUFFER_NUM 4
#define MAX_PP_SRC_NUM                                                         \
	2 // PPU buffer(decoding case) or Source buffer(encoding case)

#define MAX_DPB_MBS 32768 // 32768 for level 4.1

#endif

// codec specific configuration
#define VPU_REORDER_ENABLE                                                     \
	1 // it can be set to 1 to handle reordering DPB in host side.

#define VPU_REORDER_DISABLE                                                     \
	0 // it can be set to 0 to disable reordering DPB in host side.

#define VPU_GMC_PROCESS_METHOD 0
#define VPU_AVC_X264_SUPPORT 1

// DRAM configuration for TileMap access
#define EM_RAS 13
#define EM_BANK 3
#define EM_CAS 10
#define EM_WIDTH 2

// DDR3 3BA, DDR4 1BG+2BA
//#define EM_RAS   16
//#define EM_BANK  3
//#define EM_CAS   10
//#define EM_WIDTH 3

// DDR3 4BA, DDR4 2BG+2BA
//#define EM_RAS   15
//#define EM_BANK  4
//#define EM_CAS   10
//#define EM_WIDTH 3

/************************************************************************/
/* VPU_ME_LINEBUFFER_MODE configuration
Config_0
- LINE_BUFFER : 72kbyte
- IME_SR_MEM :  13.75kbyte
- Config_0: 36 lines
- search range y is -16 ~ 15.

Config_1
- LINE_BUFFER : 136kbyte
- IME_SR_MEM :  8.25kbyte
- Config_1: 68 lines
- search range y is -32 ~ 31.

Config_2
- LINE_BUFFER : 200kbyte
- IME_SR_MEM :  2.75kbyt
- Config_2: 100 lines
- search range y is -48 ~ 47.                                           */
/************************************************************************/
#define VPU_ME_LINEBUFFER_MODE 0

#define VPU_GBU_SIZE 1024

//********************************************//
//      External Memory Map Table
//********************************************//
#define CODE_BUF_SIZE (272 * 1024)
#define TEMP_BUF_SIZE (470 * 1024)
#define WORK_BUF_SIZE (80 * 1024)
#define PARA_BUF_SIZE (10 * 1024)

//=====2. VPU BITSTREAM MEMORY ===================//
#define MAX_STREAM_BUF_SIZE 0x300000 // max bitstream size

//===== 3. VPU PPS Save Size ===================//
//----- SPS/PPS save buffer --------------------//
#define PS_SAVE_SIZE ((320 + 8) * 1024 * 4)
	// sps[64], pps[256], backupPsBuf[8] for
	// rollback, error concealment (each 4Kbyte)
//----- VP8 MB save buffer -------------------//
#define VP8_MB_SAVE_SIZE (17 * 4 * ((MAX_DEC_PIC_WIDTH * MAX_DEC_PIC_HEIGHT) >> 8))
	// MB information +
	// split
	// MVs)*4*MbNumbyte
//----- slice save buffer --------------------//
#define SLICE_SAVE_SIZE ((MAX_DEC_PIC_WIDTH * MAX_DEC_PIC_HEIGHT * 3) >> 2)
	// this buffer for
	// ASO/FMO

//=====5. VPU Encoder Scratch buffer ssize ======================//
#define SIZE_AVCENC_QMAT_TABLE ((16 * 6) + (64 * 2)) // 4x4 6, 8x8 2
#define SIZE_MP4ENC_DATA_PARTITION                                             \
	((MAX_ENC_PIC_WIDTH * MAX_ENC_PIC_HEIGHT * 3) >> 2)

//=====6. Check VPU required memory size =======================//
#define MAX_FRM_SIZE ((MAX_DEC_PIC_WIDTH * MAX_DEC_PIC_HEIGHT * 3) >> 1)
#define MAX_DEC_FRAME_BUFFERING                                                \
	(MAX_DPB_MBS / ((MAX_DEC_PIC_WIDTH * MAX_DEC_PIC_HEIGHT) >> 8))
#define MAX_DPB_NUM                                                            \
	(16 < MAX_DEC_FRAME_BUFFERING ?                                        \
		       (16 + 2 + MAX_EXTRA_FRAME_BUFFER_NUM) :                       \
		       (MAX_DEC_FRAME_BUFFERING + 2 +                                \
		  MAX_EXTRA_FRAME_BUFFER_NUM))
	// (+2 for current and display_delay)
#define MAX_DPB_SIZE                                                           \
	(((MAX_FRM_SIZE + 0x3fff) & (~0x3fff)) * MAX_DPB_NUM)
	// frame buffer
	// for codec
	// (MAX_DPB_NUM)
#define MAX_MV_COL_SIZE (((MAX_FRM_SIZE + 4) / 5) * MAX_DPB_NUM)
#define MAX_PP_SRC_SIZE (((MAX_FRM_SIZE + 0x3fff) & (~0x3fff)) * MAX_PP_SRC_NUM)

#define CODEC_FRAME_BASE                                                       \
	((((MAX_STREAM_BUF_SIZE * MAX_NUM_INSTANCE)) + 0xff) & (~0xff))
#define REQUIRED_VPU_MEMORY_SIZE                                               \
	(CODEC_FRAME_BASE + ((MAX_DPB_SIZE * (1 + USE_WTL)) +                  \
			     MAX_MV_COL_SIZE + MAX_PP_SRC_SIZE) *              \
				    MAX_NUM_INSTANCE)

#endif /* __CODA9_VPU_CONFIG_H__ */
