// Seed: 1763857443
module automatic module_0 (
    input wand id_0,
    input wor id_1,
    output uwire id_2,
    id_45,
    input wand id_3,
    input tri1 id_4,
    output wor id_5,
    output supply1 id_6,
    input supply0 id_7,
    output wand id_8,
    output wor id_9,
    output tri id_10,
    input uwire id_11,
    output supply0 id_12,
    input supply0 id_13,
    output supply1 id_14,
    input supply0 id_15,
    output tri1 id_16,
    output uwire id_17,
    input supply1 id_18,
    input tri id_19,
    output wor id_20,
    input tri0 id_21,
    input supply1 id_22,
    output wor id_23,
    output wor id_24,
    input supply1 id_25,
    output wire id_26,
    output tri1 id_27,
    input uwire id_28,
    output supply1 id_29,
    input wor id_30,
    output tri id_31,
    input tri0 id_32,
    input uwire id_33,
    input wor id_34,
    output uwire id_35,
    input wire id_36,
    output tri1 id_37,
    output tri id_38,
    output wand id_39,
    output supply1 id_40,
    input tri1 id_41,
    input uwire id_42#(.id_46(1'b0 == id_22)),
    output supply1 id_43
);
  wire id_47;
  assign module_1.type_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wand id_2,
    input supply0 id_3,
    inout tri1 id_4,
    input wire id_5,
    output wor id_6,
    output wire id_7,
    output supply1 id_8,
    id_15,
    output tri0 id_9,
    input uwire id_10,
    input wand id_11,
    input wand id_12,
    input tri id_13
);
  id_16 :
  assert property (@(id_11) 1) id_1 <= 1'd0 - -1'b0;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_8,
      id_5,
      id_5,
      id_7,
      id_8,
      id_4,
      id_9,
      id_16,
      id_16,
      id_0,
      id_6,
      id_10,
      id_9,
      id_11,
      id_6,
      id_6,
      id_13,
      id_12,
      id_8,
      id_13,
      id_2,
      id_7,
      id_7,
      id_13,
      id_6,
      id_8,
      id_16,
      id_8,
      id_12,
      id_9,
      id_16,
      id_5,
      id_4,
      id_6,
      id_13,
      id_7,
      id_8,
      id_6,
      id_4,
      id_5,
      id_11,
      id_6
  );
endmodule
