
% ====================================================================
%                         Gate Sizing
% ====================================================================
@inproceedings{SIZING_VLSID2014_Roy,
  title     = {Reliability Aware Gate Sizing Combating NBTI and Oxide Breakdown},
  author    = {Subhendu Roy and David Z. Pan},
  booktitle = vlsid,
  pages     = {38--43},
  year      = {2014},

}
@inproceedings{SIZING_ASPDAC05_Ramalingam,
  title     = {Sleep Transistor Sizing Using Timing Criticality and Temporal Currents},
  author    = {A. Ramalingam and B. Zhang and A. Devgan and D. Z. Pan},
  booktitle = aspdac,
  pages     = {1094--1097},
  year      = {2005},
}


% ====================================================================
%                         Wire Sizing
% ====================================================================
@inproceedings{SIZING_ASPDAC06_Shi,
  title     = {Wire Sizing and Shaping with Scattering Effect for Nanoscale Interconnection},
  author    = {S. X. Shi and David Z. Pan},
  booktitle = aspdac,
  pages     = {503--508},
  year      = {2006},
}


% ====================================================================
%                        Timing Model
% ====================================================================
@article{TIMING_JVLSI2012_Ramalingam,
  author   = {Anand Ramalingam and Ashish Kumar Singh and Sani R. Nassif and Gi-Joon Nam and Michael Orshansky and David Z. Pan},
  title    = {An accurate sparse-matrix based framework for statistical static timing analysis},
  journal  = jvlsi,
  volume   = {45},
  number   = {4},
  pages    = {365--375},
  year     = {2012},
}

