module blink1(clk, led0, led1);
input wire clk;
output wire led0, led1;

reg led;
initial led <= 1'b0;

reg [24:0] counter;
initial counter <= 25'd0;


always @(posedge clk) begin
	if(counter==25'd25000000) begin 
		counter <= 25'd0;
		led <= ~led;
	end else begin
		counter <= counter + 1'b1;
	end
end

assign led0 = led;
assign led1 = ~led;


endmodule
