<dec f='llvm/llvm/include/llvm/CodeGen/MIRParser/MIParser.h' l='40' type='const llvm::TargetRegisterClass *'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1242' u='r' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1245' u='r' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='1247' u='w' c='_ZN12_GLOBAL__N_18MIParser24parseRegisterClassOrBankERN4llvm8VRegInfoE'/>
<offset>0</offset>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='470' u='w' c='_ZN4llvm13MIRParserImpl17parseRegisterInfoERNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIRParser.cpp' l='541' u='r' c='_ZN4llvm13MIRParserImpl17setupRegisterInfoERKNS_25PerFunctionMIParsingStateERKNS_4yaml15MachineFunctionE'/>
