#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Apr 08 01:03:21 2017
# Process ID: 6524
# Current directory: C:/Users/Keon/Dropbox/Senior_Design_Test_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5108 C:\Users\Keon\Dropbox\Senior_Design_Test_3\Senior_Design_Test_3.xpr
# Log file: C:/Users/Keon/Dropbox/Senior_Design_Test_3/vivado.log
# Journal file: C:/Users/Keon/Dropbox/Senior_Design_Test_3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Jay/Dropbox/Senior_Design_Test_3' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.4/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 859.273 ; gain = 190.824
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7k70tfbv676-1
Top: logic_analyser
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:59 . Memory (MB): peak = 915.551 ; gain = 704.250
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'logic_analyser' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:26]
	Parameter n_of_inputs bound to: 2 - type: integer 
	Parameter b_width bound to: 4 - type: integer 
	Parameter fifo_mem_size bound to: 8 - type: integer 
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'write_clk_generator' declared at 'C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO_write_clk_generator.vhd:8' bound to instance 'u_clk_gen' of component 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:101]
INFO: [Synth 8-638] synthesizing module 'write_clk_generator' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_clk_generator' (1#1) [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO_write_clk_generator.vhd:19]
WARNING: [Synth 8-549] port width mismatch for port 'off_time_factor': port width = 5, actual width = 32 [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:68]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'input_buffer' declared at 'C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:13' bound to instance 'u_buffer' of component 'Input_Buffer' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:112]
INFO: [Synth 8-638] synthesizing module 'input_buffer' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter num_of_inputs bound to: 2 - type: integer 
	Parameter buffer_width bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'zero_buffer' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:44]
WARNING: [Synth 8-614] signal 'buffer_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'input_buffer' (2#1) [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/input_buffer.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'FIFO' declared at 'C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:14' bound to instance 'u_fifo' of component 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:128]
INFO: [Synth 8-638] synthesizing module 'FIFO' [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:31]
	Parameter mem_size bound to: 8 - type: integer 
	Parameter mem_width bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 'zero_data' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:53]
WARNING: [Synth 8-614] signal 'fifo_mem' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:64]
WARNING: [Synth 8-614] signal 'effective_read_en' is read in the process but is not in the sensitivity list [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'FIFO' (3#1) [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/FIFO.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'logic_analyser' (4#1) [C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/logic_analyser.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 917.797 ; gain = 706.496
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:29 ; elapsed = 00:01:00 . Memory (MB): peak = 917.797 ; gain = 706.496
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:38 ; elapsed = 00:01:09 . Memory (MB): peak = 1205.590 ; gain = 994.289
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1205.590 ; gain = 325.000
remove_files  C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/clk_divider.vhd
add_files -norecurse C:/Users/Keon/Dropbox/Senior_Design_Test_3/Senior_Design_Test_3.srcs/sources_1/new/InputGen_clk_generators.vhd
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr 08 02:30:07 2017...
