<root><simulation><result_generated_time />2023-05-16 18:11:05<layer><layer_spec />{'B': 1, 'K': 256, 'C': 512, 'OY': 75, 'OX': 75, 'IY': 75, 'IX': 75, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />737280000<total_data_size_element />{'W': 131072, 'I': 2880000, 'O': 1440000}<total_data_reuse />{'W': 5625, 'I': 256.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />53/53</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [1024, 1, 1], 'I': [512, 1, 1], 'O': [2, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 16), ('K', 2)], [('C', 32)]], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('C', 32)]], [], []]<O />[[[('C', 16)], [('C', 32)]], [[('K', 2)], []], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OY', 5), ('K', 16), ('OX', 3), ('OY', 3)], [('K', 8), ('OX', 25), ('OY', 5)], []]<I />[[('OY', 5), ('K', 16), ('OX', 3), ('OY', 3), ('K', 8)], [('OX', 25)], [('OY', 5)]]<O />[[('OY', 5)], [('K', 16), ('OX', 3), ('OY', 3), ('K', 8), ('OX', 25)], [('OY', 5)]]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [1.0, 45, 125, 1], 'I': [2.0, 128.0, 1.0, 1.0], 'O': [512.0, 1, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 1048576, 1048576], 'I': [360, 4608000, 23040000], 'O': [40, 2304000, 11520000], 'O_partial': [0, 0, 0], 'O_final': [40, 2304000, 11520000]}<actual_mem_utilization_individual />{'W': [0.25, 0.03, 0.0], 'I': [0.7, 0.14, 0.0], 'O': [0.08, 0.07, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.24, 0.0], 'I': [0.7, 0.24, 0.0], 'O': [0.08, 0.24, 0.0]}<effective_mem_size_bit />{'W': [128, 1048576, 1048576], 'I': [360, 4608000, 23040000], 'O': [8, 144000, 2304000], 'O_partial': [0, 0, 0], 'O_final': [8, 144000, 2304000]}<total_unit_count />{'W': [1024, 1024, 1, 1], 'I': [1024, 512, 1, 1], 'O': [1024, 2, 1, 1]}<unique_unit_count />{'W': [1024, 1024, 1, 1], 'I': [512, 512, 1, 1], 'O': [2, 2, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [512.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[147456000, 16384000], [16384000, 131072], [131072, 0]]<I />[[368640000, 2880000], [2880000, 2880000], [2880000, 0]]<O />[[(0, 1440000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]<O_partial />[[(0, 0), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 1440000), (1440000, 0)], [(0, 1440000), (1440000, 0)], [(0, 1440000), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[18432000, 2048000], [256000, 2048], [512, 0]]<I />[[46080000, 360000], [45000, 45000], [11250, 0]]<O />[[(0, 180000), (180000, 0)], [(0, 22500), (22500, 0)], [(0, 5625), (0, 0)]]<O_partial />[([0, 0], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 180000], [180000, 0]), ([0, 22500], [22500, 0]), ([0, 5625], [0, 0])]</mem_access_count_word><mac_count><active />737280000<idle />0</mac_count></basic_info><energy><total_energy />1611780438.0<mem_energy_breakdown><W />[6940.3, 27141.7, 681.9]<I />[15615.4, 8918.4, 14983.3]<O />[126.1, 4459.2, 7491.7]</mem_energy_breakdown><MAC_energy><active_MAC />1611694080.0<idle_MAC />0.0<total />1611694080.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9845<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9845<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />731304<latency_cycle_without_data_loading />720000<ideal_computing_cycle />720000<data_loading><load_cycle_total />11304<load_cycle_individual />{'W': [256, 2048, 0], 'I': [360, 9000, 0]}<load_cycle_combined />{'W': 2048, 'I': 9000}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-719999], [-717282, -463536], [-720000, -720000]], 'I': [[-719999], [-88536, -44640], [-540000, -567000]], 'O': [[-720000], [-576000, -720000], [-697500, -714375]]}<mem_stall_cycle_shared />{'W': [[-719999], [-717282, 0], [0, 0]], 'I': [[-719999], [-88536, 0], [0, 0]], 'O': [[-720000], [-576000, -720000], [-697500, -714375]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 1048576, 1048576], 'I': [360, 4608000, 23040000], 'O': [40, 2304000, 11520000], 'O_partial': [0, 0, 0], 'O_final': [40, 2304000, 11520000]}<data_size_each_level_total />{'W': [131072, 1048576, 1048576], 'I': [184320, 4608000, 23040000], 'O': [80, 2304000, 11520000]}<loop_cycles_each_level />{'W': [720, 720000, 720000], 'I': [5760, 144000, 720000], 'O': [5, 144000, 720000]}<top_ir_loop_size />{'W': [9, 125, 1], 'I': [8, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.2], [182.0, 1.5], [1.5, 1.5]], 'I': [[8.0, 0.1], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.6], [1638.4, 182.0], [182.0, 1.5]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 16.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.2], [182.0, 1.5], [1.5, 0]], 'I': [[8.0, 0.5], [256.0, 32.0], [32.0, 0]], 'O': [[8.0, 8.0], [16.0, 16.0], [16.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.2], [454.0, 49.5], [33.5, 16.0]], 'I': [[8.0, 0.5], [454.0, 49.5], [33.5, 16.0]], 'O': [[8.0, 8.0], [454.0, 49.5], [33.5, 16.0]]}<output_distinguish />[('fsum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 720000], [720, 720, 1000], [720000, 720000, 1]], 'I': [[1, 1, 720000], [720, 5760, 125], [144000, 144000, 5]], 'O': [[1, 1, 720000], [5, 5, 144000], [144000, 144000, 5]]}<trans_time_real />{'W': [[0, 1, 720000], [[2, 720, 1000], [256, 720, 1000]], [[2048, 720000, 1], [512, 720000, 1]]], 'I': [[0, 1, 720000], [[6, 5760, 125], [360, 5760, 125]], [[9000, 144000, 5], [2250, 144000, 5]]], 'O': [[0, 1, 720000], [[1, 5, 144000], [0, 5, 144000]], [[4500, 144000, 5], [1125, 144000, 5]]]}<single_stall_cycle />{'W': [[-1], [-718, -464], [-717952, -719488]], 'I': [[-1], [-714, -360], [-135000, -141750]], 'O': [[-1], [-4, -5], [-139500, -142875]]}<single_stall_count />{'W': [719999, 999, 0], 'I': [719999, 124, 4], 'O': [720000, 144000, 5]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [36000, 0], 'O': [22500, 0]}, 1: {'W': [255744, 0], 'I': [44640, 36000], 'O': [144000, 22500]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-684000, -720000], [-697500, -720000]], 1: [[-419616, -684000], [-576000, -697500]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />121.4<mem_area />121.4<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>