// Seed: 3604014985
`define pp_3 0
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  inout id_2;
  inout id_1;
  always @(negedge 1) if (id_1) id_2[1] <= 1;
endmodule
`timescale 1ps / 1ps
`define pp_4 0
