

@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
2 gated/generated clock tree(s) driving 1667 clock pin(s) of sequential element(s)
0 instances converted, 1667 sequential instances remain driven by gated/generated clocks

=========================================================================================================== Gated/Generated Clocks ===========================================================================================================
Clock Tree ID     Driving Element       Drive Element Type     Fanout     Sample Instance                       Explanation                                                                                                                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       THE_PLL.PLLInst_0     EHXPLLJ                1382       PROC_CTRL_FLASH\.flash_command[0]     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
@K:CKID0002       THE_PLL.PLLInst_0     EHXPLLJ                285        comp_setting_s[0]                     Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
==============================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

