;redcode
;assert 1
	SUB 0, 10
	SUB 0, @100
	MOV -7, <-20
	DJN -1, @-121
	SLT @-121, @103
	SPL 0, 10
	ADD 110, 30
	SUB #100, 0
	SPL 0, 10
	DJN 0, 0
	SPL 0, 10
	JMP -0, #2
	SLT -131, 103
	MOV -1, <-20
	SLT @-121, 103
	SUB @127, <106
	MOV -7, <-20
	SLT @-121, 103
	SUB @121, 106
	SLT @-121, 103
	DJN 0, 0
	SLT @-121, 103
	SUB <0, @-2
	SUB #0, 9
	DJN -11, @-121
	SLT @-121, 103
	SUB @127, 106
	ADD 110, 30
	MOV -7, <-20
	SUB #0, 9
	SLT @-121, 103
	SUB #0, 9
	SLT @-121, 103
	DJN -11, @-121
	SUB 0, 10
	SUB 0, @100
	MOV -7, <-20
	DJN -1, @-121
	SLT @-121, @103
	SPL 0, 10
	ADD 110, 30
	SUB #100, 0
	SPL 0, 10
	DJN 0, 0
	SUB @121, 306
	SUB @127, 106
	SLT @-121, 103
	MOV -7, <-20
	SUB @127, <106
	SPL 0, 10
	DJN <-301, @-721
	SLT @-121, 103
	DJN 0, 0
	MOV -7, <-20
	SLT @-121, 103
	SUB 0, -10
	JMZ -3, @-90
	DJN -1, @-121
	SUB 0, 3
	DJN -1, @-121
	ADD 110, 30
	SLT #210, 590
	SUB 12, @15
	ADD 110, 30
	DJN -1, @-121
	SPL 0, 10
	DJN -1, @-121
	SPL 0, 10
	SLT @-121, @103
	SLT @-121, 103
