#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Dec 14 09:49:34 2021
# Process ID: 63560
# Current directory: C:/Users/weibc19/Desktop/EDA_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent51528 C:\Users\weibc19\Desktop\EDA_2\EDA_2.xpr
# Log file: C:/Users/weibc19/Desktop/EDA_2/vivado.log
# Journal file: C:/Users/weibc19/Desktop/EDA_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/weibc19/Desktop/EDA_2/EDA_2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/weibc/Desktop/EDA_2' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.gen/sources_1', nor could it be found using path 'C:/Users/weibc/Desktop/EDA_2/EDA_2.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:37 ; elapsed = 00:00:16 . Memory (MB): peak = 1712.172 ; gain = 0.000
update_compile_order -fileset sources_1
set_property top top_module_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/LED_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:29]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:31]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:33]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:34]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:35]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:36]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:37]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:38]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:39]
ERROR: [VRFC 10-2865] module 'keyboard_2_bcd' ignored due to previous errors [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v:23]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1776.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/LED_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register flag is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:78]
ERROR: [VRFC 10-1280] procedural assignment to a non-register seg is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:116]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:128]
ERROR: [VRFC 10-2865] module 'top_module' ignored due to previous errors [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/LED_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:121]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:128]
ERROR: [VRFC 10-2865] module 'top_module' ignored due to previous errors [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/LED_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
WARNING: [VRFC 10-3248] data object 'counter_ctrl' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
WARNING: [VRFC 10-3703] second declaration of 'counter_ctrl' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:59]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:122]
ERROR: [VRFC 10-1280] procedural assignment to a non-register counter_ctrl is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:129]
ERROR: [VRFC 10-2865] module 'top_module' ignored due to previous errors [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/LED_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LED_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_segment_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_segment_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digital_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/digital_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/ring_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ring_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2991] 'bcd1' is not declared under prefix 'bcd0' [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
WARNING: [VRFC 10-3091] actual bit length 7 differs from formal bit length 4 for port 'bcd1' [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1776.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'bcd3' is not permitted [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:62]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.203 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:51]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd0 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:119]
ERROR: [VRFC 10-818] illegal expression in target [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:119]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd0 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:123]
ERROR: [VRFC 10-818] illegal expression in target [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd0 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:126]
ERROR: [VRFC 10-1280] procedural assignment to a non-register bcd1 is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:127]
ERROR: [VRFC 10-2865] module 'top_module' ignored due to previous errors [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'top_module_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'top_module_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_module_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/BCD_2_binary.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCD_2_binary
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add3
WARNING: [VRFC 10-3676] redeclaration of ansi port 'out' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/add3.v:26]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/binary_2_BCD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_2_BCD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_clk_generator
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:26]
WARNING: [VRFC 10-8497] literal value 'd1_00 truncated to fit in 6 bits [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/counter_clk_generator.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/keyboard_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyboard_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/monostable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module monostable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_calculator
WARNING: [VRFC 10-3248] data object 'current_time_bcd' is already declared [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3703] second declaration of 'current_time_bcd' ignored [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'clk' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:53]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'finished' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/time_calculator.v:55]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'current_state' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:42]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'bcd0' is not allowed [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:52]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
"xelab -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto aa8aff50aa794f7f81e07b7027137f40 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_tb_behav xil_defaultlib.top_module_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'en' [C:/Users/weibc19/Desktop/EDA_2/EDA_2.srcs/sources_1/new/top_module.v:50]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.keyboard_2_bcd
Compiling module xil_defaultlib.BCD_2_binary
Compiling module xil_defaultlib.add3
Compiling module xil_defaultlib.binary_2_BCD
Compiling module xil_defaultlib.counter_clk_generator
Compiling module xil_defaultlib.monostable
Compiling module xil_defaultlib.time_calculator
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.top_module_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_tb_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim/xsim.dir/top_module_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Dec 14 10:33:29 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/weibc19/Desktop/EDA_2/EDA_2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_module_tb_behav -key {Behavioral:sim_1:Functional:top_module_tb} -tclbatch {top_module_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source top_module_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 7ms
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1776.203 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_module_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 7ms
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1776.203 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.203 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 14 14:45:11 2021...
