Loading plugins phase: Elapsed time ==> 0s.848ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 12s.018ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.527ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 02 03:16:02 2017


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 02 03:16:02 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 02 03:16:05 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 02 03:16:20 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\codegentemp\Design01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Right_Eyeball:PWMUDB:km_run\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode2_2\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode2_1\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode2_0\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode1_2\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode1_1\
	\Right_Eyeball:PWMUDB:ctrl_cmpmode1_0\
	\Right_Eyeball:PWMUDB:capt_rising\
	\Right_Eyeball:PWMUDB:capt_falling\
	\Right_Eyeball:PWMUDB:trig_rise\
	\Right_Eyeball:PWMUDB:trig_fall\
	\Right_Eyeball:PWMUDB:sc_kill\
	\Right_Eyeball:PWMUDB:min_kill\
	\Right_Eyeball:PWMUDB:km_tc\
	\Right_Eyeball:PWMUDB:db_tc\
	\Right_Eyeball:PWMUDB:dith_sel\
	\Right_Eyeball:Net_101\
	\Right_Eyeball:Net_96\
	\Right_Eyeball:PWMUDB:MODULE_1:b_31\
	\Right_Eyeball:PWMUDB:MODULE_1:b_30\
	\Right_Eyeball:PWMUDB:MODULE_1:b_29\
	\Right_Eyeball:PWMUDB:MODULE_1:b_28\
	\Right_Eyeball:PWMUDB:MODULE_1:b_27\
	\Right_Eyeball:PWMUDB:MODULE_1:b_26\
	\Right_Eyeball:PWMUDB:MODULE_1:b_25\
	\Right_Eyeball:PWMUDB:MODULE_1:b_24\
	\Right_Eyeball:PWMUDB:MODULE_1:b_23\
	\Right_Eyeball:PWMUDB:MODULE_1:b_22\
	\Right_Eyeball:PWMUDB:MODULE_1:b_21\
	\Right_Eyeball:PWMUDB:MODULE_1:b_20\
	\Right_Eyeball:PWMUDB:MODULE_1:b_19\
	\Right_Eyeball:PWMUDB:MODULE_1:b_18\
	\Right_Eyeball:PWMUDB:MODULE_1:b_17\
	\Right_Eyeball:PWMUDB:MODULE_1:b_16\
	\Right_Eyeball:PWMUDB:MODULE_1:b_15\
	\Right_Eyeball:PWMUDB:MODULE_1:b_14\
	\Right_Eyeball:PWMUDB:MODULE_1:b_13\
	\Right_Eyeball:PWMUDB:MODULE_1:b_12\
	\Right_Eyeball:PWMUDB:MODULE_1:b_11\
	\Right_Eyeball:PWMUDB:MODULE_1:b_10\
	\Right_Eyeball:PWMUDB:MODULE_1:b_9\
	\Right_Eyeball:PWMUDB:MODULE_1:b_8\
	\Right_Eyeball:PWMUDB:MODULE_1:b_7\
	\Right_Eyeball:PWMUDB:MODULE_1:b_6\
	\Right_Eyeball:PWMUDB:MODULE_1:b_5\
	\Right_Eyeball:PWMUDB:MODULE_1:b_4\
	\Right_Eyeball:PWMUDB:MODULE_1:b_3\
	\Right_Eyeball:PWMUDB:MODULE_1:b_2\
	\Right_Eyeball:PWMUDB:MODULE_1:b_1\
	\Right_Eyeball:PWMUDB:MODULE_1:b_0\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_31\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_30\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_29\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_28\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_27\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_26\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_25\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_24\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_31\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_30\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_29\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_28\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_27\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_26\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_25\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_24\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_23\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_22\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_21\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_20\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_19\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_18\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_17\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_16\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_15\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_14\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_13\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_12\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_11\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_10\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_9\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_8\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_7\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_6\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_5\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_4\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_3\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_2\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_1\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:b_0\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_31\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_30\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_29\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_28\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_27\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_26\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_25\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_24\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_23\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_22\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_21\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_20\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_19\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_18\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_17\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_16\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_15\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_14\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_13\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_12\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_11\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_10\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_9\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_8\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_7\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_6\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_5\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_4\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_3\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_2\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_89
	Net_83
	Net_82
	\Right_Eyeball:Net_113\
	\Right_Eyeball:Net_107\
	\Right_Eyeball:Net_114\
	\Left_Eyeball:PWMUDB:km_run\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode2_2\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode2_1\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode2_0\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode1_2\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode1_1\
	\Left_Eyeball:PWMUDB:ctrl_cmpmode1_0\
	\Left_Eyeball:PWMUDB:capt_rising\
	\Left_Eyeball:PWMUDB:capt_falling\
	\Left_Eyeball:PWMUDB:trig_rise\
	\Left_Eyeball:PWMUDB:trig_fall\
	\Left_Eyeball:PWMUDB:sc_kill\
	\Left_Eyeball:PWMUDB:min_kill\
	\Left_Eyeball:PWMUDB:km_tc\
	\Left_Eyeball:PWMUDB:db_tc\
	\Left_Eyeball:PWMUDB:dith_sel\
	\Left_Eyeball:Net_101\
	\Left_Eyeball:Net_96\
	\Left_Eyeball:PWMUDB:MODULE_2:b_31\
	\Left_Eyeball:PWMUDB:MODULE_2:b_30\
	\Left_Eyeball:PWMUDB:MODULE_2:b_29\
	\Left_Eyeball:PWMUDB:MODULE_2:b_28\
	\Left_Eyeball:PWMUDB:MODULE_2:b_27\
	\Left_Eyeball:PWMUDB:MODULE_2:b_26\
	\Left_Eyeball:PWMUDB:MODULE_2:b_25\
	\Left_Eyeball:PWMUDB:MODULE_2:b_24\
	\Left_Eyeball:PWMUDB:MODULE_2:b_23\
	\Left_Eyeball:PWMUDB:MODULE_2:b_22\
	\Left_Eyeball:PWMUDB:MODULE_2:b_21\
	\Left_Eyeball:PWMUDB:MODULE_2:b_20\
	\Left_Eyeball:PWMUDB:MODULE_2:b_19\
	\Left_Eyeball:PWMUDB:MODULE_2:b_18\
	\Left_Eyeball:PWMUDB:MODULE_2:b_17\
	\Left_Eyeball:PWMUDB:MODULE_2:b_16\
	\Left_Eyeball:PWMUDB:MODULE_2:b_15\
	\Left_Eyeball:PWMUDB:MODULE_2:b_14\
	\Left_Eyeball:PWMUDB:MODULE_2:b_13\
	\Left_Eyeball:PWMUDB:MODULE_2:b_12\
	\Left_Eyeball:PWMUDB:MODULE_2:b_11\
	\Left_Eyeball:PWMUDB:MODULE_2:b_10\
	\Left_Eyeball:PWMUDB:MODULE_2:b_9\
	\Left_Eyeball:PWMUDB:MODULE_2:b_8\
	\Left_Eyeball:PWMUDB:MODULE_2:b_7\
	\Left_Eyeball:PWMUDB:MODULE_2:b_6\
	\Left_Eyeball:PWMUDB:MODULE_2:b_5\
	\Left_Eyeball:PWMUDB:MODULE_2:b_4\
	\Left_Eyeball:PWMUDB:MODULE_2:b_3\
	\Left_Eyeball:PWMUDB:MODULE_2:b_2\
	\Left_Eyeball:PWMUDB:MODULE_2:b_1\
	\Left_Eyeball:PWMUDB:MODULE_2:b_0\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_31\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_30\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_29\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_28\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_27\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_26\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_25\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_24\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_31\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_30\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_29\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_28\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_27\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_26\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_25\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_24\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_23\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_22\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_21\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_20\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_19\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_18\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_17\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_16\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_15\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_14\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_13\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_12\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_11\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_10\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_9\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_8\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_7\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_6\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_5\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_4\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_3\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_2\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_1\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:b_0\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_31\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_30\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_29\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_28\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_27\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_26\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_25\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_24\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_23\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_22\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_21\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_20\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_19\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_18\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_17\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_16\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_15\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_14\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_13\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_12\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_11\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_10\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_9\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_8\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_7\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_6\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_5\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_4\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_3\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_2\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2672
	Net_2666
	Net_2665
	\Left_Eyeball:Net_113\
	\Left_Eyeball:Net_107\
	\Left_Eyeball:Net_114\
	\Right_Eyebrow:PWMUDB:km_run\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_2\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_1\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode2_0\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_2\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_1\
	\Right_Eyebrow:PWMUDB:ctrl_cmpmode1_0\
	\Right_Eyebrow:PWMUDB:capt_rising\
	\Right_Eyebrow:PWMUDB:capt_falling\
	\Right_Eyebrow:PWMUDB:trig_rise\
	\Right_Eyebrow:PWMUDB:trig_fall\
	\Right_Eyebrow:PWMUDB:sc_kill\
	\Right_Eyebrow:PWMUDB:min_kill\
	\Right_Eyebrow:PWMUDB:km_tc\
	\Right_Eyebrow:PWMUDB:db_tc\
	\Right_Eyebrow:PWMUDB:dith_sel\
	\Right_Eyebrow:Net_101\
	\Right_Eyebrow:Net_96\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_31\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_30\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_29\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_28\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_27\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_26\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_25\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_24\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_23\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_22\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_21\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_20\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_19\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_18\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_17\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_16\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_15\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_14\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_13\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_12\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_11\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_10\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_9\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_8\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_7\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_6\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_5\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_4\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_3\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_2\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_1\
	\Right_Eyebrow:PWMUDB:MODULE_3:b_0\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_31\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_30\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_29\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_28\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_27\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_26\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_25\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_24\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_31\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_30\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_29\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_28\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_27\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_26\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_25\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_24\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_23\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_22\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_21\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_20\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_19\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_18\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_17\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_16\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_15\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_14\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_13\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_12\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_11\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_10\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_9\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_8\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_7\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_6\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_5\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_4\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_3\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_2\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_1\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:b_0\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_31\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_30\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_29\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_28\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_27\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_26\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_25\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_24\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_23\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_22\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_21\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_20\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_19\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_18\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_17\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_16\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_15\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_14\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_13\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_12\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_11\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_10\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_9\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_8\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_7\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_6\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_5\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_4\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_3\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_2\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_230
	Net_224
	Net_2675
	\Right_Eyebrow:Net_113\
	\Right_Eyebrow:Net_107\
	\Right_Eyebrow:Net_114\
	\Left_Eyebrow:PWMUDB:km_run\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_2\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_1\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode2_0\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_2\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_1\
	\Left_Eyebrow:PWMUDB:ctrl_cmpmode1_0\
	\Left_Eyebrow:PWMUDB:capt_rising\
	\Left_Eyebrow:PWMUDB:capt_falling\
	\Left_Eyebrow:PWMUDB:trig_rise\
	\Left_Eyebrow:PWMUDB:trig_fall\
	\Left_Eyebrow:PWMUDB:sc_kill\
	\Left_Eyebrow:PWMUDB:min_kill\
	\Left_Eyebrow:PWMUDB:km_tc\
	\Left_Eyebrow:PWMUDB:db_tc\
	\Left_Eyebrow:PWMUDB:dith_sel\
	\Left_Eyebrow:Net_101\
	\Left_Eyebrow:Net_96\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_31\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_30\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_29\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_28\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_27\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_26\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_25\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_24\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_23\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_22\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_21\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_20\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_19\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_18\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_17\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_16\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_15\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_14\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_13\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_12\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_11\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_10\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_9\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_8\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_7\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_6\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_5\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_4\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_3\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_2\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_1\
	\Left_Eyebrow:PWMUDB:MODULE_4:b_0\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_31\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_30\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_29\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_28\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_27\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_26\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_25\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_24\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_31\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_30\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_29\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_28\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_27\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_26\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_25\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_24\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_23\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_22\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_21\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_20\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_19\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_18\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_17\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_16\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_15\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_14\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_13\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_12\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_11\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_10\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_9\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_8\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_7\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_6\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_5\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_4\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_3\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_2\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_1\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:b_0\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_31\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_30\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_29\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_28\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_27\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_26\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_25\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_24\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_23\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_22\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_21\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_20\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_19\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_18\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_17\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_16\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_15\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_14\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_13\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_12\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_11\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_10\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_9\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_8\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_7\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_6\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_5\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_4\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_3\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_2\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_290
	Net_284
	Net_2676
	\Left_Eyebrow:Net_113\
	\Left_Eyebrow:Net_107\
	\Left_Eyebrow:Net_114\
	\NeckHandle:PWMUDB:km_run\
	\NeckHandle:PWMUDB:ctrl_cmpmode2_2\
	\NeckHandle:PWMUDB:ctrl_cmpmode2_1\
	\NeckHandle:PWMUDB:ctrl_cmpmode2_0\
	\NeckHandle:PWMUDB:ctrl_cmpmode1_2\
	\NeckHandle:PWMUDB:ctrl_cmpmode1_1\
	\NeckHandle:PWMUDB:ctrl_cmpmode1_0\
	\NeckHandle:PWMUDB:capt_rising\
	\NeckHandle:PWMUDB:capt_falling\
	\NeckHandle:PWMUDB:trig_rise\
	\NeckHandle:PWMUDB:trig_fall\
	\NeckHandle:PWMUDB:sc_kill\
	\NeckHandle:PWMUDB:min_kill\
	\NeckHandle:PWMUDB:km_tc\
	\NeckHandle:PWMUDB:db_tc\
	\NeckHandle:PWMUDB:dith_sel\
	\NeckHandle:Net_101\
	\NeckHandle:Net_96\
	\NeckHandle:PWMUDB:MODULE_5:b_31\
	\NeckHandle:PWMUDB:MODULE_5:b_30\
	\NeckHandle:PWMUDB:MODULE_5:b_29\
	\NeckHandle:PWMUDB:MODULE_5:b_28\
	\NeckHandle:PWMUDB:MODULE_5:b_27\
	\NeckHandle:PWMUDB:MODULE_5:b_26\
	\NeckHandle:PWMUDB:MODULE_5:b_25\
	\NeckHandle:PWMUDB:MODULE_5:b_24\
	\NeckHandle:PWMUDB:MODULE_5:b_23\
	\NeckHandle:PWMUDB:MODULE_5:b_22\
	\NeckHandle:PWMUDB:MODULE_5:b_21\
	\NeckHandle:PWMUDB:MODULE_5:b_20\
	\NeckHandle:PWMUDB:MODULE_5:b_19\
	\NeckHandle:PWMUDB:MODULE_5:b_18\
	\NeckHandle:PWMUDB:MODULE_5:b_17\
	\NeckHandle:PWMUDB:MODULE_5:b_16\
	\NeckHandle:PWMUDB:MODULE_5:b_15\
	\NeckHandle:PWMUDB:MODULE_5:b_14\
	\NeckHandle:PWMUDB:MODULE_5:b_13\
	\NeckHandle:PWMUDB:MODULE_5:b_12\
	\NeckHandle:PWMUDB:MODULE_5:b_11\
	\NeckHandle:PWMUDB:MODULE_5:b_10\
	\NeckHandle:PWMUDB:MODULE_5:b_9\
	\NeckHandle:PWMUDB:MODULE_5:b_8\
	\NeckHandle:PWMUDB:MODULE_5:b_7\
	\NeckHandle:PWMUDB:MODULE_5:b_6\
	\NeckHandle:PWMUDB:MODULE_5:b_5\
	\NeckHandle:PWMUDB:MODULE_5:b_4\
	\NeckHandle:PWMUDB:MODULE_5:b_3\
	\NeckHandle:PWMUDB:MODULE_5:b_2\
	\NeckHandle:PWMUDB:MODULE_5:b_1\
	\NeckHandle:PWMUDB:MODULE_5:b_0\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_31\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_30\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_29\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_28\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_27\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_26\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_25\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:a_24\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_31\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_30\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_29\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_28\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_27\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_26\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_25\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_24\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_23\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_22\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_21\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_20\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_19\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_18\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_17\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_16\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_15\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_14\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_13\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_12\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_11\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_10\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_9\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_8\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_7\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_6\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_5\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_4\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_3\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_2\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_1\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:b_0\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_31\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_30\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_29\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_28\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_27\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_26\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_25\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_24\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_23\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_22\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_21\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_20\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_19\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_18\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_17\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_16\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_15\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_14\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_13\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_12\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_11\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_10\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_9\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_8\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_7\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_6\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_5\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_4\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_3\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_2\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_351
	Net_345
	Net_2677
	\NeckHandle:Net_113\
	\NeckHandle:Net_107\
	\NeckHandle:Net_114\
	\Upper_Lips:PWMUDB:km_run\
	\Upper_Lips:PWMUDB:ctrl_cmpmode2_2\
	\Upper_Lips:PWMUDB:ctrl_cmpmode2_1\
	\Upper_Lips:PWMUDB:ctrl_cmpmode2_0\
	\Upper_Lips:PWMUDB:ctrl_cmpmode1_2\
	\Upper_Lips:PWMUDB:ctrl_cmpmode1_1\
	\Upper_Lips:PWMUDB:ctrl_cmpmode1_0\
	\Upper_Lips:PWMUDB:capt_rising\
	\Upper_Lips:PWMUDB:capt_falling\
	\Upper_Lips:PWMUDB:trig_rise\
	\Upper_Lips:PWMUDB:trig_fall\
	\Upper_Lips:PWMUDB:sc_kill\
	\Upper_Lips:PWMUDB:min_kill\
	\Upper_Lips:PWMUDB:km_tc\
	\Upper_Lips:PWMUDB:db_tc\
	\Upper_Lips:PWMUDB:dith_sel\
	\Upper_Lips:Net_101\
	\Upper_Lips:Net_96\
	\Upper_Lips:PWMUDB:MODULE_6:b_31\
	\Upper_Lips:PWMUDB:MODULE_6:b_30\
	\Upper_Lips:PWMUDB:MODULE_6:b_29\
	\Upper_Lips:PWMUDB:MODULE_6:b_28\
	\Upper_Lips:PWMUDB:MODULE_6:b_27\
	\Upper_Lips:PWMUDB:MODULE_6:b_26\
	\Upper_Lips:PWMUDB:MODULE_6:b_25\
	\Upper_Lips:PWMUDB:MODULE_6:b_24\
	\Upper_Lips:PWMUDB:MODULE_6:b_23\
	\Upper_Lips:PWMUDB:MODULE_6:b_22\
	\Upper_Lips:PWMUDB:MODULE_6:b_21\
	\Upper_Lips:PWMUDB:MODULE_6:b_20\
	\Upper_Lips:PWMUDB:MODULE_6:b_19\
	\Upper_Lips:PWMUDB:MODULE_6:b_18\
	\Upper_Lips:PWMUDB:MODULE_6:b_17\
	\Upper_Lips:PWMUDB:MODULE_6:b_16\
	\Upper_Lips:PWMUDB:MODULE_6:b_15\
	\Upper_Lips:PWMUDB:MODULE_6:b_14\
	\Upper_Lips:PWMUDB:MODULE_6:b_13\
	\Upper_Lips:PWMUDB:MODULE_6:b_12\
	\Upper_Lips:PWMUDB:MODULE_6:b_11\
	\Upper_Lips:PWMUDB:MODULE_6:b_10\
	\Upper_Lips:PWMUDB:MODULE_6:b_9\
	\Upper_Lips:PWMUDB:MODULE_6:b_8\
	\Upper_Lips:PWMUDB:MODULE_6:b_7\
	\Upper_Lips:PWMUDB:MODULE_6:b_6\
	\Upper_Lips:PWMUDB:MODULE_6:b_5\
	\Upper_Lips:PWMUDB:MODULE_6:b_4\
	\Upper_Lips:PWMUDB:MODULE_6:b_3\
	\Upper_Lips:PWMUDB:MODULE_6:b_2\
	\Upper_Lips:PWMUDB:MODULE_6:b_1\
	\Upper_Lips:PWMUDB:MODULE_6:b_0\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_31\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_30\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_29\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_28\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_27\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_26\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_25\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_24\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_31\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_30\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_29\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_28\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_27\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_26\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_25\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_24\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_23\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_22\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_21\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_20\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_19\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_18\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_17\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_16\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_15\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_14\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_13\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_12\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_11\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_10\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_9\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_8\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_7\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_6\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_5\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_4\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_3\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_2\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_1\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:b_0\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_31\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_30\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_29\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_28\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_27\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_26\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_25\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_24\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_23\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_22\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_21\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_20\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_19\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_18\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_17\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_16\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_15\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_14\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_13\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_12\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_11\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_10\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_9\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_8\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_7\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_6\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_5\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_4\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_3\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_2\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_384
	Net_378
	Net_2678
	\Upper_Lips:Net_113\
	\Upper_Lips:Net_107\
	\Upper_Lips:Net_114\
	\Lower_Lips:PWMUDB:km_run\
	\Lower_Lips:PWMUDB:ctrl_cmpmode2_2\
	\Lower_Lips:PWMUDB:ctrl_cmpmode2_1\
	\Lower_Lips:PWMUDB:ctrl_cmpmode2_0\
	\Lower_Lips:PWMUDB:ctrl_cmpmode1_2\
	\Lower_Lips:PWMUDB:ctrl_cmpmode1_1\
	\Lower_Lips:PWMUDB:ctrl_cmpmode1_0\
	\Lower_Lips:PWMUDB:capt_rising\
	\Lower_Lips:PWMUDB:capt_falling\
	\Lower_Lips:PWMUDB:trig_rise\
	\Lower_Lips:PWMUDB:trig_fall\
	\Lower_Lips:PWMUDB:sc_kill\
	\Lower_Lips:PWMUDB:min_kill\
	\Lower_Lips:PWMUDB:km_tc\
	\Lower_Lips:PWMUDB:db_tc\
	\Lower_Lips:PWMUDB:dith_sel\
	\Lower_Lips:Net_101\
	\Lower_Lips:Net_96\
	\Lower_Lips:PWMUDB:MODULE_7:b_31\
	\Lower_Lips:PWMUDB:MODULE_7:b_30\
	\Lower_Lips:PWMUDB:MODULE_7:b_29\
	\Lower_Lips:PWMUDB:MODULE_7:b_28\
	\Lower_Lips:PWMUDB:MODULE_7:b_27\
	\Lower_Lips:PWMUDB:MODULE_7:b_26\
	\Lower_Lips:PWMUDB:MODULE_7:b_25\
	\Lower_Lips:PWMUDB:MODULE_7:b_24\
	\Lower_Lips:PWMUDB:MODULE_7:b_23\
	\Lower_Lips:PWMUDB:MODULE_7:b_22\
	\Lower_Lips:PWMUDB:MODULE_7:b_21\
	\Lower_Lips:PWMUDB:MODULE_7:b_20\
	\Lower_Lips:PWMUDB:MODULE_7:b_19\
	\Lower_Lips:PWMUDB:MODULE_7:b_18\
	\Lower_Lips:PWMUDB:MODULE_7:b_17\
	\Lower_Lips:PWMUDB:MODULE_7:b_16\
	\Lower_Lips:PWMUDB:MODULE_7:b_15\
	\Lower_Lips:PWMUDB:MODULE_7:b_14\
	\Lower_Lips:PWMUDB:MODULE_7:b_13\
	\Lower_Lips:PWMUDB:MODULE_7:b_12\
	\Lower_Lips:PWMUDB:MODULE_7:b_11\
	\Lower_Lips:PWMUDB:MODULE_7:b_10\
	\Lower_Lips:PWMUDB:MODULE_7:b_9\
	\Lower_Lips:PWMUDB:MODULE_7:b_8\
	\Lower_Lips:PWMUDB:MODULE_7:b_7\
	\Lower_Lips:PWMUDB:MODULE_7:b_6\
	\Lower_Lips:PWMUDB:MODULE_7:b_5\
	\Lower_Lips:PWMUDB:MODULE_7:b_4\
	\Lower_Lips:PWMUDB:MODULE_7:b_3\
	\Lower_Lips:PWMUDB:MODULE_7:b_2\
	\Lower_Lips:PWMUDB:MODULE_7:b_1\
	\Lower_Lips:PWMUDB:MODULE_7:b_0\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_31\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_30\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_29\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_28\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_27\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_26\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_25\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_24\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_31\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_30\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_29\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_28\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_27\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_26\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_25\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_24\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_23\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_22\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_21\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_20\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_19\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_18\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_17\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_16\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_15\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_14\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_13\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_12\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_11\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_10\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_9\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_8\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_7\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_6\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_5\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_4\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_3\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_2\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_1\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:b_0\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_31\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_30\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_29\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_28\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_27\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_26\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_25\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_24\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_23\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_22\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_21\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_20\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_19\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_18\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_17\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_16\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_15\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_14\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_13\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_12\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_11\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_10\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_9\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_8\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_7\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_6\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_5\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_4\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_3\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_2\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_417
	Net_411
	Net_2679
	\Lower_Lips:Net_113\
	\Lower_Lips:Net_107\
	\Lower_Lips:Net_114\
	\Eye_Rod:PWMUDB:km_run\
	\Eye_Rod:PWMUDB:ctrl_cmpmode2_2\
	\Eye_Rod:PWMUDB:ctrl_cmpmode2_1\
	\Eye_Rod:PWMUDB:ctrl_cmpmode2_0\
	\Eye_Rod:PWMUDB:ctrl_cmpmode1_2\
	\Eye_Rod:PWMUDB:ctrl_cmpmode1_1\
	\Eye_Rod:PWMUDB:ctrl_cmpmode1_0\
	\Eye_Rod:PWMUDB:capt_rising\
	\Eye_Rod:PWMUDB:capt_falling\
	\Eye_Rod:PWMUDB:trig_rise\
	\Eye_Rod:PWMUDB:trig_fall\
	\Eye_Rod:PWMUDB:sc_kill\
	\Eye_Rod:PWMUDB:min_kill\
	\Eye_Rod:PWMUDB:km_tc\
	\Eye_Rod:PWMUDB:db_tc\
	\Eye_Rod:PWMUDB:dith_sel\
	\Eye_Rod:Net_101\
	\Eye_Rod:Net_96\
	\Eye_Rod:PWMUDB:MODULE_8:b_31\
	\Eye_Rod:PWMUDB:MODULE_8:b_30\
	\Eye_Rod:PWMUDB:MODULE_8:b_29\
	\Eye_Rod:PWMUDB:MODULE_8:b_28\
	\Eye_Rod:PWMUDB:MODULE_8:b_27\
	\Eye_Rod:PWMUDB:MODULE_8:b_26\
	\Eye_Rod:PWMUDB:MODULE_8:b_25\
	\Eye_Rod:PWMUDB:MODULE_8:b_24\
	\Eye_Rod:PWMUDB:MODULE_8:b_23\
	\Eye_Rod:PWMUDB:MODULE_8:b_22\
	\Eye_Rod:PWMUDB:MODULE_8:b_21\
	\Eye_Rod:PWMUDB:MODULE_8:b_20\
	\Eye_Rod:PWMUDB:MODULE_8:b_19\
	\Eye_Rod:PWMUDB:MODULE_8:b_18\
	\Eye_Rod:PWMUDB:MODULE_8:b_17\
	\Eye_Rod:PWMUDB:MODULE_8:b_16\
	\Eye_Rod:PWMUDB:MODULE_8:b_15\
	\Eye_Rod:PWMUDB:MODULE_8:b_14\
	\Eye_Rod:PWMUDB:MODULE_8:b_13\
	\Eye_Rod:PWMUDB:MODULE_8:b_12\
	\Eye_Rod:PWMUDB:MODULE_8:b_11\
	\Eye_Rod:PWMUDB:MODULE_8:b_10\
	\Eye_Rod:PWMUDB:MODULE_8:b_9\
	\Eye_Rod:PWMUDB:MODULE_8:b_8\
	\Eye_Rod:PWMUDB:MODULE_8:b_7\
	\Eye_Rod:PWMUDB:MODULE_8:b_6\
	\Eye_Rod:PWMUDB:MODULE_8:b_5\
	\Eye_Rod:PWMUDB:MODULE_8:b_4\
	\Eye_Rod:PWMUDB:MODULE_8:b_3\
	\Eye_Rod:PWMUDB:MODULE_8:b_2\
	\Eye_Rod:PWMUDB:MODULE_8:b_1\
	\Eye_Rod:PWMUDB:MODULE_8:b_0\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_31\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_30\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_29\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_28\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_27\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_26\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_25\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_24\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_31\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_30\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_29\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_28\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_27\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_26\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_25\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_24\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_23\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_22\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_21\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_20\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_19\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_18\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_17\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_16\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_15\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_14\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_13\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_12\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_11\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_10\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_9\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_8\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_7\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_6\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_5\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_4\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_3\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_2\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_1\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:b_0\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_31\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_30\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_29\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_28\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_27\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_26\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_25\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_24\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_23\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_22\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_21\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_20\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_19\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_18\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_17\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_16\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_15\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_14\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_13\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_12\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_11\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_10\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_9\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_8\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_7\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_6\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_5\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_4\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_3\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_2\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_450
	Net_444
	Net_2680
	\Eye_Rod:Net_113\
	\Eye_Rod:Net_107\
	\Eye_Rod:Net_114\

    Synthesized names
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_31\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_30\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_29\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_28\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_27\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_26\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_25\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_24\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_23\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_22\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_21\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_20\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_19\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_18\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_17\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_16\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_15\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_14\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_13\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_12\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_11\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_10\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_9\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_8\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_7\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_6\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_5\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_4\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_3\
	\Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_2\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_31\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_30\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_29\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_28\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_27\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_26\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_25\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_24\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_23\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_22\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_21\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_20\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_19\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_18\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_17\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_16\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_15\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_14\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_13\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_12\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_11\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_10\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_9\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_8\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_7\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_6\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_5\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_4\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_3\
	\Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_2\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_31\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_30\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_29\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_28\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_27\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_26\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_25\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_24\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_23\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_22\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_21\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_20\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_19\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_18\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_17\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_16\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_15\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_14\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_13\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_12\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_11\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_10\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_9\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_8\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_7\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_6\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_5\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_4\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_3\
	\Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_2\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_31\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_30\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_29\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_28\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_27\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_26\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_25\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_24\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_23\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_22\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_21\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_20\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_19\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_18\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_17\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_16\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_15\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_14\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_13\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_12\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_11\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_10\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_9\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_8\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_7\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_6\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_5\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_4\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_3\
	\Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_2\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_31\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_30\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_29\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_28\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_27\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_26\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_25\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_24\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_23\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_22\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_21\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_20\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_19\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_18\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_17\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_16\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_15\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_14\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_13\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_12\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_11\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_10\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_9\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_8\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_7\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_6\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_5\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_4\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_3\
	\NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_2\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_31\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_30\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_29\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_28\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_27\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_26\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_25\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_24\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_23\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_22\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_21\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_20\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_19\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_18\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_17\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_16\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_15\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_14\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_13\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_12\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_11\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_10\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_9\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_8\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_7\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_6\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_5\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_4\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_3\
	\Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_2\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_31\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_30\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_29\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_28\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_27\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_26\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_25\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_24\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_23\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_22\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_21\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_20\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_19\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_18\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_17\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_16\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_15\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_14\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_13\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_12\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_11\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_10\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_9\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_8\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_7\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_6\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_5\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_4\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_3\
	\Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_2\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_31\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_30\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_29\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_28\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_27\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_26\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_25\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_24\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_23\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_22\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_21\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_20\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_19\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_18\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_17\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_16\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_15\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_14\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_13\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_12\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_11\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_10\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_9\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_8\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_7\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_6\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_5\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_4\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_3\
	\Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 1064 User equations/components.
Deleted 240 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Right_Eyeball:PWMUDB:hwCapture\ to zero
Aliasing \Right_Eyeball:PWMUDB:trig_out\ to one
Aliasing Net_80 to zero
Aliasing \Right_Eyeball:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:ltch_kill_reg\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:min_kill_reg\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:final_kill\ to one
Aliasing \Right_Eyeball:PWMUDB:dith_count_1\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:dith_count_0\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:status_6\ to zero
Aliasing \Right_Eyeball:PWMUDB:status_4\ to zero
Aliasing \Right_Eyeball:PWMUDB:cmp1_status_reg\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:cmp2_status_reg\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:final_kill_reg\\R\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Right_Eyeball:PWMUDB:cs_addr_0\ to \Right_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyeball:PWMUDB:pwm_temp\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Right_Eyeball_Pan_net_0 to one
Aliasing tmpOE__Right_Eyeball_Tilt_net_0 to one
Aliasing \Left_Eyeball:PWMUDB:hwCapture\ to zero
Aliasing \Left_Eyeball:PWMUDB:trig_out\ to one
Aliasing Net_811 to zero
Aliasing \Left_Eyeball:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:ltch_kill_reg\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:min_kill_reg\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:final_kill\ to one
Aliasing \Left_Eyeball:PWMUDB:dith_count_1\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:dith_count_0\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:status_6\ to zero
Aliasing \Left_Eyeball:PWMUDB:status_4\ to zero
Aliasing \Left_Eyeball:PWMUDB:cmp1_status_reg\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:cmp2_status_reg\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:final_kill_reg\\R\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Left_Eyeball:PWMUDB:cs_addr_0\ to \Left_Eyeball:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyeball:PWMUDB:pwm_temp\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Left_Eyeball_Tilt_net_0 to one
Aliasing tmpOE__Left_Eyeball_Pan_net_0 to one
Aliasing \Right_Eyebrow:PWMUDB:hwCapture\ to zero
Aliasing \Right_Eyebrow:PWMUDB:trig_out\ to one
Aliasing Net_202 to zero
Aliasing \Right_Eyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill\ to one
Aliasing \Right_Eyebrow:PWMUDB:dith_count_1\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:dith_count_0\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:status_6\ to zero
Aliasing \Right_Eyebrow:PWMUDB:status_4\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\R\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Right_Eyebrow:PWMUDB:cs_addr_0\ to \Right_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Right_Eyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Right_Eyebrow_Pan_net_0 to one
Aliasing tmpOE__Right_Eyebrow_Tilt_net_0 to one
Aliasing \Left_Eyebrow:PWMUDB:hwCapture\ to zero
Aliasing \Left_Eyebrow:PWMUDB:trig_out\ to one
Aliasing Net_273 to zero
Aliasing \Left_Eyebrow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill\ to one
Aliasing \Left_Eyebrow:PWMUDB:dith_count_1\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:dith_count_0\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:status_6\ to zero
Aliasing \Left_Eyebrow:PWMUDB:status_4\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\R\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Left_Eyebrow:PWMUDB:cs_addr_0\ to \Left_Eyebrow:PWMUDB:runmode_enable\\R\
Aliasing \Left_Eyebrow:PWMUDB:pwm_temp\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_23\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_22\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_21\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_20\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_19\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_18\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_17\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_16\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_15\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_14\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_13\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_12\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_11\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_10\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_9\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_8\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_7\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_6\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_5\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_4\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_3\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_2\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Left_Eyebrow_Pan_net_0 to one
Aliasing tmpOE__Left_Eyebrow_Tilt_net_0 to one
Aliasing \NeckHandle:PWMUDB:hwCapture\ to zero
Aliasing \NeckHandle:PWMUDB:trig_out\ to one
Aliasing Net_321 to zero
Aliasing \NeckHandle:PWMUDB:runmode_enable\\S\ to zero
Aliasing \NeckHandle:PWMUDB:ltch_kill_reg\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \NeckHandle:PWMUDB:min_kill_reg\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \NeckHandle:PWMUDB:final_kill\ to one
Aliasing \NeckHandle:PWMUDB:dith_count_1\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:dith_count_1\\S\ to zero
Aliasing \NeckHandle:PWMUDB:dith_count_0\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:dith_count_0\\S\ to zero
Aliasing \NeckHandle:PWMUDB:status_6\ to zero
Aliasing \NeckHandle:PWMUDB:status_4\ to zero
Aliasing \NeckHandle:PWMUDB:cmp1_status_reg\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \NeckHandle:PWMUDB:cmp2_status_reg\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \NeckHandle:PWMUDB:final_kill_reg\\R\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \NeckHandle:PWMUDB:cs_addr_0\ to \NeckHandle:PWMUDB:runmode_enable\\R\
Aliasing \NeckHandle:PWMUDB:pwm_temp\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_23\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_22\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_21\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_20\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_19\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_18\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_17\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_16\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_15\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_14\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_13\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_12\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_11\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_10\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_9\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_8\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_7\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_6\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_5\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_4\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_3\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_2\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__NeckHandle_Right_net_0 to one
Aliasing tmpOE__NeckHandle_Left_net_0 to one
Aliasing \Upper_Lips:PWMUDB:hwCapture\ to zero
Aliasing \Upper_Lips:PWMUDB:trig_out\ to one
Aliasing Net_354 to zero
Aliasing \Upper_Lips:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:ltch_kill_reg\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:min_kill_reg\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:final_kill\ to one
Aliasing \Upper_Lips:PWMUDB:dith_count_1\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:dith_count_0\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:status_6\ to zero
Aliasing \Upper_Lips:PWMUDB:status_4\ to zero
Aliasing \Upper_Lips:PWMUDB:cmp1_status_reg\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:cmp2_status_reg\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:final_kill_reg\\R\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Upper_Lips:PWMUDB:cs_addr_0\ to \Upper_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Upper_Lips:PWMUDB:pwm_temp\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing tmpOE__Upper_Lips_Left_net_0 to one
Aliasing tmpOE__Upper_Lips_Right_net_0 to one
Aliasing Net_387 to zero
Aliasing tmpOE__Lower_Lips_Left_net_0 to one
Aliasing tmpOE__Lower_Lips_Right_net_0 to one
Aliasing \Lower_Lips:PWMUDB:hwCapture\ to zero
Aliasing \Lower_Lips:PWMUDB:trig_out\ to one
Aliasing \Lower_Lips:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:ltch_kill_reg\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:min_kill_reg\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:final_kill\ to one
Aliasing \Lower_Lips:PWMUDB:dith_count_1\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:dith_count_0\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:status_6\ to zero
Aliasing \Lower_Lips:PWMUDB:status_4\ to zero
Aliasing \Lower_Lips:PWMUDB:cmp1_status_reg\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:cmp2_status_reg\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:final_kill_reg\\R\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Lower_Lips:PWMUDB:cs_addr_0\ to \Lower_Lips:PWMUDB:runmode_enable\\R\
Aliasing \Lower_Lips:PWMUDB:pwm_temp\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing Net_420 to zero
Aliasing tmpOE__Eye_Rod_1_net_0 to one
Aliasing tmpOE__Eye_Rod_2_net_0 to one
Aliasing \Eye_Rod:PWMUDB:hwCapture\ to zero
Aliasing \Eye_Rod:PWMUDB:trig_out\ to one
Aliasing \Eye_Rod:PWMUDB:runmode_enable\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:ltch_kill_reg\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:min_kill_reg\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:final_kill\ to one
Aliasing \Eye_Rod:PWMUDB:dith_count_1\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:dith_count_1\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:dith_count_0\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:dith_count_0\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:status_6\ to zero
Aliasing \Eye_Rod:PWMUDB:status_4\ to zero
Aliasing \Eye_Rod:PWMUDB:cmp1_status_reg\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:cmp2_status_reg\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:final_kill_reg\\R\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \Eye_Rod:PWMUDB:cs_addr_0\ to \Eye_Rod:PWMUDB:runmode_enable\\R\
Aliasing \Eye_Rod:PWMUDB:pwm_temp\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \Right_Eyeball:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Right_Eyeball:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_Eyeball:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_Eyeball:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Right_Eyeball:PWMUDB:tc_i_reg\\D\ to \Right_Eyeball:PWMUDB:status_2\
Aliasing \Left_Eyeball:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Left_Eyeball:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_Eyeball:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_Eyeball:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Left_Eyeball:PWMUDB:tc_i_reg\\D\ to \Left_Eyeball:PWMUDB:status_2\
Aliasing \Right_Eyebrow:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Right_Eyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \Right_Eyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Right_Eyebrow:PWMUDB:tc_i_reg\\D\ to \Right_Eyebrow:PWMUDB:status_2\
Aliasing \Left_Eyebrow:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Left_Eyebrow:PWMUDB:prevCapture\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:trig_last\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Left_Eyebrow:PWMUDB:tc_i_reg\\D\ to \Left_Eyebrow:PWMUDB:status_2\
Aliasing \NeckHandle:PWMUDB:min_kill_reg\\D\ to one
Aliasing \NeckHandle:PWMUDB:prevCapture\\D\ to zero
Aliasing \NeckHandle:PWMUDB:trig_last\\D\ to zero
Aliasing \NeckHandle:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \NeckHandle:PWMUDB:tc_i_reg\\D\ to \NeckHandle:PWMUDB:status_2\
Aliasing \Upper_Lips:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Upper_Lips:PWMUDB:prevCapture\\D\ to zero
Aliasing \Upper_Lips:PWMUDB:trig_last\\D\ to zero
Aliasing \Upper_Lips:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Upper_Lips:PWMUDB:tc_i_reg\\D\ to \Upper_Lips:PWMUDB:status_2\
Aliasing \Lower_Lips:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Lower_Lips:PWMUDB:prevCapture\\D\ to zero
Aliasing \Lower_Lips:PWMUDB:trig_last\\D\ to zero
Aliasing \Lower_Lips:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Lower_Lips:PWMUDB:tc_i_reg\\D\ to \Lower_Lips:PWMUDB:status_2\
Aliasing \Eye_Rod:PWMUDB:min_kill_reg\\D\ to one
Aliasing \Eye_Rod:PWMUDB:prevCapture\\D\ to zero
Aliasing \Eye_Rod:PWMUDB:trig_last\\D\ to zero
Aliasing \Eye_Rod:PWMUDB:ltch_kill_reg\\D\ to one
Aliasing \Eye_Rod:PWMUDB:tc_i_reg\\D\ to \Eye_Rod:PWMUDB:status_2\
Removing Lhs of wire \Right_Eyeball:PWMUDB:ctrl_enable\[16] = \Right_Eyeball:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyeball:PWMUDB:hwCapture\[26] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:hwEnable\[27] = \Right_Eyeball:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyeball:PWMUDB:trig_out\[31] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:runmode_enable\\R\[33] = zero[7]
Removing Lhs of wire Net_80[34] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:runmode_enable\\S\[35] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_enable\[36] = \Right_Eyeball:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Right_Eyeball:PWMUDB:ltch_kill_reg\\R\[40] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:ltch_kill_reg\\S\[41] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:min_kill_reg\\R\[42] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:min_kill_reg\\S\[43] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_kill\[46] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_1\[50] = \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_1\[338]
Removing Lhs of wire \Right_Eyeball:PWMUDB:add_vi_vv_MODGEN_1_0\[52] = \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_0\[339]
Removing Lhs of wire \Right_Eyeball:PWMUDB:dith_count_1\\R\[53] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:dith_count_1\\S\[54] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:dith_count_0\\R\[55] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:dith_count_0\\S\[56] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:status_6\[59] = zero[7]
Removing Rhs of wire \Right_Eyeball:PWMUDB:status_5\[60] = \Right_Eyeball:PWMUDB:final_kill_reg\[75]
Removing Lhs of wire \Right_Eyeball:PWMUDB:status_4\[61] = zero[7]
Removing Rhs of wire \Right_Eyeball:PWMUDB:status_3\[62] = \Right_Eyeball:PWMUDB:fifo_full\[82]
Removing Rhs of wire \Right_Eyeball:PWMUDB:status_1\[64] = \Right_Eyeball:PWMUDB:cmp2_status_reg\[74]
Removing Rhs of wire \Right_Eyeball:PWMUDB:status_0\[65] = \Right_Eyeball:PWMUDB:cmp1_status_reg\[73]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp1_status_reg\\R\[76] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp1_status_reg\\S\[77] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp2_status_reg\\R\[78] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp2_status_reg\\S\[79] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_kill_reg\\R\[80] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_kill_reg\\S\[81] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cs_addr_2\[83] = \Right_Eyeball:PWMUDB:tc_i\[38]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cs_addr_1\[84] = \Right_Eyeball:PWMUDB:runmode_enable\[32]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cs_addr_0\[85] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:compare1\[166] = \Right_Eyeball:PWMUDB:cmp1_less\[137]
Removing Lhs of wire \Right_Eyeball:PWMUDB:compare2\[167] = \Right_Eyeball:PWMUDB:cmp2_less\[140]
Removing Rhs of wire Net_32[177] = \Right_Eyeball:PWMUDB:pwm1_i_reg\[170]
Removing Rhs of wire Net_46[178] = \Right_Eyeball:PWMUDB:pwm2_i_reg\[172]
Removing Lhs of wire \Right_Eyeball:PWMUDB:pwm_temp\[179] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_23\[220] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_22\[221] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_21\[222] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_20\[223] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_19\[224] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_18\[225] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_17\[226] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_16\[227] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_15\[228] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_14\[229] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_13\[230] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_12\[231] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_11\[232] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_10\[233] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_9\[234] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_8\[235] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_7\[236] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_6\[237] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_5\[238] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_4\[239] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_3\[240] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_2\[241] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_1\[242] = \Right_Eyeball:PWMUDB:MODIN1_1\[243]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODIN1_1\[243] = \Right_Eyeball:PWMUDB:dith_count_1\[49]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:a_0\[244] = \Right_Eyeball:PWMUDB:MODIN1_0\[245]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODIN1_0\[245] = \Right_Eyeball:PWMUDB:dith_count_0\[51]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[377] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[378] = one[4]
Removing Lhs of wire tmpOE__Right_Eyeball_Pan_net_0[386] = one[4]
Removing Lhs of wire tmpOE__Right_Eyeball_Tilt_net_0[392] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:ctrl_enable\[412] = \Left_Eyeball:PWMUDB:control_7\[404]
Removing Lhs of wire \Left_Eyeball:PWMUDB:hwCapture\[422] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:hwEnable\[423] = \Left_Eyeball:PWMUDB:control_7\[404]
Removing Lhs of wire \Left_Eyeball:PWMUDB:trig_out\[427] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:runmode_enable\\R\[429] = zero[7]
Removing Lhs of wire Net_811[430] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:runmode_enable\\S\[431] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_enable\[432] = \Left_Eyeball:PWMUDB:runmode_enable\[428]
Removing Lhs of wire \Left_Eyeball:PWMUDB:ltch_kill_reg\\R\[436] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:ltch_kill_reg\\S\[437] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:min_kill_reg\\R\[438] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:min_kill_reg\\S\[439] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_kill\[442] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_1\[446] = \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_1\[734]
Removing Lhs of wire \Left_Eyeball:PWMUDB:add_vi_vv_MODGEN_2_0\[448] = \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_0\[735]
Removing Lhs of wire \Left_Eyeball:PWMUDB:dith_count_1\\R\[449] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:dith_count_1\\S\[450] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:dith_count_0\\R\[451] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:dith_count_0\\S\[452] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:status_6\[455] = zero[7]
Removing Rhs of wire \Left_Eyeball:PWMUDB:status_5\[456] = \Left_Eyeball:PWMUDB:final_kill_reg\[471]
Removing Lhs of wire \Left_Eyeball:PWMUDB:status_4\[457] = zero[7]
Removing Rhs of wire \Left_Eyeball:PWMUDB:status_3\[458] = \Left_Eyeball:PWMUDB:fifo_full\[478]
Removing Rhs of wire \Left_Eyeball:PWMUDB:status_1\[460] = \Left_Eyeball:PWMUDB:cmp2_status_reg\[470]
Removing Rhs of wire \Left_Eyeball:PWMUDB:status_0\[461] = \Left_Eyeball:PWMUDB:cmp1_status_reg\[469]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp1_status_reg\\R\[472] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp1_status_reg\\S\[473] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp2_status_reg\\R\[474] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp2_status_reg\\S\[475] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_kill_reg\\R\[476] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_kill_reg\\S\[477] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cs_addr_2\[479] = \Left_Eyeball:PWMUDB:tc_i\[434]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cs_addr_1\[480] = \Left_Eyeball:PWMUDB:runmode_enable\[428]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cs_addr_0\[481] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:compare1\[562] = \Left_Eyeball:PWMUDB:cmp1_less\[533]
Removing Lhs of wire \Left_Eyeball:PWMUDB:compare2\[563] = \Left_Eyeball:PWMUDB:cmp2_less\[536]
Removing Rhs of wire Net_2454[573] = \Left_Eyeball:PWMUDB:pwm1_i_reg\[566]
Removing Rhs of wire Net_2489[574] = \Left_Eyeball:PWMUDB:pwm2_i_reg\[568]
Removing Lhs of wire \Left_Eyeball:PWMUDB:pwm_temp\[575] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_23\[616] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_22\[617] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_21\[618] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_20\[619] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_19\[620] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_18\[621] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_17\[622] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_16\[623] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_15\[624] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_14\[625] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_13\[626] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_12\[627] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_11\[628] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_10\[629] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_9\[630] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_8\[631] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_7\[632] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_6\[633] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_5\[634] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_4\[635] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_3\[636] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_2\[637] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_1\[638] = \Left_Eyeball:PWMUDB:MODIN2_1\[639]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODIN2_1\[639] = \Left_Eyeball:PWMUDB:dith_count_1\[445]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:a_0\[640] = \Left_Eyeball:PWMUDB:MODIN2_0\[641]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODIN2_0\[641] = \Left_Eyeball:PWMUDB:dith_count_0\[447]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[773] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[774] = one[4]
Removing Lhs of wire tmpOE__Left_Eyeball_Tilt_net_0[782] = one[4]
Removing Lhs of wire tmpOE__Left_Eyeball_Pan_net_0[788] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ctrl_enable\[808] = \Right_Eyebrow:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:hwCapture\[818] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:hwEnable\[819] = \Right_Eyebrow:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:trig_out\[823] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\R\[825] = zero[7]
Removing Lhs of wire Net_202[826] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\S\[827] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_enable\[828] = \Right_Eyebrow:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\R\[832] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\S\[833] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\R\[834] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\S\[835] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill\[838] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_1\[842] = \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_1\[1130]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:add_vi_vv_MODGEN_3_0\[844] = \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_0\[1131]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_1\\R\[845] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_1\\S\[846] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_0\\R\[847] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:dith_count_0\\S\[848] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:status_6\[851] = zero[7]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_5\[852] = \Right_Eyebrow:PWMUDB:final_kill_reg\[867]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:status_4\[853] = zero[7]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_3\[854] = \Right_Eyebrow:PWMUDB:fifo_full\[874]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_1\[856] = \Right_Eyebrow:PWMUDB:cmp2_status_reg\[866]
Removing Rhs of wire \Right_Eyebrow:PWMUDB:status_0\[857] = \Right_Eyebrow:PWMUDB:cmp1_status_reg\[865]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\R\[868] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\S\[869] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\R\[870] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\S\[871] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\R\[872] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\S\[873] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_2\[875] = \Right_Eyebrow:PWMUDB:tc_i\[830]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_1\[876] = \Right_Eyebrow:PWMUDB:runmode_enable\[824]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cs_addr_0\[877] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:compare1\[958] = \Right_Eyebrow:PWMUDB:cmp1_less\[929]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:compare2\[959] = \Right_Eyebrow:PWMUDB:cmp2_less\[932]
Removing Rhs of wire Net_203[969] = \Right_Eyebrow:PWMUDB:pwm1_i_reg\[962]
Removing Rhs of wire Net_2328[970] = \Right_Eyebrow:PWMUDB:pwm2_i_reg\[964]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_temp\[971] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_23\[1012] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_22\[1013] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_21\[1014] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_20\[1015] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_19\[1016] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_18\[1017] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_17\[1018] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_16\[1019] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_15\[1020] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_14\[1021] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_13\[1022] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_12\[1023] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_11\[1024] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_10\[1025] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_9\[1026] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_8\[1027] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_7\[1028] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_6\[1029] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_5\[1030] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_4\[1031] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_3\[1032] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_2\[1033] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_1\[1034] = \Right_Eyebrow:PWMUDB:MODIN3_1\[1035]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODIN3_1\[1035] = \Right_Eyebrow:PWMUDB:dith_count_1\[841]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:a_0\[1036] = \Right_Eyebrow:PWMUDB:MODIN3_0\[1037]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODIN3_0\[1037] = \Right_Eyebrow:PWMUDB:dith_count_0\[843]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1169] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1170] = one[4]
Removing Lhs of wire tmpOE__Right_Eyebrow_Pan_net_0[1178] = one[4]
Removing Lhs of wire tmpOE__Right_Eyebrow_Tilt_net_0[1184] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ctrl_enable\[1204] = \Left_Eyebrow:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:hwCapture\[1214] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:hwEnable\[1215] = \Left_Eyebrow:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:trig_out\[1219] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\R\[1221] = zero[7]
Removing Lhs of wire Net_273[1222] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\S\[1223] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_enable\[1224] = \Left_Eyebrow:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\R\[1228] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\S\[1229] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\R\[1230] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\S\[1231] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill\[1234] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_1\[1238] = \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_1\[1526]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:add_vi_vv_MODGEN_4_0\[1240] = \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_0\[1527]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_1\\R\[1241] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_1\\S\[1242] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_0\\R\[1243] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:dith_count_0\\S\[1244] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:status_6\[1247] = zero[7]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_5\[1248] = \Left_Eyebrow:PWMUDB:final_kill_reg\[1263]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:status_4\[1249] = zero[7]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_3\[1250] = \Left_Eyebrow:PWMUDB:fifo_full\[1270]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_1\[1252] = \Left_Eyebrow:PWMUDB:cmp2_status_reg\[1262]
Removing Rhs of wire \Left_Eyebrow:PWMUDB:status_0\[1253] = \Left_Eyebrow:PWMUDB:cmp1_status_reg\[1261]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\R\[1264] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\S\[1265] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\R\[1266] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\S\[1267] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\R\[1268] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\S\[1269] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_2\[1271] = \Left_Eyebrow:PWMUDB:tc_i\[1226]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_1\[1272] = \Left_Eyebrow:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cs_addr_0\[1273] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:compare1\[1354] = \Left_Eyebrow:PWMUDB:cmp1_less\[1325]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:compare2\[1355] = \Left_Eyebrow:PWMUDB:cmp2_less\[1328]
Removing Rhs of wire Net_274[1365] = \Left_Eyebrow:PWMUDB:pwm1_i_reg\[1358]
Removing Rhs of wire Net_2197[1366] = \Left_Eyebrow:PWMUDB:pwm2_i_reg\[1360]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_temp\[1367] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_23\[1408] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_22\[1409] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_21\[1410] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_20\[1411] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_19\[1412] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_18\[1413] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_17\[1414] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_16\[1415] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_15\[1416] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_14\[1417] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_13\[1418] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_12\[1419] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_11\[1420] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_10\[1421] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_9\[1422] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_8\[1423] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_7\[1424] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_6\[1425] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_5\[1426] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_4\[1427] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_3\[1428] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_2\[1429] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_1\[1430] = \Left_Eyebrow:PWMUDB:MODIN4_1\[1431]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODIN4_1\[1431] = \Left_Eyebrow:PWMUDB:dith_count_1\[1237]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:a_0\[1432] = \Left_Eyebrow:PWMUDB:MODIN4_0\[1433]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODIN4_0\[1433] = \Left_Eyebrow:PWMUDB:dith_count_0\[1239]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[1565] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[1566] = one[4]
Removing Lhs of wire tmpOE__Left_Eyebrow_Pan_net_0[1575] = one[4]
Removing Lhs of wire tmpOE__Left_Eyebrow_Tilt_net_0[1581] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:ctrl_enable\[1600] = \NeckHandle:PWMUDB:control_7\[1592]
Removing Lhs of wire \NeckHandle:PWMUDB:hwCapture\[1610] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:hwEnable\[1611] = \NeckHandle:PWMUDB:control_7\[1592]
Removing Lhs of wire \NeckHandle:PWMUDB:trig_out\[1615] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:runmode_enable\\R\[1617] = zero[7]
Removing Lhs of wire Net_321[1618] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:runmode_enable\\S\[1619] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:final_enable\[1620] = \NeckHandle:PWMUDB:runmode_enable\[1616]
Removing Lhs of wire \NeckHandle:PWMUDB:ltch_kill_reg\\R\[1624] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:ltch_kill_reg\\S\[1625] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:min_kill_reg\\R\[1626] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:min_kill_reg\\S\[1627] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:final_kill\[1630] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_1\[1634] = \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_1\[1922]
Removing Lhs of wire \NeckHandle:PWMUDB:add_vi_vv_MODGEN_5_0\[1636] = \NeckHandle:PWMUDB:MODULE_5:g2:a0:s_0\[1923]
Removing Lhs of wire \NeckHandle:PWMUDB:dith_count_1\\R\[1637] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:dith_count_1\\S\[1638] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:dith_count_0\\R\[1639] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:dith_count_0\\S\[1640] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:status_6\[1643] = zero[7]
Removing Rhs of wire \NeckHandle:PWMUDB:status_5\[1644] = \NeckHandle:PWMUDB:final_kill_reg\[1659]
Removing Lhs of wire \NeckHandle:PWMUDB:status_4\[1645] = zero[7]
Removing Rhs of wire \NeckHandle:PWMUDB:status_3\[1646] = \NeckHandle:PWMUDB:fifo_full\[1666]
Removing Rhs of wire \NeckHandle:PWMUDB:status_1\[1648] = \NeckHandle:PWMUDB:cmp2_status_reg\[1658]
Removing Rhs of wire \NeckHandle:PWMUDB:status_0\[1649] = \NeckHandle:PWMUDB:cmp1_status_reg\[1657]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp1_status_reg\\R\[1660] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp1_status_reg\\S\[1661] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp2_status_reg\\R\[1662] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp2_status_reg\\S\[1663] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:final_kill_reg\\R\[1664] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:final_kill_reg\\S\[1665] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:cs_addr_2\[1667] = \NeckHandle:PWMUDB:tc_i\[1622]
Removing Lhs of wire \NeckHandle:PWMUDB:cs_addr_1\[1668] = \NeckHandle:PWMUDB:runmode_enable\[1616]
Removing Lhs of wire \NeckHandle:PWMUDB:cs_addr_0\[1669] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:compare1\[1750] = \NeckHandle:PWMUDB:cmp1_less\[1721]
Removing Lhs of wire \NeckHandle:PWMUDB:compare2\[1751] = \NeckHandle:PWMUDB:cmp2_less\[1724]
Removing Rhs of wire Net_323[1761] = \NeckHandle:PWMUDB:pwm1_i_reg\[1754]
Removing Rhs of wire Net_728[1762] = \NeckHandle:PWMUDB:pwm2_i_reg\[1756]
Removing Lhs of wire \NeckHandle:PWMUDB:pwm_temp\[1763] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_23\[1804] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_22\[1805] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_21\[1806] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_20\[1807] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_19\[1808] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_18\[1809] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_17\[1810] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_16\[1811] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_15\[1812] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_14\[1813] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_13\[1814] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_12\[1815] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_11\[1816] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_10\[1817] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_9\[1818] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_8\[1819] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_7\[1820] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_6\[1821] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_5\[1822] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_4\[1823] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_3\[1824] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_2\[1825] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_1\[1826] = \NeckHandle:PWMUDB:MODIN5_1\[1827]
Removing Lhs of wire \NeckHandle:PWMUDB:MODIN5_1\[1827] = \NeckHandle:PWMUDB:dith_count_1\[1633]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:a_0\[1828] = \NeckHandle:PWMUDB:MODIN5_0\[1829]
Removing Lhs of wire \NeckHandle:PWMUDB:MODIN5_0\[1829] = \NeckHandle:PWMUDB:dith_count_0\[1635]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1961] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1962] = one[4]
Removing Lhs of wire tmpOE__NeckHandle_Right_net_0[1970] = one[4]
Removing Lhs of wire tmpOE__NeckHandle_Left_net_0[1976] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:ctrl_enable\[1996] = \Upper_Lips:PWMUDB:control_7\[1988]
Removing Lhs of wire \Upper_Lips:PWMUDB:hwCapture\[2006] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:hwEnable\[2007] = \Upper_Lips:PWMUDB:control_7\[1988]
Removing Lhs of wire \Upper_Lips:PWMUDB:trig_out\[2011] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:runmode_enable\\R\[2013] = zero[7]
Removing Lhs of wire Net_354[2014] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:runmode_enable\\S\[2015] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_enable\[2016] = \Upper_Lips:PWMUDB:runmode_enable\[2012]
Removing Lhs of wire \Upper_Lips:PWMUDB:ltch_kill_reg\\R\[2020] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:ltch_kill_reg\\S\[2021] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:min_kill_reg\\R\[2022] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:min_kill_reg\\S\[2023] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_kill\[2026] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_1\[2030] = \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_1\[2318]
Removing Lhs of wire \Upper_Lips:PWMUDB:add_vi_vv_MODGEN_6_0\[2032] = \Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_0\[2319]
Removing Lhs of wire \Upper_Lips:PWMUDB:dith_count_1\\R\[2033] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:dith_count_1\\S\[2034] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:dith_count_0\\R\[2035] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:dith_count_0\\S\[2036] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:status_6\[2039] = zero[7]
Removing Rhs of wire \Upper_Lips:PWMUDB:status_5\[2040] = \Upper_Lips:PWMUDB:final_kill_reg\[2055]
Removing Lhs of wire \Upper_Lips:PWMUDB:status_4\[2041] = zero[7]
Removing Rhs of wire \Upper_Lips:PWMUDB:status_3\[2042] = \Upper_Lips:PWMUDB:fifo_full\[2062]
Removing Rhs of wire \Upper_Lips:PWMUDB:status_1\[2044] = \Upper_Lips:PWMUDB:cmp2_status_reg\[2054]
Removing Rhs of wire \Upper_Lips:PWMUDB:status_0\[2045] = \Upper_Lips:PWMUDB:cmp1_status_reg\[2053]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp1_status_reg\\R\[2056] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp1_status_reg\\S\[2057] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp2_status_reg\\R\[2058] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp2_status_reg\\S\[2059] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_kill_reg\\R\[2060] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_kill_reg\\S\[2061] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:cs_addr_2\[2063] = \Upper_Lips:PWMUDB:tc_i\[2018]
Removing Lhs of wire \Upper_Lips:PWMUDB:cs_addr_1\[2064] = \Upper_Lips:PWMUDB:runmode_enable\[2012]
Removing Lhs of wire \Upper_Lips:PWMUDB:cs_addr_0\[2065] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:compare1\[2146] = \Upper_Lips:PWMUDB:cmp1_less\[2117]
Removing Lhs of wire \Upper_Lips:PWMUDB:compare2\[2147] = \Upper_Lips:PWMUDB:cmp2_less\[2120]
Removing Rhs of wire Net_356[2157] = \Upper_Lips:PWMUDB:pwm1_i_reg\[2150]
Removing Rhs of wire Net_738[2158] = \Upper_Lips:PWMUDB:pwm2_i_reg\[2152]
Removing Lhs of wire \Upper_Lips:PWMUDB:pwm_temp\[2159] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_23\[2200] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_22\[2201] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_21\[2202] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_20\[2203] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_19\[2204] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_18\[2205] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_17\[2206] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_16\[2207] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_15\[2208] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_14\[2209] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_13\[2210] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_12\[2211] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_11\[2212] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_10\[2213] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_9\[2214] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_8\[2215] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_7\[2216] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_6\[2217] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_5\[2218] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_4\[2219] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_3\[2220] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_2\[2221] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_1\[2222] = \Upper_Lips:PWMUDB:MODIN6_1\[2223]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODIN6_1\[2223] = \Upper_Lips:PWMUDB:dith_count_1\[2029]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:a_0\[2224] = \Upper_Lips:PWMUDB:MODIN6_0\[2225]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODIN6_0\[2225] = \Upper_Lips:PWMUDB:dith_count_0\[2031]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[2357] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[2358] = one[4]
Removing Lhs of wire tmpOE__Upper_Lips_Left_net_0[2366] = one[4]
Removing Lhs of wire tmpOE__Upper_Lips_Right_net_0[2372] = one[4]
Removing Lhs of wire Net_387[2378] = zero[7]
Removing Lhs of wire tmpOE__Lower_Lips_Left_net_0[2382] = one[4]
Removing Rhs of wire Net_388[2383] = \Lower_Lips:PWMUDB:pwm1_i_reg\[2561]
Removing Lhs of wire tmpOE__Lower_Lips_Right_net_0[2389] = one[4]
Removing Rhs of wire Net_1636[2390] = \Lower_Lips:PWMUDB:pwm2_i_reg\[2563]
Removing Lhs of wire \Lower_Lips:PWMUDB:ctrl_enable\[2408] = \Lower_Lips:PWMUDB:control_7\[2400]
Removing Lhs of wire \Lower_Lips:PWMUDB:hwCapture\[2418] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:hwEnable\[2419] = \Lower_Lips:PWMUDB:control_7\[2400]
Removing Lhs of wire \Lower_Lips:PWMUDB:trig_out\[2423] = one[4]
Removing Lhs of wire \Lower_Lips:PWMUDB:runmode_enable\\R\[2425] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:runmode_enable\\S\[2426] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_enable\[2427] = \Lower_Lips:PWMUDB:runmode_enable\[2424]
Removing Lhs of wire \Lower_Lips:PWMUDB:ltch_kill_reg\\R\[2431] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:ltch_kill_reg\\S\[2432] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:min_kill_reg\\R\[2433] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:min_kill_reg\\S\[2434] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_kill\[2437] = one[4]
Removing Lhs of wire \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_1\[2441] = \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_1\[2727]
Removing Lhs of wire \Lower_Lips:PWMUDB:add_vi_vv_MODGEN_7_0\[2443] = \Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_0\[2728]
Removing Lhs of wire \Lower_Lips:PWMUDB:dith_count_1\\R\[2444] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:dith_count_1\\S\[2445] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:dith_count_0\\R\[2446] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:dith_count_0\\S\[2447] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:status_6\[2450] = zero[7]
Removing Rhs of wire \Lower_Lips:PWMUDB:status_5\[2451] = \Lower_Lips:PWMUDB:final_kill_reg\[2466]
Removing Lhs of wire \Lower_Lips:PWMUDB:status_4\[2452] = zero[7]
Removing Rhs of wire \Lower_Lips:PWMUDB:status_3\[2453] = \Lower_Lips:PWMUDB:fifo_full\[2473]
Removing Rhs of wire \Lower_Lips:PWMUDB:status_1\[2455] = \Lower_Lips:PWMUDB:cmp2_status_reg\[2465]
Removing Rhs of wire \Lower_Lips:PWMUDB:status_0\[2456] = \Lower_Lips:PWMUDB:cmp1_status_reg\[2464]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp1_status_reg\\R\[2467] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp1_status_reg\\S\[2468] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp2_status_reg\\R\[2469] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp2_status_reg\\S\[2470] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_kill_reg\\R\[2471] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_kill_reg\\S\[2472] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:cs_addr_2\[2474] = \Lower_Lips:PWMUDB:tc_i\[2429]
Removing Lhs of wire \Lower_Lips:PWMUDB:cs_addr_1\[2475] = \Lower_Lips:PWMUDB:runmode_enable\[2424]
Removing Lhs of wire \Lower_Lips:PWMUDB:cs_addr_0\[2476] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:compare1\[2557] = \Lower_Lips:PWMUDB:cmp1_less\[2528]
Removing Lhs of wire \Lower_Lips:PWMUDB:compare2\[2558] = \Lower_Lips:PWMUDB:cmp2_less\[2531]
Removing Lhs of wire \Lower_Lips:PWMUDB:pwm_temp\[2568] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_23\[2609] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_22\[2610] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_21\[2611] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_20\[2612] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_19\[2613] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_18\[2614] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_17\[2615] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_16\[2616] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_15\[2617] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_14\[2618] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_13\[2619] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_12\[2620] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_11\[2621] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_10\[2622] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_9\[2623] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_8\[2624] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_7\[2625] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_6\[2626] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_5\[2627] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_4\[2628] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_3\[2629] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_2\[2630] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_1\[2631] = \Lower_Lips:PWMUDB:MODIN7_1\[2632]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODIN7_1\[2632] = \Lower_Lips:PWMUDB:dith_count_1\[2440]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:a_0\[2633] = \Lower_Lips:PWMUDB:MODIN7_0\[2634]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODIN7_0\[2634] = \Lower_Lips:PWMUDB:dith_count_0\[2442]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[2766] = one[4]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[2767] = one[4]
Removing Lhs of wire Net_420[2774] = zero[7]
Removing Lhs of wire tmpOE__Eye_Rod_1_net_0[2778] = one[4]
Removing Rhs of wire Net_421[2779] = \Eye_Rod:PWMUDB:pwm1_i_reg\[2957]
Removing Lhs of wire tmpOE__Eye_Rod_2_net_0[2785] = one[4]
Removing Rhs of wire Net_2166[2786] = \Eye_Rod:PWMUDB:pwm2_i_reg\[2959]
Removing Lhs of wire \Eye_Rod:PWMUDB:ctrl_enable\[2804] = \Eye_Rod:PWMUDB:control_7\[2796]
Removing Lhs of wire \Eye_Rod:PWMUDB:hwCapture\[2814] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:hwEnable\[2815] = \Eye_Rod:PWMUDB:control_7\[2796]
Removing Lhs of wire \Eye_Rod:PWMUDB:trig_out\[2819] = one[4]
Removing Lhs of wire \Eye_Rod:PWMUDB:runmode_enable\\R\[2821] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:runmode_enable\\S\[2822] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_enable\[2823] = \Eye_Rod:PWMUDB:runmode_enable\[2820]
Removing Lhs of wire \Eye_Rod:PWMUDB:ltch_kill_reg\\R\[2827] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:ltch_kill_reg\\S\[2828] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:min_kill_reg\\R\[2829] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:min_kill_reg\\S\[2830] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_kill\[2833] = one[4]
Removing Lhs of wire \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_1\[2837] = \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_1\[3123]
Removing Lhs of wire \Eye_Rod:PWMUDB:add_vi_vv_MODGEN_8_0\[2839] = \Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_0\[3124]
Removing Lhs of wire \Eye_Rod:PWMUDB:dith_count_1\\R\[2840] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:dith_count_1\\S\[2841] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:dith_count_0\\R\[2842] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:dith_count_0\\S\[2843] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:status_6\[2846] = zero[7]
Removing Rhs of wire \Eye_Rod:PWMUDB:status_5\[2847] = \Eye_Rod:PWMUDB:final_kill_reg\[2862]
Removing Lhs of wire \Eye_Rod:PWMUDB:status_4\[2848] = zero[7]
Removing Rhs of wire \Eye_Rod:PWMUDB:status_3\[2849] = \Eye_Rod:PWMUDB:fifo_full\[2869]
Removing Rhs of wire \Eye_Rod:PWMUDB:status_1\[2851] = \Eye_Rod:PWMUDB:cmp2_status_reg\[2861]
Removing Rhs of wire \Eye_Rod:PWMUDB:status_0\[2852] = \Eye_Rod:PWMUDB:cmp1_status_reg\[2860]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp1_status_reg\\R\[2863] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp1_status_reg\\S\[2864] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp2_status_reg\\R\[2865] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp2_status_reg\\S\[2866] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_kill_reg\\R\[2867] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_kill_reg\\S\[2868] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:cs_addr_2\[2870] = \Eye_Rod:PWMUDB:tc_i\[2825]
Removing Lhs of wire \Eye_Rod:PWMUDB:cs_addr_1\[2871] = \Eye_Rod:PWMUDB:runmode_enable\[2820]
Removing Lhs of wire \Eye_Rod:PWMUDB:cs_addr_0\[2872] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:compare1\[2953] = \Eye_Rod:PWMUDB:cmp1_less\[2924]
Removing Lhs of wire \Eye_Rod:PWMUDB:compare2\[2954] = \Eye_Rod:PWMUDB:cmp2_less\[2927]
Removing Lhs of wire \Eye_Rod:PWMUDB:pwm_temp\[2964] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_23\[3005] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_22\[3006] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_21\[3007] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_20\[3008] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_19\[3009] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_18\[3010] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_17\[3011] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_16\[3012] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_15\[3013] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_14\[3014] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_13\[3015] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_12\[3016] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_11\[3017] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_10\[3018] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_9\[3019] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_8\[3020] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_7\[3021] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_6\[3022] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_5\[3023] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_4\[3024] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_3\[3025] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_2\[3026] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_1\[3027] = \Eye_Rod:PWMUDB:MODIN8_1\[3028]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODIN8_1\[3028] = \Eye_Rod:PWMUDB:dith_count_1\[2836]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:a_0\[3029] = \Eye_Rod:PWMUDB:MODIN8_0\[3030]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODIN8_0\[3030] = \Eye_Rod:PWMUDB:dith_count_0\[2838]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[3162] = one[4]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[3163] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:min_kill_reg\\D\[3170] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:prevCapture\\D\[3171] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:trig_last\\D\[3172] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:ltch_kill_reg\\D\[3175] = one[4]
Removing Lhs of wire \Right_Eyeball:PWMUDB:prevCompare1\\D\[3178] = \Right_Eyeball:PWMUDB:cmp1\[68]
Removing Lhs of wire \Right_Eyeball:PWMUDB:prevCompare2\\D\[3179] = \Right_Eyeball:PWMUDB:cmp2\[71]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp1_status_reg\\D\[3180] = \Right_Eyeball:PWMUDB:cmp1_status\[69]
Removing Lhs of wire \Right_Eyeball:PWMUDB:cmp2_status_reg\\D\[3181] = \Right_Eyeball:PWMUDB:cmp2_status\[72]
Removing Lhs of wire \Right_Eyeball:PWMUDB:pwm_i_reg\\D\[3183] = \Right_Eyeball:PWMUDB:pwm_i\[169]
Removing Lhs of wire \Right_Eyeball:PWMUDB:pwm1_i_reg\\D\[3184] = \Right_Eyeball:PWMUDB:pwm1_i\[171]
Removing Lhs of wire \Right_Eyeball:PWMUDB:pwm2_i_reg\\D\[3185] = \Right_Eyeball:PWMUDB:pwm2_i\[173]
Removing Lhs of wire \Right_Eyeball:PWMUDB:tc_i_reg\\D\[3186] = \Right_Eyeball:PWMUDB:status_2\[63]
Removing Lhs of wire \Left_Eyeball:PWMUDB:min_kill_reg\\D\[3187] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:prevCapture\\D\[3188] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:trig_last\\D\[3189] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:ltch_kill_reg\\D\[3192] = one[4]
Removing Lhs of wire \Left_Eyeball:PWMUDB:prevCompare1\\D\[3195] = \Left_Eyeball:PWMUDB:cmp1\[464]
Removing Lhs of wire \Left_Eyeball:PWMUDB:prevCompare2\\D\[3196] = \Left_Eyeball:PWMUDB:cmp2\[467]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp1_status_reg\\D\[3197] = \Left_Eyeball:PWMUDB:cmp1_status\[465]
Removing Lhs of wire \Left_Eyeball:PWMUDB:cmp2_status_reg\\D\[3198] = \Left_Eyeball:PWMUDB:cmp2_status\[468]
Removing Lhs of wire \Left_Eyeball:PWMUDB:pwm_i_reg\\D\[3200] = \Left_Eyeball:PWMUDB:pwm_i\[565]
Removing Lhs of wire \Left_Eyeball:PWMUDB:pwm1_i_reg\\D\[3201] = \Left_Eyeball:PWMUDB:pwm1_i\[567]
Removing Lhs of wire \Left_Eyeball:PWMUDB:pwm2_i_reg\\D\[3202] = \Left_Eyeball:PWMUDB:pwm2_i\[569]
Removing Lhs of wire \Left_Eyeball:PWMUDB:tc_i_reg\\D\[3203] = \Left_Eyeball:PWMUDB:status_2\[459]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:min_kill_reg\\D\[3204] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCapture\\D\[3205] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:trig_last\\D\[3206] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:ltch_kill_reg\\D\[3209] = one[4]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCompare1\\D\[3212] = \Right_Eyebrow:PWMUDB:cmp1\[860]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:prevCompare2\\D\[3213] = \Right_Eyebrow:PWMUDB:cmp2\[863]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp1_status_reg\\D\[3214] = \Right_Eyebrow:PWMUDB:cmp1_status\[861]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:cmp2_status_reg\\D\[3215] = \Right_Eyebrow:PWMUDB:cmp2_status\[864]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_i_reg\\D\[3217] = \Right_Eyebrow:PWMUDB:pwm_i\[961]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm1_i_reg\\D\[3218] = \Right_Eyebrow:PWMUDB:pwm1_i\[963]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm2_i_reg\\D\[3219] = \Right_Eyebrow:PWMUDB:pwm2_i\[965]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:tc_i_reg\\D\[3220] = \Right_Eyebrow:PWMUDB:status_2\[855]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:min_kill_reg\\D\[3221] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCapture\\D\[3222] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:trig_last\\D\[3223] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:ltch_kill_reg\\D\[3226] = one[4]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCompare1\\D\[3229] = \Left_Eyebrow:PWMUDB:cmp1\[1256]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:prevCompare2\\D\[3230] = \Left_Eyebrow:PWMUDB:cmp2\[1259]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp1_status_reg\\D\[3231] = \Left_Eyebrow:PWMUDB:cmp1_status\[1257]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:cmp2_status_reg\\D\[3232] = \Left_Eyebrow:PWMUDB:cmp2_status\[1260]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_i_reg\\D\[3234] = \Left_Eyebrow:PWMUDB:pwm_i\[1357]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm1_i_reg\\D\[3235] = \Left_Eyebrow:PWMUDB:pwm1_i\[1359]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm2_i_reg\\D\[3236] = \Left_Eyebrow:PWMUDB:pwm2_i\[1361]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:tc_i_reg\\D\[3237] = \Left_Eyebrow:PWMUDB:status_2\[1251]
Removing Lhs of wire \NeckHandle:PWMUDB:min_kill_reg\\D\[3238] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:prevCapture\\D\[3239] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:trig_last\\D\[3240] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:ltch_kill_reg\\D\[3243] = one[4]
Removing Lhs of wire \NeckHandle:PWMUDB:prevCompare1\\D\[3246] = \NeckHandle:PWMUDB:cmp1\[1652]
Removing Lhs of wire \NeckHandle:PWMUDB:prevCompare2\\D\[3247] = \NeckHandle:PWMUDB:cmp2\[1655]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp1_status_reg\\D\[3248] = \NeckHandle:PWMUDB:cmp1_status\[1653]
Removing Lhs of wire \NeckHandle:PWMUDB:cmp2_status_reg\\D\[3249] = \NeckHandle:PWMUDB:cmp2_status\[1656]
Removing Lhs of wire \NeckHandle:PWMUDB:pwm_i_reg\\D\[3251] = \NeckHandle:PWMUDB:pwm_i\[1753]
Removing Lhs of wire \NeckHandle:PWMUDB:pwm1_i_reg\\D\[3252] = \NeckHandle:PWMUDB:pwm1_i\[1755]
Removing Lhs of wire \NeckHandle:PWMUDB:pwm2_i_reg\\D\[3253] = \NeckHandle:PWMUDB:pwm2_i\[1757]
Removing Lhs of wire \NeckHandle:PWMUDB:tc_i_reg\\D\[3254] = \NeckHandle:PWMUDB:status_2\[1647]
Removing Lhs of wire \Upper_Lips:PWMUDB:min_kill_reg\\D\[3255] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:prevCapture\\D\[3256] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:trig_last\\D\[3257] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:ltch_kill_reg\\D\[3260] = one[4]
Removing Lhs of wire \Upper_Lips:PWMUDB:prevCompare1\\D\[3263] = \Upper_Lips:PWMUDB:cmp1\[2048]
Removing Lhs of wire \Upper_Lips:PWMUDB:prevCompare2\\D\[3264] = \Upper_Lips:PWMUDB:cmp2\[2051]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp1_status_reg\\D\[3265] = \Upper_Lips:PWMUDB:cmp1_status\[2049]
Removing Lhs of wire \Upper_Lips:PWMUDB:cmp2_status_reg\\D\[3266] = \Upper_Lips:PWMUDB:cmp2_status\[2052]
Removing Lhs of wire \Upper_Lips:PWMUDB:pwm_i_reg\\D\[3268] = \Upper_Lips:PWMUDB:pwm_i\[2149]
Removing Lhs of wire \Upper_Lips:PWMUDB:pwm1_i_reg\\D\[3269] = \Upper_Lips:PWMUDB:pwm1_i\[2151]
Removing Lhs of wire \Upper_Lips:PWMUDB:pwm2_i_reg\\D\[3270] = \Upper_Lips:PWMUDB:pwm2_i\[2153]
Removing Lhs of wire \Upper_Lips:PWMUDB:tc_i_reg\\D\[3271] = \Upper_Lips:PWMUDB:status_2\[2043]
Removing Lhs of wire \Lower_Lips:PWMUDB:min_kill_reg\\D\[3272] = one[4]
Removing Lhs of wire \Lower_Lips:PWMUDB:prevCapture\\D\[3273] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:trig_last\\D\[3274] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:ltch_kill_reg\\D\[3277] = one[4]
Removing Lhs of wire \Lower_Lips:PWMUDB:prevCompare1\\D\[3280] = \Lower_Lips:PWMUDB:cmp1\[2459]
Removing Lhs of wire \Lower_Lips:PWMUDB:prevCompare2\\D\[3281] = \Lower_Lips:PWMUDB:cmp2\[2462]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp1_status_reg\\D\[3282] = \Lower_Lips:PWMUDB:cmp1_status\[2460]
Removing Lhs of wire \Lower_Lips:PWMUDB:cmp2_status_reg\\D\[3283] = \Lower_Lips:PWMUDB:cmp2_status\[2463]
Removing Lhs of wire \Lower_Lips:PWMUDB:pwm_i_reg\\D\[3285] = \Lower_Lips:PWMUDB:pwm_i\[2560]
Removing Lhs of wire \Lower_Lips:PWMUDB:pwm1_i_reg\\D\[3286] = \Lower_Lips:PWMUDB:pwm1_i\[2562]
Removing Lhs of wire \Lower_Lips:PWMUDB:pwm2_i_reg\\D\[3287] = \Lower_Lips:PWMUDB:pwm2_i\[2564]
Removing Lhs of wire \Lower_Lips:PWMUDB:tc_i_reg\\D\[3288] = \Lower_Lips:PWMUDB:status_2\[2454]
Removing Lhs of wire \Eye_Rod:PWMUDB:min_kill_reg\\D\[3289] = one[4]
Removing Lhs of wire \Eye_Rod:PWMUDB:prevCapture\\D\[3290] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:trig_last\\D\[3291] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:ltch_kill_reg\\D\[3294] = one[4]
Removing Lhs of wire \Eye_Rod:PWMUDB:prevCompare1\\D\[3297] = \Eye_Rod:PWMUDB:cmp1\[2855]
Removing Lhs of wire \Eye_Rod:PWMUDB:prevCompare2\\D\[3298] = \Eye_Rod:PWMUDB:cmp2\[2858]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp1_status_reg\\D\[3299] = \Eye_Rod:PWMUDB:cmp1_status\[2856]
Removing Lhs of wire \Eye_Rod:PWMUDB:cmp2_status_reg\\D\[3300] = \Eye_Rod:PWMUDB:cmp2_status\[2859]
Removing Lhs of wire \Eye_Rod:PWMUDB:pwm_i_reg\\D\[3302] = \Eye_Rod:PWMUDB:pwm_i\[2956]
Removing Lhs of wire \Eye_Rod:PWMUDB:pwm1_i_reg\\D\[3303] = \Eye_Rod:PWMUDB:pwm1_i\[2958]
Removing Lhs of wire \Eye_Rod:PWMUDB:pwm2_i_reg\\D\[3304] = \Eye_Rod:PWMUDB:pwm2_i\[2960]
Removing Lhs of wire \Eye_Rod:PWMUDB:tc_i_reg\\D\[3305] = \Eye_Rod:PWMUDB:status_2\[2850]

------------------------------------------------------
Aliased 0 equations, 648 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:cmp1\' (cost = 0):
\Right_Eyeball:PWMUDB:cmp1\ <= (\Right_Eyeball:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:cmp2\' (cost = 0):
\Right_Eyeball:PWMUDB:cmp2\ <= (\Right_Eyeball:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_Eyeball:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \Right_Eyeball:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_Eyeball:PWMUDB:dith_count_1\ and \Right_Eyeball:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:cmp1\' (cost = 0):
\Left_Eyeball:PWMUDB:cmp1\ <= (\Left_Eyeball:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:cmp2\' (cost = 0):
\Left_Eyeball:PWMUDB:cmp2\ <= (\Left_Eyeball:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_Eyeball:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \Left_Eyeball:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_Eyeball:PWMUDB:dith_count_1\ and \Left_Eyeball:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:cmp1\' (cost = 0):
\Right_Eyebrow:PWMUDB:cmp1\ <= (\Right_Eyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:cmp2\' (cost = 0):
\Right_Eyebrow:PWMUDB:cmp2\ <= (\Right_Eyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Right_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \Right_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:cmp1\' (cost = 0):
\Left_Eyebrow:PWMUDB:cmp1\ <= (\Left_Eyebrow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:cmp2\' (cost = 0):
\Left_Eyebrow:PWMUDB:cmp2\ <= (\Left_Eyebrow:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Left_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_0\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_0\ <= (not \Left_Eyebrow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:cmp1\' (cost = 0):
\NeckHandle:PWMUDB:cmp1\ <= (\NeckHandle:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:cmp2\' (cost = 0):
\NeckHandle:PWMUDB:cmp2\ <= (\NeckHandle:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\NeckHandle:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \NeckHandle:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\NeckHandle:PWMUDB:dith_count_1\ and \NeckHandle:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:cmp1\' (cost = 0):
\Upper_Lips:PWMUDB:cmp1\ <= (\Upper_Lips:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:cmp2\' (cost = 0):
\Upper_Lips:PWMUDB:cmp2\ <= (\Upper_Lips:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Upper_Lips:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \Upper_Lips:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Upper_Lips:PWMUDB:dith_count_1\ and \Upper_Lips:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:cmp1\' (cost = 0):
\Lower_Lips:PWMUDB:cmp1\ <= (\Lower_Lips:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:cmp2\' (cost = 0):
\Lower_Lips:PWMUDB:cmp2\ <= (\Lower_Lips:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Lower_Lips:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \Lower_Lips:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Lower_Lips:PWMUDB:dith_count_1\ and \Lower_Lips:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:cmp1\' (cost = 0):
\Eye_Rod:PWMUDB:cmp1\ <= (\Eye_Rod:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:cmp2\' (cost = 0):
\Eye_Rod:PWMUDB:cmp2\ <= (\Eye_Rod:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\Eye_Rod:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \Eye_Rod:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\Eye_Rod:PWMUDB:dith_count_1\ and \Eye_Rod:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \Right_Eyeball:PWMUDB:dith_count_0\ and \Right_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Right_Eyeball:PWMUDB:dith_count_1\ and \Right_Eyeball:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \Left_Eyeball:PWMUDB:dith_count_0\ and \Left_Eyeball:PWMUDB:dith_count_1\)
	OR (not \Left_Eyeball:PWMUDB:dith_count_1\ and \Left_Eyeball:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \Right_Eyebrow:PWMUDB:dith_count_0\ and \Right_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Right_Eyebrow:PWMUDB:dith_count_1\ and \Right_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_1\' (cost = 2):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:s_1\ <= ((not \Left_Eyebrow:PWMUDB:dith_count_0\ and \Left_Eyebrow:PWMUDB:dith_count_1\)
	OR (not \Left_Eyebrow:PWMUDB:dith_count_1\ and \Left_Eyebrow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \NeckHandle:PWMUDB:dith_count_0\ and \NeckHandle:PWMUDB:dith_count_1\)
	OR (not \NeckHandle:PWMUDB:dith_count_1\ and \NeckHandle:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \Upper_Lips:PWMUDB:dith_count_0\ and \Upper_Lips:PWMUDB:dith_count_1\)
	OR (not \Upper_Lips:PWMUDB:dith_count_1\ and \Upper_Lips:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \Lower_Lips:PWMUDB:dith_count_0\ and \Lower_Lips:PWMUDB:dith_count_1\)
	OR (not \Lower_Lips:PWMUDB:dith_count_1\ and \Lower_Lips:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \Eye_Rod:PWMUDB:dith_count_0\ and \Eye_Rod:PWMUDB:dith_count_1\)
	OR (not \Eye_Rod:PWMUDB:dith_count_1\ and \Eye_Rod:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 202 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Right_Eyeball:PWMUDB:final_capture\ to zero
Aliasing \Right_Eyeball:PWMUDB:pwm_i\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_Eyeball:PWMUDB:final_capture\ to zero
Aliasing \Left_Eyeball:PWMUDB:pwm_i\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_capture\ to zero
Aliasing \Right_Eyebrow:PWMUDB:pwm_i\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_capture\ to zero
Aliasing \Left_Eyebrow:PWMUDB:pwm_i\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \NeckHandle:PWMUDB:final_capture\ to zero
Aliasing \NeckHandle:PWMUDB:pwm_i\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Upper_Lips:PWMUDB:final_capture\ to zero
Aliasing \Upper_Lips:PWMUDB:pwm_i\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Lower_Lips:PWMUDB:final_capture\ to zero
Aliasing \Lower_Lips:PWMUDB:pwm_i\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Eye_Rod:PWMUDB:final_capture\ to zero
Aliasing \Eye_Rod:PWMUDB:pwm_i\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \Right_Eyeball:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Left_Eyeball:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Right_Eyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Left_Eyebrow:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \NeckHandle:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Upper_Lips:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Lower_Lips:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \Eye_Rod:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_capture\[87] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:pwm_i\[169] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[348] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[358] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[368] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_capture\[483] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:pwm_i\[565] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[744] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[754] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[764] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_capture\[879] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:pwm_i\[961] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1140] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1150] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1160] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_capture\[1275] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:pwm_i\[1357] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[1536] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[1546] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\[1556] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:final_capture\[1671] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:pwm_i\[1753] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1932] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1942] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1952] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_capture\[2067] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:pwm_i\[2149] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[2328] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[2338] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[2348] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_capture\[2478] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:pwm_i\[2560] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[2737] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[2747] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[2757] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_capture\[2874] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:pwm_i\[2956] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[3133] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[3143] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[3153] = zero[7]
Removing Lhs of wire \Right_Eyeball:PWMUDB:runmode_enable\\D\[3173] = \Right_Eyeball:PWMUDB:control_7\[8]
Removing Lhs of wire \Right_Eyeball:PWMUDB:final_kill_reg\\D\[3182] = zero[7]
Removing Lhs of wire \Left_Eyeball:PWMUDB:runmode_enable\\D\[3190] = \Left_Eyeball:PWMUDB:control_7\[404]
Removing Lhs of wire \Left_Eyeball:PWMUDB:final_kill_reg\\D\[3199] = zero[7]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:runmode_enable\\D\[3207] = \Right_Eyebrow:PWMUDB:control_7\[800]
Removing Lhs of wire \Right_Eyebrow:PWMUDB:final_kill_reg\\D\[3216] = zero[7]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:runmode_enable\\D\[3224] = \Left_Eyebrow:PWMUDB:control_7\[1196]
Removing Lhs of wire \Left_Eyebrow:PWMUDB:final_kill_reg\\D\[3233] = zero[7]
Removing Lhs of wire \NeckHandle:PWMUDB:runmode_enable\\D\[3241] = \NeckHandle:PWMUDB:control_7\[1592]
Removing Lhs of wire \NeckHandle:PWMUDB:final_kill_reg\\D\[3250] = zero[7]
Removing Lhs of wire \Upper_Lips:PWMUDB:runmode_enable\\D\[3258] = \Upper_Lips:PWMUDB:control_7\[1988]
Removing Lhs of wire \Upper_Lips:PWMUDB:final_kill_reg\\D\[3267] = zero[7]
Removing Lhs of wire \Lower_Lips:PWMUDB:runmode_enable\\D\[3275] = \Lower_Lips:PWMUDB:control_7\[2400]
Removing Lhs of wire \Lower_Lips:PWMUDB:final_kill_reg\\D\[3284] = zero[7]
Removing Lhs of wire \Eye_Rod:PWMUDB:runmode_enable\\D\[3292] = \Eye_Rod:PWMUDB:control_7\[2796]
Removing Lhs of wire \Eye_Rod:PWMUDB:final_kill_reg\\D\[3301] = zero[7]

------------------------------------------------------
Aliased 0 equations, 56 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 26s.399ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Saturday, 02 December 2017 03:16:26
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\gopik\OneDrive\Documents\PSoC Creator\Workspace02\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.324ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_Eyeball:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_Eyeball:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Right_Eyebrow:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Left_Eyebrow:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \NeckHandle:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Upper_Lips:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Lower_Lips:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \Eye_Rod:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \Right_Eyeball:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyeball:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyeball:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyeball:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyeball:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyeball:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyeball:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyeball:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Right_Eyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Left_Eyebrow:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \NeckHandle:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \NeckHandle:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \NeckHandle:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \NeckHandle:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Upper_Lips:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Upper_Lips:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Upper_Lips:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Upper_Lips:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Lower_Lips:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Lower_Lips:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Lower_Lips:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Lower_Lips:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \Eye_Rod:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Eye_Rod:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \Eye_Rod:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \Eye_Rod:PWMUDB:pwm_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_7'. Fanout=1, Signal=Net_400
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_81
    Digital Clock 2: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_180
    Digital Clock 3: Automatic-assigning  clock 'Clock_4'. Fanout=1, Signal=Net_2097
    Digital Clock 4: Automatic-assigning  clock 'Clock_8'. Fanout=1, Signal=Net_433
    Digital Clock 5: Automatic-assigning  clock 'Clock_6'. Fanout=1, Signal=Net_367
    Digital Clock 6: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_849
    Digital Clock 7: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_334
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Right_Eyeball:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \Left_Eyeball:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Right_Eyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_3 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_3, EnableOut: Constant 1
    UDB Clk/Enable \Left_Eyebrow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_4 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_4, EnableOut: Constant 1
    UDB Clk/Enable \NeckHandle:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_5 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_5, EnableOut: Constant 1
    UDB Clk/Enable \Upper_Lips:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_6 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_6, EnableOut: Constant 1
    UDB Clk/Enable \Lower_Lips:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_7 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_7, EnableOut: Constant 1
    UDB Clk/Enable \Eye_Rod:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_8 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_8, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing unused cells resulting from optimization
Done removing unused cells.
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Right_Eyeball_Pan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyeball_Pan(0)__PA ,
            pin_input => Net_32 ,
            pad => Right_Eyeball_Pan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Eyeball_Tilt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyeball_Tilt(0)__PA ,
            pin_input => Net_46 ,
            pad => Right_Eyeball_Tilt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eyeball_Tilt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyeball_Tilt(0)__PA ,
            pin_input => Net_2489 ,
            pad => Left_Eyeball_Tilt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eyeball_Pan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyeball_Pan(0)__PA ,
            pin_input => Net_2454 ,
            pad => Left_Eyeball_Pan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Eyebrow_Pan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyebrow_Pan(0)__PA ,
            pin_input => Net_203 ,
            pad => Right_Eyebrow_Pan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Right_Eyebrow_Tilt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Right_Eyebrow_Tilt(0)__PA ,
            pin_input => Net_2328 ,
            pad => Right_Eyebrow_Tilt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eyebrow_Pan(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyebrow_Pan(0)__PA ,
            pin_input => Net_274 ,
            pad => Left_Eyebrow_Pan(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Left_Eyebrow_Tilt(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Left_Eyebrow_Tilt(0)__PA ,
            pin_input => Net_2197 ,
            pad => Left_Eyebrow_Tilt(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NeckHandle_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NeckHandle_Right(0)__PA ,
            pin_input => Net_728 ,
            pad => NeckHandle_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = NeckHandle_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => NeckHandle_Left(0)__PA ,
            pin_input => Net_323 ,
            pad => NeckHandle_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Upper_Lips_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Upper_Lips_Left(0)__PA ,
            pin_input => Net_356 ,
            pad => Upper_Lips_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Upper_Lips_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Upper_Lips_Right(0)__PA ,
            pin_input => Net_738 ,
            pad => Upper_Lips_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lower_Lips_Left(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lower_Lips_Left(0)__PA ,
            pin_input => Net_388 ,
            pad => Lower_Lips_Left(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lower_Lips_Right(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lower_Lips_Right(0)__PA ,
            pin_input => Net_1636 ,
            pad => Lower_Lips_Right(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Eye_Rod_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Eye_Rod_1(0)__PA ,
            pin_input => Net_421 ,
            pad => Eye_Rod_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Eye_Rod_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Eye_Rod_2(0)__PA ,
            pin_input => Net_2166 ,
            pad => Eye_Rod_2(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Right_Eyeball:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:tc_i\
        );
        Output = \Right_Eyeball:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Eyeball:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:tc_i\
        );
        Output = \Left_Eyeball:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Right_Eyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Left_Eyebrow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\NeckHandle:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * \NeckHandle:PWMUDB:tc_i\
        );
        Output = \NeckHandle:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Upper_Lips:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * \Upper_Lips:PWMUDB:tc_i\
        );
        Output = \Upper_Lips:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Lower_Lips:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * \Lower_Lips:PWMUDB:tc_i\
        );
        Output = \Lower_Lips:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Eye_Rod:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:tc_i\
        );
        Output = \Eye_Rod:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\Right_Eyeball:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:control_7\
        );
        Output = \Right_Eyeball:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Right_Eyeball:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyeball:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Right_Eyeball:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyeball:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Right_Eyeball:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyeball:PWMUDB:prevCompare1\ * 
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyeball:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Eyeball:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyeball:PWMUDB:prevCompare2\ * 
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyeball:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_32, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = Net_32 (fanout=1)

    MacroCell: Name=Net_46, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = Net_46 (fanout=1)

    MacroCell: Name=\Left_Eyeball:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:control_7\
        );
        Output = \Left_Eyeball:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Left_Eyeball:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyeball:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Left_Eyeball:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyeball:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Left_Eyeball:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyeball:PWMUDB:prevCompare1\ * 
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyeball:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Eyeball:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyeball:PWMUDB:prevCompare2\ * 
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyeball:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_2454, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = Net_2454 (fanout=1)

    MacroCell: Name=Net_2489, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = Net_2489 (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:control_7\
        );
        Output = \Right_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare1\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Right_Eyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare2\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_203, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_203 (fanout=1)

    MacroCell: Name=Net_2328, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2328 (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:control_7\
        );
        Output = \Left_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare1\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Left_Eyebrow:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare2\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_274, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_274 (fanout=1)

    MacroCell: Name=Net_2197, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2197 (fanout=1)

    MacroCell: Name=\NeckHandle:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:control_7\
        );
        Output = \NeckHandle:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\NeckHandle:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = \NeckHandle:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\NeckHandle:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = \NeckHandle:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\NeckHandle:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NeckHandle:PWMUDB:prevCompare1\ * 
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = \NeckHandle:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\NeckHandle:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NeckHandle:PWMUDB:prevCompare2\ * 
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = \NeckHandle:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_323, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * 
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = Net_323 (fanout=1)

    MacroCell: Name=Net_728, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * 
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = Net_728 (fanout=1)

    MacroCell: Name=\Upper_Lips:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:control_7\
        );
        Output = \Upper_Lips:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Upper_Lips:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = \Upper_Lips:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Upper_Lips:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = \Upper_Lips:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Upper_Lips:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Upper_Lips:PWMUDB:prevCompare1\ * 
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = \Upper_Lips:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Upper_Lips:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Upper_Lips:PWMUDB:prevCompare2\ * 
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = \Upper_Lips:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_356, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * 
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = Net_356 (fanout=1)

    MacroCell: Name=Net_738, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * 
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = Net_738 (fanout=1)

    MacroCell: Name=\Lower_Lips:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:control_7\
        );
        Output = \Lower_Lips:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Lower_Lips:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = \Lower_Lips:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Lower_Lips:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = \Lower_Lips:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Lower_Lips:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lower_Lips:PWMUDB:prevCompare1\ * 
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = \Lower_Lips:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Lower_Lips:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lower_Lips:PWMUDB:prevCompare2\ * 
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = \Lower_Lips:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_388, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * 
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = Net_388 (fanout=1)

    MacroCell: Name=Net_1636, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * 
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = Net_1636 (fanout=1)

    MacroCell: Name=\Eye_Rod:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:control_7\
        );
        Output = \Eye_Rod:PWMUDB:runmode_enable\ (fanout=5)

    MacroCell: Name=\Eye_Rod:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = \Eye_Rod:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\Eye_Rod:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = \Eye_Rod:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\Eye_Rod:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Eye_Rod:PWMUDB:prevCompare1\ * \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = \Eye_Rod:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\Eye_Rod:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Eye_Rod:PWMUDB:prevCompare2\ * \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = \Eye_Rod:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_421, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = Net_421 (fanout=1)

    MacroCell: Name=Net_2166, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = Net_2166 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_81 ,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\ ,
            chain_out => \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_81 ,
            cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\ ,
            cl0_comb => \Right_Eyeball:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_Eyeball:PWMUDB:tc_i\ ,
            cl1_comb => \Right_Eyeball:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Right_Eyeball:PWMUDB:status_3\ ,
            chain_in => \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_180 ,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\ ,
            chain_out => \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_180 ,
            cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\ ,
            cl0_comb => \Left_Eyeball:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_Eyeball:PWMUDB:tc_i\ ,
            cl1_comb => \Left_Eyeball:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Left_Eyeball:PWMUDB:status_3\ ,
            chain_in => \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_849 ,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_849 ,
            cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \Right_Eyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\ ,
            chain_in => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2097 ,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
            chain_out => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2097 ,
            cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
            cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\ ,
            z0_comb => \Left_Eyebrow:PWMUDB:tc_i\ ,
            cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\ ,
            chain_in => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\NeckHandle:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_334 ,
            cs_addr_2 => \NeckHandle:PWMUDB:tc_i\ ,
            cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\ ,
            chain_out => \NeckHandle:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \NeckHandle:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\NeckHandle:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_334 ,
            cs_addr_2 => \NeckHandle:PWMUDB:tc_i\ ,
            cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\ ,
            cl0_comb => \NeckHandle:PWMUDB:cmp1_less\ ,
            z0_comb => \NeckHandle:PWMUDB:tc_i\ ,
            cl1_comb => \NeckHandle:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \NeckHandle:PWMUDB:status_3\ ,
            chain_in => \NeckHandle:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \NeckHandle:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Upper_Lips:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_367 ,
            cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\ ,
            cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\ ,
            chain_out => \Upper_Lips:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Upper_Lips:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_367 ,
            cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\ ,
            cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\ ,
            cl0_comb => \Upper_Lips:PWMUDB:cmp1_less\ ,
            z0_comb => \Upper_Lips:PWMUDB:tc_i\ ,
            cl1_comb => \Upper_Lips:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Upper_Lips:PWMUDB:status_3\ ,
            chain_in => \Upper_Lips:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Lower_Lips:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_400 ,
            cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\ ,
            chain_out => \Lower_Lips:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Lower_Lips:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_400 ,
            cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\ ,
            cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\ ,
            cl0_comb => \Lower_Lips:PWMUDB:cmp1_less\ ,
            z0_comb => \Lower_Lips:PWMUDB:tc_i\ ,
            cl1_comb => \Lower_Lips:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Lower_Lips:PWMUDB:status_3\ ,
            chain_in => \Lower_Lips:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\Eye_Rod:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_433 ,
            cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\ ,
            cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\ ,
            chain_out => \Eye_Rod:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\Eye_Rod:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_433 ,
            cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\ ,
            cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\ ,
            cl0_comb => \Eye_Rod:PWMUDB:cmp1_less\ ,
            z0_comb => \Eye_Rod:PWMUDB:tc_i\ ,
            cl1_comb => \Eye_Rod:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \Eye_Rod:PWMUDB:status_3\ ,
            chain_in => \Eye_Rod:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Right_Eyeball:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_81 ,
            status_3 => \Right_Eyeball:PWMUDB:status_3\ ,
            status_2 => \Right_Eyeball:PWMUDB:status_2\ ,
            status_1 => \Right_Eyeball:PWMUDB:status_1\ ,
            status_0 => \Right_Eyeball:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Eyeball:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_180 ,
            status_3 => \Left_Eyeball:PWMUDB:status_3\ ,
            status_2 => \Left_Eyeball:PWMUDB:status_2\ ,
            status_1 => \Left_Eyeball:PWMUDB:status_1\ ,
            status_0 => \Left_Eyeball:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Right_Eyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_849 ,
            status_3 => \Right_Eyebrow:PWMUDB:status_3\ ,
            status_2 => \Right_Eyebrow:PWMUDB:status_2\ ,
            status_1 => \Right_Eyebrow:PWMUDB:status_1\ ,
            status_0 => \Right_Eyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Left_Eyebrow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_2097 ,
            status_3 => \Left_Eyebrow:PWMUDB:status_3\ ,
            status_2 => \Left_Eyebrow:PWMUDB:status_2\ ,
            status_1 => \Left_Eyebrow:PWMUDB:status_1\ ,
            status_0 => \Left_Eyebrow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\NeckHandle:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_334 ,
            status_3 => \NeckHandle:PWMUDB:status_3\ ,
            status_2 => \NeckHandle:PWMUDB:status_2\ ,
            status_1 => \NeckHandle:PWMUDB:status_1\ ,
            status_0 => \NeckHandle:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Upper_Lips:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_367 ,
            status_3 => \Upper_Lips:PWMUDB:status_3\ ,
            status_2 => \Upper_Lips:PWMUDB:status_2\ ,
            status_1 => \Upper_Lips:PWMUDB:status_1\ ,
            status_0 => \Upper_Lips:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Lower_Lips:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_400 ,
            status_3 => \Lower_Lips:PWMUDB:status_3\ ,
            status_2 => \Lower_Lips:PWMUDB:status_2\ ,
            status_1 => \Lower_Lips:PWMUDB:status_1\ ,
            status_0 => \Lower_Lips:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Eye_Rod:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_433 ,
            status_3 => \Eye_Rod:PWMUDB:status_3\ ,
            status_2 => \Eye_Rod:PWMUDB:status_2\ ,
            status_1 => \Eye_Rod:PWMUDB:status_1\ ,
            status_0 => \Eye_Rod:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Right_Eyeball:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_81 ,
            control_7 => \Right_Eyeball:PWMUDB:control_7\ ,
            control_6 => \Right_Eyeball:PWMUDB:control_6\ ,
            control_5 => \Right_Eyeball:PWMUDB:control_5\ ,
            control_4 => \Right_Eyeball:PWMUDB:control_4\ ,
            control_3 => \Right_Eyeball:PWMUDB:control_3\ ,
            control_2 => \Right_Eyeball:PWMUDB:control_2\ ,
            control_1 => \Right_Eyeball:PWMUDB:control_1\ ,
            control_0 => \Right_Eyeball:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Left_Eyeball:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_180 ,
            control_7 => \Left_Eyeball:PWMUDB:control_7\ ,
            control_6 => \Left_Eyeball:PWMUDB:control_6\ ,
            control_5 => \Left_Eyeball:PWMUDB:control_5\ ,
            control_4 => \Left_Eyeball:PWMUDB:control_4\ ,
            control_3 => \Left_Eyeball:PWMUDB:control_3\ ,
            control_2 => \Left_Eyeball:PWMUDB:control_2\ ,
            control_1 => \Left_Eyeball:PWMUDB:control_1\ ,
            control_0 => \Left_Eyeball:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_849 ,
            control_7 => \Right_Eyebrow:PWMUDB:control_7\ ,
            control_6 => \Right_Eyebrow:PWMUDB:control_6\ ,
            control_5 => \Right_Eyebrow:PWMUDB:control_5\ ,
            control_4 => \Right_Eyebrow:PWMUDB:control_4\ ,
            control_3 => \Right_Eyebrow:PWMUDB:control_3\ ,
            control_2 => \Right_Eyebrow:PWMUDB:control_2\ ,
            control_1 => \Right_Eyebrow:PWMUDB:control_1\ ,
            control_0 => \Right_Eyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2097 ,
            control_7 => \Left_Eyebrow:PWMUDB:control_7\ ,
            control_6 => \Left_Eyebrow:PWMUDB:control_6\ ,
            control_5 => \Left_Eyebrow:PWMUDB:control_5\ ,
            control_4 => \Left_Eyebrow:PWMUDB:control_4\ ,
            control_3 => \Left_Eyebrow:PWMUDB:control_3\ ,
            control_2 => \Left_Eyebrow:PWMUDB:control_2\ ,
            control_1 => \Left_Eyebrow:PWMUDB:control_1\ ,
            control_0 => \Left_Eyebrow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\NeckHandle:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_334 ,
            control_7 => \NeckHandle:PWMUDB:control_7\ ,
            control_6 => \NeckHandle:PWMUDB:control_6\ ,
            control_5 => \NeckHandle:PWMUDB:control_5\ ,
            control_4 => \NeckHandle:PWMUDB:control_4\ ,
            control_3 => \NeckHandle:PWMUDB:control_3\ ,
            control_2 => \NeckHandle:PWMUDB:control_2\ ,
            control_1 => \NeckHandle:PWMUDB:control_1\ ,
            control_0 => \NeckHandle:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Upper_Lips:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_367 ,
            control_7 => \Upper_Lips:PWMUDB:control_7\ ,
            control_6 => \Upper_Lips:PWMUDB:control_6\ ,
            control_5 => \Upper_Lips:PWMUDB:control_5\ ,
            control_4 => \Upper_Lips:PWMUDB:control_4\ ,
            control_3 => \Upper_Lips:PWMUDB:control_3\ ,
            control_2 => \Upper_Lips:PWMUDB:control_2\ ,
            control_1 => \Upper_Lips:PWMUDB:control_1\ ,
            control_0 => \Upper_Lips:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Lower_Lips:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_400 ,
            control_7 => \Lower_Lips:PWMUDB:control_7\ ,
            control_6 => \Lower_Lips:PWMUDB:control_6\ ,
            control_5 => \Lower_Lips:PWMUDB:control_5\ ,
            control_4 => \Lower_Lips:PWMUDB:control_4\ ,
            control_3 => \Lower_Lips:PWMUDB:control_3\ ,
            control_2 => \Lower_Lips:PWMUDB:control_2\ ,
            control_1 => \Lower_Lips:PWMUDB:control_1\ ,
            control_0 => \Lower_Lips:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\Eye_Rod:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_433 ,
            control_7 => \Eye_Rod:PWMUDB:control_7\ ,
            control_6 => \Eye_Rod:PWMUDB:control_6\ ,
            control_5 => \Eye_Rod:PWMUDB:control_5\ ,
            control_4 => \Eye_Rod:PWMUDB:control_4\ ,
            control_3 => \Eye_Rod:PWMUDB:control_3\ ,
            control_2 => \Eye_Rod:PWMUDB:control_2\ ,
            control_1 => \Eye_Rod:PWMUDB:control_1\ ,
            control_0 => \Eye_Rod:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    8 :    0 :    8 : 100.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   19 :   29 :   48 : 39.58 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   64 :  128 :  192 : 33.33 %
  Unique P-terms              :   64 :  320 :  384 : 16.67 %
  Total P-terms               :   64 :      :      :        
  Datapath Cells              :   16 :    8 :   24 : 66.67 %
  Status Cells                :    8 :   16 :   24 : 33.33 %
    StatusI Registers         :    8 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    8 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 1s.068ms
Tech Mapping phase: Elapsed time ==> 1s.507ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(2)][IoId=(6)] : Eye_Rod_1(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Eye_Rod_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Left_Eyeball_Pan(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Left_Eyeball_Tilt(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Left_Eyebrow_Pan(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Left_Eyebrow_Tilt(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Lower_Lips_Left(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Lower_Lips_Right(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : NeckHandle_Left(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : NeckHandle_Right(0) (fixed)
IO_3@[IOP=(12)][IoId=(3)] : Right_Eyeball_Pan(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : Right_Eyeball_Tilt(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : Right_Eyebrow_Pan(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Right_Eyebrow_Tilt(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Upper_Lips_Left(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Upper_Lips_Right(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.178ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 2s.161ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 11.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.50
                   Pterms :            4.00
               Macrocells :            4.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.534ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         16 :       3.50 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\Eye_Rod:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_433 ,
        cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\ ,
        cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\ ,
        chain_out => \Eye_Rod:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Eye_Rod:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\NeckHandle:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:control_7\
        );
        Output = \NeckHandle:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NeckHandle:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * \NeckHandle:PWMUDB:tc_i\
        );
        Output = \NeckHandle:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_323, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * 
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = Net_323 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_728, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:runmode_enable\ * 
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = Net_728 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\NeckHandle:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = \NeckHandle:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NeckHandle:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NeckHandle:PWMUDB:prevCompare1\ * 
              \NeckHandle:PWMUDB:cmp1_less\
        );
        Output = \NeckHandle:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NeckHandle:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = \NeckHandle:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\NeckHandle:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NeckHandle:PWMUDB:prevCompare2\ * 
              \NeckHandle:PWMUDB:cmp2_less\
        );
        Output = \NeckHandle:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\NeckHandle:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_334 ,
        cs_addr_2 => \NeckHandle:PWMUDB:tc_i\ ,
        cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\ ,
        cl0_comb => \NeckHandle:PWMUDB:cmp1_less\ ,
        z0_comb => \NeckHandle:PWMUDB:tc_i\ ,
        cl1_comb => \NeckHandle:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \NeckHandle:PWMUDB:status_3\ ,
        chain_in => \NeckHandle:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \NeckHandle:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\NeckHandle:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_334 ,
        status_3 => \NeckHandle:PWMUDB:status_3\ ,
        status_2 => \NeckHandle:PWMUDB:status_2\ ,
        status_1 => \NeckHandle:PWMUDB:status_1\ ,
        status_0 => \NeckHandle:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\NeckHandle:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_334 ,
        control_7 => \NeckHandle:PWMUDB:control_7\ ,
        control_6 => \NeckHandle:PWMUDB:control_6\ ,
        control_5 => \NeckHandle:PWMUDB:control_5\ ,
        control_4 => \NeckHandle:PWMUDB:control_4\ ,
        control_3 => \NeckHandle:PWMUDB:control_3\ ,
        control_2 => \NeckHandle:PWMUDB:control_2\ ,
        control_1 => \NeckHandle:PWMUDB:control_1\ ,
        control_0 => \NeckHandle:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:control_7\
        );
        Output = \Right_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Right_Eyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_203, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_203 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2328, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:runmode_enable\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2328 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare1\ * 
              \Right_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Eyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_849) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyebrow:PWMUDB:prevCompare2\ * 
              \Right_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_849 ,
        cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \Right_Eyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \Right_Eyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Right_Eyebrow:PWMUDB:status_3\ ,
        chain_in => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Right_Eyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_849 ,
        status_3 => \Right_Eyebrow:PWMUDB:status_3\ ,
        status_2 => \Right_Eyebrow:PWMUDB:status_2\ ,
        status_1 => \Right_Eyebrow:PWMUDB:status_1\ ,
        status_0 => \Right_Eyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Eyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_849 ,
        control_7 => \Right_Eyebrow:PWMUDB:control_7\ ,
        control_6 => \Right_Eyebrow:PWMUDB:control_6\ ,
        control_5 => \Right_Eyebrow:PWMUDB:control_5\ ,
        control_4 => \Right_Eyebrow:PWMUDB:control_4\ ,
        control_3 => \Right_Eyebrow:PWMUDB:control_3\ ,
        control_2 => \Right_Eyebrow:PWMUDB:control_2\ ,
        control_1 => \Right_Eyebrow:PWMUDB:control_1\ ,
        control_0 => \Right_Eyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2097 ,
        cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Eye_Rod:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:control_7\
        );
        Output = \Eye_Rod:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Eye_Rod:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:tc_i\
        );
        Output = \Eye_Rod:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2166, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = Net_2166 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_421, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:runmode_enable\ * \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = Net_421 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Eye_Rod:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = \Eye_Rod:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Eye_Rod:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Eye_Rod:PWMUDB:prevCompare1\ * \Eye_Rod:PWMUDB:cmp1_less\
        );
        Output = \Eye_Rod:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Eye_Rod:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = \Eye_Rod:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Eye_Rod:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_433) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Eye_Rod:PWMUDB:prevCompare2\ * \Eye_Rod:PWMUDB:cmp2_less\
        );
        Output = \Eye_Rod:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Eye_Rod:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_433 ,
        cs_addr_2 => \Eye_Rod:PWMUDB:tc_i\ ,
        cs_addr_1 => \Eye_Rod:PWMUDB:runmode_enable\ ,
        cl0_comb => \Eye_Rod:PWMUDB:cmp1_less\ ,
        z0_comb => \Eye_Rod:PWMUDB:tc_i\ ,
        cl1_comb => \Eye_Rod:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Eye_Rod:PWMUDB:status_3\ ,
        chain_in => \Eye_Rod:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Eye_Rod:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Eye_Rod:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_433 ,
        status_3 => \Eye_Rod:PWMUDB:status_3\ ,
        status_2 => \Eye_Rod:PWMUDB:status_2\ ,
        status_1 => \Eye_Rod:PWMUDB:status_1\ ,
        status_0 => \Eye_Rod:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Eye_Rod:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_433 ,
        control_7 => \Eye_Rod:PWMUDB:control_7\ ,
        control_6 => \Eye_Rod:PWMUDB:control_6\ ,
        control_5 => \Eye_Rod:PWMUDB:control_5\ ,
        control_4 => \Eye_Rod:PWMUDB:control_4\ ,
        control_3 => \Eye_Rod:PWMUDB:control_3\ ,
        control_2 => \Eye_Rod:PWMUDB:control_2\ ,
        control_1 => \Eye_Rod:PWMUDB:control_1\ ,
        control_0 => \Eye_Rod:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
datapathcell: Name =\NeckHandle:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_334 ,
        cs_addr_2 => \NeckHandle:PWMUDB:tc_i\ ,
        cs_addr_1 => \NeckHandle:PWMUDB:runmode_enable\ ,
        chain_out => \NeckHandle:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \NeckHandle:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,2)] contents:
datapathcell: Name =\Right_Eyebrow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_849 ,
        cs_addr_2 => \Right_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyebrow:PWMUDB:runmode_enable\ ,
        chain_out => \Right_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Eyebrow:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:control_7\
        );
        Output = \Left_Eyebrow:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:tc_i\
        );
        Output = \Left_Eyebrow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2197, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = Net_2197 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_274, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:runmode_enable\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = Net_274 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare1\ * 
              \Left_Eyebrow:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Eyebrow:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2097) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyebrow:PWMUDB:prevCompare2\ * 
              \Left_Eyebrow:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyebrow:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Eyebrow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2097 ,
        cs_addr_2 => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyebrow:PWMUDB:runmode_enable\ ,
        cl0_comb => \Left_Eyebrow:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_Eyebrow:PWMUDB:tc_i\ ,
        cl1_comb => \Left_Eyebrow:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Left_Eyebrow:PWMUDB:status_3\ ,
        chain_in => \Left_Eyebrow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Eyebrow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Left_Eyebrow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_2097 ,
        status_3 => \Left_Eyebrow:PWMUDB:status_3\ ,
        status_2 => \Left_Eyebrow:PWMUDB:status_2\ ,
        status_1 => \Left_Eyebrow:PWMUDB:status_1\ ,
        status_0 => \Left_Eyebrow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Left_Eyebrow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2097 ,
        control_7 => \Left_Eyebrow:PWMUDB:control_7\ ,
        control_6 => \Left_Eyebrow:PWMUDB:control_6\ ,
        control_5 => \Left_Eyebrow:PWMUDB:control_5\ ,
        control_4 => \Left_Eyebrow:PWMUDB:control_4\ ,
        control_3 => \Left_Eyebrow:PWMUDB:control_3\ ,
        control_2 => \Left_Eyebrow:PWMUDB:control_2\ ,
        control_1 => \Left_Eyebrow:PWMUDB:control_1\ ,
        control_0 => \Left_Eyebrow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
datapathcell: Name =\Left_Eyeball:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_180 ,
        cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\ ,
        chain_out => \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Left_Eyeball:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyeball:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:control_7\
        );
        Output = \Right_Eyeball:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyeball:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:tc_i\
        );
        Output = \Right_Eyeball:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_32, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = Net_32 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_46, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:runmode_enable\ * 
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = Net_46 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Right_Eyeball:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyeball:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Right_Eyeball:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyeball:PWMUDB:prevCompare1\ * 
              \Right_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Right_Eyeball:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Right_Eyeball:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyeball:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Right_Eyeball:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_81) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Right_Eyeball:PWMUDB:prevCompare2\ * 
              \Right_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Right_Eyeball:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Right_Eyeball:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_81 ,
        cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\ ,
        cl0_comb => \Right_Eyeball:PWMUDB:cmp1_less\ ,
        z0_comb => \Right_Eyeball:PWMUDB:tc_i\ ,
        cl1_comb => \Right_Eyeball:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Right_Eyeball:PWMUDB:status_3\ ,
        chain_in => \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Right_Eyeball:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Right_Eyeball:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_81 ,
        status_3 => \Right_Eyeball:PWMUDB:status_3\ ,
        status_2 => \Right_Eyeball:PWMUDB:status_2\ ,
        status_1 => \Right_Eyeball:PWMUDB:status_1\ ,
        status_0 => \Right_Eyeball:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Right_Eyeball:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_81 ,
        control_7 => \Right_Eyeball:PWMUDB:control_7\ ,
        control_6 => \Right_Eyeball:PWMUDB:control_6\ ,
        control_5 => \Right_Eyeball:PWMUDB:control_5\ ,
        control_4 => \Right_Eyeball:PWMUDB:control_4\ ,
        control_3 => \Right_Eyeball:PWMUDB:control_3\ ,
        control_2 => \Right_Eyeball:PWMUDB:control_2\ ,
        control_1 => \Right_Eyeball:PWMUDB:control_1\ ,
        control_0 => \Right_Eyeball:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Upper_Lips:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:control_7\
        );
        Output = \Upper_Lips:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Upper_Lips:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * \Upper_Lips:PWMUDB:tc_i\
        );
        Output = \Upper_Lips:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_356, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * 
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = Net_356 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_738, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:runmode_enable\ * 
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = Net_738 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Upper_Lips:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = \Upper_Lips:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Upper_Lips:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Upper_Lips:PWMUDB:prevCompare1\ * 
              \Upper_Lips:PWMUDB:cmp1_less\
        );
        Output = \Upper_Lips:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Upper_Lips:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = \Upper_Lips:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Upper_Lips:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_367) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Upper_Lips:PWMUDB:prevCompare2\ * 
              \Upper_Lips:PWMUDB:cmp2_less\
        );
        Output = \Upper_Lips:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Upper_Lips:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_367 ,
        cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\ ,
        cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\ ,
        cl0_comb => \Upper_Lips:PWMUDB:cmp1_less\ ,
        z0_comb => \Upper_Lips:PWMUDB:tc_i\ ,
        cl1_comb => \Upper_Lips:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Upper_Lips:PWMUDB:status_3\ ,
        chain_in => \Upper_Lips:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Upper_Lips:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Upper_Lips:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_367 ,
        status_3 => \Upper_Lips:PWMUDB:status_3\ ,
        status_2 => \Upper_Lips:PWMUDB:status_2\ ,
        status_1 => \Upper_Lips:PWMUDB:status_1\ ,
        status_0 => \Upper_Lips:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Upper_Lips:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_367 ,
        control_7 => \Upper_Lips:PWMUDB:control_7\ ,
        control_6 => \Upper_Lips:PWMUDB:control_6\ ,
        control_5 => \Upper_Lips:PWMUDB:control_5\ ,
        control_4 => \Upper_Lips:PWMUDB:control_4\ ,
        control_3 => \Upper_Lips:PWMUDB:control_3\ ,
        control_2 => \Upper_Lips:PWMUDB:control_2\ ,
        control_1 => \Upper_Lips:PWMUDB:control_1\ ,
        control_0 => \Upper_Lips:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
datapathcell: Name =\Lower_Lips:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_400 ,
        cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\ ,
        chain_out => \Lower_Lips:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Lower_Lips:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyeball:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:control_7\
        );
        Output = \Left_Eyeball:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyeball:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:tc_i\
        );
        Output = \Left_Eyeball:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2454, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = Net_2454 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2489, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:runmode_enable\ * 
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = Net_2489 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Left_Eyeball:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyeball:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Left_Eyeball:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyeball:PWMUDB:prevCompare1\ * 
              \Left_Eyeball:PWMUDB:cmp1_less\
        );
        Output = \Left_Eyeball:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Left_Eyeball:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyeball:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Left_Eyeball:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_180) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Left_Eyeball:PWMUDB:prevCompare2\ * 
              \Left_Eyeball:PWMUDB:cmp2_less\
        );
        Output = \Left_Eyeball:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Left_Eyeball:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_180 ,
        cs_addr_2 => \Left_Eyeball:PWMUDB:tc_i\ ,
        cs_addr_1 => \Left_Eyeball:PWMUDB:runmode_enable\ ,
        cl0_comb => \Left_Eyeball:PWMUDB:cmp1_less\ ,
        z0_comb => \Left_Eyeball:PWMUDB:tc_i\ ,
        cl1_comb => \Left_Eyeball:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Left_Eyeball:PWMUDB:status_3\ ,
        chain_in => \Left_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Left_Eyeball:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Left_Eyeball:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_180 ,
        status_3 => \Left_Eyeball:PWMUDB:status_3\ ,
        status_2 => \Left_Eyeball:PWMUDB:status_2\ ,
        status_1 => \Left_Eyeball:PWMUDB:status_1\ ,
        status_0 => \Left_Eyeball:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Left_Eyeball:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_180 ,
        control_7 => \Left_Eyeball:PWMUDB:control_7\ ,
        control_6 => \Left_Eyeball:PWMUDB:control_6\ ,
        control_5 => \Left_Eyeball:PWMUDB:control_5\ ,
        control_4 => \Left_Eyeball:PWMUDB:control_4\ ,
        control_3 => \Left_Eyeball:PWMUDB:control_3\ ,
        control_2 => \Left_Eyeball:PWMUDB:control_2\ ,
        control_1 => \Left_Eyeball:PWMUDB:control_1\ ,
        control_0 => \Left_Eyeball:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
datapathcell: Name =\Right_Eyeball:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_81 ,
        cs_addr_2 => \Right_Eyeball:PWMUDB:tc_i\ ,
        cs_addr_1 => \Right_Eyeball:PWMUDB:runmode_enable\ ,
        chain_out => \Right_Eyeball:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Right_Eyeball:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\Upper_Lips:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_367 ,
        cs_addr_2 => \Upper_Lips:PWMUDB:tc_i\ ,
        cs_addr_1 => \Upper_Lips:PWMUDB:runmode_enable\ ,
        chain_out => \Upper_Lips:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Upper_Lips:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lower_Lips:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:control_7\
        );
        Output = \Lower_Lips:PWMUDB:runmode_enable\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lower_Lips:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * \Lower_Lips:PWMUDB:tc_i\
        );
        Output = \Lower_Lips:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1636, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * 
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = Net_1636 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_388, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:runmode_enable\ * 
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = Net_388 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\Lower_Lips:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = \Lower_Lips:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Lower_Lips:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lower_Lips:PWMUDB:prevCompare1\ * 
              \Lower_Lips:PWMUDB:cmp1_less\
        );
        Output = \Lower_Lips:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Lower_Lips:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = \Lower_Lips:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Lower_Lips:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_400) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\Lower_Lips:PWMUDB:prevCompare2\ * 
              \Lower_Lips:PWMUDB:cmp2_less\
        );
        Output = \Lower_Lips:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Lower_Lips:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_400 ,
        cs_addr_2 => \Lower_Lips:PWMUDB:tc_i\ ,
        cs_addr_1 => \Lower_Lips:PWMUDB:runmode_enable\ ,
        cl0_comb => \Lower_Lips:PWMUDB:cmp1_less\ ,
        z0_comb => \Lower_Lips:PWMUDB:tc_i\ ,
        cl1_comb => \Lower_Lips:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \Lower_Lips:PWMUDB:status_3\ ,
        chain_in => \Lower_Lips:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Lower_Lips:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\Lower_Lips:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_400 ,
        status_3 => \Lower_Lips:PWMUDB:status_3\ ,
        status_2 => \Lower_Lips:PWMUDB:status_2\ ,
        status_1 => \Lower_Lips:PWMUDB:status_1\ ,
        status_0 => \Lower_Lips:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Lower_Lips:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_400 ,
        control_7 => \Lower_Lips:PWMUDB:control_7\ ,
        control_6 => \Lower_Lips:PWMUDB:control_6\ ,
        control_5 => \Lower_Lips:PWMUDB:control_5\ ,
        control_4 => \Lower_Lips:PWMUDB:control_4\ ,
        control_3 => \Lower_Lips:PWMUDB:control_3\ ,
        control_2 => \Lower_Lips:PWMUDB:control_2\ ,
        control_1 => \Lower_Lips:PWMUDB:control_1\ ,
        control_0 => \Lower_Lips:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Left_Eyeball_Pan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyeball_Pan(0)__PA ,
        pin_input => Net_2454 ,
        pad => Left_Eyeball_Pan(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Left_Eyeball_Tilt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyeball_Tilt(0)__PA ,
        pin_input => Net_2489 ,
        pad => Left_Eyeball_Tilt(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = Right_Eyebrow_Tilt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyebrow_Tilt(0)__PA ,
        pin_input => Net_2328 ,
        pad => Right_Eyebrow_Tilt(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = NeckHandle_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NeckHandle_Right(0)__PA ,
        pin_input => Net_728 ,
        pad => NeckHandle_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Right_Eyebrow_Pan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyebrow_Pan(0)__PA ,
        pin_input => Net_203 ,
        pad => Right_Eyebrow_Pan(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = NeckHandle_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => NeckHandle_Left(0)__PA ,
        pin_input => Net_323 ,
        pad => NeckHandle_Left(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Eye_Rod_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Eye_Rod_1(0)__PA ,
        pin_input => Net_421 ,
        pad => Eye_Rod_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Eye_Rod_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Eye_Rod_2(0)__PA ,
        pin_input => Net_2166 ,
        pad => Eye_Rod_2(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Upper_Lips_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Upper_Lips_Right(0)__PA ,
        pin_input => Net_738 ,
        pad => Upper_Lips_Right(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Upper_Lips_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Upper_Lips_Left(0)__PA ,
        pin_input => Net_356 ,
        pad => Upper_Lips_Left(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Lower_Lips_Left(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lower_Lips_Left(0)__PA ,
        pin_input => Net_388 ,
        pad => Lower_Lips_Left(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Lower_Lips_Right(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lower_Lips_Right(0)__PA ,
        pin_input => Net_1636 ,
        pad => Lower_Lips_Right(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = Right_Eyeball_Tilt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyeball_Tilt(0)__PA ,
        pin_input => Net_46 ,
        pad => Right_Eyeball_Tilt(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = Right_Eyeball_Pan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Right_Eyeball_Pan(0)__PA ,
        pin_input => Net_32 ,
        pad => Right_Eyeball_Pan(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Left_Eyebrow_Pan(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyebrow_Pan(0)__PA ,
        pin_input => Net_274 ,
        pad => Left_Eyebrow_Pan(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Left_Eyebrow_Tilt(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Left_Eyebrow_Tilt(0)__PA ,
        pin_input => Net_2197 ,
        pad => Left_Eyebrow_Tilt(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_400 ,
            dclk_0 => Net_400_local ,
            dclk_glb_1 => Net_81 ,
            dclk_1 => Net_81_local ,
            dclk_glb_2 => Net_180 ,
            dclk_2 => Net_180_local ,
            dclk_glb_3 => Net_2097 ,
            dclk_3 => Net_2097_local ,
            dclk_glb_4 => Net_433 ,
            dclk_4 => Net_433_local ,
            dclk_glb_5 => Net_367 ,
            dclk_5 => Net_367_local ,
            dclk_glb_6 => Net_849 ,
            dclk_6 => Net_849_local ,
            dclk_glb_7 => Net_334 ,
            dclk_7 => Net_334_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+-------------
   0 |   0 |     * |      NONE |         CMOS_OUT |   Left_Eyeball_Pan(0) | In(Net_2454)
     |   1 |     * |      NONE |         CMOS_OUT |  Left_Eyeball_Tilt(0) | In(Net_2489)
-----+-----+-------+-----------+------------------+-----------------------+-------------
   1 |   6 |     * |      NONE |         CMOS_OUT | Right_Eyebrow_Tilt(0) | In(Net_2328)
-----+-----+-------+-----------+------------------+-----------------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   NeckHandle_Right(0) | In(Net_728)
     |   1 |     * |      NONE |         CMOS_OUT |  Right_Eyebrow_Pan(0) | In(Net_203)
     |   2 |     * |      NONE |         CMOS_OUT |    NeckHandle_Left(0) | In(Net_323)
     |   6 |     * |      NONE |         CMOS_OUT |          Eye_Rod_1(0) | In(Net_421)
     |   7 |     * |      NONE |         CMOS_OUT |          Eye_Rod_2(0) | In(Net_2166)
-----+-----+-------+-----------+------------------+-----------------------+-------------
   3 |   0 |     * |      NONE |         CMOS_OUT |   Upper_Lips_Right(0) | In(Net_738)
     |   1 |     * |      NONE |         CMOS_OUT |    Upper_Lips_Left(0) | In(Net_356)
     |   6 |     * |      NONE |         CMOS_OUT |    Lower_Lips_Left(0) | In(Net_388)
     |   7 |     * |      NONE |         CMOS_OUT |   Lower_Lips_Right(0) | In(Net_1636)
-----+-----+-------+-----------+------------------+-----------------------+-------------
  12 |   2 |     * |      NONE |         CMOS_OUT | Right_Eyeball_Tilt(0) | In(Net_46)
     |   3 |     * |      NONE |         CMOS_OUT |  Right_Eyeball_Pan(0) | In(Net_32)
     |   6 |     * |      NONE |         CMOS_OUT |   Left_Eyebrow_Pan(0) | In(Net_274)
     |   7 |     * |      NONE |         CMOS_OUT |  Left_Eyebrow_Tilt(0) | In(Net_2197)
----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.400ms
Digital Placement phase: Elapsed time ==> 14s.041ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 13s.140ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 1s.605ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.290ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 4s.377ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 1s.828ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 39s.734ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 39s.734ms
API generation phase: Elapsed time ==> 15s.542ms
Dependency generation phase: Elapsed time ==> 0s.152ms
Cleanup phase: Elapsed time ==> 0s.018ms
