set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/char.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/dual_ram_buffer.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/dual_ram_buffer16.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/hvsync.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/jttoki_game.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/main.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/sei80bu.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/sound.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/sprite.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/tile.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/video.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/hdl/z80_cs.v
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/fx68k/fx68k.sv
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/fx68k/fx68kAlu.sv
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/fx68k/uaddrPla.sv
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt12_comb.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt12_interpol.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_acc.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_adpcm.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_ctrl.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_rom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_serial.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_sh_rst.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jt6295/hdl/jt6295_timing.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cheat/jtframe_cheat.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cheat/jtframe_cheat_rom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_cen48.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_frac_cen.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_freqinfo.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_gated_cen.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_pxlcen.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_rst_sync.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/clocking/jtframe_sync.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/cpu_j68.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_addsub_32.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_alu.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_decode.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_decode_rom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_dpram_2048x20.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_flags.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_loop.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_mem_io.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/j68_test.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/j68/jtframe_j68.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_68kdma.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_68kdtack.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_68kdtack_cen.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_68kramcs.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_m68k.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_virq.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_z80.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/jtframe_z80wait.v
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/pauloblaze/pauloblaze.qip
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_bcd_cnt.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_board.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_debug.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_dip.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_enlarger.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_led.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_reset.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_rsthold.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_sh.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_sys_info.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/jtframe_uart.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jt4701.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_4wayjoy.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_dial.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_inputs.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_keyboard.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_mouse.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_paddle.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/jtframe_rec_inputs.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/keyboard/ps2_intf_v.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_bram_rom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_nvram.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_ram.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_dual_ram16.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_ioctl_dump.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_prom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_ram.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_ram16.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/ram/jtframe_rpwp_ram.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_dwnld.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_1slot.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_2slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_3slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_4slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram1_5slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_4slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_5slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram2_6slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ram_rq.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ramslot_ctrl.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_1slot.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_2slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_3slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_4slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_5slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_6slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_7slots.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_rom_sync.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq_bcache.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_romrq_xscache.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_bank.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_init.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_latch.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram64_rfsh.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_sdram_stats.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_shadow.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sdram/jtframe_ucache.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_dcrm.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_fir.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_fir_mono.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_iir2.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_limsum.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_mixer.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_mixer_en.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_pole.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_rcmix.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_sndchain.v
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/sound/jtframe_vumeter.sv
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_credits.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_hsize.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_ddr.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_ddr_ctrl.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_lfbuf_line.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_logo.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_resync.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_tilemap.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/video/jtframe_wirebw.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/joydb15.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_joymux.v
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mister.sv
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mister_dwnld.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mr_ddrmux.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mister/jtframe_mr_ddrtest.v
set_global_assignment -name SYSTEMVERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/jtframe_emu.sv
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6144/jtframe_pll6144.qip
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6293/jtframe_pll6293.qip
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/pll6671/jtframe_pll6671.qip
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/sys/pll.qip
set_global_assignment -name QIP_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/target/mistex/sys/sys.qip
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl2.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_acc.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_csr.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_div.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_cnt.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_comb.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_ctrl.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_final.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_pure.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_eg_step.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_exprom.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_lfo.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_logsin.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_mmr.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_noise.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_op.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pg.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pg_comb.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pg_inc.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pg_rhy.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pg_sum.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_pm.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_reg.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_reg_ch.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_sh.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_sh_rst.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_single_acc.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_slot_cnt.v
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtopl/hdl/jtopl_timers.v
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80pa.vhd
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80s.vhd
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_Reg.vhd
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_MCode.vhd
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80_ALU.vhd
set_global_assignment -name VHDL_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/modules/jtframe/hdl/cpu/t80/T80.vhd
set_global_assignment -name VERILOG_FILE /home/jordi/Documents/Coding/Github/MiSTeX-ports/cores/Arcade-jtcores/jtcores/cores/toki/mistex/jttoki_game_sdram.v
