{"vcs1":{"timestamp_begin":1739184215.197941861, "rt":0.27, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739184215.549377608, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739184215.861241805, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739184214.967163917}
{"VCS_COMP_START_TIME": 1739184214.967163917}
{"VCS_COMP_END_TIME": 1739184216.083988494}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265364}}
{"vcselab": {"peak_mem": 150356}}
