
ElektronickaKocka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001ce0  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000628  08001e1c  08001e1c  00011e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002444  08002444  00012444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800244c  0800244c  0001244c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002450  08002450  00012450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000020  20000000  08002454  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000002c  20000020  08002474  00020020  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  2000004c  08002474  0002004c  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 10 .debug_info   00006431  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001162  00000000  00000000  0002647a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000960  00000000  00000000  000275e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000888  00000000  00000000  00027f40  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000030a2  00000000  00000000  000287c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000027f3  00000000  00000000  0002b86a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007e  00000000  00000000  0002e05d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000027bc  00000000  00000000  0002e0dc  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00030898  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	20000020 	.word	0x20000020
 8000158:	00000000 	.word	0x00000000
 800015c:	08001e04 	.word	0x08001e04

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	20000024 	.word	0x20000024
 8000178:	08001e04 	.word	0x08001e04

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b982 	b.w	80004a8 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001c0:	468c      	mov	ip, r1
 80001c2:	460c      	mov	r4, r1
 80001c4:	4605      	mov	r5, r0
 80001c6:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14f      	bne.n	800026c <__udivmoddi4+0xb0>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4617      	mov	r7, r2
 80001d0:	d96b      	bls.n	80002aa <__udivmoddi4+0xee>
 80001d2:	fab2 fe82 	clz	lr, r2
 80001d6:	f1be 0f00 	cmp.w	lr, #0
 80001da:	d00b      	beq.n	80001f4 <__udivmoddi4+0x38>
 80001dc:	f1ce 0520 	rsb	r5, lr, #32
 80001e0:	fa20 f505 	lsr.w	r5, r0, r5
 80001e4:	fa01 f30e 	lsl.w	r3, r1, lr
 80001e8:	ea45 0c03 	orr.w	ip, r5, r3
 80001ec:	fa02 f70e 	lsl.w	r7, r2, lr
 80001f0:	fa00 f50e 	lsl.w	r5, r0, lr
 80001f4:	0c39      	lsrs	r1, r7, #16
 80001f6:	fbbc f0f1 	udiv	r0, ip, r1
 80001fa:	b2ba      	uxth	r2, r7
 80001fc:	fb01 c310 	mls	r3, r1, r0, ip
 8000200:	fb00 f802 	mul.w	r8, r0, r2
 8000204:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8000208:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 800020c:	45a0      	cmp	r8, r4
 800020e:	d909      	bls.n	8000224 <__udivmoddi4+0x68>
 8000210:	19e4      	adds	r4, r4, r7
 8000212:	f100 33ff 	add.w	r3, r0, #4294967295
 8000216:	f080 8128 	bcs.w	800046a <__udivmoddi4+0x2ae>
 800021a:	45a0      	cmp	r8, r4
 800021c:	f240 8125 	bls.w	800046a <__udivmoddi4+0x2ae>
 8000220:	3802      	subs	r0, #2
 8000222:	443c      	add	r4, r7
 8000224:	ebc8 0404 	rsb	r4, r8, r4
 8000228:	fbb4 f3f1 	udiv	r3, r4, r1
 800022c:	fb01 4c13 	mls	ip, r1, r3, r4
 8000230:	fb03 f202 	mul.w	r2, r3, r2
 8000234:	b2ac      	uxth	r4, r5
 8000236:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 800023a:	428a      	cmp	r2, r1
 800023c:	d909      	bls.n	8000252 <__udivmoddi4+0x96>
 800023e:	19c9      	adds	r1, r1, r7
 8000240:	f103 34ff 	add.w	r4, r3, #4294967295
 8000244:	f080 810f 	bcs.w	8000466 <__udivmoddi4+0x2aa>
 8000248:	428a      	cmp	r2, r1
 800024a:	f240 810c 	bls.w	8000466 <__udivmoddi4+0x2aa>
 800024e:	3b02      	subs	r3, #2
 8000250:	4439      	add	r1, r7
 8000252:	1a8a      	subs	r2, r1, r2
 8000254:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000258:	2100      	movs	r1, #0
 800025a:	2e00      	cmp	r6, #0
 800025c:	d063      	beq.n	8000326 <__udivmoddi4+0x16a>
 800025e:	fa22 f20e 	lsr.w	r2, r2, lr
 8000262:	2300      	movs	r3, #0
 8000264:	e886 000c 	stmia.w	r6, {r2, r3}
 8000268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800026c:	428b      	cmp	r3, r1
 800026e:	d907      	bls.n	8000280 <__udivmoddi4+0xc4>
 8000270:	2e00      	cmp	r6, #0
 8000272:	d056      	beq.n	8000322 <__udivmoddi4+0x166>
 8000274:	2100      	movs	r1, #0
 8000276:	e886 0011 	stmia.w	r6, {r0, r4}
 800027a:	4608      	mov	r0, r1
 800027c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000280:	fab3 f183 	clz	r1, r3
 8000284:	2900      	cmp	r1, #0
 8000286:	f040 8093 	bne.w	80003b0 <__udivmoddi4+0x1f4>
 800028a:	42a3      	cmp	r3, r4
 800028c:	d302      	bcc.n	8000294 <__udivmoddi4+0xd8>
 800028e:	4282      	cmp	r2, r0
 8000290:	f200 80fe 	bhi.w	8000490 <__udivmoddi4+0x2d4>
 8000294:	1a85      	subs	r5, r0, r2
 8000296:	eb64 0303 	sbc.w	r3, r4, r3
 800029a:	469c      	mov	ip, r3
 800029c:	2001      	movs	r0, #1
 800029e:	2e00      	cmp	r6, #0
 80002a0:	d041      	beq.n	8000326 <__udivmoddi4+0x16a>
 80002a2:	e886 1020 	stmia.w	r6, {r5, ip}
 80002a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002aa:	b912      	cbnz	r2, 80002b2 <__udivmoddi4+0xf6>
 80002ac:	2701      	movs	r7, #1
 80002ae:	fbb7 f7f2 	udiv	r7, r7, r2
 80002b2:	fab7 fe87 	clz	lr, r7
 80002b6:	f1be 0f00 	cmp.w	lr, #0
 80002ba:	d136      	bne.n	800032a <__udivmoddi4+0x16e>
 80002bc:	1be4      	subs	r4, r4, r7
 80002be:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c2:	fa1f f987 	uxth.w	r9, r7
 80002c6:	2101      	movs	r1, #1
 80002c8:	fbb4 f3f8 	udiv	r3, r4, r8
 80002cc:	fb08 4413 	mls	r4, r8, r3, r4
 80002d0:	fb09 f203 	mul.w	r2, r9, r3
 80002d4:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80002d8:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 80002dc:	42a2      	cmp	r2, r4
 80002de:	d907      	bls.n	80002f0 <__udivmoddi4+0x134>
 80002e0:	19e4      	adds	r4, r4, r7
 80002e2:	f103 30ff 	add.w	r0, r3, #4294967295
 80002e6:	d202      	bcs.n	80002ee <__udivmoddi4+0x132>
 80002e8:	42a2      	cmp	r2, r4
 80002ea:	f200 80d3 	bhi.w	8000494 <__udivmoddi4+0x2d8>
 80002ee:	4603      	mov	r3, r0
 80002f0:	1aa4      	subs	r4, r4, r2
 80002f2:	fbb4 f0f8 	udiv	r0, r4, r8
 80002f6:	fb08 4810 	mls	r8, r8, r0, r4
 80002fa:	fb09 f900 	mul.w	r9, r9, r0
 80002fe:	b2ac      	uxth	r4, r5
 8000300:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 8000304:	4591      	cmp	r9, r2
 8000306:	d907      	bls.n	8000318 <__udivmoddi4+0x15c>
 8000308:	19d2      	adds	r2, r2, r7
 800030a:	f100 34ff 	add.w	r4, r0, #4294967295
 800030e:	d202      	bcs.n	8000316 <__udivmoddi4+0x15a>
 8000310:	4591      	cmp	r9, r2
 8000312:	f200 80ba 	bhi.w	800048a <__udivmoddi4+0x2ce>
 8000316:	4620      	mov	r0, r4
 8000318:	ebc9 0202 	rsb	r2, r9, r2
 800031c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000320:	e79b      	b.n	800025a <__udivmoddi4+0x9e>
 8000322:	4631      	mov	r1, r6
 8000324:	4630      	mov	r0, r6
 8000326:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800032a:	fa07 f70e 	lsl.w	r7, r7, lr
 800032e:	f1ce 0c20 	rsb	ip, lr, #32
 8000332:	fa24 f30c 	lsr.w	r3, r4, ip
 8000336:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800033a:	fbb3 faf8 	udiv	sl, r3, r8
 800033e:	fa1f f987 	uxth.w	r9, r7
 8000342:	fb08 351a 	mls	r5, r8, sl, r3
 8000346:	fa20 fc0c 	lsr.w	ip, r0, ip
 800034a:	fa04 f40e 	lsl.w	r4, r4, lr
 800034e:	fb0a fb09 	mul.w	fp, sl, r9
 8000352:	ea4c 0c04 	orr.w	ip, ip, r4
 8000356:	ea4f 421c 	mov.w	r2, ip, lsr #16
 800035a:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 800035e:	459b      	cmp	fp, r3
 8000360:	fa00 f50e 	lsl.w	r5, r0, lr
 8000364:	d90a      	bls.n	800037c <__udivmoddi4+0x1c0>
 8000366:	19db      	adds	r3, r3, r7
 8000368:	f10a 32ff 	add.w	r2, sl, #4294967295
 800036c:	f080 808b 	bcs.w	8000486 <__udivmoddi4+0x2ca>
 8000370:	459b      	cmp	fp, r3
 8000372:	f240 8088 	bls.w	8000486 <__udivmoddi4+0x2ca>
 8000376:	f1aa 0a02 	sub.w	sl, sl, #2
 800037a:	443b      	add	r3, r7
 800037c:	ebcb 0303 	rsb	r3, fp, r3
 8000380:	fbb3 f0f8 	udiv	r0, r3, r8
 8000384:	fb08 3310 	mls	r3, r8, r0, r3
 8000388:	fb00 f409 	mul.w	r4, r0, r9
 800038c:	fa1f fc8c 	uxth.w	ip, ip
 8000390:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8000394:	429c      	cmp	r4, r3
 8000396:	d907      	bls.n	80003a8 <__udivmoddi4+0x1ec>
 8000398:	19db      	adds	r3, r3, r7
 800039a:	f100 32ff 	add.w	r2, r0, #4294967295
 800039e:	d26e      	bcs.n	800047e <__udivmoddi4+0x2c2>
 80003a0:	429c      	cmp	r4, r3
 80003a2:	d96c      	bls.n	800047e <__udivmoddi4+0x2c2>
 80003a4:	3802      	subs	r0, #2
 80003a6:	443b      	add	r3, r7
 80003a8:	1b1c      	subs	r4, r3, r4
 80003aa:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 80003ae:	e78b      	b.n	80002c8 <__udivmoddi4+0x10c>
 80003b0:	f1c1 0e20 	rsb	lr, r1, #32
 80003b4:	408b      	lsls	r3, r1
 80003b6:	fa22 fc0e 	lsr.w	ip, r2, lr
 80003ba:	ea4c 0c03 	orr.w	ip, ip, r3
 80003be:	fa24 f70e 	lsr.w	r7, r4, lr
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fbb7 faf9 	udiv	sl, r7, r9
 80003ca:	fa1f f38c 	uxth.w	r3, ip
 80003ce:	fb09 771a 	mls	r7, r9, sl, r7
 80003d2:	fa20 f80e 	lsr.w	r8, r0, lr
 80003d6:	408c      	lsls	r4, r1
 80003d8:	fb0a f503 	mul.w	r5, sl, r3
 80003dc:	ea48 0404 	orr.w	r4, r8, r4
 80003e0:	ea4f 4814 	mov.w	r8, r4, lsr #16
 80003e4:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 80003e8:	42bd      	cmp	r5, r7
 80003ea:	fa02 f201 	lsl.w	r2, r2, r1
 80003ee:	fa00 fb01 	lsl.w	fp, r0, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x24c>
 80003f4:	eb17 070c 	adds.w	r7, r7, ip
 80003f8:	f10a 30ff 	add.w	r0, sl, #4294967295
 80003fc:	d241      	bcs.n	8000482 <__udivmoddi4+0x2c6>
 80003fe:	42bd      	cmp	r5, r7
 8000400:	d93f      	bls.n	8000482 <__udivmoddi4+0x2c6>
 8000402:	f1aa 0a02 	sub.w	sl, sl, #2
 8000406:	4467      	add	r7, ip
 8000408:	1b7f      	subs	r7, r7, r5
 800040a:	fbb7 f5f9 	udiv	r5, r7, r9
 800040e:	fb09 7715 	mls	r7, r9, r5, r7
 8000412:	fb05 f303 	mul.w	r3, r5, r3
 8000416:	b2a4      	uxth	r4, r4
 8000418:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 800041c:	42bb      	cmp	r3, r7
 800041e:	d908      	bls.n	8000432 <__udivmoddi4+0x276>
 8000420:	eb17 070c 	adds.w	r7, r7, ip
 8000424:	f105 30ff 	add.w	r0, r5, #4294967295
 8000428:	d227      	bcs.n	800047a <__udivmoddi4+0x2be>
 800042a:	42bb      	cmp	r3, r7
 800042c:	d925      	bls.n	800047a <__udivmoddi4+0x2be>
 800042e:	3d02      	subs	r5, #2
 8000430:	4467      	add	r7, ip
 8000432:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 8000436:	fba0 8902 	umull	r8, r9, r0, r2
 800043a:	1aff      	subs	r7, r7, r3
 800043c:	454f      	cmp	r7, r9
 800043e:	4645      	mov	r5, r8
 8000440:	464c      	mov	r4, r9
 8000442:	d314      	bcc.n	800046e <__udivmoddi4+0x2b2>
 8000444:	d029      	beq.n	800049a <__udivmoddi4+0x2de>
 8000446:	b366      	cbz	r6, 80004a2 <__udivmoddi4+0x2e6>
 8000448:	ebbb 0305 	subs.w	r3, fp, r5
 800044c:	eb67 0704 	sbc.w	r7, r7, r4
 8000450:	fa07 fe0e 	lsl.w	lr, r7, lr
 8000454:	40cb      	lsrs	r3, r1
 8000456:	40cf      	lsrs	r7, r1
 8000458:	ea4e 0303 	orr.w	r3, lr, r3
 800045c:	e886 0088 	stmia.w	r6, {r3, r7}
 8000460:	2100      	movs	r1, #0
 8000462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000466:	4623      	mov	r3, r4
 8000468:	e6f3      	b.n	8000252 <__udivmoddi4+0x96>
 800046a:	4618      	mov	r0, r3
 800046c:	e6da      	b.n	8000224 <__udivmoddi4+0x68>
 800046e:	ebb8 0502 	subs.w	r5, r8, r2
 8000472:	eb69 040c 	sbc.w	r4, r9, ip
 8000476:	3801      	subs	r0, #1
 8000478:	e7e5      	b.n	8000446 <__udivmoddi4+0x28a>
 800047a:	4605      	mov	r5, r0
 800047c:	e7d9      	b.n	8000432 <__udivmoddi4+0x276>
 800047e:	4610      	mov	r0, r2
 8000480:	e792      	b.n	80003a8 <__udivmoddi4+0x1ec>
 8000482:	4682      	mov	sl, r0
 8000484:	e7c0      	b.n	8000408 <__udivmoddi4+0x24c>
 8000486:	4692      	mov	sl, r2
 8000488:	e778      	b.n	800037c <__udivmoddi4+0x1c0>
 800048a:	3802      	subs	r0, #2
 800048c:	443a      	add	r2, r7
 800048e:	e743      	b.n	8000318 <__udivmoddi4+0x15c>
 8000490:	4608      	mov	r0, r1
 8000492:	e704      	b.n	800029e <__udivmoddi4+0xe2>
 8000494:	3b02      	subs	r3, #2
 8000496:	443c      	add	r4, r7
 8000498:	e72a      	b.n	80002f0 <__udivmoddi4+0x134>
 800049a:	45c3      	cmp	fp, r8
 800049c:	d3e7      	bcc.n	800046e <__udivmoddi4+0x2b2>
 800049e:	463c      	mov	r4, r7
 80004a0:	e7d1      	b.n	8000446 <__udivmoddi4+0x28a>
 80004a2:	4631      	mov	r1, r6
 80004a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080004a8 <__aeabi_idiv0>:
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop

080004ac <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80004ac:	b480      	push	{r7}
 80004ae:	b087      	sub	sp, #28
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
 80004b4:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 80004b6:	2300      	movs	r3, #0
 80004b8:	617b      	str	r3, [r7, #20]
 80004ba:	2300      	movs	r3, #0
 80004bc:	613b      	str	r3, [r7, #16]
 80004be:	2300      	movs	r3, #0
 80004c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80004c2:	2300      	movs	r3, #0
 80004c4:	617b      	str	r3, [r7, #20]
 80004c6:	e07e      	b.n	80005c6 <GPIO_Init+0x11a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 80004c8:	2201      	movs	r2, #1
 80004ca:	697b      	ldr	r3, [r7, #20]
 80004cc:	fa02 f303 	lsl.w	r3, r2, r3
 80004d0:	613b      	str	r3, [r7, #16]

    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80004d2:	683b      	ldr	r3, [r7, #0]
 80004d4:	681a      	ldr	r2, [r3, #0]
 80004d6:	693b      	ldr	r3, [r7, #16]
 80004d8:	4013      	ands	r3, r2
 80004da:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 80004dc:	68fa      	ldr	r2, [r7, #12]
 80004de:	693b      	ldr	r3, [r7, #16]
 80004e0:	429a      	cmp	r2, r3
 80004e2:	d16d      	bne.n	80005c0 <GPIO_Init+0x114>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	697b      	ldr	r3, [r7, #20]
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	2103      	movs	r1, #3
 80004ee:	fa01 f303 	lsl.w	r3, r1, r3
 80004f2:	43db      	mvns	r3, r3
 80004f4:	401a      	ands	r2, r3
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	601a      	str	r2, [r3, #0]

      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80004fa:	687b      	ldr	r3, [r7, #4]
 80004fc:	681a      	ldr	r2, [r3, #0]
 80004fe:	683b      	ldr	r3, [r7, #0]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	4619      	mov	r1, r3
 8000504:	697b      	ldr	r3, [r7, #20]
 8000506:	005b      	lsls	r3, r3, #1
 8000508:	fa01 f303 	lsl.w	r3, r1, r3
 800050c:	431a      	orrs	r2, r3
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000512:	683b      	ldr	r3, [r7, #0]
 8000514:	791b      	ldrb	r3, [r3, #4]
 8000516:	2b01      	cmp	r3, #1
 8000518:	d003      	beq.n	8000522 <GPIO_Init+0x76>
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	791b      	ldrb	r3, [r3, #4]
 800051e:	2b02      	cmp	r3, #2
 8000520:	d136      	bne.n	8000590 <GPIO_Init+0xe4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	689a      	ldr	r2, [r3, #8]
 8000526:	697b      	ldr	r3, [r7, #20]
 8000528:	005b      	lsls	r3, r3, #1
 800052a:	2103      	movs	r1, #3
 800052c:	fa01 f303 	lsl.w	r3, r1, r3
 8000530:	43db      	mvns	r3, r3
 8000532:	401a      	ands	r2, r3
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	689a      	ldr	r2, [r3, #8]
 800053c:	683b      	ldr	r3, [r7, #0]
 800053e:	795b      	ldrb	r3, [r3, #5]
 8000540:	4619      	mov	r1, r3
 8000542:	697b      	ldr	r3, [r7, #20]
 8000544:	005b      	lsls	r3, r3, #1
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	431a      	orrs	r2, r3
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	609a      	str	r2, [r3, #8]

        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration */
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	889b      	ldrh	r3, [r3, #4]
 8000554:	b29a      	uxth	r2, r3
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	b29b      	uxth	r3, r3
 800055a:	2101      	movs	r1, #1
 800055c:	fa01 f303 	lsl.w	r3, r1, r3
 8000560:	b29b      	uxth	r3, r3
 8000562:	43db      	mvns	r3, r3
 8000564:	b29b      	uxth	r3, r3
 8000566:	4013      	ands	r3, r2
 8000568:	b29a      	uxth	r2, r3
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	809a      	strh	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	889b      	ldrh	r3, [r3, #4]
 8000572:	b29b      	uxth	r3, r3
 8000574:	b21a      	sxth	r2, r3
 8000576:	683b      	ldr	r3, [r7, #0]
 8000578:	799b      	ldrb	r3, [r3, #6]
 800057a:	4619      	mov	r1, r3
 800057c:	697b      	ldr	r3, [r7, #20]
 800057e:	b29b      	uxth	r3, r3
 8000580:	fa01 f303 	lsl.w	r3, r1, r3
 8000584:	b21b      	sxth	r3, r3
 8000586:	4313      	orrs	r3, r2
 8000588:	b21b      	sxth	r3, r3
 800058a:	b29a      	uxth	r2, r3
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	809a      	strh	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000590:	687b      	ldr	r3, [r7, #4]
 8000592:	68da      	ldr	r2, [r3, #12]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	b29b      	uxth	r3, r3
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	2103      	movs	r1, #3
 800059c:	fa01 f303 	lsl.w	r3, r1, r3
 80005a0:	43db      	mvns	r3, r3
 80005a2:	401a      	ands	r2, r3
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	68da      	ldr	r2, [r3, #12]
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	79db      	ldrb	r3, [r3, #7]
 80005b0:	4619      	mov	r1, r3
 80005b2:	697b      	ldr	r3, [r7, #20]
 80005b4:	005b      	lsls	r3, r3, #1
 80005b6:	fa01 f303 	lsl.w	r3, r1, r3
 80005ba:	431a      	orrs	r2, r3
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80005c0:	697b      	ldr	r3, [r7, #20]
 80005c2:	3301      	adds	r3, #1
 80005c4:	617b      	str	r3, [r7, #20]
 80005c6:	697b      	ldr	r3, [r7, #20]
 80005c8:	2b0f      	cmp	r3, #15
 80005ca:	f67f af7d 	bls.w	80004c8 <GPIO_Init+0x1c>
      /* Pull-up Pull down resistor configuration */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
    }
  }
}
 80005ce:	bf00      	nop
 80005d0:	371c      	adds	r7, #28
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005d8:	b480      	push	{r7}
 80005da:	b085      	sub	sp, #20
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
 80005e0:	460b      	mov	r3, r1
 80005e2:	807b      	strh	r3, [r7, #2]
 80005e4:	4613      	mov	r3, r2
 80005e6:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005e8:	2300      	movs	r3, #0
 80005ea:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005ec:	2300      	movs	r3, #0
 80005ee:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005f0:	787a      	ldrb	r2, [r7, #1]
 80005f2:	887b      	ldrh	r3, [r7, #2]
 80005f4:	f003 0307 	and.w	r3, r3, #7
 80005f8:	009b      	lsls	r3, r3, #2
 80005fa:	fa02 f303 	lsl.w	r3, r2, r3
 80005fe:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8000600:	887b      	ldrh	r3, [r7, #2]
 8000602:	08db      	lsrs	r3, r3, #3
 8000604:	b29b      	uxth	r3, r3
 8000606:	4618      	mov	r0, r3
 8000608:	887b      	ldrh	r3, [r7, #2]
 800060a:	08db      	lsrs	r3, r3, #3
 800060c:	b29b      	uxth	r3, r3
 800060e:	461a      	mov	r2, r3
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	3208      	adds	r2, #8
 8000614:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000618:	887b      	ldrh	r3, [r7, #2]
 800061a:	f003 0307 	and.w	r3, r3, #7
 800061e:	009b      	lsls	r3, r3, #2
 8000620:	210f      	movs	r1, #15
 8000622:	fa01 f303 	lsl.w	r3, r1, r3
 8000626:	43db      	mvns	r3, r3
 8000628:	ea02 0103 	and.w	r1, r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	f100 0208 	add.w	r2, r0, #8
 8000632:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 8000636:	887b      	ldrh	r3, [r7, #2]
 8000638:	08db      	lsrs	r3, r3, #3
 800063a:	b29b      	uxth	r3, r3
 800063c:	461a      	mov	r2, r3
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	3208      	adds	r2, #8
 8000642:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000646:	68fb      	ldr	r3, [r7, #12]
 8000648:	4313      	orrs	r3, r2
 800064a:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 800064c:	887b      	ldrh	r3, [r7, #2]
 800064e:	08db      	lsrs	r3, r3, #3
 8000650:	b29b      	uxth	r3, r3
 8000652:	461a      	mov	r2, r3
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	3208      	adds	r2, #8
 8000658:	68b9      	ldr	r1, [r7, #8]
 800065a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 800065e:	bf00      	nop
 8000660:	3714      	adds	r7, #20
 8000662:	46bd      	mov	sp, r7
 8000664:	bc80      	pop	{r7}
 8000666:	4770      	bx	lr

08000668 <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000668:	b480      	push	{r7}
 800066a:	b089      	sub	sp, #36	; 0x24
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;
 8000670:	2300      	movs	r3, #0
 8000672:	61fb      	str	r3, [r7, #28]
 8000674:	2300      	movs	r3, #0
 8000676:	61bb      	str	r3, [r7, #24]
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
 8000680:	2300      	movs	r3, #0
 8000682:	60fb      	str	r3, [r7, #12]
 8000684:	2300      	movs	r3, #0
 8000686:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000688:	4b5f      	ldr	r3, [pc, #380]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 800068a:	689b      	ldr	r3, [r3, #8]
 800068c:	f003 030c 	and.w	r3, r3, #12
 8000690:	61fb      	str	r3, [r7, #28]
  
  switch (tmp)
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	2b0c      	cmp	r3, #12
 8000696:	d865      	bhi.n	8000764 <RCC_GetClocksFreq+0xfc>
 8000698:	a201      	add	r2, pc, #4	; (adr r2, 80006a0 <RCC_GetClocksFreq+0x38>)
 800069a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800069e:	bf00      	nop
 80006a0:	080006d5 	.word	0x080006d5
 80006a4:	08000765 	.word	0x08000765
 80006a8:	08000765 	.word	0x08000765
 80006ac:	08000765 	.word	0x08000765
 80006b0:	080006f5 	.word	0x080006f5
 80006b4:	08000765 	.word	0x08000765
 80006b8:	08000765 	.word	0x08000765
 80006bc:	08000765 	.word	0x08000765
 80006c0:	080006fd 	.word	0x080006fd
 80006c4:	08000765 	.word	0x08000765
 80006c8:	08000765 	.word	0x08000765
 80006cc:	08000765 	.word	0x08000765
 80006d0:	08000705 	.word	0x08000705
  {
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 80006d4:	4b4c      	ldr	r3, [pc, #304]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80006dc:	0b5b      	lsrs	r3, r3, #13
 80006de:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 80006e0:	68bb      	ldr	r3, [r7, #8]
 80006e2:	3301      	adds	r3, #1
 80006e4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80006e8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ec:	461a      	mov	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	601a      	str	r2, [r3, #0]
      break;
 80006f2:	e047      	b.n	8000784 <RCC_GetClocksFreq+0x11c>
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a45      	ldr	r2, [pc, #276]	; (800080c <RCC_GetClocksFreq+0x1a4>)
 80006f8:	601a      	str	r2, [r3, #0]
      break;
 80006fa:	e043      	b.n	8000784 <RCC_GetClocksFreq+0x11c>
    case 0x08:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	4a44      	ldr	r2, [pc, #272]	; (8000810 <RCC_GetClocksFreq+0x1a8>)
 8000700:	601a      	str	r2, [r3, #0]
      break;
 8000702:	e03f      	b.n	8000784 <RCC_GetClocksFreq+0x11c>
    case 0x0C:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8000704:	4b40      	ldr	r3, [pc, #256]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 8000706:	689b      	ldr	r3, [r3, #8]
 8000708:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800070c:	61bb      	str	r3, [r7, #24]
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 800070e:	4b3e      	ldr	r3, [pc, #248]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 8000710:	689b      	ldr	r3, [r3, #8]
 8000712:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8000716:	617b      	str	r3, [r7, #20]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8000718:	69bb      	ldr	r3, [r7, #24]
 800071a:	0c9b      	lsrs	r3, r3, #18
 800071c:	4a3d      	ldr	r2, [pc, #244]	; (8000814 <RCC_GetClocksFreq+0x1ac>)
 800071e:	5cd3      	ldrb	r3, [r2, r3]
 8000720:	b2db      	uxtb	r3, r3
 8000722:	61bb      	str	r3, [r7, #24]
      plldiv = (plldiv >> 22) + 1;
 8000724:	697b      	ldr	r3, [r7, #20]
 8000726:	0d9b      	lsrs	r3, r3, #22
 8000728:	3301      	adds	r3, #1
 800072a:	617b      	str	r3, [r7, #20]
      
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 800072c:	4b36      	ldr	r3, [pc, #216]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000734:	613b      	str	r3, [r7, #16]

      if (pllsource == 0x00)
 8000736:	693b      	ldr	r3, [r7, #16]
 8000738:	2b00      	cmp	r3, #0
 800073a:	d109      	bne.n	8000750 <RCC_GetClocksFreq+0xe8>
      {
        /* HSI oscillator clock selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 800073c:	69bb      	ldr	r3, [r7, #24]
 800073e:	4a33      	ldr	r2, [pc, #204]	; (800080c <RCC_GetClocksFreq+0x1a4>)
 8000740:	fb02 f203 	mul.w	r2, r2, r3
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	fbb2 f2f3 	udiv	r2, r2, r3
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	601a      	str	r2, [r3, #0]
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
 800074e:	e019      	b.n	8000784 <RCC_GetClocksFreq+0x11c>
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
      }
      else
      {
        /* HSE selected as PLL clock source */
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8000750:	69bb      	ldr	r3, [r7, #24]
 8000752:	4a2f      	ldr	r2, [pc, #188]	; (8000810 <RCC_GetClocksFreq+0x1a8>)
 8000754:	fb02 f203 	mul.w	r2, r2, r3
 8000758:	697b      	ldr	r3, [r7, #20]
 800075a:	fbb2 f2f3 	udiv	r2, r2, r3
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	601a      	str	r2, [r3, #0]
      }
      break;
 8000762:	e00f      	b.n	8000784 <RCC_GetClocksFreq+0x11c>
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8000764:	4b28      	ldr	r3, [pc, #160]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 8000766:	685b      	ldr	r3, [r3, #4]
 8000768:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800076c:	0b5b      	lsrs	r3, r3, #13
 800076e:	60bb      	str	r3, [r7, #8]
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8000770:	68bb      	ldr	r3, [r7, #8]
 8000772:	3301      	adds	r3, #1
 8000774:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000778:	fa02 f303 	lsl.w	r3, r2, r3
 800077c:	461a      	mov	r2, r3
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	601a      	str	r2, [r3, #0]
      break;
 8000782:	bf00      	nop
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000784:	4b20      	ldr	r3, [pc, #128]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 8000786:	689b      	ldr	r3, [r3, #8]
 8000788:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800078c:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 4;
 800078e:	69fb      	ldr	r3, [r7, #28]
 8000790:	091b      	lsrs	r3, r3, #4
 8000792:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp]; 
 8000794:	4a20      	ldr	r2, [pc, #128]	; (8000818 <RCC_GetClocksFreq+0x1b0>)
 8000796:	69fb      	ldr	r3, [r7, #28]
 8000798:	4413      	add	r3, r2
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	b2db      	uxtb	r3, r3
 800079e:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80007a0:	687b      	ldr	r3, [r7, #4]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	40da      	lsrs	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80007ac:	4b16      	ldr	r3, [pc, #88]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 80007ae:	689b      	ldr	r3, [r3, #8]
 80007b0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80007b4:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 8;
 80007b6:	69fb      	ldr	r3, [r7, #28]
 80007b8:	0a1b      	lsrs	r3, r3, #8
 80007ba:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80007bc:	4a16      	ldr	r2, [pc, #88]	; (8000818 <RCC_GetClocksFreq+0x1b0>)
 80007be:	69fb      	ldr	r3, [r7, #28]
 80007c0:	4413      	add	r3, r2
 80007c2:	781b      	ldrb	r3, [r3, #0]
 80007c4:	b2db      	uxtb	r3, r3
 80007c6:	60fb      	str	r3, [r7, #12]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	685a      	ldr	r2, [r3, #4]
 80007cc:	68fb      	ldr	r3, [r7, #12]
 80007ce:	40da      	lsrs	r2, r3
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80007d4:	4b0c      	ldr	r3, [pc, #48]	; (8000808 <RCC_GetClocksFreq+0x1a0>)
 80007d6:	689b      	ldr	r3, [r3, #8]
 80007d8:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80007dc:	61fb      	str	r3, [r7, #28]
  tmp = tmp >> 11;
 80007de:	69fb      	ldr	r3, [r7, #28]
 80007e0:	0adb      	lsrs	r3, r3, #11
 80007e2:	61fb      	str	r3, [r7, #28]
  presc = APBAHBPrescTable[tmp];
 80007e4:	4a0c      	ldr	r2, [pc, #48]	; (8000818 <RCC_GetClocksFreq+0x1b0>)
 80007e6:	69fb      	ldr	r3, [r7, #28]
 80007e8:	4413      	add	r3, r2
 80007ea:	781b      	ldrb	r3, [r3, #0]
 80007ec:	b2db      	uxtb	r3, r3
 80007ee:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	685a      	ldr	r2, [r3, #4]
 80007f4:	68fb      	ldr	r3, [r7, #12]
 80007f6:	40da      	lsrs	r2, r3
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	60da      	str	r2, [r3, #12]
}
 80007fc:	bf00      	nop
 80007fe:	3724      	adds	r7, #36	; 0x24
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	40023800 	.word	0x40023800
 800080c:	00f42400 	.word	0x00f42400
 8000810:	007a1200 	.word	0x007a1200
 8000814:	20000000 	.word	0x20000000
 8000818:	2000000c 	.word	0x2000000c

0800081c <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 800081c:	b480      	push	{r7}
 800081e:	b083      	sub	sp, #12
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	460b      	mov	r3, r1
 8000826:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000828:	78fb      	ldrb	r3, [r7, #3]
 800082a:	2b00      	cmp	r3, #0
 800082c:	d006      	beq.n	800083c <RCC_AHBPeriphClockCmd+0x20>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 800082e:	4909      	ldr	r1, [pc, #36]	; (8000854 <RCC_AHBPeriphClockCmd+0x38>)
 8000830:	4b08      	ldr	r3, [pc, #32]	; (8000854 <RCC_AHBPeriphClockCmd+0x38>)
 8000832:	69da      	ldr	r2, [r3, #28]
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4313      	orrs	r3, r2
 8000838:	61cb      	str	r3, [r1, #28]
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
  }
}
 800083a:	e006      	b.n	800084a <RCC_AHBPeriphClockCmd+0x2e>
  {
    RCC->AHBENR |= RCC_AHBPeriph;
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 800083c:	4905      	ldr	r1, [pc, #20]	; (8000854 <RCC_AHBPeriphClockCmd+0x38>)
 800083e:	4b05      	ldr	r3, [pc, #20]	; (8000854 <RCC_AHBPeriphClockCmd+0x38>)
 8000840:	69da      	ldr	r2, [r3, #28]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	43db      	mvns	r3, r3
 8000846:	4013      	ands	r3, r2
 8000848:	61cb      	str	r3, [r1, #28]
  }
}
 800084a:	bf00      	nop
 800084c:	370c      	adds	r7, #12
 800084e:	46bd      	mov	sp, r7
 8000850:	bc80      	pop	{r7}
 8000852:	4770      	bx	lr
 8000854:	40023800 	.word	0x40023800

08000858 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000858:	b480      	push	{r7}
 800085a:	b083      	sub	sp, #12
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
 8000860:	460b      	mov	r3, r1
 8000862:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000864:	78fb      	ldrb	r3, [r7, #3]
 8000866:	2b00      	cmp	r3, #0
 8000868:	d006      	beq.n	8000878 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 800086a:	4909      	ldr	r1, [pc, #36]	; (8000890 <RCC_APB2PeriphClockCmd+0x38>)
 800086c:	4b08      	ldr	r3, [pc, #32]	; (8000890 <RCC_APB2PeriphClockCmd+0x38>)
 800086e:	6a1a      	ldr	r2, [r3, #32]
 8000870:	687b      	ldr	r3, [r7, #4]
 8000872:	4313      	orrs	r3, r2
 8000874:	620b      	str	r3, [r1, #32]
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 8000876:	e006      	b.n	8000886 <RCC_APB2PeriphClockCmd+0x2e>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000878:	4905      	ldr	r1, [pc, #20]	; (8000890 <RCC_APB2PeriphClockCmd+0x38>)
 800087a:	4b05      	ldr	r3, [pc, #20]	; (8000890 <RCC_APB2PeriphClockCmd+0x38>)
 800087c:	6a1a      	ldr	r2, [r3, #32]
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	43db      	mvns	r3, r3
 8000882:	4013      	ands	r3, r2
 8000884:	620b      	str	r3, [r1, #32]
  }
}
 8000886:	bf00      	nop
 8000888:	370c      	adds	r7, #12
 800088a:	46bd      	mov	sp, r7
 800088c:	bc80      	pop	{r7}
 800088e:	4770      	bx	lr
 8000890:	40023800 	.word	0x40023800

08000894 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8000894:	b480      	push	{r7}
 8000896:	b083      	sub	sp, #12
 8000898:	af00      	add	r7, sp, #0
 800089a:	6078      	str	r0, [r7, #4]
 800089c:	460b      	mov	r3, r1
 800089e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80008a0:	78fb      	ldrb	r3, [r7, #3]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d006      	beq.n	80008b4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80008a6:	4909      	ldr	r1, [pc, #36]	; (80008cc <RCC_APB1PeriphClockCmd+0x38>)
 80008a8:	4b08      	ldr	r3, [pc, #32]	; (80008cc <RCC_APB1PeriphClockCmd+0x38>)
 80008aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	624b      	str	r3, [r1, #36]	; 0x24
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80008b2:	e006      	b.n	80008c2 <RCC_APB1PeriphClockCmd+0x2e>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80008b4:	4905      	ldr	r1, [pc, #20]	; (80008cc <RCC_APB1PeriphClockCmd+0x38>)
 80008b6:	4b05      	ldr	r3, [pc, #20]	; (80008cc <RCC_APB1PeriphClockCmd+0x38>)
 80008b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	43db      	mvns	r3, r3
 80008be:	4013      	ands	r3, r2
 80008c0:	624b      	str	r3, [r1, #36]	; 0x24
  }
}
 80008c2:	bf00      	nop
 80008c4:	370c      	adds	r7, #12
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bc80      	pop	{r7}
 80008ca:	4770      	bx	lr
 80008cc:	40023800 	.word	0x40023800

080008d0 <SPI_Init>:
  * @param  SPI_InitStruct: pointer to a SPI_InitTypeDef structure that
  *         contains the configuration information for the specified SPI peripheral.
  * @retval None
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_InitTypeDef* SPI_InitStruct)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
 80008d8:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80008da:	2300      	movs	r3, #0
 80008dc:	81fb      	strh	r3, [r7, #14]
  assert_param(IS_SPI_FIRST_BIT(SPI_InitStruct->SPI_FirstBit));
  assert_param(IS_SPI_CRC_POLYNOMIAL(SPI_InitStruct->SPI_CRCPolynomial));

/*---------------------------- SPIx CR1 Configuration ------------------------*/
  /* Get the SPIx CR1 value */
  tmpreg = SPIx->CR1;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	881b      	ldrh	r3, [r3, #0]
 80008e2:	81fb      	strh	r3, [r7, #14]
  /* Clear BIDIMode, BIDIOE, RxONLY, SSM, SSI, LSBFirst, BR, MSTR, CPOL and CPHA bits */
  tmpreg &= CR1_CLEAR_MASK;
 80008e4:	89fb      	ldrh	r3, [r7, #14]
 80008e6:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80008ea:	81fb      	strh	r3, [r7, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80008ec:	683b      	ldr	r3, [r7, #0]
 80008ee:	881a      	ldrh	r2, [r3, #0]
 80008f0:	683b      	ldr	r3, [r7, #0]
 80008f2:	885b      	ldrh	r3, [r3, #2]
 80008f4:	4313      	orrs	r3, r2
 80008f6:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 80008f8:	683b      	ldr	r3, [r7, #0]
 80008fa:	889b      	ldrh	r3, [r3, #4]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 80008fc:	4313      	orrs	r3, r2
 80008fe:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	88db      	ldrh	r3, [r3, #6]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000904:	4313      	orrs	r3, r2
 8000906:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000908:	683b      	ldr	r3, [r7, #0]
 800090a:	891b      	ldrh	r3, [r3, #8]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800090c:	4313      	orrs	r3, r2
 800090e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
 8000910:	683b      	ldr	r3, [r7, #0]
 8000912:	895b      	ldrh	r3, [r3, #10]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000914:	4313      	orrs	r3, r2
 8000916:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	899b      	ldrh	r3, [r3, #12]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 800091c:	4313      	orrs	r3, r2
 800091e:	b29a      	uxth	r2, r3
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
 8000920:	683b      	ldr	r3, [r7, #0]
 8000922:	89db      	ldrh	r3, [r3, #14]
  /* Set SSM, SSI and MSTR bits according to SPI_Mode and SPI_NSS values */
  /* Set LSBFirst bit according to SPI_FirstBit value */
  /* Set BR bits according to SPI_BaudRatePrescaler value */
  /* Set CPOL bit according to SPI_CPOL value */
  /* Set CPHA bit according to SPI_CPHA value */
  tmpreg |= (uint16_t)((uint32_t)SPI_InitStruct->SPI_Direction | SPI_InitStruct->SPI_Mode |
 8000924:	4313      	orrs	r3, r2
 8000926:	b29a      	uxth	r2, r3
 8000928:	89fb      	ldrh	r3, [r7, #14]
 800092a:	4313      	orrs	r3, r2
 800092c:	81fb      	strh	r3, [r7, #14]
                  SPI_InitStruct->SPI_DataSize | SPI_InitStruct->SPI_CPOL |  
                  SPI_InitStruct->SPI_CPHA | SPI_InitStruct->SPI_NSS |  
                  SPI_InitStruct->SPI_BaudRatePrescaler | SPI_InitStruct->SPI_FirstBit);
  /* Write to SPIx CR1 */
  SPIx->CR1 = tmpreg;
 800092e:	687b      	ldr	r3, [r7, #4]
 8000930:	89fa      	ldrh	r2, [r7, #14]
 8000932:	801a      	strh	r2, [r3, #0]

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  SPIx->I2SCFGR &= (uint16_t)~((uint16_t)SPI_I2SCFGR_I2SMOD);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	8b9b      	ldrh	r3, [r3, #28]
 8000938:	b29b      	uxth	r3, r3
 800093a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800093e:	b29a      	uxth	r2, r3
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	839a      	strh	r2, [r3, #28]
/*---------------------------- SPIx CRCPOLY Configuration --------------------*/
  /* Write to SPIx CRCPOLY */
  SPIx->CRCPR = SPI_InitStruct->SPI_CRCPolynomial;
 8000944:	683b      	ldr	r3, [r7, #0]
 8000946:	8a1a      	ldrh	r2, [r3, #16]
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	821a      	strh	r2, [r3, #16]
}
 800094c:	bf00      	nop
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	bc80      	pop	{r7}
 8000954:	4770      	bx	lr
 8000956:	bf00      	nop

08000958 <SPI_Cmd>:
  * @param  NewState: new state of the SPIx peripheral. 
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void SPI_Cmd(SPI_TypeDef* SPIx, FunctionalState NewState)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
 8000960:	460b      	mov	r3, r1
 8000962:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000964:	78fb      	ldrb	r3, [r7, #3]
 8000966:	2b00      	cmp	r3, #0
 8000968:	d008      	beq.n	800097c <SPI_Cmd+0x24>
  {
    /* Enable the selected SPI peripheral */
    SPIx->CR1 |= SPI_CR1_SPE;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	881b      	ldrh	r3, [r3, #0]
 800096e:	b29b      	uxth	r3, r3
 8000970:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000974:	b29a      	uxth	r2, r3
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
  }
}
 800097a:	e007      	b.n	800098c <SPI_Cmd+0x34>
    SPIx->CR1 |= SPI_CR1_SPE;
  }
  else
  {
    /* Disable the selected SPI peripheral */
    SPIx->CR1 &= (uint16_t)~((uint16_t)SPI_CR1_SPE);
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	881b      	ldrh	r3, [r3, #0]
 8000980:	b29b      	uxth	r3, r3
 8000982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000986:	b29a      	uxth	r2, r3
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	801a      	strh	r2, [r3, #0]
  }
}
 800098c:	bf00      	nop
 800098e:	370c      	adds	r7, #12
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr
 8000996:	bf00      	nop

08000998 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000998:	b480      	push	{r7}
 800099a:	b085      	sub	sp, #20
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	460b      	mov	r3, r1
 80009a2:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 80009a4:	2300      	movs	r3, #0
 80009a6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	891b      	ldrh	r3, [r3, #8]
 80009ac:	b29a      	uxth	r2, r3
 80009ae:	887b      	ldrh	r3, [r7, #2]
 80009b0:	4013      	ands	r3, r2
 80009b2:	b29b      	uxth	r3, r3
 80009b4:	2b00      	cmp	r3, #0
 80009b6:	d002      	beq.n	80009be <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 80009b8:	2301      	movs	r3, #1
 80009ba:	73fb      	strb	r3, [r7, #15]
 80009bc:	e001      	b.n	80009c2 <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 80009be:	2300      	movs	r3, #0
 80009c0:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 80009c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80009c4:	4618      	mov	r0, r3
 80009c6:	3714      	adds	r7, #20
 80009c8:	46bd      	mov	sp, r7
 80009ca:	bc80      	pop	{r7}
 80009cc:	4770      	bx	lr
 80009ce:	bf00      	nop

080009d0 <TIM_GetITStatus>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_FLAG_CC1
  *     interrupt      
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
 80009d8:	460b      	mov	r3, r1
 80009da:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80009dc:	2300      	movs	r3, #0
 80009de:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80009e0:	2300      	movs	r3, #0
 80009e2:	81bb      	strh	r3, [r7, #12]
 80009e4:	2300      	movs	r3, #0
 80009e6:	817b      	strh	r3, [r7, #10]
  
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	8a1b      	ldrh	r3, [r3, #16]
 80009ec:	b29a      	uxth	r2, r3
 80009ee:	887b      	ldrh	r3, [r7, #2]
 80009f0:	4013      	ands	r3, r2
 80009f2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	899b      	ldrh	r3, [r3, #12]
 80009f8:	b29a      	uxth	r2, r3
 80009fa:	887b      	ldrh	r3, [r7, #2]
 80009fc:	4013      	ands	r3, r2
 80009fe:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 8000a00:	89bb      	ldrh	r3, [r7, #12]
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d005      	beq.n	8000a12 <TIM_GetITStatus+0x42>
 8000a06:	897b      	ldrh	r3, [r7, #10]
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d002      	beq.n	8000a12 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	73fb      	strb	r3, [r7, #15]
 8000a10:	e001      	b.n	8000a16 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 8000a12:	2300      	movs	r3, #0
 8000a14:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a18:	4618      	mov	r0, r3
 8000a1a:	3714      	adds	r7, #20
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bc80      	pop	{r7}
 8000a20:	4770      	bx	lr
 8000a22:	bf00      	nop

08000a24 <TIM_ClearITPendingBit>:
  * @note TIM10 and TIM11 can have only update interrupt or TIM_IT_CC1
  *     interrupt        
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
 8000a2c:	460b      	mov	r3, r1
 8000a2e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
   
  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a30:	887b      	ldrh	r3, [r7, #2]
 8000a32:	43db      	mvns	r3, r3
 8000a34:	b29a      	uxth	r2, r3
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	821a      	strh	r2, [r3, #16]
}
 8000a3a:	bf00      	nop
 8000a3c:	370c      	adds	r7, #12
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr

08000a44 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that 
  *        contains the configuration information for the specified USART peripheral.
  * @retval None.
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a44:	b580      	push	{r7, lr}
 8000a46:	b08a      	sub	sp, #40	; 0x28
 8000a48:	af00      	add	r7, sp, #0
 8000a4a:	6078      	str	r0, [r7, #4]
 8000a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a4e:	2300      	movs	r3, #0
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24
 8000a52:	2300      	movs	r3, #0
 8000a54:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a56:	2300      	movs	r3, #0
 8000a58:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  }
   
/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	8a1b      	ldrh	r3, [r3, #16]
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a68:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit ------------*/
  /* Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a6e:	683b      	ldr	r3, [r7, #0]
 8000a70:	88db      	ldrh	r3, [r3, #6]
 8000a72:	461a      	mov	r2, r3
 8000a74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a76:	4313      	orrs	r3, r2
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a7c:	b29a      	uxth	r2, r3
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	899b      	ldrh	r3, [r3, #12]
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a8c:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a90:	f023 030c 	bic.w	r3, r3, #12
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	889a      	ldrh	r2, [r3, #4]
 8000a9a:	683b      	ldr	r3, [r7, #0]
 8000a9c:	891b      	ldrh	r3, [r3, #8]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	895b      	ldrh	r3, [r3, #10]

  /* Configure the USART Word Length, Parity and mode ----------------------- */
  /* Set the M bits according to USART_WordLength value */
  /* Set PCE and PS bits according to USART_Parity value */
  /* Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	461a      	mov	r2, r3
 8000aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aae:	4313      	orrs	r3, r2
 8000ab0:	627b      	str	r3, [r7, #36]	; 0x24
            USART_InitStruct->USART_Mode;

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab4:	b29a      	uxth	r2, r3
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	8a9b      	ldrh	r3, [r3, #20]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000ac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ac4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000ac8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC -------------------------------------------------*/
  /* Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000aca:	683b      	ldr	r3, [r7, #0]
 8000acc:	899b      	ldrh	r3, [r3, #12]
 8000ace:	461a      	mov	r2, r3
 8000ad0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad2:	4313      	orrs	r3, r2
 8000ad4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad8:	b29a      	uxth	r2, r3
 8000ada:	687b      	ldr	r3, [r7, #4]
 8000adc:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate -------------------------------------------*/
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ade:	f107 0308 	add.w	r3, r7, #8
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f7ff fdc0 	bl	8000668 <RCC_GetClocksFreq>
  if (USARTx == USART1) 
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	4a2e      	ldr	r2, [pc, #184]	; (8000ba4 <USART_Init+0x160>)
 8000aec:	4293      	cmp	r3, r2
 8000aee:	d102      	bne.n	8000af6 <USART_Init+0xb2>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000af0:	697b      	ldr	r3, [r7, #20]
 8000af2:	623b      	str	r3, [r7, #32]
 8000af4:	e001      	b.n	8000afa <USART_Init+0xb6>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000af6:	693b      	ldr	r3, [r7, #16]
 8000af8:	623b      	str	r3, [r7, #32]
  }

  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	899b      	ldrh	r3, [r3, #12]
 8000afe:	b29b      	uxth	r3, r3
 8000b00:	b21b      	sxth	r3, r3
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	da0c      	bge.n	8000b20 <USART_Init+0xdc>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000b06:	6a3a      	ldr	r2, [r7, #32]
 8000b08:	4613      	mov	r3, r2
 8000b0a:	009b      	lsls	r3, r3, #2
 8000b0c:	4413      	add	r3, r2
 8000b0e:	009a      	lsls	r2, r3, #2
 8000b10:	441a      	add	r2, r3
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	005b      	lsls	r3, r3, #1
 8000b18:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b1c:	61fb      	str	r3, [r7, #28]
 8000b1e:	e00b      	b.n	8000b38 <USART_Init+0xf4>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b20:	6a3a      	ldr	r2, [r7, #32]
 8000b22:	4613      	mov	r3, r2
 8000b24:	009b      	lsls	r3, r3, #2
 8000b26:	4413      	add	r3, r2
 8000b28:	009a      	lsls	r2, r3, #2
 8000b2a:	441a      	add	r2, r3
 8000b2c:	683b      	ldr	r3, [r7, #0]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	009b      	lsls	r3, r3, #2
 8000b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b36:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b38:	69fb      	ldr	r3, [r7, #28]
 8000b3a:	4a1b      	ldr	r2, [pc, #108]	; (8000ba8 <USART_Init+0x164>)
 8000b3c:	fba2 2303 	umull	r2, r3, r2, r3
 8000b40:	095b      	lsrs	r3, r3, #5
 8000b42:	011b      	lsls	r3, r3, #4
 8000b44:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b48:	091b      	lsrs	r3, r3, #4
 8000b4a:	2264      	movs	r2, #100	; 0x64
 8000b4c:	fb02 f303 	mul.w	r3, r2, r3
 8000b50:	69fa      	ldr	r2, [r7, #28]
 8000b52:	1ad3      	subs	r3, r2, r3
 8000b54:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	899b      	ldrh	r3, [r3, #12]
 8000b5a:	b29b      	uxth	r3, r3
 8000b5c:	b21b      	sxth	r3, r3
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	da0c      	bge.n	8000b7c <USART_Init+0x138>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b62:	69bb      	ldr	r3, [r7, #24]
 8000b64:	00db      	lsls	r3, r3, #3
 8000b66:	3332      	adds	r3, #50	; 0x32
 8000b68:	4a0f      	ldr	r2, [pc, #60]	; (8000ba8 <USART_Init+0x164>)
 8000b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b6e:	095b      	lsrs	r3, r3, #5
 8000b70:	f003 0307 	and.w	r3, r3, #7
 8000b74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b76:	4313      	orrs	r3, r2
 8000b78:	627b      	str	r3, [r7, #36]	; 0x24
 8000b7a:	e00b      	b.n	8000b94 <USART_Init+0x150>
  }
  else /* if ((USARTx->CR1 & CR1_OVER8_Set) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	011b      	lsls	r3, r3, #4
 8000b80:	3332      	adds	r3, #50	; 0x32
 8000b82:	4a09      	ldr	r2, [pc, #36]	; (8000ba8 <USART_Init+0x164>)
 8000b84:	fba2 2303 	umull	r2, r3, r2, r3
 8000b88:	095b      	lsrs	r3, r3, #5
 8000b8a:	f003 030f 	and.w	r3, r3, #15
 8000b8e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b90:	4313      	orrs	r3, r2
 8000b92:	627b      	str	r3, [r7, #36]	; 0x24
  }
 
  /* Write to USART BRR */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	b29a      	uxth	r2, r3
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	811a      	strh	r2, [r3, #8]
}
 8000b9c:	bf00      	nop
 8000b9e:	3728      	adds	r7, #40	; 0x28
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40013800 	.word	0x40013800
 8000ba8:	51eb851f 	.word	0x51eb851f

08000bac <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None.
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000bb8:	78fb      	ldrb	r3, [r7, #3]
 8000bba:	2b00      	cmp	r3, #0
 8000bbc:	d008      	beq.n	8000bd0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	899b      	ldrh	r3, [r3, #12]
 8000bc2:	b29b      	uxth	r3, r3
 8000bc4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bc8:	b29a      	uxth	r2, r3
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000bce:	e007      	b.n	8000be0 <USART_Cmd+0x34>
    USARTx->CR1 |= USART_CR1_UE;
  }
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	899b      	ldrh	r3, [r3, #12]
 8000bd4:	b29b      	uxth	r3, r3
 8000bd6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bda:	b29a      	uxth	r2, r3
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	819a      	strh	r2, [r3, #12]
  }
}
 8000be0:	bf00      	nop
 8000be2:	370c      	adds	r7, #12
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bc80      	pop	{r7}
 8000be8:	4770      	bx	lr
 8000bea:	bf00      	nop

08000bec <USART_SendData>:
  *   USART1, USART2, USART3, UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None.
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000bec:	b480      	push	{r7}
 8000bee:	b083      	sub	sp, #12
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	460b      	mov	r3, r1
 8000bf6:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 8000bf8:	887b      	ldrh	r3, [r7, #2]
 8000bfa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	809a      	strh	r2, [r3, #4]
}
 8000c04:	bf00      	nop
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <USART_GetFlagStatus>:
  *     @arg USART_FLAG_FE:   Framing Error flag.
  *     @arg USART_FLAG_PE:   Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint16_t USART_FLAG)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b085      	sub	sp, #20
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	460b      	mov	r3, r1
 8000c1a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	73fb      	strb	r3, [r7, #15]
  if (USART_FLAG == USART_FLAG_CTS)
  {
    assert_param(IS_USART_123_PERIPH(USARTx));
  } 
    
  if ((USARTx->SR & USART_FLAG) != (uint16_t)RESET)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	881b      	ldrh	r3, [r3, #0]
 8000c24:	b29a      	uxth	r2, r3
 8000c26:	887b      	ldrh	r3, [r7, #2]
 8000c28:	4013      	ands	r3, r2
 8000c2a:	b29b      	uxth	r3, r3
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d002      	beq.n	8000c36 <USART_GetFlagStatus+0x26>
  {
    bitstatus = SET;
 8000c30:	2301      	movs	r3, #1
 8000c32:	73fb      	strb	r3, [r7, #15]
 8000c34:	e001      	b.n	8000c3a <USART_GetFlagStatus+0x2a>
  }
  else
  {
    bitstatus = RESET;
 8000c36:	2300      	movs	r3, #0
 8000c38:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000c3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3714      	adds	r7, #20
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bc80      	pop	{r7}
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <USART_init>:
#include "stm32l1xx.h"
#include "ili9163.h"


// inicializacia pre USART
void USART_init(void){
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b088      	sub	sp, #32
 8000c4c:	af00      	add	r7, sp, #0
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA,ENABLE);
 8000c4e:	2101      	movs	r1, #1
 8000c50:	2001      	movs	r0, #1
 8000c52:	f7ff fde3 	bl	800081c <RCC_AHBPeriphClockCmd>
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8000c56:	2101      	movs	r1, #1
 8000c58:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c5c:	f7ff fe1a 	bl	8000894 <RCC_APB1PeriphClockCmd>

	// nakonfigurujeme piny pre USART
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource2, GPIO_AF_USART2);
 8000c60:	2207      	movs	r2, #7
 8000c62:	2102      	movs	r1, #2
 8000c64:	4820      	ldr	r0, [pc, #128]	; (8000ce8 <USART_init+0xa0>)
 8000c66:	f7ff fcb7 	bl	80005d8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA, GPIO_PinSource3, GPIO_AF_USART2);
 8000c6a:	2207      	movs	r2, #7
 8000c6c:	2103      	movs	r1, #3
 8000c6e:	481e      	ldr	r0, [pc, #120]	; (8000ce8 <USART_init+0xa0>)
 8000c70:	f7ff fcb2 	bl	80005d8 <GPIO_PinAFConfig>

	// inicializacna struktura pre RX
	GPIO_InitTypeDef RXInitStr;

	RXInitStr.GPIO_Pin = GPIO_Pin_3;
 8000c74:	2308      	movs	r3, #8
 8000c76:	61bb      	str	r3, [r7, #24]
	RXInitStr.GPIO_Mode = GPIO_Mode_AF;
 8000c78:	2302      	movs	r3, #2
 8000c7a:	773b      	strb	r3, [r7, #28]
	RXInitStr.GPIO_OType = GPIO_OType_PP;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	77bb      	strb	r3, [r7, #30]
	RXInitStr.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000c80:	2300      	movs	r3, #0
 8000c82:	77fb      	strb	r3, [r7, #31]
	RXInitStr.GPIO_Speed = GPIO_Speed_40MHz;
 8000c84:	2303      	movs	r3, #3
 8000c86:	777b      	strb	r3, [r7, #29]
	GPIO_Init(GPIOA,&RXInitStr);
 8000c88:	f107 0318 	add.w	r3, r7, #24
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	4816      	ldr	r0, [pc, #88]	; (8000ce8 <USART_init+0xa0>)
 8000c90:	f7ff fc0c 	bl	80004ac <GPIO_Init>

	// inicializacna struktura pre TX
	GPIO_InitTypeDef TXInitStr;

	TXInitStr.GPIO_Pin = GPIO_Pin_2;
 8000c94:	2304      	movs	r3, #4
 8000c96:	613b      	str	r3, [r7, #16]
	TXInitStr.GPIO_Mode = GPIO_Mode_AF;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	753b      	strb	r3, [r7, #20]
	TXInitStr.GPIO_OType = GPIO_OType_PP;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	75bb      	strb	r3, [r7, #22]
	TXInitStr.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	75fb      	strb	r3, [r7, #23]
	TXInitStr.GPIO_Speed = GPIO_Speed_40MHz;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	757b      	strb	r3, [r7, #21]
	GPIO_Init(GPIOA,&TXInitStr);
 8000ca8:	f107 0310 	add.w	r3, r7, #16
 8000cac:	4619      	mov	r1, r3
 8000cae:	480e      	ldr	r0, [pc, #56]	; (8000ce8 <USART_init+0xa0>)
 8000cb0:	f7ff fbfc 	bl	80004ac <GPIO_Init>

	// inicializacna struktura pre USART
	USART_InitTypeDef USART_InitStructure;
	// konfiguracia USART
	USART_InitStructure.USART_BaudRate = 2*9600;	// 2x kvoli kniznici
 8000cb4:	f44f 4396 	mov.w	r3, #19200	; 0x4b00
 8000cb8:	603b      	str	r3, [r7, #0]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	80bb      	strh	r3, [r7, #4]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	80fb      	strh	r3, [r7, #6]
	USART_InitStructure.USART_Parity = USART_Parity_No;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	813b      	strh	r3, [r7, #8]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	81bb      	strh	r3, [r7, #12]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
 8000cca:	230c      	movs	r3, #12
 8000ccc:	817b      	strh	r3, [r7, #10]
	USART_Init(USART2, &USART_InitStructure);
 8000cce:	463b      	mov	r3, r7
 8000cd0:	4619      	mov	r1, r3
 8000cd2:	4806      	ldr	r0, [pc, #24]	; (8000cec <USART_init+0xa4>)
 8000cd4:	f7ff feb6 	bl	8000a44 <USART_Init>
	USART_Cmd(USART2, ENABLE);
 8000cd8:	2101      	movs	r1, #1
 8000cda:	4804      	ldr	r0, [pc, #16]	; (8000cec <USART_init+0xa4>)
 8000cdc:	f7ff ff66 	bl	8000bac <USART_Cmd>
}
 8000ce0:	bf00      	nop
 8000ce2:	3720      	adds	r7, #32
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	40020000 	.word	0x40020000
 8000cec:	40004400 	.word	0x40004400

08000cf0 <SendUSART2>:

// posli string po seriovej zbernici USART2
void SendUSART2(char *s){
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b082      	sub	sp, #8
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  // kym sme neposlali vsetky znaky
  while(*s){
 8000cf8:	e010      	b.n	8000d1c <SendUSART2+0x2c>
	// pockaj kym mozes vysielat
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
 8000cfa:	bf00      	nop
 8000cfc:	2180      	movs	r1, #128	; 0x80
 8000cfe:	480b      	ldr	r0, [pc, #44]	; (8000d2c <SendUSART2+0x3c>)
 8000d00:	f7ff ff86 	bl	8000c10 <USART_GetFlagStatus>
 8000d04:	4603      	mov	r3, r0
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d0f8      	beq.n	8000cfc <SendUSART2+0xc>
    // posli znak na zbernicu a posun smernik na dalsi znak
    USART_SendData(USART2, *s++);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	1c5a      	adds	r2, r3, #1
 8000d0e:	607a      	str	r2, [r7, #4]
 8000d10:	781b      	ldrb	r3, [r3, #0]
 8000d12:	b29b      	uxth	r3, r3
 8000d14:	4619      	mov	r1, r3
 8000d16:	4805      	ldr	r0, [pc, #20]	; (8000d2c <SendUSART2+0x3c>)
 8000d18:	f7ff ff68 	bl	8000bec <USART_SendData>
}

// posli string po seriovej zbernici USART2
void SendUSART2(char *s){
  // kym sme neposlali vsetky znaky
  while(*s){
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	781b      	ldrb	r3, [r3, #0]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d1ea      	bne.n	8000cfa <SendUSART2+0xa>
	// pockaj kym mozes vysielat
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE) == RESET);
    // posli znak na zbernicu a posun smernik na dalsi znak
    USART_SendData(USART2, *s++);
  }
}
 8000d24:	bf00      	nop
 8000d26:	3708      	adds	r7, #8
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	bd80      	pop	{r7, pc}
 8000d2c:	40004400 	.word	0x40004400

08000d30 <zmazDisplej>:

void zmazDisplej(uint16_t colour){
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b084      	sub	sp, #16
 8000d34:	af02      	add	r7, sp, #8
 8000d36:	4603      	mov	r3, r0
 8000d38:	80fb      	strh	r3, [r7, #6]
	lcdFilledRectangle(0,0,129,130,colour);
 8000d3a:	88fb      	ldrh	r3, [r7, #6]
 8000d3c:	9300      	str	r3, [sp, #0]
 8000d3e:	2382      	movs	r3, #130	; 0x82
 8000d40:	2281      	movs	r2, #129	; 0x81
 8000d42:	2100      	movs	r1, #0
 8000d44:	2000      	movs	r0, #0
 8000d46:	f000 fbe9 	bl	800151c <lcdFilledRectangle>
}
 8000d4a:	bf00      	nop
 8000d4c:	3708      	adds	r7, #8
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop

08000d54 <lcdFilledCircle>:

void lcdFilledCircle(int16_t xCentre, int16_t yCentre, int16_t radius, uint16_t colour)
{
 8000d54:	b590      	push	{r4, r7, lr}
 8000d56:	b087      	sub	sp, #28
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4604      	mov	r4, r0
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	4611      	mov	r1, r2
 8000d60:	461a      	mov	r2, r3
 8000d62:	4623      	mov	r3, r4
 8000d64:	80fb      	strh	r3, [r7, #6]
 8000d66:	4603      	mov	r3, r0
 8000d68:	80bb      	strh	r3, [r7, #4]
 8000d6a:	460b      	mov	r3, r1
 8000d6c:	807b      	strh	r3, [r7, #2]
 8000d6e:	4613      	mov	r3, r2
 8000d70:	803b      	strh	r3, [r7, #0]
	int16_t x = 0, y = radius;
 8000d72:	2300      	movs	r3, #0
 8000d74:	82fb      	strh	r3, [r7, #22]
 8000d76:	887b      	ldrh	r3, [r7, #2]
 8000d78:	82bb      	strh	r3, [r7, #20]
	int16_t tmp_radius = radius;
 8000d7a:	887b      	ldrh	r3, [r7, #2]
 8000d7c:	827b      	strh	r3, [r7, #18]
	int16_t d = 0;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	823b      	strh	r3, [r7, #16]

	for(int i = 0; i < radius; i++){
 8000d82:	2300      	movs	r3, #0
 8000d84:	60fb      	str	r3, [r7, #12]
 8000d86:	e0c1      	b.n	8000f0c <lcdFilledCircle+0x1b8>
		d = 3 - (2 * tmp_radius);
 8000d88:	8a7b      	ldrh	r3, [r7, #18]
 8000d8a:	005b      	lsls	r3, r3, #1
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	f1c3 0303 	rsb	r3, r3, #3
 8000d92:	b29b      	uxth	r3, r3
 8000d94:	823b      	strh	r3, [r7, #16]
		y = tmp_radius;
 8000d96:	8a7b      	ldrh	r3, [r7, #18]
 8000d98:	82bb      	strh	r3, [r7, #20]
		x = 0;
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	82fb      	strh	r3, [r7, #22]
		   while(x <= y)
 8000d9e:	e0a5      	b.n	8000eec <lcdFilledCircle+0x198>
			{
				lcdPlot(xCentre + x, yCentre + y, colour);
 8000da0:	88fb      	ldrh	r3, [r7, #6]
 8000da2:	b2da      	uxtb	r2, r3
 8000da4:	8afb      	ldrh	r3, [r7, #22]
 8000da6:	b2db      	uxtb	r3, r3
 8000da8:	4413      	add	r3, r2
 8000daa:	b2d8      	uxtb	r0, r3
 8000dac:	88bb      	ldrh	r3, [r7, #4]
 8000dae:	b2da      	uxtb	r2, r3
 8000db0:	8abb      	ldrh	r3, [r7, #20]
 8000db2:	b2db      	uxtb	r3, r3
 8000db4:	4413      	add	r3, r2
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	883a      	ldrh	r2, [r7, #0]
 8000dba:	4619      	mov	r1, r3
 8000dbc:	f000 fa80 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre + y, yCentre + x, colour);
 8000dc0:	88fb      	ldrh	r3, [r7, #6]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	8abb      	ldrh	r3, [r7, #20]
 8000dc6:	b2db      	uxtb	r3, r3
 8000dc8:	4413      	add	r3, r2
 8000dca:	b2d8      	uxtb	r0, r3
 8000dcc:	88bb      	ldrh	r3, [r7, #4]
 8000dce:	b2da      	uxtb	r2, r3
 8000dd0:	8afb      	ldrh	r3, [r7, #22]
 8000dd2:	b2db      	uxtb	r3, r3
 8000dd4:	4413      	add	r3, r2
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	883a      	ldrh	r2, [r7, #0]
 8000dda:	4619      	mov	r1, r3
 8000ddc:	f000 fa70 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre - x, yCentre + y, colour);
 8000de0:	88fb      	ldrh	r3, [r7, #6]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	8afb      	ldrh	r3, [r7, #22]
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	b2d8      	uxtb	r0, r3
 8000dec:	88bb      	ldrh	r3, [r7, #4]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	8abb      	ldrh	r3, [r7, #20]
 8000df2:	b2db      	uxtb	r3, r3
 8000df4:	4413      	add	r3, r2
 8000df6:	b2db      	uxtb	r3, r3
 8000df8:	883a      	ldrh	r2, [r7, #0]
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	f000 fa60 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre + y, yCentre - x, colour);
 8000e00:	88fb      	ldrh	r3, [r7, #6]
 8000e02:	b2da      	uxtb	r2, r3
 8000e04:	8abb      	ldrh	r3, [r7, #20]
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	4413      	add	r3, r2
 8000e0a:	b2d8      	uxtb	r0, r3
 8000e0c:	88bb      	ldrh	r3, [r7, #4]
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	8afb      	ldrh	r3, [r7, #22]
 8000e12:	b2db      	uxtb	r3, r3
 8000e14:	1ad3      	subs	r3, r2, r3
 8000e16:	b2db      	uxtb	r3, r3
 8000e18:	883a      	ldrh	r2, [r7, #0]
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	f000 fa50 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre - x, yCentre - y, colour);
 8000e20:	88fb      	ldrh	r3, [r7, #6]
 8000e22:	b2da      	uxtb	r2, r3
 8000e24:	8afb      	ldrh	r3, [r7, #22]
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	b2d8      	uxtb	r0, r3
 8000e2c:	88bb      	ldrh	r3, [r7, #4]
 8000e2e:	b2da      	uxtb	r2, r3
 8000e30:	8abb      	ldrh	r3, [r7, #20]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	1ad3      	subs	r3, r2, r3
 8000e36:	b2db      	uxtb	r3, r3
 8000e38:	883a      	ldrh	r2, [r7, #0]
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f000 fa40 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre - y, yCentre - x, colour);
 8000e40:	88fb      	ldrh	r3, [r7, #6]
 8000e42:	b2da      	uxtb	r2, r3
 8000e44:	8abb      	ldrh	r3, [r7, #20]
 8000e46:	b2db      	uxtb	r3, r3
 8000e48:	1ad3      	subs	r3, r2, r3
 8000e4a:	b2d8      	uxtb	r0, r3
 8000e4c:	88bb      	ldrh	r3, [r7, #4]
 8000e4e:	b2da      	uxtb	r2, r3
 8000e50:	8afb      	ldrh	r3, [r7, #22]
 8000e52:	b2db      	uxtb	r3, r3
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	883a      	ldrh	r2, [r7, #0]
 8000e5a:	4619      	mov	r1, r3
 8000e5c:	f000 fa30 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre + x, yCentre - y, colour);
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	b2da      	uxtb	r2, r3
 8000e64:	8afb      	ldrh	r3, [r7, #22]
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	4413      	add	r3, r2
 8000e6a:	b2d8      	uxtb	r0, r3
 8000e6c:	88bb      	ldrh	r3, [r7, #4]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	8abb      	ldrh	r3, [r7, #20]
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	1ad3      	subs	r3, r2, r3
 8000e76:	b2db      	uxtb	r3, r3
 8000e78:	883a      	ldrh	r2, [r7, #0]
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	f000 fa20 	bl	80012c0 <lcdPlot>
				lcdPlot(xCentre - y, yCentre + x, colour);
 8000e80:	88fb      	ldrh	r3, [r7, #6]
 8000e82:	b2da      	uxtb	r2, r3
 8000e84:	8abb      	ldrh	r3, [r7, #20]
 8000e86:	b2db      	uxtb	r3, r3
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	b2d8      	uxtb	r0, r3
 8000e8c:	88bb      	ldrh	r3, [r7, #4]
 8000e8e:	b2da      	uxtb	r2, r3
 8000e90:	8afb      	ldrh	r3, [r7, #22]
 8000e92:	b2db      	uxtb	r3, r3
 8000e94:	4413      	add	r3, r2
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	883a      	ldrh	r2, [r7, #0]
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	f000 fa10 	bl	80012c0 <lcdPlot>

				if (d < 0) d += (4 * x) + 6;
 8000ea0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	da09      	bge.n	8000ebc <lcdFilledCircle+0x168>
 8000ea8:	8afb      	ldrh	r3, [r7, #22]
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	b29a      	uxth	r2, r3
 8000eae:	8a3b      	ldrh	r3, [r7, #16]
 8000eb0:	4413      	add	r3, r2
 8000eb2:	b29b      	uxth	r3, r3
 8000eb4:	3306      	adds	r3, #6
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	823b      	strh	r3, [r7, #16]
 8000eba:	e011      	b.n	8000ee0 <lcdFilledCircle+0x18c>
				else
				{
					d += (4 * (x - y)) + 10;
 8000ebc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000ec0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ec4:	1ad3      	subs	r3, r2, r3
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	009b      	lsls	r3, r3, #2
 8000eca:	b29a      	uxth	r2, r3
 8000ecc:	8a3b      	ldrh	r3, [r7, #16]
 8000ece:	4413      	add	r3, r2
 8000ed0:	b29b      	uxth	r3, r3
 8000ed2:	330a      	adds	r3, #10
 8000ed4:	b29b      	uxth	r3, r3
 8000ed6:	823b      	strh	r3, [r7, #16]
					y -= 1;
 8000ed8:	8abb      	ldrh	r3, [r7, #20]
 8000eda:	3b01      	subs	r3, #1
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	82bb      	strh	r3, [r7, #20]
				}

				x++;
 8000ee0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8000ee4:	b29b      	uxth	r3, r3
 8000ee6:	3301      	adds	r3, #1
 8000ee8:	b29b      	uxth	r3, r3
 8000eea:	82fb      	strh	r3, [r7, #22]

	for(int i = 0; i < radius; i++){
		d = 3 - (2 * tmp_radius);
		y = tmp_radius;
		x = 0;
		   while(x <= y)
 8000eec:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000ef0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ef4:	429a      	cmp	r2, r3
 8000ef6:	f77f af53 	ble.w	8000da0 <lcdFilledCircle+0x4c>
					y -= 1;
				}

				x++;
			}
		   tmp_radius--;
 8000efa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000efe:	b29b      	uxth	r3, r3
 8000f00:	3b01      	subs	r3, #1
 8000f02:	b29b      	uxth	r3, r3
 8000f04:	827b      	strh	r3, [r7, #18]
{
	int16_t x = 0, y = radius;
	int16_t tmp_radius = radius;
	int16_t d = 0;

	for(int i = 0; i < radius; i++){
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	60fb      	str	r3, [r7, #12]
 8000f0c:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	429a      	cmp	r2, r3
 8000f14:	f73f af38 	bgt.w	8000d88 <lcdFilledCircle+0x34>

				x++;
			}
		   tmp_radius--;
	}
}
 8000f18:	bf00      	nop
 8000f1a:	371c      	adds	r7, #28
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd90      	pop	{r4, r7, pc}

08000f20 <lcdMriezka3x3>:

void lcdMriezka3x3(int16_t x0, int16_t y0, uint16_t cislo, uint16_t colour1, uint16_t colour2)
{
 8000f20:	b590      	push	{r4, r7, lr}
 8000f22:	b085      	sub	sp, #20
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4604      	mov	r4, r0
 8000f28:	4608      	mov	r0, r1
 8000f2a:	4611      	mov	r1, r2
 8000f2c:	461a      	mov	r2, r3
 8000f2e:	4623      	mov	r3, r4
 8000f30:	80fb      	strh	r3, [r7, #6]
 8000f32:	4603      	mov	r3, r0
 8000f34:	80bb      	strh	r3, [r7, #4]
 8000f36:	460b      	mov	r3, r1
 8000f38:	807b      	strh	r3, [r7, #2]
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	803b      	strh	r3, [r7, #0]
	/* 00 01 02
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
 8000f3e:	2300      	movs	r3, #0
 8000f40:	81fb      	strh	r3, [r7, #14]
 8000f42:	e092      	b.n	800106a <lcdMriezka3x3+0x14a>
		for(j = 0; j<3; j++){
 8000f44:	2300      	movs	r3, #0
 8000f46:	81bb      	strh	r3, [r7, #12]
 8000f48:	e088      	b.n	800105c <lcdMriezka3x3+0x13c>
			switch(cislo) {
 8000f4a:	887b      	ldrh	r3, [r7, #2]
 8000f4c:	3b01      	subs	r3, #1
 8000f4e:	2b05      	cmp	r3, #5
 8000f50:	d869      	bhi.n	8001026 <lcdMriezka3x3+0x106>
 8000f52:	a201      	add	r2, pc, #4	; (adr r2, 8000f58 <lcdMriezka3x3+0x38>)
 8000f54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f58:	08000f71 	.word	0x08000f71
 8000f5c:	08000f89 	.word	0x08000f89
 8000f60:	08000fad 	.word	0x08000fad
 8000f64:	08000fc1 	.word	0x08000fc1
 8000f68:	08000fe5 	.word	0x08000fe5
 8000f6c:	08001015 	.word	0x08001015

			   case 1:
			      if(i == 1 && j == 1) farba = colour1;
 8000f70:	89fb      	ldrh	r3, [r7, #14]
 8000f72:	2b01      	cmp	r3, #1
 8000f74:	d105      	bne.n	8000f82 <lcdMriezka3x3+0x62>
 8000f76:	89bb      	ldrh	r3, [r7, #12]
 8000f78:	2b01      	cmp	r3, #1
 8000f7a:	d102      	bne.n	8000f82 <lcdMriezka3x3+0x62>
 8000f7c:	883b      	ldrh	r3, [r7, #0]
 8000f7e:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
			      break;
 8000f80:	e051      	b.n	8001026 <lcdMriezka3x3+0x106>
		for(j = 0; j<3; j++){
			switch(cislo) {

			   case 1:
			      if(i == 1 && j == 1) farba = colour1;
				  else farba = colour2;
 8000f82:	8c3b      	ldrh	r3, [r7, #32]
 8000f84:	817b      	strh	r3, [r7, #10]
			      break;
 8000f86:	e04e      	b.n	8001026 <lcdMriezka3x3+0x106>
			   case 2:
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
 8000f88:	89fb      	ldrh	r3, [r7, #14]
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d102      	bne.n	8000f94 <lcdMriezka3x3+0x74>
 8000f8e:	89bb      	ldrh	r3, [r7, #12]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d005      	beq.n	8000fa0 <lcdMriezka3x3+0x80>
 8000f94:	89fb      	ldrh	r3, [r7, #14]
 8000f96:	2b02      	cmp	r3, #2
 8000f98:	d105      	bne.n	8000fa6 <lcdMriezka3x3+0x86>
 8000f9a:	89bb      	ldrh	r3, [r7, #12]
 8000f9c:	2b02      	cmp	r3, #2
 8000f9e:	d102      	bne.n	8000fa6 <lcdMriezka3x3+0x86>
 8000fa0:	883b      	ldrh	r3, [r7, #0]
 8000fa2:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
			      break;
 8000fa4:	e03f      	b.n	8001026 <lcdMriezka3x3+0x106>
			      if(i == 1 && j == 1) farba = colour1;
				  else farba = colour2;
			      break;
			   case 2:
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
				  else farba = colour2;
 8000fa6:	8c3b      	ldrh	r3, [r7, #32]
 8000fa8:	817b      	strh	r3, [r7, #10]
			      break;
 8000faa:	e03c      	b.n	8001026 <lcdMriezka3x3+0x106>
			   case 3:
				  if(i == j) farba = colour1;
 8000fac:	89fa      	ldrh	r2, [r7, #14]
 8000fae:	89bb      	ldrh	r3, [r7, #12]
 8000fb0:	429a      	cmp	r2, r3
 8000fb2:	d102      	bne.n	8000fba <lcdMriezka3x3+0x9a>
 8000fb4:	883b      	ldrh	r3, [r7, #0]
 8000fb6:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000fb8:	e035      	b.n	8001026 <lcdMriezka3x3+0x106>
				  if((i == 0 && j == 0)||(i == 2 && j == 2)) farba = colour1;
				  else farba = colour2;
			      break;
			   case 3:
				  if(i == j) farba = colour1;
				  else farba = colour2;
 8000fba:	8c3b      	ldrh	r3, [r7, #32]
 8000fbc:	817b      	strh	r3, [r7, #10]
				  break;
 8000fbe:	e032      	b.n	8001026 <lcdMriezka3x3+0x106>
			   case 4:
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
 8000fc0:	89fb      	ldrh	r3, [r7, #14]
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d102      	bne.n	8000fcc <lcdMriezka3x3+0xac>
 8000fc6:	89bb      	ldrh	r3, [r7, #12]
 8000fc8:	2b01      	cmp	r3, #1
 8000fca:	d105      	bne.n	8000fd8 <lcdMriezka3x3+0xb8>
 8000fcc:	89fb      	ldrh	r3, [r7, #14]
 8000fce:	2b02      	cmp	r3, #2
 8000fd0:	d105      	bne.n	8000fde <lcdMriezka3x3+0xbe>
 8000fd2:	89bb      	ldrh	r3, [r7, #12]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d002      	beq.n	8000fde <lcdMriezka3x3+0xbe>
 8000fd8:	883b      	ldrh	r3, [r7, #0]
 8000fda:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 8000fdc:	e023      	b.n	8001026 <lcdMriezka3x3+0x106>
				  if(i == j) farba = colour1;
				  else farba = colour2;
				  break;
			   case 4:
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
				  else farba = colour2;
 8000fde:	8c3b      	ldrh	r3, [r7, #32]
 8000fe0:	817b      	strh	r3, [r7, #10]
				  break;
 8000fe2:	e020      	b.n	8001026 <lcdMriezka3x3+0x106>
			   case 5:
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
 8000fe4:	89fb      	ldrh	r3, [r7, #14]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d102      	bne.n	8000ff0 <lcdMriezka3x3+0xd0>
 8000fea:	89bb      	ldrh	r3, [r7, #12]
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d10b      	bne.n	8001008 <lcdMriezka3x3+0xe8>
 8000ff0:	89fb      	ldrh	r3, [r7, #14]
 8000ff2:	2b02      	cmp	r3, #2
 8000ff4:	d102      	bne.n	8000ffc <lcdMriezka3x3+0xdc>
 8000ff6:	89bb      	ldrh	r3, [r7, #12]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d105      	bne.n	8001008 <lcdMriezka3x3+0xe8>
 8000ffc:	89fb      	ldrh	r3, [r7, #14]
 8000ffe:	2b01      	cmp	r3, #1
 8001000:	d105      	bne.n	800100e <lcdMriezka3x3+0xee>
 8001002:	89bb      	ldrh	r3, [r7, #12]
 8001004:	2b01      	cmp	r3, #1
 8001006:	d102      	bne.n	800100e <lcdMriezka3x3+0xee>
 8001008:	883b      	ldrh	r3, [r7, #0]
 800100a:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 800100c:	e00b      	b.n	8001026 <lcdMriezka3x3+0x106>
			      if((i == 0 && j != 1) || (i == 2 && j != 1)) farba = colour1;
				  else farba = colour2;
				  break;
			   case 5:
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
				  else farba = colour2;
 800100e:	8c3b      	ldrh	r3, [r7, #32]
 8001010:	817b      	strh	r3, [r7, #10]
				  break;
 8001012:	e008      	b.n	8001026 <lcdMriezka3x3+0x106>
			   case 6:
				  if(j != 1) farba = colour1;
 8001014:	89bb      	ldrh	r3, [r7, #12]
 8001016:	2b01      	cmp	r3, #1
 8001018:	d002      	beq.n	8001020 <lcdMriezka3x3+0x100>
 800101a:	883b      	ldrh	r3, [r7, #0]
 800101c:	817b      	strh	r3, [r7, #10]
				  else farba = colour2;
				  break;
 800101e:	e001      	b.n	8001024 <lcdMriezka3x3+0x104>
				  if((i == 0 && j != 1) || (i == 2 && j != 1) || (i == 1 && j == 1)) farba = colour1;
				  else farba = colour2;
				  break;
			   case 6:
				  if(j != 1) farba = colour1;
				  else farba = colour2;
 8001020:	8c3b      	ldrh	r3, [r7, #32]
 8001022:	817b      	strh	r3, [r7, #10]
				  break;
 8001024:	bf00      	nop
			}

			//lcdStvorcek(x0 + j*10, y0 +i*10, farba);
			lcdFilledCircle(x0 + j*10, y0 +i*10, 3, farba);
 8001026:	89bb      	ldrh	r3, [r7, #12]
 8001028:	461a      	mov	r2, r3
 800102a:	0092      	lsls	r2, r2, #2
 800102c:	4413      	add	r3, r2
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	88fb      	ldrh	r3, [r7, #6]
 8001034:	4413      	add	r3, r2
 8001036:	b29b      	uxth	r3, r3
 8001038:	b218      	sxth	r0, r3
 800103a:	89fb      	ldrh	r3, [r7, #14]
 800103c:	461a      	mov	r2, r3
 800103e:	0092      	lsls	r2, r2, #2
 8001040:	4413      	add	r3, r2
 8001042:	005b      	lsls	r3, r3, #1
 8001044:	b29a      	uxth	r2, r3
 8001046:	88bb      	ldrh	r3, [r7, #4]
 8001048:	4413      	add	r3, r2
 800104a:	b29b      	uxth	r3, r3
 800104c:	b219      	sxth	r1, r3
 800104e:	897b      	ldrh	r3, [r7, #10]
 8001050:	2203      	movs	r2, #3
 8001052:	f7ff fe7f 	bl	8000d54 <lcdFilledCircle>
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
		for(j = 0; j<3; j++){
 8001056:	89bb      	ldrh	r3, [r7, #12]
 8001058:	3301      	adds	r3, #1
 800105a:	81bb      	strh	r3, [r7, #12]
 800105c:	89bb      	ldrh	r3, [r7, #12]
 800105e:	2b02      	cmp	r3, #2
 8001060:	f67f af73 	bls.w	8000f4a <lcdMriezka3x3+0x2a>
	/* 00 01 02
	 * 10 11 12
	 * 20 21 22
	 */

	for(i = 0; i < 3; i++){
 8001064:	89fb      	ldrh	r3, [r7, #14]
 8001066:	3301      	adds	r3, #1
 8001068:	81fb      	strh	r3, [r7, #14]
 800106a:	89fb      	ldrh	r3, [r7, #14]
 800106c:	2b02      	cmp	r3, #2
 800106e:	f67f af69 	bls.w	8000f44 <lcdMriezka3x3+0x24>

			//lcdStvorcek(x0 + j*10, y0 +i*10, farba);
			lcdFilledCircle(x0 + j*10, y0 +i*10, 3, farba);
		}
	}
}
 8001072:	bf00      	nop
 8001074:	3714      	adds	r7, #20
 8001076:	46bd      	mov	sp, r7
 8001078:	bd90      	pop	{r4, r7, pc}
 800107a:	bf00      	nop

0800107c <lcdReset>:

// Low-level LCD driving functions --------------------------------------------------------------------------

// Reset the LCD hardware
void lcdReset(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	af00      	add	r7, sp, #0
	// Reset pin is active low (0 = reset, 1 = ready)
	res_reset();
 8001080:	f000 fd5e 	bl	8001b40 <res_reset>
	Delay(10000);
 8001084:	f242 7010 	movw	r0, #10000	; 0x2710
 8001088:	f000 fd66 	bl	8001b58 <Delay>

	res_set();
 800108c:	f000 fd4c 	bl	8001b28 <res_set>
	Delay(10000);
 8001090:	f242 7010 	movw	r0, #10000	; 0x2710
 8001094:	f000 fd60 	bl	8001b58 <Delay>
}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}

0800109c <lcdWriteCommand>:

void lcdWriteCommand(uint8_t address)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	4603      	mov	r3, r0
 80010a4:	71fb      	strb	r3, [r7, #7]
	cd_reset();
 80010a6:	f000 fd15 	bl	8001ad4 <cd_reset>

	readWriteSPI2(address);
 80010aa:	79fb      	ldrb	r3, [r7, #7]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f000 fca5 	bl	80019fc <readWriteSPI2>
}
 80010b2:	bf00      	nop
 80010b4:	3708      	adds	r7, #8
 80010b6:	46bd      	mov	sp, r7
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop

080010bc <lcdWriteParameter>:

void lcdWriteParameter(uint8_t parameter)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	4603      	mov	r3, r0
 80010c4:	71fb      	strb	r3, [r7, #7]
	cd_set();
 80010c6:	f000 fcf9 	bl	8001abc <cd_set>

	readWriteSPI2(parameter);
 80010ca:	79fb      	ldrb	r3, [r7, #7]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f000 fc95 	bl	80019fc <readWriteSPI2>
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}
 80010da:	bf00      	nop

080010dc <lcdWriteData>:

void lcdWriteData(uint8_t dataByte1, uint8_t dataByte2)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b082      	sub	sp, #8
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	4603      	mov	r3, r0
 80010e4:	460a      	mov	r2, r1
 80010e6:	71fb      	strb	r3, [r7, #7]
 80010e8:	4613      	mov	r3, r2
 80010ea:	71bb      	strb	r3, [r7, #6]
	cd_set();
 80010ec:	f000 fce6 	bl	8001abc <cd_set>

	readWriteSPI2(dataByte1);
 80010f0:	79fb      	ldrb	r3, [r7, #7]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f000 fc82 	bl	80019fc <readWriteSPI2>
	readWriteSPI2(dataByte2);
 80010f8:	79bb      	ldrb	r3, [r7, #6]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 fc7e 	bl	80019fc <readWriteSPI2>
}
 8001100:	bf00      	nop
 8001102:	3708      	adds	r7, #8
 8001104:	46bd      	mov	sp, r7
 8001106:	bd80      	pop	{r7, pc}

08001108 <lcdInitialise>:

// Initialise the display with the require screen orientation
void lcdInitialise(uint8_t orientation)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	71fb      	strb	r3, [r7, #7]
	// Set up the IO ports for communication with the LCD


	// Hardware reset the LCD
	lcdReset();
 8001112:	f7ff ffb3 	bl	800107c <lcdReset>

    lcdWriteCommand(EXIT_SLEEP_MODE);
 8001116:	2011      	movs	r0, #17
 8001118:	f7ff ffc0 	bl	800109c <lcdWriteCommand>
    Delay(10000); // Wait for the screen to wake up
 800111c:	f242 7010 	movw	r0, #10000	; 0x2710
 8001120:	f000 fd1a 	bl	8001b58 <Delay>

    lcdWriteCommand(SET_PIXEL_FORMAT);
 8001124:	203a      	movs	r0, #58	; 0x3a
 8001126:	f7ff ffb9 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x05); // 16 bits per pixel
 800112a:	2005      	movs	r0, #5
 800112c:	f7ff ffc6 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(SET_GAMMA_CURVE);
 8001130:	2026      	movs	r0, #38	; 0x26
 8001132:	f7ff ffb3 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x04); // Select gamma curve 3
 8001136:	2004      	movs	r0, #4
 8001138:	f7ff ffc0 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(GAM_R_SEL);
 800113c:	20f2      	movs	r0, #242	; 0xf2
 800113e:	f7ff ffad 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x01); // Gamma adjustment enabled
 8001142:	2001      	movs	r0, #1
 8001144:	f7ff ffba 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(POSITIVE_GAMMA_CORRECT);
 8001148:	20e0      	movs	r0, #224	; 0xe0
 800114a:	f7ff ffa7 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x3f); // 1st Parameter
 800114e:	203f      	movs	r0, #63	; 0x3f
 8001150:	f7ff ffb4 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x25); // 2nd Parameter
 8001154:	2025      	movs	r0, #37	; 0x25
 8001156:	f7ff ffb1 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x1c); // 3rd Parameter
 800115a:	201c      	movs	r0, #28
 800115c:	f7ff ffae 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x1e); // 4th Parameter
 8001160:	201e      	movs	r0, #30
 8001162:	f7ff ffab 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 5th Parameter
 8001166:	2020      	movs	r0, #32
 8001168:	f7ff ffa8 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x12); // 6th Parameter
 800116c:	2012      	movs	r0, #18
 800116e:	f7ff ffa5 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 7th Parameter
 8001172:	202a      	movs	r0, #42	; 0x2a
 8001174:	f7ff ffa2 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x90); // 8th Parameter
 8001178:	2090      	movs	r0, #144	; 0x90
 800117a:	f7ff ff9f 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x24); // 9th Parameter
 800117e:	2024      	movs	r0, #36	; 0x24
 8001180:	f7ff ff9c 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x11); // 10th Parameter
 8001184:	2011      	movs	r0, #17
 8001186:	f7ff ff99 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 11th Parameter
 800118a:	2000      	movs	r0, #0
 800118c:	f7ff ff96 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 12th Parameter
 8001190:	2000      	movs	r0, #0
 8001192:	f7ff ff93 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 13th Parameter
 8001196:	2000      	movs	r0, #0
 8001198:	f7ff ff90 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 14th Parameter
 800119c:	2000      	movs	r0, #0
 800119e:	f7ff ff8d 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 15th Parameter
 80011a2:	2000      	movs	r0, #0
 80011a4:	f7ff ff8a 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(NEGATIVE_GAMMA_CORRECT);
 80011a8:	20e1      	movs	r0, #225	; 0xe1
 80011aa:	f7ff ff77 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x20); // 1st Parameter
 80011ae:	2020      	movs	r0, #32
 80011b0:	f7ff ff84 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 2nd Parameter
 80011b4:	2020      	movs	r0, #32
 80011b6:	f7ff ff81 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 3rd Parameter
 80011ba:	2020      	movs	r0, #32
 80011bc:	f7ff ff7e 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x20); // 4th Parameter
 80011c0:	2020      	movs	r0, #32
 80011c2:	f7ff ff7b 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x05); // 5th Parameter
 80011c6:	2005      	movs	r0, #5
 80011c8:	f7ff ff78 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // 6th Parameter
 80011cc:	2000      	movs	r0, #0
 80011ce:	f7ff ff75 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x15); // 7th Parameter
 80011d2:	2015      	movs	r0, #21
 80011d4:	f7ff ff72 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0xa7); // 8th Parameter
 80011d8:	20a7      	movs	r0, #167	; 0xa7
 80011da:	f7ff ff6f 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x3d); // 9th Parameter
 80011de:	203d      	movs	r0, #61	; 0x3d
 80011e0:	f7ff ff6c 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x18); // 10th Parameter
 80011e4:	2018      	movs	r0, #24
 80011e6:	f7ff ff69 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x25); // 11th Parameter
 80011ea:	2025      	movs	r0, #37	; 0x25
 80011ec:	f7ff ff66 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x2a); // 12th Parameter
 80011f0:	202a      	movs	r0, #42	; 0x2a
 80011f2:	f7ff ff63 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 13th Parameter
 80011f6:	202b      	movs	r0, #43	; 0x2b
 80011f8:	f7ff ff60 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x2b); // 14th Parameter
 80011fc:	202b      	movs	r0, #43	; 0x2b
 80011fe:	f7ff ff5d 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x3a); // 15th Parameter
 8001202:	203a      	movs	r0, #58	; 0x3a
 8001204:	f7ff ff5a 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(FRAME_RATE_CONTROL1);
 8001208:	20b1      	movs	r0, #177	; 0xb1
 800120a:	f7ff ff47 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x08); // DIVA = 8
 800120e:	2008      	movs	r0, #8
 8001210:	f7ff ff54 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x08); // VPA = 8
 8001214:	2008      	movs	r0, #8
 8001216:	f7ff ff51 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(DISPLAY_INVERSION);
 800121a:	20b4      	movs	r0, #180	; 0xb4
 800121c:	f7ff ff3e 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x07); // NLA = 1, NLB = 1, NLC = 1 (all on Frame Inversion)
 8001220:	2007      	movs	r0, #7
 8001222:	f7ff ff4b 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL1);
 8001226:	20c0      	movs	r0, #192	; 0xc0
 8001228:	f7ff ff38 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x0a); // VRH = 10:  GVDD = 4.30
 800122c:	200a      	movs	r0, #10
 800122e:	f7ff ff45 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x02); // VC = 2: VCI1 = 2.65
 8001232:	2002      	movs	r0, #2
 8001234:	f7ff ff42 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(POWER_CONTROL2);
 8001238:	20c1      	movs	r0, #193	; 0xc1
 800123a:	f7ff ff2f 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x02); // BT = 2: AVDD = 2xVCI1, VCL = -1xVCI1, VGH = 5xVCI1, VGL = -2xVCI1
 800123e:	2002      	movs	r0, #2
 8001240:	f7ff ff3c 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(VCOM_CONTROL1);
 8001244:	20c5      	movs	r0, #197	; 0xc5
 8001246:	f7ff ff29 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x50); // VMH = 80: VCOMH voltage = 4.5
 800124a:	2050      	movs	r0, #80	; 0x50
 800124c:	f7ff ff36 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x5b); // VML = 91: VCOML voltage = -0.225
 8001250:	205b      	movs	r0, #91	; 0x5b
 8001252:	f7ff ff33 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(VCOM_OFFSET_CONTROL);
 8001256:	20c7      	movs	r0, #199	; 0xc7
 8001258:	f7ff ff20 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x40); // nVM = 0, VMF = 64: VCOMH output = VMH, VCOML output = VML
 800125c:	2040      	movs	r0, #64	; 0x40
 800125e:	f7ff ff2d 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(SET_COLUMN_ADDRESS);
 8001262:	202a      	movs	r0, #42	; 0x2a
 8001264:	f7ff ff1a 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x00); // XSH
 8001268:	2000      	movs	r0, #0
 800126a:	f7ff ff27 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // XSL
 800126e:	2000      	movs	r0, #0
 8001270:	f7ff ff24 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00); // XEH
 8001274:	2000      	movs	r0, #0
 8001276:	f7ff ff21 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x7f); // XEL (128 pixels x)
 800127a:	207f      	movs	r0, #127	; 0x7f
 800127c:	f7ff ff1e 	bl	80010bc <lcdWriteParameter>

    lcdWriteCommand(SET_PAGE_ADDRESS);
 8001280:	202b      	movs	r0, #43	; 0x2b
 8001282:	f7ff ff0b 	bl	800109c <lcdWriteCommand>
    lcdWriteParameter(0x00);
 8001286:	2000      	movs	r0, #0
 8001288:	f7ff ff18 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00);
 800128c:	2000      	movs	r0, #0
 800128e:	f7ff ff15 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x00);
 8001292:	2000      	movs	r0, #0
 8001294:	f7ff ff12 	bl	80010bc <lcdWriteParameter>
    lcdWriteParameter(0x7f); // 128 pixels y
 8001298:	207f      	movs	r0, #127	; 0x7f
 800129a:	f7ff ff0f 	bl	80010bc <lcdWriteParameter>

	// Select display orientation
    lcdWriteCommand(SET_ADDRESS_MODE);
 800129e:	2036      	movs	r0, #54	; 0x36
 80012a0:	f7ff fefc 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(orientation);
 80012a4:	79fb      	ldrb	r3, [r7, #7]
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff ff08 	bl	80010bc <lcdWriteParameter>

	// Set the display to on
    lcdWriteCommand(SET_DISPLAY_ON);
 80012ac:	2029      	movs	r0, #41	; 0x29
 80012ae:	f7ff fef5 	bl	800109c <lcdWriteCommand>
    lcdWriteCommand(WRITE_MEMORY_START);
 80012b2:	202c      	movs	r0, #44	; 0x2c
 80012b4:	f7ff fef2 	bl	800109c <lcdWriteCommand>
}
 80012b8:	bf00      	nop
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <lcdPlot>:
	lcdWriteCommand(WRITE_MEMORY_START);
	for(pixel = 0; pixel < 16385; pixel++) lcdWriteData(colour >> 8, colour);
}

void lcdPlot(uint8_t x, uint8_t y, uint16_t colour)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	4603      	mov	r3, r0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	460b      	mov	r3, r1
 80012cc:	71bb      	strb	r3, [r7, #6]
 80012ce:	4613      	mov	r3, r2
 80012d0:	80bb      	strh	r3, [r7, #4]
	// Horizontal Address Start Position
	lcdWriteCommand(SET_COLUMN_ADDRESS);
 80012d2:	202a      	movs	r0, #42	; 0x2a
 80012d4:	f7ff fee2 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80012d8:	2000      	movs	r0, #0
 80012da:	f7ff feef 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(x);
 80012de:	79fb      	ldrb	r3, [r7, #7]
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff feeb 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 80012e6:	2000      	movs	r0, #0
 80012e8:	f7ff fee8 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 80012ec:	207f      	movs	r0, #127	; 0x7f
 80012ee:	f7ff fee5 	bl	80010bc <lcdWriteParameter>

	// Vertical Address end Position
	lcdWriteCommand(SET_PAGE_ADDRESS);
 80012f2:	202b      	movs	r0, #43	; 0x2b
 80012f4:	f7ff fed2 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80012f8:	2000      	movs	r0, #0
 80012fa:	f7ff fedf 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(y);
 80012fe:	79bb      	ldrb	r3, [r7, #6]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fedb 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001306:	2000      	movs	r0, #0
 8001308:	f7ff fed8 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x7f);//7f
 800130c:	207f      	movs	r0, #127	; 0x7f
 800130e:	f7ff fed5 	bl	80010bc <lcdWriteParameter>

	// Plot the point
	lcdWriteCommand(WRITE_MEMORY_START);
 8001312:	202c      	movs	r0, #44	; 0x2c
 8001314:	f7ff fec2 	bl	800109c <lcdWriteCommand>
	lcdWriteData(colour >> 8, colour);
 8001318:	88bb      	ldrh	r3, [r7, #4]
 800131a:	0a1b      	lsrs	r3, r3, #8
 800131c:	b29b      	uxth	r3, r3
 800131e:	b2db      	uxtb	r3, r3
 8001320:	88ba      	ldrh	r2, [r7, #4]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f7ff fed8 	bl	80010dc <lcdWriteData>
}
 800132c:	bf00      	nop
 800132e:	3708      	adds	r7, #8
 8001330:	46bd      	mov	sp, r7
 8001332:	bd80      	pop	{r7, pc}

08001334 <lcdLine>:

// Draw a line from x0, y0 to x1, y1
// Note:	This is a version of Bresenham's line drawing algorithm
//			It only draws lines from left to right!
void lcdLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t colour)
{
 8001334:	b590      	push	{r4, r7, lr}
 8001336:	b087      	sub	sp, #28
 8001338:	af00      	add	r7, sp, #0
 800133a:	4604      	mov	r4, r0
 800133c:	4608      	mov	r0, r1
 800133e:	4611      	mov	r1, r2
 8001340:	461a      	mov	r2, r3
 8001342:	4623      	mov	r3, r4
 8001344:	80fb      	strh	r3, [r7, #6]
 8001346:	4603      	mov	r3, r0
 8001348:	80bb      	strh	r3, [r7, #4]
 800134a:	460b      	mov	r3, r1
 800134c:	807b      	strh	r3, [r7, #2]
 800134e:	4613      	mov	r3, r2
 8001350:	803b      	strh	r3, [r7, #0]
	int16_t dy = y1 - y0;
 8001352:	883a      	ldrh	r2, [r7, #0]
 8001354:	88bb      	ldrh	r3, [r7, #4]
 8001356:	1ad3      	subs	r3, r2, r3
 8001358:	b29b      	uxth	r3, r3
 800135a:	82fb      	strh	r3, [r7, #22]
	int16_t dx = x1 - x0;
 800135c:	887a      	ldrh	r2, [r7, #2]
 800135e:	88fb      	ldrh	r3, [r7, #6]
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	b29b      	uxth	r3, r3
 8001364:	82bb      	strh	r3, [r7, #20]
	int16_t stepx, stepy;

	if (dy < 0)
 8001366:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800136a:	2b00      	cmp	r3, #0
 800136c:	da07      	bge.n	800137e <lcdLine+0x4a>
	{
		dy = -dy; stepy = -1;
 800136e:	8afb      	ldrh	r3, [r7, #22]
 8001370:	425b      	negs	r3, r3
 8001372:	b29b      	uxth	r3, r3
 8001374:	82fb      	strh	r3, [r7, #22]
 8001376:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800137a:	823b      	strh	r3, [r7, #16]
 800137c:	e001      	b.n	8001382 <lcdLine+0x4e>
	}
	else stepy = 1;
 800137e:	2301      	movs	r3, #1
 8001380:	823b      	strh	r3, [r7, #16]

 	if (dx < 0)
 8001382:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001386:	2b00      	cmp	r3, #0
 8001388:	da07      	bge.n	800139a <lcdLine+0x66>
	{
		dx = -dx; stepx = -1;
 800138a:	8abb      	ldrh	r3, [r7, #20]
 800138c:	425b      	negs	r3, r3
 800138e:	b29b      	uxth	r3, r3
 8001390:	82bb      	strh	r3, [r7, #20]
 8001392:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001396:	827b      	strh	r3, [r7, #18]
 8001398:	e001      	b.n	800139e <lcdLine+0x6a>
	}
	else stepx = 1;
 800139a:	2301      	movs	r3, #1
 800139c:	827b      	strh	r3, [r7, #18]

	dy <<= 1; 							// dy is now 2*dy
 800139e:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013a2:	005b      	lsls	r3, r3, #1
 80013a4:	82fb      	strh	r3, [r7, #22]
	dx <<= 1; 							// dx is now 2*dx
 80013a6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013aa:	005b      	lsls	r3, r3, #1
 80013ac:	82bb      	strh	r3, [r7, #20]

	lcdPlot(x0, y0, colour);
 80013ae:	88fb      	ldrh	r3, [r7, #6]
 80013b0:	b2db      	uxtb	r3, r3
 80013b2:	88ba      	ldrh	r2, [r7, #4]
 80013b4:	b2d1      	uxtb	r1, r2
 80013b6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80013b8:	4618      	mov	r0, r3
 80013ba:	f7ff ff81 	bl	80012c0 <lcdPlot>

	if (dx > dy) {
 80013be:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80013c2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013c6:	429a      	cmp	r2, r3
 80013c8:	dd2e      	ble.n	8001428 <lcdLine+0xf4>
		int fraction = dy - (dx >> 1);	// same as 2*dy - dx
 80013ca:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013ce:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80013d2:	1052      	asrs	r2, r2, #1
 80013d4:	b212      	sxth	r2, r2
 80013d6:	1a9b      	subs	r3, r3, r2
 80013d8:	60fb      	str	r3, [r7, #12]
		while (x0 != x1)
 80013da:	e01e      	b.n	800141a <lcdLine+0xe6>
		{
			if (fraction >= 0)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	db09      	blt.n	80013f6 <lcdLine+0xc2>
			{
				y0 += stepy;
 80013e2:	88ba      	ldrh	r2, [r7, #4]
 80013e4:	8a3b      	ldrh	r3, [r7, #16]
 80013e6:	4413      	add	r3, r2
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	80bb      	strh	r3, [r7, #4]
				fraction -= dx; 		// same as fraction -= 2*dx
 80013ec:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80013f0:	68fa      	ldr	r2, [r7, #12]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	60fb      	str	r3, [r7, #12]
			}

   			x0 += stepx;
 80013f6:	88fa      	ldrh	r2, [r7, #6]
 80013f8:	8a7b      	ldrh	r3, [r7, #18]
 80013fa:	4413      	add	r3, r2
 80013fc:	b29b      	uxth	r3, r3
 80013fe:	80fb      	strh	r3, [r7, #6]
   			fraction += dy; 				// same as fraction -= 2*dy
 8001400:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001404:	68fa      	ldr	r2, [r7, #12]
 8001406:	4413      	add	r3, r2
 8001408:	60fb      	str	r3, [r7, #12]
   			lcdPlot(x0, y0, colour);
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	b2db      	uxtb	r3, r3
 800140e:	88ba      	ldrh	r2, [r7, #4]
 8001410:	b2d1      	uxtb	r1, r2
 8001412:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001414:	4618      	mov	r0, r3
 8001416:	f7ff ff53 	bl	80012c0 <lcdPlot>

	lcdPlot(x0, y0, colour);

	if (dx > dy) {
		int fraction = dy - (dx >> 1);	// same as 2*dy - dx
		while (x0 != x1)
 800141a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800141e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001422:	429a      	cmp	r2, r3
 8001424:	d1da      	bne.n	80013dc <lcdLine+0xa8>
			y0 += stepy;
			fraction += dx;
			lcdPlot(x0, y0, colour);
		}
	}
}
 8001426:	e02d      	b.n	8001484 <lcdLine+0x150>
   			lcdPlot(x0, y0, colour);
		}
	}
	else
	{
		int fraction = dx - (dy >> 1);
 8001428:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800142c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001430:	1052      	asrs	r2, r2, #1
 8001432:	b212      	sxth	r2, r2
 8001434:	1a9b      	subs	r3, r3, r2
 8001436:	60bb      	str	r3, [r7, #8]
		while (y0 != y1)
 8001438:	e01e      	b.n	8001478 <lcdLine+0x144>
		{
			if (fraction >= 0)
 800143a:	68bb      	ldr	r3, [r7, #8]
 800143c:	2b00      	cmp	r3, #0
 800143e:	db09      	blt.n	8001454 <lcdLine+0x120>
			{
				x0 += stepx;
 8001440:	88fa      	ldrh	r2, [r7, #6]
 8001442:	8a7b      	ldrh	r3, [r7, #18]
 8001444:	4413      	add	r3, r2
 8001446:	b29b      	uxth	r3, r3
 8001448:	80fb      	strh	r3, [r7, #6]
				fraction -= dy;
 800144a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800144e:	68ba      	ldr	r2, [r7, #8]
 8001450:	1ad3      	subs	r3, r2, r3
 8001452:	60bb      	str	r3, [r7, #8]
			}

			y0 += stepy;
 8001454:	88ba      	ldrh	r2, [r7, #4]
 8001456:	8a3b      	ldrh	r3, [r7, #16]
 8001458:	4413      	add	r3, r2
 800145a:	b29b      	uxth	r3, r3
 800145c:	80bb      	strh	r3, [r7, #4]
			fraction += dx;
 800145e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001462:	68ba      	ldr	r2, [r7, #8]
 8001464:	4413      	add	r3, r2
 8001466:	60bb      	str	r3, [r7, #8]
			lcdPlot(x0, y0, colour);
 8001468:	88fb      	ldrh	r3, [r7, #6]
 800146a:	b2db      	uxtb	r3, r3
 800146c:	88ba      	ldrh	r2, [r7, #4]
 800146e:	b2d1      	uxtb	r1, r2
 8001470:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff ff24 	bl	80012c0 <lcdPlot>
		}
	}
	else
	{
		int fraction = dx - (dy >> 1);
		while (y0 != y1)
 8001478:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800147c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001480:	429a      	cmp	r2, r3
 8001482:	d1da      	bne.n	800143a <lcdLine+0x106>
			y0 += stepy;
			fraction += dx;
			lcdPlot(x0, y0, colour);
		}
	}
}
 8001484:	bf00      	nop
 8001486:	371c      	adds	r7, #28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd90      	pop	{r4, r7, pc}

0800148c <lcdRectangle>:

// Draw a rectangle between x0, y0 and x1, y1
void lcdRectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t colour)
{
 800148c:	b590      	push	{r4, r7, lr}
 800148e:	b085      	sub	sp, #20
 8001490:	af02      	add	r7, sp, #8
 8001492:	4604      	mov	r4, r0
 8001494:	4608      	mov	r0, r1
 8001496:	4611      	mov	r1, r2
 8001498:	461a      	mov	r2, r3
 800149a:	4623      	mov	r3, r4
 800149c:	80fb      	strh	r3, [r7, #6]
 800149e:	4603      	mov	r3, r0
 80014a0:	80bb      	strh	r3, [r7, #4]
 80014a2:	460b      	mov	r3, r1
 80014a4:	807b      	strh	r3, [r7, #2]
 80014a6:	4613      	mov	r3, r2
 80014a8:	803b      	strh	r3, [r7, #0]
	lcdLine(x0, y0, x0, y1, colour);
 80014aa:	f9b7 4000 	ldrsh.w	r4, [r7]
 80014ae:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80014b2:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80014b6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80014ba:	8b3b      	ldrh	r3, [r7, #24]
 80014bc:	9300      	str	r3, [sp, #0]
 80014be:	4623      	mov	r3, r4
 80014c0:	f7ff ff38 	bl	8001334 <lcdLine>
	lcdLine(x0, y1, x1, y1, colour);
 80014c4:	f9b7 4000 	ldrsh.w	r4, [r7]
 80014c8:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80014cc:	f9b7 1000 	ldrsh.w	r1, [r7]
 80014d0:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80014d4:	8b3b      	ldrh	r3, [r7, #24]
 80014d6:	9300      	str	r3, [sp, #0]
 80014d8:	4623      	mov	r3, r4
 80014da:	f7ff ff2b 	bl	8001334 <lcdLine>
	lcdLine(x1, y0, x1, y1, colour);
 80014de:	f9b7 4000 	ldrsh.w	r4, [r7]
 80014e2:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80014e6:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80014ea:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 80014ee:	8b3b      	ldrh	r3, [r7, #24]
 80014f0:	9300      	str	r3, [sp, #0]
 80014f2:	4623      	mov	r3, r4
 80014f4:	f7ff ff1e 	bl	8001334 <lcdLine>
	lcdLine(x0, y0, x1, y0, colour);
 80014f8:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 80014fc:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001500:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001504:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001508:	8b3b      	ldrh	r3, [r7, #24]
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	4623      	mov	r3, r4
 800150e:	f7ff ff11 	bl	8001334 <lcdLine>
}
 8001512:	bf00      	nop
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	bd90      	pop	{r4, r7, pc}
 800151a:	bf00      	nop

0800151c <lcdFilledRectangle>:

// Draw a filled rectangle
// Note:	y1 must be greater than y0  and x1 must be greater than x0
//			for this to work
void lcdFilledRectangle(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t colour)
{
 800151c:	b590      	push	{r4, r7, lr}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	4604      	mov	r4, r0
 8001524:	4608      	mov	r0, r1
 8001526:	4611      	mov	r1, r2
 8001528:	461a      	mov	r2, r3
 800152a:	4623      	mov	r3, r4
 800152c:	80fb      	strh	r3, [r7, #6]
 800152e:	4603      	mov	r3, r0
 8001530:	80bb      	strh	r3, [r7, #4]
 8001532:	460b      	mov	r3, r1
 8001534:	807b      	strh	r3, [r7, #2]
 8001536:	4613      	mov	r3, r2
 8001538:	803b      	strh	r3, [r7, #0]

	// To speed up plotting we define a x window with the width of the
	// rectangle and then just output the required number of bytes to
	// fill down to the end point

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 800153a:	202a      	movs	r0, #42	; 0x2a
 800153c:	f7ff fdae 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001540:	2000      	movs	r0, #0
 8001542:	f7ff fdbb 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(x0);
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	b2db      	uxtb	r3, r3
 800154a:	4618      	mov	r0, r3
 800154c:	f7ff fdb6 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001550:	2000      	movs	r0, #0
 8001552:	f7ff fdb3 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(x1);
 8001556:	887b      	ldrh	r3, [r7, #2]
 8001558:	b2db      	uxtb	r3, r3
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fdae 	bl	80010bc <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 8001560:	202b      	movs	r0, #43	; 0x2b
 8001562:	f7ff fd9b 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 8001566:	2000      	movs	r0, #0
 8001568:	f7ff fda8 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(y0);
 800156c:	88bb      	ldrh	r3, [r7, #4]
 800156e:	b2db      	uxtb	r3, r3
 8001570:	4618      	mov	r0, r3
 8001572:	f7ff fda3 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001576:	2000      	movs	r0, #0
 8001578:	f7ff fda0 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(y1);
 800157c:	883b      	ldrh	r3, [r7, #0]
 800157e:	b2db      	uxtb	r3, r3
 8001580:	4618      	mov	r0, r3
 8001582:	f7ff fd9b 	bl	80010bc <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 8001586:	202c      	movs	r0, #44	; 0x2c
 8001588:	f7ff fd88 	bl	800109c <lcdWriteCommand>

	for (pixels = 0; pixels < ((x1 - x0) * (y1 - y0)); pixels++)
 800158c:	2300      	movs	r3, #0
 800158e:	81fb      	strh	r3, [r7, #14]
 8001590:	e00c      	b.n	80015ac <lcdFilledRectangle+0x90>
		lcdWriteData(colour >> 8, colour);;
 8001592:	8c3b      	ldrh	r3, [r7, #32]
 8001594:	0a1b      	lsrs	r3, r3, #8
 8001596:	b29b      	uxth	r3, r3
 8001598:	b2db      	uxtb	r3, r3
 800159a:	8c3a      	ldrh	r2, [r7, #32]
 800159c:	b2d2      	uxtb	r2, r2
 800159e:	4611      	mov	r1, r2
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff fd9b 	bl	80010dc <lcdWriteData>
	lcdWriteParameter(0x00);
	lcdWriteParameter(y1);

	lcdWriteCommand(WRITE_MEMORY_START);

	for (pixels = 0; pixels < ((x1 - x0) * (y1 - y0)); pixels++)
 80015a6:	89fb      	ldrh	r3, [r7, #14]
 80015a8:	3301      	adds	r3, #1
 80015aa:	81fb      	strh	r3, [r7, #14]
 80015ac:	89fa      	ldrh	r2, [r7, #14]
 80015ae:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80015b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80015b6:	1acb      	subs	r3, r1, r3
 80015b8:	f9b7 0000 	ldrsh.w	r0, [r7]
 80015bc:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80015c0:	1a41      	subs	r1, r0, r1
 80015c2:	fb01 f303 	mul.w	r3, r1, r3
 80015c6:	429a      	cmp	r2, r3
 80015c8:	dbe3      	blt.n	8001592 <lcdFilledRectangle+0x76>
		lcdWriteData(colour >> 8, colour);;
}
 80015ca:	bf00      	nop
 80015cc:	3714      	adds	r7, #20
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd90      	pop	{r4, r7, pc}
 80015d2:	bf00      	nop

080015d4 <lcdPutCh>:

// LCD text manipulation functions --------------------------------------------------------------------------
#define pgm_read_byte_near(address_short) (uint16_t)(address_short)
// Plot a character at the specified x, y co-ordinates (top left hand corner of character)
void lcdPutCh(unsigned char character, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 80015d4:	b590      	push	{r4, r7, lr}
 80015d6:	b085      	sub	sp, #20
 80015d8:	af00      	add	r7, sp, #0
 80015da:	4604      	mov	r4, r0
 80015dc:	4608      	mov	r0, r1
 80015de:	4611      	mov	r1, r2
 80015e0:	461a      	mov	r2, r3
 80015e2:	4623      	mov	r3, r4
 80015e4:	71fb      	strb	r3, [r7, #7]
 80015e6:	4603      	mov	r3, r0
 80015e8:	71bb      	strb	r3, [r7, #6]
 80015ea:	460b      	mov	r3, r1
 80015ec:	717b      	strb	r3, [r7, #5]
 80015ee:	4613      	mov	r3, r2
 80015f0:	807b      	strh	r3, [r7, #2]

	// To speed up plotting we define a x window of 6 pixels and then
	// write out one row at a time.  This means the LCD will correctly
	// update the memory pointer saving us a good few bytes

	lcdWriteCommand(SET_COLUMN_ADDRESS); // Horizontal Address Start Position
 80015f2:	202a      	movs	r0, #42	; 0x2a
 80015f4:	f7ff fd52 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 80015f8:	2000      	movs	r0, #0
 80015fa:	f7ff fd5f 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(x);
 80015fe:	79bb      	ldrb	r3, [r7, #6]
 8001600:	4618      	mov	r0, r3
 8001602:	f7ff fd5b 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 8001606:	2000      	movs	r0, #0
 8001608:	f7ff fd58 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(x+5);
 800160c:	79bb      	ldrb	r3, [r7, #6]
 800160e:	3305      	adds	r3, #5
 8001610:	b2db      	uxtb	r3, r3
 8001612:	4618      	mov	r0, r3
 8001614:	f7ff fd52 	bl	80010bc <lcdWriteParameter>

	lcdWriteCommand(SET_PAGE_ADDRESS); // Vertical Address end Position
 8001618:	202b      	movs	r0, #43	; 0x2b
 800161a:	f7ff fd3f 	bl	800109c <lcdWriteCommand>
	lcdWriteParameter(0x00);
 800161e:	2000      	movs	r0, #0
 8001620:	f7ff fd4c 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(y);
 8001624:	797b      	ldrb	r3, [r7, #5]
 8001626:	4618      	mov	r0, r3
 8001628:	f7ff fd48 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x00);
 800162c:	2000      	movs	r0, #0
 800162e:	f7ff fd45 	bl	80010bc <lcdWriteParameter>
	lcdWriteParameter(0x7f);
 8001632:	207f      	movs	r0, #127	; 0x7f
 8001634:	f7ff fd42 	bl	80010bc <lcdWriteParameter>

	lcdWriteCommand(WRITE_MEMORY_START);
 8001638:	202c      	movs	r0, #44	; 0x2c
 800163a:	f7ff fd2f 	bl	800109c <lcdWriteCommand>

	// Plot the font data
	for (row = 0; row < 8; row++)
 800163e:	2300      	movs	r3, #0
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e032      	b.n	80016aa <lcdPutCh+0xd6>
	{
		for (column = 0; column < 6; column++)
 8001644:	2300      	movs	r3, #0
 8001646:	73bb      	strb	r3, [r7, #14]
 8001648:	e029      	b.n	800169e <lcdPutCh+0xca>
		{
			if ((font5x8[character][column]) & (1 << row))
 800164a:	79fa      	ldrb	r2, [r7, #7]
 800164c:	7bb9      	ldrb	r1, [r7, #14]
 800164e:	481a      	ldr	r0, [pc, #104]	; (80016b8 <lcdPutCh+0xe4>)
 8001650:	4613      	mov	r3, r2
 8001652:	005b      	lsls	r3, r3, #1
 8001654:	4413      	add	r3, r2
 8001656:	005b      	lsls	r3, r3, #1
 8001658:	4403      	add	r3, r0
 800165a:	440b      	add	r3, r1
 800165c:	781b      	ldrb	r3, [r3, #0]
 800165e:	461a      	mov	r2, r3
 8001660:	7bfb      	ldrb	r3, [r7, #15]
 8001662:	fa42 f303 	asr.w	r3, r2, r3
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d00a      	beq.n	8001684 <lcdPutCh+0xb0>
				lcdWriteData(fgColour>>8, fgColour);
 800166e:	887b      	ldrh	r3, [r7, #2]
 8001670:	0a1b      	lsrs	r3, r3, #8
 8001672:	b29b      	uxth	r3, r3
 8001674:	b2db      	uxtb	r3, r3
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	b2d2      	uxtb	r2, r2
 800167a:	4611      	mov	r1, r2
 800167c:	4618      	mov	r0, r3
 800167e:	f7ff fd2d 	bl	80010dc <lcdWriteData>
 8001682:	e009      	b.n	8001698 <lcdPutCh+0xc4>
			else lcdWriteData(bgColour >> 8, bgColour);
 8001684:	8c3b      	ldrh	r3, [r7, #32]
 8001686:	0a1b      	lsrs	r3, r3, #8
 8001688:	b29b      	uxth	r3, r3
 800168a:	b2db      	uxtb	r3, r3
 800168c:	8c3a      	ldrh	r2, [r7, #32]
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	4611      	mov	r1, r2
 8001692:	4618      	mov	r0, r3
 8001694:	f7ff fd22 	bl	80010dc <lcdWriteData>
	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
	{
		for (column = 0; column < 6; column++)
 8001698:	7bbb      	ldrb	r3, [r7, #14]
 800169a:	3301      	adds	r3, #1
 800169c:	73bb      	strb	r3, [r7, #14]
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	2b05      	cmp	r3, #5
 80016a2:	d9d2      	bls.n	800164a <lcdPutCh+0x76>
	lcdWriteParameter(0x7f);

	lcdWriteCommand(WRITE_MEMORY_START);

	// Plot the font data
	for (row = 0; row < 8; row++)
 80016a4:	7bfb      	ldrb	r3, [r7, #15]
 80016a6:	3301      	adds	r3, #1
 80016a8:	73fb      	strb	r3, [r7, #15]
 80016aa:	7bfb      	ldrb	r3, [r7, #15]
 80016ac:	2b07      	cmp	r3, #7
 80016ae:	d9c9      	bls.n	8001644 <lcdPutCh+0x70>
			if ((font5x8[character][column]) & (1 << row))
				lcdWriteData(fgColour>>8, fgColour);
			else lcdWriteData(bgColour >> 8, bgColour);
		}
	}
}
 80016b0:	bf00      	nop
 80016b2:	3714      	adds	r7, #20
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd90      	pop	{r4, r7, pc}
 80016b8:	08001e44 	.word	0x08001e44

080016bc <decodeRgbValue>:

// Translates a 3 byte RGB value into a 2 byte value for the LCD (values should be 0-31)
uint16_t decodeRgbValue(uint8_t r, uint8_t g, uint8_t b)
{
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	4603      	mov	r3, r0
 80016c4:	71fb      	strb	r3, [r7, #7]
 80016c6:	460b      	mov	r3, r1
 80016c8:	71bb      	strb	r3, [r7, #6]
 80016ca:	4613      	mov	r3, r2
 80016cc:	717b      	strb	r3, [r7, #5]
	return (b << 11) | (g << 6) | (r);
 80016ce:	797b      	ldrb	r3, [r7, #5]
 80016d0:	02db      	lsls	r3, r3, #11
 80016d2:	b21a      	sxth	r2, r3
 80016d4:	79bb      	ldrb	r3, [r7, #6]
 80016d6:	019b      	lsls	r3, r3, #6
 80016d8:	b21b      	sxth	r3, r3
 80016da:	4313      	orrs	r3, r2
 80016dc:	b21a      	sxth	r2, r3
 80016de:	79fb      	ldrb	r3, [r7, #7]
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	4313      	orrs	r3, r2
 80016e4:	b21b      	sxth	r3, r3
 80016e6:	b29b      	uxth	r3, r3
}
 80016e8:	4618      	mov	r0, r3
 80016ea:	370c      	adds	r7, #12
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bc80      	pop	{r7}
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop

080016f4 <lcdTextX>:

// This routine takes a row number from 0 to 20 and
// returns the x coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextX(uint8_t x) { return x*6; }
 80016f4:	b480      	push	{r7}
 80016f6:	b083      	sub	sp, #12
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	4603      	mov	r3, r0
 80016fc:	71fb      	strb	r3, [r7, #7]
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	461a      	mov	r2, r3
 8001702:	0052      	lsls	r2, r2, #1
 8001704:	4413      	add	r3, r2
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	b2db      	uxtb	r3, r3
 800170a:	4618      	mov	r0, r3
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	bc80      	pop	{r7}
 8001712:	4770      	bx	lr

08001714 <lcdTextY>:

// This routine takes a column number from 0 to 20 and
// returns the y coordinate on the screen (0-127) to make
// it easy to place text
uint8_t lcdTextY(uint8_t y) { return y*8; }
 8001714:	b480      	push	{r7}
 8001716:	b083      	sub	sp, #12
 8001718:	af00      	add	r7, sp, #0
 800171a:	4603      	mov	r3, r0
 800171c:	71fb      	strb	r3, [r7, #7]
 800171e:	79fb      	ldrb	r3, [r7, #7]
 8001720:	00db      	lsls	r3, r3, #3
 8001722:	b2db      	uxtb	r3, r3
 8001724:	4618      	mov	r0, r3
 8001726:	370c      	adds	r7, #12
 8001728:	46bd      	mov	sp, r7
 800172a:	bc80      	pop	{r7}
 800172c:	4770      	bx	lr
 800172e:	bf00      	nop

08001730 <lcdPutS>:

// Plot a string of characters to the LCD
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
 8001730:	b590      	push	{r4, r7, lr}
 8001732:	b087      	sub	sp, #28
 8001734:	af02      	add	r7, sp, #8
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	4608      	mov	r0, r1
 800173a:	4611      	mov	r1, r2
 800173c:	461a      	mov	r2, r3
 800173e:	4603      	mov	r3, r0
 8001740:	70fb      	strb	r3, [r7, #3]
 8001742:	460b      	mov	r3, r1
 8001744:	70bb      	strb	r3, [r7, #2]
 8001746:	4613      	mov	r3, r2
 8001748:	803b      	strh	r3, [r7, #0]
	uint8_t origin = x;
 800174a:	78fb      	ldrb	r3, [r7, #3]
 800174c:	73bb      	strb	r3, [r7, #14]
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 800174e:	2300      	movs	r3, #0
 8001750:	73fb      	strb	r3, [r7, #15]
 8001752:	e01c      	b.n	800178e <lcdPutS+0x5e>
	{
		// Check if we are out of bounds and move to
		// the next line if we are
		if (x > 121)
 8001754:	78fb      	ldrb	r3, [r7, #3]
 8001756:	2b79      	cmp	r3, #121	; 0x79
 8001758:	d904      	bls.n	8001764 <lcdPutS+0x34>
		{
			x = origin;
 800175a:	7bbb      	ldrb	r3, [r7, #14]
 800175c:	70fb      	strb	r3, [r7, #3]
			y += 8;
 800175e:	78bb      	ldrb	r3, [r7, #2]
 8001760:	3308      	adds	r3, #8
 8001762:	70bb      	strb	r3, [r7, #2]
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 8001764:	78bb      	ldrb	r3, [r7, #2]
 8001766:	2b78      	cmp	r3, #120	; 0x78
 8001768:	d819      	bhi.n	800179e <lcdPutS+0x6e>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
 800176a:	7bfb      	ldrb	r3, [r7, #15]
 800176c:	687a      	ldr	r2, [r7, #4]
 800176e:	4413      	add	r3, r2
 8001770:	7818      	ldrb	r0, [r3, #0]
 8001772:	883c      	ldrh	r4, [r7, #0]
 8001774:	78ba      	ldrb	r2, [r7, #2]
 8001776:	78f9      	ldrb	r1, [r7, #3]
 8001778:	8c3b      	ldrh	r3, [r7, #32]
 800177a:	9300      	str	r3, [sp, #0]
 800177c:	4623      	mov	r3, r4
 800177e:	f7ff ff29 	bl	80015d4 <lcdPutCh>
		x += 6;
 8001782:	78fb      	ldrb	r3, [r7, #3]
 8001784:	3306      	adds	r3, #6
 8001786:	70fb      	strb	r3, [r7, #3]
void lcdPutS(const char *string, uint8_t x, uint8_t y, uint16_t fgColour, uint16_t bgColour)
{
	uint8_t origin = x;
	uint8_t characterNumber;

	for (characterNumber = 0; characterNumber < strlen(string); characterNumber++)
 8001788:	7bfb      	ldrb	r3, [r7, #15]
 800178a:	3301      	adds	r3, #1
 800178c:	73fb      	strb	r3, [r7, #15]
 800178e:	7bfc      	ldrb	r4, [r7, #15]
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f7fe fcf3 	bl	800017c <strlen>
 8001796:	4603      	mov	r3, r0
 8001798:	429c      	cmp	r4, r3
 800179a:	d3db      	bcc.n	8001754 <lcdPutS+0x24>

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 800179c:	e000      	b.n	80017a0 <lcdPutS+0x70>
			x = origin;
			y += 8;
		}

		// If we move past the bottom of the screen just exit
		if (y > 120) break;
 800179e:	bf00      	nop

		// Plot the current character
		lcdPutCh(string[characterNumber], x, y, fgColour, bgColour);
		x += 6;
	}
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bd90      	pop	{r4, r7, pc}

080017a8 <main>:
#include "ssd1306.h"
#include "ili9163.h"
#include "elkocka.h"


int main(void){
 80017a8:	b590      	push	{r4, r7, lr}
 80017aa:	b087      	sub	sp, #28
 80017ac:	af02      	add	r7, sp, #8
	uint16_t biela = decodeRgbValue(31, 31, 31);
 80017ae:	221f      	movs	r2, #31
 80017b0:	211f      	movs	r1, #31
 80017b2:	201f      	movs	r0, #31
 80017b4:	f7ff ff82 	bl	80016bc <decodeRgbValue>
 80017b8:	4603      	mov	r3, r0
 80017ba:	80fb      	strh	r3, [r7, #6]
	uint16_t cierna = decodeRgbValue(0, 0, 0);
 80017bc:	2200      	movs	r2, #0
 80017be:	2100      	movs	r1, #0
 80017c0:	2000      	movs	r0, #0
 80017c2:	f7ff ff7b 	bl	80016bc <decodeRgbValue>
 80017c6:	4603      	mov	r3, r0
 80017c8:	80bb      	strh	r3, [r7, #4]
	//uint16_t cervena = decodeRgbValue(31, 0, 0);
	uint16_t zelena = decodeRgbValue(0, 31, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	211f      	movs	r1, #31
 80017ce:	2000      	movs	r0, #0
 80017d0:	f7ff ff74 	bl	80016bc <decodeRgbValue>
 80017d4:	4603      	mov	r3, r0
 80017d6:	807b      	strh	r3, [r7, #2]
	//uint16_t modra = decodeRgbValue(0, 0, 31);

	initSPI2();
 80017d8:	f000 f8c0 	bl	800195c <initSPI2>
	initCD_Pin();
 80017dc:	f000 f950 	bl	8001a80 <initCD_Pin>
	initCS_Pin();
 80017e0:	f000 f930 	bl	8001a44 <initCS_Pin>
	initRES_Pin();
 80017e4:	f000 f982 	bl	8001aec <initRES_Pin>
	USART_init();
 80017e8:	f7ff fa2e 	bl	8000c48 <USART_init>
	//ssd1306_init();

	lcdInitialise(LCD_ORIENTATION0);
 80017ec:	2000      	movs	r0, #0
 80017ee:	f7ff fc8b 	bl	8001108 <lcdInitialise>
	zmazDisplej(cierna);
 80017f2:	88bb      	ldrh	r3, [r7, #4]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff fa9b 	bl	8000d30 <zmazDisplej>
	lcdMriezka3x3(54, 93, 6, biela, cierna);
 80017fa:	88fa      	ldrh	r2, [r7, #6]
 80017fc:	88bb      	ldrh	r3, [r7, #4]
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	4613      	mov	r3, r2
 8001802:	2206      	movs	r2, #6
 8001804:	215d      	movs	r1, #93	; 0x5d
 8001806:	2036      	movs	r0, #54	; 0x36
 8001808:	f7ff fb8a 	bl	8000f20 <lcdMriezka3x3>

	//hod kockou na zaklade akcelerometra
	lcdPutS("Hod kockou", lcdTextX(1), lcdTextY(9), biela, cierna);
 800180c:	2001      	movs	r0, #1
 800180e:	f7ff ff71 	bl	80016f4 <lcdTextX>
 8001812:	4603      	mov	r3, r0
 8001814:	461c      	mov	r4, r3
 8001816:	2009      	movs	r0, #9
 8001818:	f7ff ff7c 	bl	8001714 <lcdTextY>
 800181c:	4603      	mov	r3, r0
 800181e:	4619      	mov	r1, r3
 8001820:	88fa      	ldrh	r2, [r7, #6]
 8001822:	88bb      	ldrh	r3, [r7, #4]
 8001824:	9300      	str	r3, [sp, #0]
 8001826:	4613      	mov	r3, r2
 8001828:	460a      	mov	r2, r1
 800182a:	4621      	mov	r1, r4
 800182c:	482a      	ldr	r0, [pc, #168]	; (80018d8 <main+0x130>)
 800182e:	f7ff ff7f 	bl	8001730 <lcdPutS>
	lcdRectangle(45, 85, 83, 122, biela);
 8001832:	88fb      	ldrh	r3, [r7, #6]
 8001834:	9300      	str	r3, [sp, #0]
 8001836:	237a      	movs	r3, #122	; 0x7a
 8001838:	2253      	movs	r2, #83	; 0x53
 800183a:	2155      	movs	r1, #85	; 0x55
 800183c:	202d      	movs	r0, #45	; 0x2d
 800183e:	f7ff fe25 	bl	800148c <lcdRectangle>
	////Mriezka pre stvorceky
	//lcdMriezka3x3(51, 90, 3, zelena, cierna);

	//Mriezka pre kruzky
	lcdMriezka3x3(54, 93, 6, zelena, cierna);
 8001842:	887a      	ldrh	r2, [r7, #2]
 8001844:	88bb      	ldrh	r3, [r7, #4]
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	4613      	mov	r3, r2
 800184a:	2206      	movs	r2, #6
 800184c:	215d      	movs	r1, #93	; 0x5d
 800184e:	2036      	movs	r0, #54	; 0x36
 8001850:	f7ff fb66 	bl	8000f20 <lcdMriezka3x3>

	//nahodny generator
	lcdPutS("Nahodny generator", lcdTextX(1), lcdTextY(1), biela, cierna);
 8001854:	2001      	movs	r0, #1
 8001856:	f7ff ff4d 	bl	80016f4 <lcdTextX>
 800185a:	4603      	mov	r3, r0
 800185c:	461c      	mov	r4, r3
 800185e:	2001      	movs	r0, #1
 8001860:	f7ff ff58 	bl	8001714 <lcdTextY>
 8001864:	4603      	mov	r3, r0
 8001866:	4619      	mov	r1, r3
 8001868:	88fa      	ldrh	r2, [r7, #6]
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	9300      	str	r3, [sp, #0]
 800186e:	4613      	mov	r3, r2
 8001870:	460a      	mov	r2, r1
 8001872:	4621      	mov	r1, r4
 8001874:	4819      	ldr	r0, [pc, #100]	; (80018dc <main+0x134>)
 8001876:	f7ff ff5b 	bl	8001730 <lcdPutS>
	lcdRectangle(45, 23, 83, 60, biela);
 800187a:	88fb      	ldrh	r3, [r7, #6]
 800187c:	9300      	str	r3, [sp, #0]
 800187e:	233c      	movs	r3, #60	; 0x3c
 8001880:	2253      	movs	r2, #83	; 0x53
 8001882:	2117      	movs	r1, #23
 8001884:	202d      	movs	r0, #45	; 0x2d
 8001886:	f7ff fe01 	bl	800148c <lcdRectangle>

	while(1){
		for(int i=0;i<6;i++){
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	e01e      	b.n	80018ce <main+0x126>
			////Mriezka pre stvorceky
			//lcdMriezka3x3(51, 28, i+1, biela, cierna);

			//Mriezka pre kruzky
			lcdMriezka3x3(54, 31, i+1, biela, cierna);
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	b29b      	uxth	r3, r3
 8001894:	3301      	adds	r3, #1
 8001896:	b29a      	uxth	r2, r3
 8001898:	88f9      	ldrh	r1, [r7, #6]
 800189a:	88bb      	ldrh	r3, [r7, #4]
 800189c:	9300      	str	r3, [sp, #0]
 800189e:	460b      	mov	r3, r1
 80018a0:	211f      	movs	r1, #31
 80018a2:	2036      	movs	r0, #54	; 0x36
 80018a4:	f7ff fb3c 	bl	8000f20 <lcdMriezka3x3>
			for(int j=0;j<150;j++){
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	e009      	b.n	80018c2 <main+0x11a>
				Delay(1000);
 80018ae:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80018b2:	f000 f951 	bl	8001b58 <Delay>
				SendUSART2("Test\n\r");
 80018b6:	480a      	ldr	r0, [pc, #40]	; (80018e0 <main+0x138>)
 80018b8:	f7ff fa1a 	bl	8000cf0 <SendUSART2>
			////Mriezka pre stvorceky
			//lcdMriezka3x3(51, 28, i+1, biela, cierna);

			//Mriezka pre kruzky
			lcdMriezka3x3(54, 31, i+1, biela, cierna);
			for(int j=0;j<150;j++){
 80018bc:	68bb      	ldr	r3, [r7, #8]
 80018be:	3301      	adds	r3, #1
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
 80018c4:	2b95      	cmp	r3, #149	; 0x95
 80018c6:	ddf2      	ble.n	80018ae <main+0x106>
	//nahodny generator
	lcdPutS("Nahodny generator", lcdTextX(1), lcdTextY(1), biela, cierna);
	lcdRectangle(45, 23, 83, 60, biela);

	while(1){
		for(int i=0;i<6;i++){
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3301      	adds	r3, #1
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b05      	cmp	r3, #5
 80018d2:	dddd      	ble.n	8001890 <main+0xe8>
			for(int j=0;j<150;j++){
				Delay(1000);
				SendUSART2("Test\n\r");
			}
		}
	}
 80018d4:	e7d9      	b.n	800188a <main+0xe2>
 80018d6:	bf00      	nop
 80018d8:	08001e1c 	.word	0x08001e1c
 80018dc:	08001e28 	.word	0x08001e28
 80018e0:	08001e3c 	.word	0x08001e3c

080018e4 <TIM7_IRQHandler>:
static uint16_t backlitModulo = 0;
static uint16_t shimmerModulo = 0;
static uint16_t shimmerDutyCycle = SHIMMER_DUTY_CYCLE;

void TIM7_IRQHandler(void)
{
 80018e4:	b598      	push	{r3, r4, r7, lr}
 80018e6:	af00      	add	r7, sp, #0
	if (TIM_GetITStatus(TIM7, TIM_IT_Update) == SET)
 80018e8:	2101      	movs	r1, #1
 80018ea:	4817      	ldr	r0, [pc, #92]	; (8001948 <TIM7_IRQHandler+0x64>)
 80018ec:	f7ff f870 	bl	80009d0 <TIM_GetITStatus>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b01      	cmp	r3, #1
 80018f4:	d126      	bne.n	8001944 <TIM7_IRQHandler+0x60>
	{
		backlitTimer++;
 80018f6:	4b15      	ldr	r3, [pc, #84]	; (800194c <TIM7_IRQHandler+0x68>)
 80018f8:	cb18      	ldmia	r3, {r3, r4}
 80018fa:	3301      	adds	r3, #1
 80018fc:	f144 0400 	adc.w	r4, r4, #0
 8001900:	4a12      	ldr	r2, [pc, #72]	; (800194c <TIM7_IRQHandler+0x68>)
 8001902:	e882 0018 	stmia.w	r2, {r3, r4}

		shimmerModulo = backlitTimer % SHIMMER_PERIOD;
 8001906:	4b11      	ldr	r3, [pc, #68]	; (800194c <TIM7_IRQHandler+0x68>)
 8001908:	e9d3 0100 	ldrd	r0, r1, [r3]
 800190c:	f242 7210 	movw	r2, #10000	; 0x2710
 8001910:	f04f 0300 	mov.w	r3, #0
 8001914:	f7fe fc3a 	bl	800018c <__aeabi_uldivmod>
 8001918:	461c      	mov	r4, r3
 800191a:	4613      	mov	r3, r2
 800191c:	b29a      	uxth	r2, r3
 800191e:	4b0c      	ldr	r3, [pc, #48]	; (8001950 <TIM7_IRQHandler+0x6c>)
 8001920:	801a      	strh	r2, [r3, #0]

		if(shimmerDutyCycle < shimmerModulo)
 8001922:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <TIM7_IRQHandler+0x70>)
 8001924:	881a      	ldrh	r2, [r3, #0]
 8001926:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <TIM7_IRQHandler+0x6c>)
 8001928:	881b      	ldrh	r3, [r3, #0]
 800192a:	429a      	cmp	r2, r3
 800192c:	d203      	bcs.n	8001936 <TIM7_IRQHandler+0x52>
		{
			gShimmerFlag = 0;
 800192e:	4b0a      	ldr	r3, [pc, #40]	; (8001958 <TIM7_IRQHandler+0x74>)
 8001930:	2200      	movs	r2, #0
 8001932:	701a      	strb	r2, [r3, #0]
 8001934:	e002      	b.n	800193c <TIM7_IRQHandler+0x58>
		}
		else
		{
			gShimmerFlag = 1;
 8001936:	4b08      	ldr	r3, [pc, #32]	; (8001958 <TIM7_IRQHandler+0x74>)
 8001938:	2201      	movs	r2, #1
 800193a:	701a      	strb	r2, [r3, #0]
				GPIOB->BSRRH = GPIO_Pin_0;
				GPIOA->BSRRH = GPIO_Pin_7;
			}
		}*/

		TIM_ClearITPendingBit(TIM7, TIM_IT_Update);
 800193c:	2101      	movs	r1, #1
 800193e:	4802      	ldr	r0, [pc, #8]	; (8001948 <TIM7_IRQHandler+0x64>)
 8001940:	f7ff f870 	bl	8000a24 <TIM_ClearITPendingBit>
	}
}
 8001944:	bf00      	nop
 8001946:	bd98      	pop	{r3, r4, r7, pc}
 8001948:	40001400 	.word	0x40001400
 800194c:	20000040 	.word	0x20000040
 8001950:	20000048 	.word	0x20000048
 8001954:	2000001c 	.word	0x2000001c
 8001958:	2000003c 	.word	0x2000003c

0800195c <initSPI2>:
#include "mcu.h"

//TODO rework to STM32L mcu's

void initSPI2(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	RCC_APB2PeriphClockCmd(RCC_APB2Periph_SPI1, ENABLE);
 8001962:	2101      	movs	r1, #1
 8001964:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001968:	f7fe ff76 	bl	8000858 <RCC_APB2PeriphClockCmd>
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 800196c:	2101      	movs	r1, #1
 800196e:	2002      	movs	r0, #2
 8001970:	f7fe ff54 	bl	800081c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8001974:	2302      	movs	r3, #2
 8001976:	773b      	strb	r3, [r7, #28]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001978:	2300      	movs	r3, #0
 800197a:	77bb      	strb	r3, [r7, #30]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800197c:	2303      	movs	r3, #3
 800197e:	777b      	strb	r3, [r7, #29]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001980:	2300      	movs	r3, #0
 8001982:	77fb      	strb	r3, [r7, #31]

	//PB3 - SPI2_SCK
	//PB4 - SPI2_MISO
	//PB5 - SPI2_MOSI
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3|GPIO_Pin_4|GPIO_Pin_5;
 8001984:	2338      	movs	r3, #56	; 0x38
 8001986:	61bb      	str	r3, [r7, #24]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001988:	f107 0318 	add.w	r3, r7, #24
 800198c:	4619      	mov	r1, r3
 800198e:	4819      	ldr	r0, [pc, #100]	; (80019f4 <initSPI2+0x98>)
 8001990:	f7fe fd8c 	bl	80004ac <GPIO_Init>

	GPIO_PinAFConfig(GPIOB, GPIO_PinSource3, GPIO_AF_SPI1);
 8001994:	2205      	movs	r2, #5
 8001996:	2103      	movs	r1, #3
 8001998:	4816      	ldr	r0, [pc, #88]	; (80019f4 <initSPI2+0x98>)
 800199a:	f7fe fe1d 	bl	80005d8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource4, GPIO_AF_SPI1);
 800199e:	2205      	movs	r2, #5
 80019a0:	2104      	movs	r1, #4
 80019a2:	4814      	ldr	r0, [pc, #80]	; (80019f4 <initSPI2+0x98>)
 80019a4:	f7fe fe18 	bl	80005d8 <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOB, GPIO_PinSource5, GPIO_AF_SPI1);
 80019a8:	2205      	movs	r2, #5
 80019aa:	2105      	movs	r1, #5
 80019ac:	4811      	ldr	r0, [pc, #68]	; (80019f4 <initSPI2+0x98>)
 80019ae:	f7fe fe13 	bl	80005d8 <GPIO_PinAFConfig>

	SPI_InitTypeDef  SPI_InitStructure;
	SPI_InitStructure.SPI_BaudRatePrescaler = SPI_BaudRatePrescaler_2;
 80019b2:	2300      	movs	r3, #0
 80019b4:	823b      	strh	r3, [r7, #16]
	SPI_InitStructure.SPI_CPHA = SPI_CPHA_1Edge;
 80019b6:	2300      	movs	r3, #0
 80019b8:	81bb      	strh	r3, [r7, #12]
	SPI_InitStructure.SPI_CPOL = SPI_CPOL_Low;
 80019ba:	2300      	movs	r3, #0
 80019bc:	817b      	strh	r3, [r7, #10]
	SPI_InitStructure.SPI_CRCPolynomial = SPI_CRC_Rx;
 80019be:	2301      	movs	r3, #1
 80019c0:	82bb      	strh	r3, [r7, #20]
	SPI_InitStructure.SPI_DataSize = SPI_DataSize_8b;
 80019c2:	2300      	movs	r3, #0
 80019c4:	813b      	strh	r3, [r7, #8]
	SPI_InitStructure.SPI_Direction = SPI_Direction_2Lines_FullDuplex;
 80019c6:	2300      	movs	r3, #0
 80019c8:	80bb      	strh	r3, [r7, #4]
	SPI_InitStructure.SPI_FirstBit = SPI_FirstBit_MSB;
 80019ca:	2300      	movs	r3, #0
 80019cc:	827b      	strh	r3, [r7, #18]
	SPI_InitStructure.SPI_Mode = SPI_Mode_Master;
 80019ce:	f44f 7382 	mov.w	r3, #260	; 0x104
 80019d2:	80fb      	strh	r3, [r7, #6]
	SPI_InitStructure.SPI_NSS = SPI_NSS_Soft;
 80019d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019d8:	81fb      	strh	r3, [r7, #14]

	/* Apply SPI configuration after enabling it */
	SPI_Init(SPI1, &SPI_InitStructure);
 80019da:	1d3b      	adds	r3, r7, #4
 80019dc:	4619      	mov	r1, r3
 80019de:	4806      	ldr	r0, [pc, #24]	; (80019f8 <initSPI2+0x9c>)
 80019e0:	f7fe ff76 	bl	80008d0 <SPI_Init>
	/* SPI Peripheral Enable */
	SPI_Cmd(SPI1, ENABLE);
 80019e4:	2101      	movs	r1, #1
 80019e6:	4804      	ldr	r0, [pc, #16]	; (80019f8 <initSPI2+0x9c>)
 80019e8:	f7fe ffb6 	bl	8000958 <SPI_Cmd>
}
 80019ec:	bf00      	nop
 80019ee:	3720      	adds	r7, #32
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40013000 	.word	0x40013000

080019fc <readWriteSPI2>:

unsigned char readWriteSPI2(unsigned char txData)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	4603      	mov	r3, r0
 8001a04:	71fb      	strb	r3, [r7, #7]
	unsigned char  rxData;

	SPI1->DR = txData;
 8001a06:	4b0e      	ldr	r3, [pc, #56]	; (8001a40 <readWriteSPI2+0x44>)
 8001a08:	79fa      	ldrb	r2, [r7, #7]
 8001a0a:	b292      	uxth	r2, r2
 8001a0c:	819a      	strh	r2, [r3, #12]
	// wait until TXE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_TXE) != SET);
 8001a0e:	bf00      	nop
 8001a10:	2102      	movs	r1, #2
 8001a12:	480b      	ldr	r0, [pc, #44]	; (8001a40 <readWriteSPI2+0x44>)
 8001a14:	f7fe ffc0 	bl	8000998 <SPI_I2S_GetFlagStatus>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d1f8      	bne.n	8001a10 <readWriteSPI2+0x14>
	// wait until RXNE = 1
	while(SPI_I2S_GetFlagStatus(SPI1,SPI_I2S_FLAG_RXNE) != SET);
 8001a1e:	bf00      	nop
 8001a20:	2101      	movs	r1, #1
 8001a22:	4807      	ldr	r0, [pc, #28]	; (8001a40 <readWriteSPI2+0x44>)
 8001a24:	f7fe ffb8 	bl	8000998 <SPI_I2S_GetFlagStatus>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d1f8      	bne.n	8001a20 <readWriteSPI2+0x24>
	// read the rx buff to clear the RXNE flag (garbage)
	rxData = SPI1->DR;
 8001a2e:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <readWriteSPI2+0x44>)
 8001a30:	899b      	ldrh	r3, [r3, #12]
 8001a32:	b29b      	uxth	r3, r3
 8001a34:	73fb      	strb	r3, [r7, #15]

	return rxData;
 8001a36:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3710      	adds	r7, #16
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	40013000 	.word	0x40013000

08001a44 <initCS_Pin>:

void initCS_Pin(void)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b082      	sub	sp, #8
 8001a48:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOB, ENABLE);
 8001a4a:	2101      	movs	r1, #1
 8001a4c:	2002      	movs	r0, #2
 8001a4e:	f7fe fee5 	bl	800081c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a52:	2300      	movs	r3, #0
 8001a54:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001a56:	2303      	movs	r3, #3
 8001a58:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001a5a:	2300      	movs	r3, #0
 8001a5c:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_10;
 8001a5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a62:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001a64:	2301      	movs	r3, #1
 8001a66:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOB, &GPIO_InitStructure);
 8001a68:	463b      	mov	r3, r7
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4803      	ldr	r0, [pc, #12]	; (8001a7c <initCS_Pin+0x38>)
 8001a6e:	f7fe fd1d 	bl	80004ac <GPIO_Init>
}
 8001a72:	bf00      	nop
 8001a74:	3708      	adds	r7, #8
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40020400 	.word	0x40020400

08001a80 <initCD_Pin>:

void initCD_Pin(void)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001a86:	2101      	movs	r1, #1
 8001a88:	2001      	movs	r0, #1
 8001a8a:	f7fe fec7 	bl	800081c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001a92:	2303      	movs	r3, #3
 8001a94:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001a96:	2300      	movs	r3, #0
 8001a98:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;
 8001a9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a9e:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001aa0:	2301      	movs	r3, #1
 8001aa2:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001aa4:	463b      	mov	r3, r7
 8001aa6:	4619      	mov	r1, r3
 8001aa8:	4803      	ldr	r0, [pc, #12]	; (8001ab8 <initCD_Pin+0x38>)
 8001aaa:	f7fe fcff 	bl	80004ac <GPIO_Init>
}
 8001aae:	bf00      	nop
 8001ab0:	3708      	adds	r7, #8
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40020000 	.word	0x40020000

08001abc <cd_set>:

void cd_set(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_8;
 8001ac0:	4b03      	ldr	r3, [pc, #12]	; (8001ad0 <cd_set+0x14>)
 8001ac2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ac6:	831a      	strh	r2, [r3, #24]
}
 8001ac8:	bf00      	nop
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	40020000 	.word	0x40020000

08001ad4 <cd_reset>:

void cd_reset(void)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_8;
 8001ad8:	4b03      	ldr	r3, [pc, #12]	; (8001ae8 <cd_reset+0x14>)
 8001ada:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ade:	835a      	strh	r2, [r3, #26]
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	bc80      	pop	{r7}
 8001ae6:	4770      	bx	lr
 8001ae8:	40020000 	.word	0x40020000

08001aec <initRES_Pin>:

void initRES_Pin(void)
{
 8001aec:	b580      	push	{r7, lr}
 8001aee:	b082      	sub	sp, #8
 8001af0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA, ENABLE);
 8001af2:	2101      	movs	r1, #1
 8001af4:	2001      	movs	r0, #1
 8001af6:	f7fe fe91 	bl	800081c <RCC_AHBPeriphClockCmd>

	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8001afa:	2300      	movs	r3, #0
 8001afc:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 8001afe:	2303      	movs	r3, #3
 8001b00:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8001b02:	2300      	movs	r3, #0
 8001b04:	71fb      	strb	r3, [r7, #7]
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9;
 8001b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b0a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8001b0c:	2301      	movs	r3, #1
 8001b0e:	713b      	strb	r3, [r7, #4]
	GPIO_Init(GPIOA, &GPIO_InitStructure);
 8001b10:	463b      	mov	r3, r7
 8001b12:	4619      	mov	r1, r3
 8001b14:	4803      	ldr	r0, [pc, #12]	; (8001b24 <initRES_Pin+0x38>)
 8001b16:	f7fe fcc9 	bl	80004ac <GPIO_Init>
}
 8001b1a:	bf00      	nop
 8001b1c:	3708      	adds	r7, #8
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	40020000 	.word	0x40020000

08001b28 <res_set>:

void res_set(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	af00      	add	r7, sp, #0
	GPIOA->BSRRL = GPIO_Pin_9;
 8001b2c:	4b03      	ldr	r3, [pc, #12]	; (8001b3c <res_set+0x14>)
 8001b2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b32:	831a      	strh	r2, [r3, #24]
}
 8001b34:	bf00      	nop
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bc80      	pop	{r7}
 8001b3a:	4770      	bx	lr
 8001b3c:	40020000 	.word	0x40020000

08001b40 <res_reset>:

void res_reset(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
	GPIOA->BSRRH = GPIO_Pin_9;
 8001b44:	4b03      	ldr	r3, [pc, #12]	; (8001b54 <res_reset+0x14>)
 8001b46:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001b4a:	835a      	strh	r2, [r3, #26]
}
 8001b4c:	bf00      	nop
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bc80      	pop	{r7}
 8001b52:	4770      	bx	lr
 8001b54:	40020000 	.word	0x40020000

08001b58 <Delay>:
				Write_Data(*(n+16*k+i));
				}
}

void Delay(uint16_t n)
{
 8001b58:	b480      	push	{r7}
 8001b5a:	b085      	sub	sp, #20
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	4603      	mov	r3, r0
 8001b60:	80fb      	strh	r3, [r7, #6]
	uint32_t nl = n*2;
 8001b62:	88fb      	ldrh	r3, [r7, #6]
 8001b64:	005b      	lsls	r3, r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
	while(nl--);
 8001b68:	bf00      	nop
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	1e5a      	subs	r2, r3, #1
 8001b6e:	60fa      	str	r2, [r7, #12]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1fa      	bne.n	8001b6a <Delay+0x12>


	return;
 8001b74:	bf00      	nop
}
 8001b76:	3714      	adds	r7, #20
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc80      	pop	{r7}
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop

08001b80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001b80:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001bb8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b84:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b86:	e003      	b.n	8001b90 <LoopCopyDataInit>

08001b88 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <LoopFillZerobss+0x18>)
  ldr r3, [r3, r1]
 8001b8a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b8c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b8e:	3104      	adds	r1, #4

08001b90 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b90:	480b      	ldr	r0, [pc, #44]	; (8001bc0 <LoopFillZerobss+0x1c>)
  ldr r3, =_edata
 8001b92:	4b0c      	ldr	r3, [pc, #48]	; (8001bc4 <LoopFillZerobss+0x20>)
  adds r2, r0, r1
 8001b94:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b96:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b98:	d3f6      	bcc.n	8001b88 <CopyDataInit>
  ldr r2, =_sbss
 8001b9a:	4a0b      	ldr	r2, [pc, #44]	; (8001bc8 <LoopFillZerobss+0x24>)
  b LoopFillZerobss
 8001b9c:	e002      	b.n	8001ba4 <LoopFillZerobss>

08001b9e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b9e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001ba0:	f842 3b04 	str.w	r3, [r2], #4

08001ba4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001ba4:	4b09      	ldr	r3, [pc, #36]	; (8001bcc <LoopFillZerobss+0x28>)
  cmp r2, r3
 8001ba6:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001ba8:	d3f9      	bcc.n	8001b9e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001baa:	f000 f841 	bl	8001c30 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001bae:	f000 f903 	bl	8001db8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001bb2:	f7ff fdf9 	bl	80017a8 <main>
  bx lr
 8001bb6:	4770      	bx	lr

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001bb8:	20014000 	.word	0x20014000
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8001bbc:	08002454 	.word	0x08002454
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8001bc0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001bc4:	20000020 	.word	0x20000020
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 8001bc8:	20000020 	.word	0x20000020
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8001bcc:	2000004c 	.word	0x2000004c

08001bd0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001bd0:	e7fe      	b.n	8001bd0 <ADC1_IRQHandler>
	...

08001bd4 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	af00      	add	r7, sp, #0
}
 8001bd8:	bf00      	nop
 8001bda:	46bd      	mov	sp, r7
 8001bdc:	bc80      	pop	{r7}
 8001bde:	4770      	bx	lr

08001be0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
  {
  }
 8001be4:	e7fe      	b.n	8001be4 <HardFault_Handler+0x4>
 8001be6:	bf00      	nop

08001be8 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
  {
  }
 8001bec:	e7fe      	b.n	8001bec <MemManage_Handler+0x4>
 8001bee:	bf00      	nop

08001bf0 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
  {
  }
 8001bf4:	e7fe      	b.n	8001bf4 <BusFault_Handler+0x4>
 8001bf6:	bf00      	nop

08001bf8 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
  {
  }
 8001bfc:	e7fe      	b.n	8001bfc <UsageFault_Handler+0x4>
 8001bfe:	bf00      	nop

08001c00 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	bc80      	pop	{r7}
 8001c0a:	4770      	bx	lr

08001c0c <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	af00      	add	r7, sp, #0
}
 8001c10:	bf00      	nop
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bc80      	pop	{r7}
 8001c16:	4770      	bx	lr

08001c18 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
}
 8001c1c:	bf00      	nop
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bc80      	pop	{r7}
 8001c22:	4770      	bx	lr

08001c24 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
	/*  TimingDelay_Decrement(); */
#ifdef USE_STM32L_DISCOVERY
  TimingDelay_Decrement();
#endif
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bc80      	pop	{r7}
 8001c2e:	4770      	bx	lr

08001c30 <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8001c34:	4a15      	ldr	r2, [pc, #84]	; (8001c8c <SystemInit+0x5c>)
 8001c36:	4b15      	ldr	r3, [pc, #84]	; (8001c8c <SystemInit+0x5c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c3e:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8001c40:	4912      	ldr	r1, [pc, #72]	; (8001c8c <SystemInit+0x5c>)
 8001c42:	4b12      	ldr	r3, [pc, #72]	; (8001c8c <SystemInit+0x5c>)
 8001c44:	689a      	ldr	r2, [r3, #8]
 8001c46:	4b12      	ldr	r3, [pc, #72]	; (8001c90 <SystemInit+0x60>)
 8001c48:	4013      	ands	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8001c4c:	4a0f      	ldr	r2, [pc, #60]	; (8001c8c <SystemInit+0x5c>)
 8001c4e:	4b0f      	ldr	r3, [pc, #60]	; (8001c8c <SystemInit+0x5c>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8001c56:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8001c5a:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001c5c:	4a0b      	ldr	r2, [pc, #44]	; (8001c8c <SystemInit+0x5c>)
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	; (8001c8c <SystemInit+0x5c>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001c66:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8001c68:	4a08      	ldr	r2, [pc, #32]	; (8001c8c <SystemInit+0x5c>)
 8001c6a:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <SystemInit+0x5c>)
 8001c6c:	689b      	ldr	r3, [r3, #8]
 8001c6e:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001c72:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <SystemInit+0x5c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
#ifdef DATA_IN_ExtSRAM
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
    
  /* Configure the System clock frequency, AHB/APBx prescalers and Flash settings */
  SetSysClock();
 8001c7a:	f000 f80d 	bl	8001c98 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001c7e:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <SystemInit+0x64>)
 8001c80:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001c84:	609a      	str	r2, [r3, #8]
#endif
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	88ffc00c 	.word	0x88ffc00c
 8001c94:	e000ed00 	.word	0xe000ed00

08001c98 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	607b      	str	r3, [r7, #4]
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001ca6:	4a41      	ldr	r2, [pc, #260]	; (8001dac <SetSysClock+0x114>)
 8001ca8:	4b40      	ldr	r3, [pc, #256]	; (8001dac <SetSysClock+0x114>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001cb0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001cb2:	4b3e      	ldr	r3, [pc, #248]	; (8001dac <SetSysClock+0x114>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cba:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001cc2:	683b      	ldr	r3, [r7, #0]
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d103      	bne.n	8001cd0 <SetSysClock+0x38>
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001cce:	d1f0      	bne.n	8001cb2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001cd0:	4b36      	ldr	r3, [pc, #216]	; (8001dac <SetSysClock+0x114>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d002      	beq.n	8001ce2 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	603b      	str	r3, [r7, #0]
 8001ce0:	e001      	b.n	8001ce6 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
  }
  
  if (HSEStatus == (uint32_t)0x01)
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d15a      	bne.n	8001da2 <SetSysClock+0x10a>
  {
    /* Enable 64-bit access */
    FLASH->ACR |= FLASH_ACR_ACC64;
 8001cec:	4a30      	ldr	r2, [pc, #192]	; (8001db0 <SetSysClock+0x118>)
 8001cee:	4b30      	ldr	r3, [pc, #192]	; (8001db0 <SetSysClock+0x118>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f043 0304 	orr.w	r3, r3, #4
 8001cf6:	6013      	str	r3, [r2, #0]
    
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001cf8:	4a2d      	ldr	r2, [pc, #180]	; (8001db0 <SetSysClock+0x118>)
 8001cfa:	4b2d      	ldr	r3, [pc, #180]	; (8001db0 <SetSysClock+0x118>)
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f043 0302 	orr.w	r3, r3, #2
 8001d02:	6013      	str	r3, [r2, #0]

    /* Flash 1 wait state */
    FLASH->ACR |= FLASH_ACR_LATENCY;
 8001d04:	4a2a      	ldr	r2, [pc, #168]	; (8001db0 <SetSysClock+0x118>)
 8001d06:	4b2a      	ldr	r3, [pc, #168]	; (8001db0 <SetSysClock+0x118>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f043 0301 	orr.w	r3, r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]
    
    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001d10:	4a26      	ldr	r2, [pc, #152]	; (8001dac <SetSysClock+0x114>)
 8001d12:	4b26      	ldr	r3, [pc, #152]	; (8001dac <SetSysClock+0x114>)
 8001d14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d1a:	6253      	str	r3, [r2, #36]	; 0x24
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8001d1c:	4b25      	ldr	r3, [pc, #148]	; (8001db4 <SetSysClock+0x11c>)
 8001d1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001d22:	601a      	str	r2, [r3, #0]
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8001d24:	bf00      	nop
 8001d26:	4b23      	ldr	r3, [pc, #140]	; (8001db4 <SetSysClock+0x11c>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 0310 	and.w	r3, r3, #16
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d1f9      	bne.n	8001d26 <SetSysClock+0x8e>
    {
    }
        
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8001d32:	4a1e      	ldr	r2, [pc, #120]	; (8001dac <SetSysClock+0x114>)
 8001d34:	4b1d      	ldr	r3, [pc, #116]	; (8001dac <SetSysClock+0x114>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	6093      	str	r3, [r2, #8]
  
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8001d3a:	4a1c      	ldr	r2, [pc, #112]	; (8001dac <SetSysClock+0x114>)
 8001d3c:	4b1b      	ldr	r3, [pc, #108]	; (8001dac <SetSysClock+0x114>)
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8001d42:	4a1a      	ldr	r2, [pc, #104]	; (8001dac <SetSysClock+0x114>)
 8001d44:	4b19      	ldr	r3, [pc, #100]	; (8001dac <SetSysClock+0x114>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	6093      	str	r3, [r2, #8]
    
    /*  PLL configuration */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLMUL |
 8001d4a:	4a18      	ldr	r2, [pc, #96]	; (8001dac <SetSysClock+0x114>)
 8001d4c:	4b17      	ldr	r3, [pc, #92]	; (8001dac <SetSysClock+0x114>)
 8001d4e:	689b      	ldr	r3, [r3, #8]
 8001d50:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8001d54:	6093      	str	r3, [r2, #8]
                                        RCC_CFGR_PLLDIV));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMUL12 | RCC_CFGR_PLLDIV3);
 8001d56:	4a15      	ldr	r2, [pc, #84]	; (8001dac <SetSysClock+0x114>)
 8001d58:	4b14      	ldr	r3, [pc, #80]	; (8001dac <SetSysClock+0x114>)
 8001d5a:	689b      	ldr	r3, [r3, #8]
 8001d5c:	f443 0311 	orr.w	r3, r3, #9502720	; 0x910000
 8001d60:	6093      	str	r3, [r2, #8]

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001d62:	4a12      	ldr	r2, [pc, #72]	; (8001dac <SetSysClock+0x114>)
 8001d64:	4b11      	ldr	r3, [pc, #68]	; (8001dac <SetSysClock+0x114>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d6c:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d6e:	bf00      	nop
 8001d70:	4b0e      	ldr	r3, [pc, #56]	; (8001dac <SetSysClock+0x114>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d0f9      	beq.n	8001d70 <SetSysClock+0xd8>
    {
    }
        
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001d7c:	4a0b      	ldr	r2, [pc, #44]	; (8001dac <SetSysClock+0x114>)
 8001d7e:	4b0b      	ldr	r3, [pc, #44]	; (8001dac <SetSysClock+0x114>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f023 0303 	bic.w	r3, r3, #3
 8001d86:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 8001d88:	4a08      	ldr	r2, [pc, #32]	; (8001dac <SetSysClock+0x114>)
 8001d8a:	4b08      	ldr	r3, [pc, #32]	; (8001dac <SetSysClock+0x114>)
 8001d8c:	689b      	ldr	r3, [r3, #8]
 8001d8e:	f043 0303 	orr.w	r3, r3, #3
 8001d92:	6093      	str	r3, [r2, #8]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8001d94:	bf00      	nop
 8001d96:	4b05      	ldr	r3, [pc, #20]	; (8001dac <SetSysClock+0x114>)
 8001d98:	689b      	ldr	r3, [r3, #8]
 8001d9a:	f003 030c 	and.w	r3, r3, #12
 8001d9e:	2b0c      	cmp	r3, #12
 8001da0:	d1f9      	bne.n	8001d96 <SetSysClock+0xfe>
  else
  {
    /* If HSE fails to start-up, the application will have wrong clock
       configuration. User can add here some code to deal with this error */
  }
}
 8001da2:	bf00      	nop
 8001da4:	370c      	adds	r7, #12
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bc80      	pop	{r7}
 8001daa:	4770      	bx	lr
 8001dac:	40023800 	.word	0x40023800
 8001db0:	40023c00 	.word	0x40023c00
 8001db4:	40007000 	.word	0x40007000

08001db8 <__libc_init_array>:
 8001db8:	4b0e      	ldr	r3, [pc, #56]	; (8001df4 <__libc_init_array+0x3c>)
 8001dba:	b570      	push	{r4, r5, r6, lr}
 8001dbc:	461e      	mov	r6, r3
 8001dbe:	4c0e      	ldr	r4, [pc, #56]	; (8001df8 <__libc_init_array+0x40>)
 8001dc0:	2500      	movs	r5, #0
 8001dc2:	1ae4      	subs	r4, r4, r3
 8001dc4:	10a4      	asrs	r4, r4, #2
 8001dc6:	42a5      	cmp	r5, r4
 8001dc8:	d004      	beq.n	8001dd4 <__libc_init_array+0x1c>
 8001dca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dce:	4798      	blx	r3
 8001dd0:	3501      	adds	r5, #1
 8001dd2:	e7f8      	b.n	8001dc6 <__libc_init_array+0xe>
 8001dd4:	f000 f816 	bl	8001e04 <_init>
 8001dd8:	4b08      	ldr	r3, [pc, #32]	; (8001dfc <__libc_init_array+0x44>)
 8001dda:	4c09      	ldr	r4, [pc, #36]	; (8001e00 <__libc_init_array+0x48>)
 8001ddc:	461e      	mov	r6, r3
 8001dde:	1ae4      	subs	r4, r4, r3
 8001de0:	10a4      	asrs	r4, r4, #2
 8001de2:	2500      	movs	r5, #0
 8001de4:	42a5      	cmp	r5, r4
 8001de6:	d004      	beq.n	8001df2 <__libc_init_array+0x3a>
 8001de8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001dec:	4798      	blx	r3
 8001dee:	3501      	adds	r5, #1
 8001df0:	e7f8      	b.n	8001de4 <__libc_init_array+0x2c>
 8001df2:	bd70      	pop	{r4, r5, r6, pc}
 8001df4:	0800244c 	.word	0x0800244c
 8001df8:	0800244c 	.word	0x0800244c
 8001dfc:	0800244c 	.word	0x0800244c
 8001e00:	08002450 	.word	0x08002450

08001e04 <_init>:
 8001e04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e06:	bf00      	nop
 8001e08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e0a:	bc08      	pop	{r3}
 8001e0c:	469e      	mov	lr, r3
 8001e0e:	4770      	bx	lr

08001e10 <_fini>:
 8001e10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e12:	bf00      	nop
 8001e14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e16:	bc08      	pop	{r3}
 8001e18:	469e      	mov	lr, r3
 8001e1a:	4770      	bx	lr
