{
  "module_name": "a3xx.xml.h",
  "hash_id": "0d296b41b50bf19c863e081ccc4d076e3d34ca7e6230426aa7bcb4855f839b13",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/adreno/a3xx.xml.h",
  "human_readable_source": "#ifndef A3XX_XML\n#define A3XX_XML\n\n \n\n\nenum a3xx_tile_mode {\n\tLINEAR = 0,\n\tTILE_4X4 = 1,\n\tTILE_32X32 = 2,\n\tTILE_4X2 = 3,\n};\n\nenum a3xx_state_block_id {\n\tHLSQ_BLOCK_ID_TP_TEX = 2,\n\tHLSQ_BLOCK_ID_TP_MIPMAP = 3,\n\tHLSQ_BLOCK_ID_SP_VS = 4,\n\tHLSQ_BLOCK_ID_SP_FS = 6,\n};\n\nenum a3xx_cache_opcode {\n\tINVALIDATE = 1,\n};\n\nenum a3xx_vtx_fmt {\n\tVFMT_32_FLOAT = 0,\n\tVFMT_32_32_FLOAT = 1,\n\tVFMT_32_32_32_FLOAT = 2,\n\tVFMT_32_32_32_32_FLOAT = 3,\n\tVFMT_16_FLOAT = 4,\n\tVFMT_16_16_FLOAT = 5,\n\tVFMT_16_16_16_FLOAT = 6,\n\tVFMT_16_16_16_16_FLOAT = 7,\n\tVFMT_32_FIXED = 8,\n\tVFMT_32_32_FIXED = 9,\n\tVFMT_32_32_32_FIXED = 10,\n\tVFMT_32_32_32_32_FIXED = 11,\n\tVFMT_16_SINT = 16,\n\tVFMT_16_16_SINT = 17,\n\tVFMT_16_16_16_SINT = 18,\n\tVFMT_16_16_16_16_SINT = 19,\n\tVFMT_16_UINT = 20,\n\tVFMT_16_16_UINT = 21,\n\tVFMT_16_16_16_UINT = 22,\n\tVFMT_16_16_16_16_UINT = 23,\n\tVFMT_16_SNORM = 24,\n\tVFMT_16_16_SNORM = 25,\n\tVFMT_16_16_16_SNORM = 26,\n\tVFMT_16_16_16_16_SNORM = 27,\n\tVFMT_16_UNORM = 28,\n\tVFMT_16_16_UNORM = 29,\n\tVFMT_16_16_16_UNORM = 30,\n\tVFMT_16_16_16_16_UNORM = 31,\n\tVFMT_32_UINT = 32,\n\tVFMT_32_32_UINT = 33,\n\tVFMT_32_32_32_UINT = 34,\n\tVFMT_32_32_32_32_UINT = 35,\n\tVFMT_32_SINT = 36,\n\tVFMT_32_32_SINT = 37,\n\tVFMT_32_32_32_SINT = 38,\n\tVFMT_32_32_32_32_SINT = 39,\n\tVFMT_8_UINT = 40,\n\tVFMT_8_8_UINT = 41,\n\tVFMT_8_8_8_UINT = 42,\n\tVFMT_8_8_8_8_UINT = 43,\n\tVFMT_8_UNORM = 44,\n\tVFMT_8_8_UNORM = 45,\n\tVFMT_8_8_8_UNORM = 46,\n\tVFMT_8_8_8_8_UNORM = 47,\n\tVFMT_8_SINT = 48,\n\tVFMT_8_8_SINT = 49,\n\tVFMT_8_8_8_SINT = 50,\n\tVFMT_8_8_8_8_SINT = 51,\n\tVFMT_8_SNORM = 52,\n\tVFMT_8_8_SNORM = 53,\n\tVFMT_8_8_8_SNORM = 54,\n\tVFMT_8_8_8_8_SNORM = 55,\n\tVFMT_10_10_10_2_UINT = 56,\n\tVFMT_10_10_10_2_UNORM = 57,\n\tVFMT_10_10_10_2_SINT = 58,\n\tVFMT_10_10_10_2_SNORM = 59,\n\tVFMT_2_10_10_10_UINT = 60,\n\tVFMT_2_10_10_10_UNORM = 61,\n\tVFMT_2_10_10_10_SINT = 62,\n\tVFMT_2_10_10_10_SNORM = 63,\n\tVFMT_NONE = 255,\n};\n\nenum a3xx_tex_fmt {\n\tTFMT_5_6_5_UNORM = 4,\n\tTFMT_5_5_5_1_UNORM = 5,\n\tTFMT_4_4_4_4_UNORM = 7,\n\tTFMT_Z16_UNORM = 9,\n\tTFMT_X8Z24_UNORM = 10,\n\tTFMT_Z32_FLOAT = 11,\n\tTFMT_UV_64X32 = 16,\n\tTFMT_VU_64X32 = 17,\n\tTFMT_Y_64X32 = 18,\n\tTFMT_NV12_64X32 = 19,\n\tTFMT_UV_LINEAR = 20,\n\tTFMT_VU_LINEAR = 21,\n\tTFMT_Y_LINEAR = 22,\n\tTFMT_NV12_LINEAR = 23,\n\tTFMT_I420_Y = 24,\n\tTFMT_I420_U = 26,\n\tTFMT_I420_V = 27,\n\tTFMT_ATC_RGB = 32,\n\tTFMT_ATC_RGBA_EXPLICIT = 33,\n\tTFMT_ETC1 = 34,\n\tTFMT_ATC_RGBA_INTERPOLATED = 35,\n\tTFMT_DXT1 = 36,\n\tTFMT_DXT3 = 37,\n\tTFMT_DXT5 = 38,\n\tTFMT_2_10_10_10_UNORM = 40,\n\tTFMT_10_10_10_2_UNORM = 41,\n\tTFMT_9_9_9_E5_FLOAT = 42,\n\tTFMT_11_11_10_FLOAT = 43,\n\tTFMT_A8_UNORM = 44,\n\tTFMT_L8_UNORM = 45,\n\tTFMT_L8_A8_UNORM = 47,\n\tTFMT_8_UNORM = 48,\n\tTFMT_8_8_UNORM = 49,\n\tTFMT_8_8_8_UNORM = 50,\n\tTFMT_8_8_8_8_UNORM = 51,\n\tTFMT_8_SNORM = 52,\n\tTFMT_8_8_SNORM = 53,\n\tTFMT_8_8_8_SNORM = 54,\n\tTFMT_8_8_8_8_SNORM = 55,\n\tTFMT_8_UINT = 56,\n\tTFMT_8_8_UINT = 57,\n\tTFMT_8_8_8_UINT = 58,\n\tTFMT_8_8_8_8_UINT = 59,\n\tTFMT_8_SINT = 60,\n\tTFMT_8_8_SINT = 61,\n\tTFMT_8_8_8_SINT = 62,\n\tTFMT_8_8_8_8_SINT = 63,\n\tTFMT_16_FLOAT = 64,\n\tTFMT_16_16_FLOAT = 65,\n\tTFMT_16_16_16_16_FLOAT = 67,\n\tTFMT_16_UINT = 68,\n\tTFMT_16_16_UINT = 69,\n\tTFMT_16_16_16_16_UINT = 71,\n\tTFMT_16_SINT = 72,\n\tTFMT_16_16_SINT = 73,\n\tTFMT_16_16_16_16_SINT = 75,\n\tTFMT_16_UNORM = 76,\n\tTFMT_16_16_UNORM = 77,\n\tTFMT_16_16_16_16_UNORM = 79,\n\tTFMT_16_SNORM = 80,\n\tTFMT_16_16_SNORM = 81,\n\tTFMT_16_16_16_16_SNORM = 83,\n\tTFMT_32_FLOAT = 84,\n\tTFMT_32_32_FLOAT = 85,\n\tTFMT_32_32_32_32_FLOAT = 87,\n\tTFMT_32_UINT = 88,\n\tTFMT_32_32_UINT = 89,\n\tTFMT_32_32_32_32_UINT = 91,\n\tTFMT_32_SINT = 92,\n\tTFMT_32_32_SINT = 93,\n\tTFMT_32_32_32_32_SINT = 95,\n\tTFMT_2_10_10_10_UINT = 96,\n\tTFMT_10_10_10_2_UINT = 97,\n\tTFMT_ETC2_RG11_SNORM = 112,\n\tTFMT_ETC2_RG11_UNORM = 113,\n\tTFMT_ETC2_R11_SNORM = 114,\n\tTFMT_ETC2_R11_UNORM = 115,\n\tTFMT_ETC2_RGBA8 = 116,\n\tTFMT_ETC2_RGB8A1 = 117,\n\tTFMT_ETC2_RGB8 = 118,\n\tTFMT_NONE = 255,\n};\n\nenum a3xx_color_fmt {\n\tRB_R5G6B5_UNORM = 0,\n\tRB_R5G5B5A1_UNORM = 1,\n\tRB_R4G4B4A4_UNORM = 3,\n\tRB_R8G8B8_UNORM = 4,\n\tRB_R8G8B8A8_UNORM = 8,\n\tRB_R8G8B8A8_SNORM = 9,\n\tRB_R8G8B8A8_UINT = 10,\n\tRB_R8G8B8A8_SINT = 11,\n\tRB_R8G8_UNORM = 12,\n\tRB_R8G8_SNORM = 13,\n\tRB_R8G8_UINT = 14,\n\tRB_R8G8_SINT = 15,\n\tRB_R10G10B10A2_UNORM = 16,\n\tRB_A2R10G10B10_UNORM = 17,\n\tRB_R10G10B10A2_UINT = 18,\n\tRB_A2R10G10B10_UINT = 19,\n\tRB_A8_UNORM = 20,\n\tRB_R8_UNORM = 21,\n\tRB_R16_FLOAT = 24,\n\tRB_R16G16_FLOAT = 25,\n\tRB_R16G16B16A16_FLOAT = 27,\n\tRB_R11G11B10_FLOAT = 28,\n\tRB_R16_SNORM = 32,\n\tRB_R16G16_SNORM = 33,\n\tRB_R16G16B16A16_SNORM = 35,\n\tRB_R16_UNORM = 36,\n\tRB_R16G16_UNORM = 37,\n\tRB_R16G16B16A16_UNORM = 39,\n\tRB_R16_SINT = 40,\n\tRB_R16G16_SINT = 41,\n\tRB_R16G16B16A16_SINT = 43,\n\tRB_R16_UINT = 44,\n\tRB_R16G16_UINT = 45,\n\tRB_R16G16B16A16_UINT = 47,\n\tRB_R32_FLOAT = 48,\n\tRB_R32G32_FLOAT = 49,\n\tRB_R32G32B32A32_FLOAT = 51,\n\tRB_R32_SINT = 52,\n\tRB_R32G32_SINT = 53,\n\tRB_R32G32B32A32_SINT = 55,\n\tRB_R32_UINT = 56,\n\tRB_R32G32_UINT = 57,\n\tRB_R32G32B32A32_UINT = 59,\n\tRB_NONE = 255,\n};\n\nenum a3xx_cp_perfcounter_select {\n\tCP_ALWAYS_COUNT = 0,\n\tCP_AHB_PFPTRANS_WAIT = 3,\n\tCP_AHB_NRTTRANS_WAIT = 6,\n\tCP_CSF_NRT_READ_WAIT = 8,\n\tCP_CSF_I1_FIFO_FULL = 9,\n\tCP_CSF_I2_FIFO_FULL = 10,\n\tCP_CSF_ST_FIFO_FULL = 11,\n\tCP_RESERVED_12 = 12,\n\tCP_CSF_RING_ROQ_FULL = 13,\n\tCP_CSF_I1_ROQ_FULL = 14,\n\tCP_CSF_I2_ROQ_FULL = 15,\n\tCP_CSF_ST_ROQ_FULL = 16,\n\tCP_RESERVED_17 = 17,\n\tCP_MIU_TAG_MEM_FULL = 18,\n\tCP_MIU_NRT_WRITE_STALLED = 22,\n\tCP_MIU_NRT_READ_STALLED = 23,\n\tCP_ME_REGS_RB_DONE_FIFO_FULL = 26,\n\tCP_ME_REGS_VS_EVENT_FIFO_FULL = 27,\n\tCP_ME_REGS_PS_EVENT_FIFO_FULL = 28,\n\tCP_ME_REGS_CF_EVENT_FIFO_FULL = 29,\n\tCP_ME_MICRO_RB_STARVED = 30,\n\tCP_AHB_RBBM_DWORD_SENT = 40,\n\tCP_ME_BUSY_CLOCKS = 41,\n\tCP_ME_WAIT_CONTEXT_AVAIL = 42,\n\tCP_PFP_TYPE0_PACKET = 43,\n\tCP_PFP_TYPE3_PACKET = 44,\n\tCP_CSF_RB_WPTR_NEQ_RPTR = 45,\n\tCP_CSF_I1_SIZE_NEQ_ZERO = 46,\n\tCP_CSF_I2_SIZE_NEQ_ZERO = 47,\n\tCP_CSF_RBI1I2_FETCHING = 48,\n};\n\nenum a3xx_gras_tse_perfcounter_select {\n\tGRAS_TSEPERF_INPUT_PRIM = 0,\n\tGRAS_TSEPERF_INPUT_NULL_PRIM = 1,\n\tGRAS_TSEPERF_TRIVAL_REJ_PRIM = 2,\n\tGRAS_TSEPERF_CLIPPED_PRIM = 3,\n\tGRAS_TSEPERF_NEW_PRIM = 4,\n\tGRAS_TSEPERF_ZERO_AREA_PRIM = 5,\n\tGRAS_TSEPERF_FACENESS_CULLED_PRIM = 6,\n\tGRAS_TSEPERF_ZERO_PIXEL_PRIM = 7,\n\tGRAS_TSEPERF_OUTPUT_NULL_PRIM = 8,\n\tGRAS_TSEPERF_OUTPUT_VISIBLE_PRIM = 9,\n\tGRAS_TSEPERF_PRE_CLIP_PRIM = 10,\n\tGRAS_TSEPERF_POST_CLIP_PRIM = 11,\n\tGRAS_TSEPERF_WORKING_CYCLES = 12,\n\tGRAS_TSEPERF_PC_STARVE = 13,\n\tGRAS_TSERASPERF_STALL = 14,\n};\n\nenum a3xx_gras_ras_perfcounter_select {\n\tGRAS_RASPERF_16X16_TILES = 0,\n\tGRAS_RASPERF_8X8_TILES = 1,\n\tGRAS_RASPERF_4X4_TILES = 2,\n\tGRAS_RASPERF_WORKING_CYCLES = 3,\n\tGRAS_RASPERF_STALL_CYCLES_BY_RB = 4,\n\tGRAS_RASPERF_STALL_CYCLES_BY_VSC = 5,\n\tGRAS_RASPERF_STARVE_CYCLES_BY_TSE = 6,\n};\n\nenum a3xx_hlsq_perfcounter_select {\n\tHLSQ_PERF_SP_VS_CONSTANT = 0,\n\tHLSQ_PERF_SP_VS_INSTRUCTIONS = 1,\n\tHLSQ_PERF_SP_FS_CONSTANT = 2,\n\tHLSQ_PERF_SP_FS_INSTRUCTIONS = 3,\n\tHLSQ_PERF_TP_STATE = 4,\n\tHLSQ_PERF_QUADS = 5,\n\tHLSQ_PERF_PIXELS = 6,\n\tHLSQ_PERF_VERTICES = 7,\n\tHLSQ_PERF_FS8_THREADS = 8,\n\tHLSQ_PERF_FS16_THREADS = 9,\n\tHLSQ_PERF_FS32_THREADS = 10,\n\tHLSQ_PERF_VS8_THREADS = 11,\n\tHLSQ_PERF_VS16_THREADS = 12,\n\tHLSQ_PERF_SP_VS_DATA_BYTES = 13,\n\tHLSQ_PERF_SP_FS_DATA_BYTES = 14,\n\tHLSQ_PERF_ACTIVE_CYCLES = 15,\n\tHLSQ_PERF_STALL_CYCLES_SP_STATE = 16,\n\tHLSQ_PERF_STALL_CYCLES_SP_VS = 17,\n\tHLSQ_PERF_STALL_CYCLES_SP_FS = 18,\n\tHLSQ_PERF_STALL_CYCLES_UCHE = 19,\n\tHLSQ_PERF_RBBM_LOAD_CYCLES = 20,\n\tHLSQ_PERF_DI_TO_VS_START_SP0 = 21,\n\tHLSQ_PERF_DI_TO_FS_START_SP0 = 22,\n\tHLSQ_PERF_VS_START_TO_DONE_SP0 = 23,\n\tHLSQ_PERF_FS_START_TO_DONE_SP0 = 24,\n\tHLSQ_PERF_SP_STATE_COPY_CYCLES_VS = 25,\n\tHLSQ_PERF_SP_STATE_COPY_CYCLES_FS = 26,\n\tHLSQ_PERF_UCHE_LATENCY_CYCLES = 27,\n\tHLSQ_PERF_UCHE_LATENCY_COUNT = 28,\n};\n\nenum a3xx_pc_perfcounter_select {\n\tPC_PCPERF_VISIBILITY_STREAMS = 0,\n\tPC_PCPERF_TOTAL_INSTANCES = 1,\n\tPC_PCPERF_PRIMITIVES_PC_VPC = 2,\n\tPC_PCPERF_PRIMITIVES_KILLED_BY_VS = 3,\n\tPC_PCPERF_PRIMITIVES_VISIBLE_BY_VS = 4,\n\tPC_PCPERF_DRAWCALLS_KILLED_BY_VS = 5,\n\tPC_PCPERF_DRAWCALLS_VISIBLE_BY_VS = 6,\n\tPC_PCPERF_VERTICES_TO_VFD = 7,\n\tPC_PCPERF_REUSED_VERTICES = 8,\n\tPC_PCPERF_CYCLES_STALLED_BY_VFD = 9,\n\tPC_PCPERF_CYCLES_STALLED_BY_TSE = 10,\n\tPC_PCPERF_CYCLES_STALLED_BY_VBIF = 11,\n\tPC_PCPERF_CYCLES_IS_WORKING = 12,\n};\n\nenum a3xx_rb_perfcounter_select {\n\tRB_RBPERF_ACTIVE_CYCLES_ANY = 0,\n\tRB_RBPERF_ACTIVE_CYCLES_ALL = 1,\n\tRB_RBPERF_STARVE_CYCLES_BY_SP = 2,\n\tRB_RBPERF_STARVE_CYCLES_BY_RAS = 3,\n\tRB_RBPERF_STARVE_CYCLES_BY_MARB = 4,\n\tRB_RBPERF_STALL_CYCLES_BY_MARB = 5,\n\tRB_RBPERF_STALL_CYCLES_BY_HLSQ = 6,\n\tRB_RBPERF_RB_MARB_DATA = 7,\n\tRB_RBPERF_SP_RB_QUAD = 8,\n\tRB_RBPERF_RAS_EARLY_Z_QUADS = 9,\n\tRB_RBPERF_GMEM_CH0_READ = 10,\n\tRB_RBPERF_GMEM_CH1_READ = 11,\n\tRB_RBPERF_GMEM_CH0_WRITE = 12,\n\tRB_RBPERF_GMEM_CH1_WRITE = 13,\n\tRB_RBPERF_CP_CONTEXT_DONE = 14,\n\tRB_RBPERF_CP_CACHE_FLUSH = 15,\n\tRB_RBPERF_CP_ZPASS_DONE = 16,\n};\n\nenum a3xx_rbbm_perfcounter_select {\n\tRBBM_ALAWYS_ON = 0,\n\tRBBM_VBIF_BUSY = 1,\n\tRBBM_TSE_BUSY = 2,\n\tRBBM_RAS_BUSY = 3,\n\tRBBM_PC_DCALL_BUSY = 4,\n\tRBBM_PC_VSD_BUSY = 5,\n\tRBBM_VFD_BUSY = 6,\n\tRBBM_VPC_BUSY = 7,\n\tRBBM_UCHE_BUSY = 8,\n\tRBBM_VSC_BUSY = 9,\n\tRBBM_HLSQ_BUSY = 10,\n\tRBBM_ANY_RB_BUSY = 11,\n\tRBBM_ANY_TEX_BUSY = 12,\n\tRBBM_ANY_USP_BUSY = 13,\n\tRBBM_ANY_MARB_BUSY = 14,\n\tRBBM_ANY_ARB_BUSY = 15,\n\tRBBM_AHB_STATUS_BUSY = 16,\n\tRBBM_AHB_STATUS_STALLED = 17,\n\tRBBM_AHB_STATUS_TXFR = 18,\n\tRBBM_AHB_STATUS_TXFR_SPLIT = 19,\n\tRBBM_AHB_STATUS_TXFR_ERROR = 20,\n\tRBBM_AHB_STATUS_LONG_STALL = 21,\n\tRBBM_RBBM_STATUS_MASKED = 22,\n};\n\nenum a3xx_sp_perfcounter_select {\n\tSP_LM_LOAD_INSTRUCTIONS = 0,\n\tSP_LM_STORE_INSTRUCTIONS = 1,\n\tSP_LM_ATOMICS = 2,\n\tSP_UCHE_LOAD_INSTRUCTIONS = 3,\n\tSP_UCHE_STORE_INSTRUCTIONS = 4,\n\tSP_UCHE_ATOMICS = 5,\n\tSP_VS_TEX_INSTRUCTIONS = 6,\n\tSP_VS_CFLOW_INSTRUCTIONS = 7,\n\tSP_VS_EFU_INSTRUCTIONS = 8,\n\tSP_VS_FULL_ALU_INSTRUCTIONS = 9,\n\tSP_VS_HALF_ALU_INSTRUCTIONS = 10,\n\tSP_FS_TEX_INSTRUCTIONS = 11,\n\tSP_FS_CFLOW_INSTRUCTIONS = 12,\n\tSP_FS_EFU_INSTRUCTIONS = 13,\n\tSP_FS_FULL_ALU_INSTRUCTIONS = 14,\n\tSP_FS_HALF_ALU_INSTRUCTIONS = 15,\n\tSP_FS_BARY_INSTRUCTIONS = 16,\n\tSP_VS_INSTRUCTIONS = 17,\n\tSP_FS_INSTRUCTIONS = 18,\n\tSP_ADDR_LOCK_COUNT = 19,\n\tSP_UCHE_READ_TRANS = 20,\n\tSP_UCHE_WRITE_TRANS = 21,\n\tSP_EXPORT_VPC_TRANS = 22,\n\tSP_EXPORT_RB_TRANS = 23,\n\tSP_PIXELS_KILLED = 24,\n\tSP_ICL1_REQUESTS = 25,\n\tSP_ICL1_MISSES = 26,\n\tSP_ICL0_REQUESTS = 27,\n\tSP_ICL0_MISSES = 28,\n\tSP_ALU_ACTIVE_CYCLES = 29,\n\tSP_EFU_ACTIVE_CYCLES = 30,\n\tSP_STALL_CYCLES_BY_VPC = 31,\n\tSP_STALL_CYCLES_BY_TP = 32,\n\tSP_STALL_CYCLES_BY_UCHE = 33,\n\tSP_STALL_CYCLES_BY_RB = 34,\n\tSP_ACTIVE_CYCLES_ANY = 35,\n\tSP_ACTIVE_CYCLES_ALL = 36,\n};\n\nenum a3xx_tp_perfcounter_select {\n\tTPL1_TPPERF_L1_REQUESTS = 0,\n\tTPL1_TPPERF_TP0_L1_REQUESTS = 1,\n\tTPL1_TPPERF_TP0_L1_MISSES = 2,\n\tTPL1_TPPERF_TP1_L1_REQUESTS = 3,\n\tTPL1_TPPERF_TP1_L1_MISSES = 4,\n\tTPL1_TPPERF_TP2_L1_REQUESTS = 5,\n\tTPL1_TPPERF_TP2_L1_MISSES = 6,\n\tTPL1_TPPERF_TP3_L1_REQUESTS = 7,\n\tTPL1_TPPERF_TP3_L1_MISSES = 8,\n\tTPL1_TPPERF_OUTPUT_TEXELS_POINT = 9,\n\tTPL1_TPPERF_OUTPUT_TEXELS_BILINEAR = 10,\n\tTPL1_TPPERF_OUTPUT_TEXELS_MIP = 11,\n\tTPL1_TPPERF_OUTPUT_TEXELS_ANISO = 12,\n\tTPL1_TPPERF_BILINEAR_OPS = 13,\n\tTPL1_TPPERF_QUADSQUADS_OFFSET = 14,\n\tTPL1_TPPERF_QUADQUADS_SHADOW = 15,\n\tTPL1_TPPERF_QUADS_ARRAY = 16,\n\tTPL1_TPPERF_QUADS_PROJECTION = 17,\n\tTPL1_TPPERF_QUADS_GRADIENT = 18,\n\tTPL1_TPPERF_QUADS_1D2D = 19,\n\tTPL1_TPPERF_QUADS_3DCUBE = 20,\n\tTPL1_TPPERF_ZERO_LOD = 21,\n\tTPL1_TPPERF_OUTPUT_TEXELS = 22,\n\tTPL1_TPPERF_ACTIVE_CYCLES_ANY = 23,\n\tTPL1_TPPERF_ACTIVE_CYCLES_ALL = 24,\n\tTPL1_TPPERF_STALL_CYCLES_BY_ARB = 25,\n\tTPL1_TPPERF_LATENCY = 26,\n\tTPL1_TPPERF_LATENCY_TRANS = 27,\n};\n\nenum a3xx_vfd_perfcounter_select {\n\tVFD_PERF_UCHE_BYTE_FETCHED = 0,\n\tVFD_PERF_UCHE_TRANS = 1,\n\tVFD_PERF_VPC_BYPASS_COMPONENTS = 2,\n\tVFD_PERF_FETCH_INSTRUCTIONS = 3,\n\tVFD_PERF_DECODE_INSTRUCTIONS = 4,\n\tVFD_PERF_ACTIVE_CYCLES = 5,\n\tVFD_PERF_STALL_CYCLES_UCHE = 6,\n\tVFD_PERF_STALL_CYCLES_HLSQ = 7,\n\tVFD_PERF_STALL_CYCLES_VPC_BYPASS = 8,\n\tVFD_PERF_STALL_CYCLES_VPC_ALLOC = 9,\n};\n\nenum a3xx_vpc_perfcounter_select {\n\tVPC_PERF_SP_LM_PRIMITIVES = 0,\n\tVPC_PERF_COMPONENTS_FROM_SP = 1,\n\tVPC_PERF_SP_LM_COMPONENTS = 2,\n\tVPC_PERF_ACTIVE_CYCLES = 3,\n\tVPC_PERF_STALL_CYCLES_LM = 4,\n\tVPC_PERF_STALL_CYCLES_RAS = 5,\n};\n\nenum a3xx_uche_perfcounter_select {\n\tUCHE_UCHEPERF_VBIF_READ_BEATS_TP = 0,\n\tUCHE_UCHEPERF_VBIF_READ_BEATS_VFD = 1,\n\tUCHE_UCHEPERF_VBIF_READ_BEATS_HLSQ = 2,\n\tUCHE_UCHEPERF_VBIF_READ_BEATS_MARB = 3,\n\tUCHE_UCHEPERF_VBIF_READ_BEATS_SP = 4,\n\tUCHE_UCHEPERF_READ_REQUESTS_TP = 8,\n\tUCHE_UCHEPERF_READ_REQUESTS_VFD = 9,\n\tUCHE_UCHEPERF_READ_REQUESTS_HLSQ = 10,\n\tUCHE_UCHEPERF_READ_REQUESTS_MARB = 11,\n\tUCHE_UCHEPERF_READ_REQUESTS_SP = 12,\n\tUCHE_UCHEPERF_WRITE_REQUESTS_MARB = 13,\n\tUCHE_UCHEPERF_WRITE_REQUESTS_SP = 14,\n\tUCHE_UCHEPERF_TAG_CHECK_FAILS = 15,\n\tUCHE_UCHEPERF_EVICTS = 16,\n\tUCHE_UCHEPERF_FLUSHES = 17,\n\tUCHE_UCHEPERF_VBIF_LATENCY_CYCLES = 18,\n\tUCHE_UCHEPERF_VBIF_LATENCY_SAMPLES = 19,\n\tUCHE_UCHEPERF_ACTIVE_CYCLES = 20,\n};\n\nenum a3xx_intp_mode {\n\tSMOOTH = 0,\n\tFLAT = 1,\n\tZERO = 2,\n\tONE = 3,\n};\n\nenum a3xx_repl_mode {\n\tS = 1,\n\tT = 2,\n\tONE_T = 3,\n};\n\nenum a3xx_tex_filter {\n\tA3XX_TEX_NEAREST = 0,\n\tA3XX_TEX_LINEAR = 1,\n\tA3XX_TEX_ANISO = 2,\n};\n\nenum a3xx_tex_clamp {\n\tA3XX_TEX_REPEAT = 0,\n\tA3XX_TEX_CLAMP_TO_EDGE = 1,\n\tA3XX_TEX_MIRROR_REPEAT = 2,\n\tA3XX_TEX_CLAMP_TO_BORDER = 3,\n\tA3XX_TEX_MIRROR_CLAMP = 4,\n};\n\nenum a3xx_tex_aniso {\n\tA3XX_TEX_ANISO_1 = 0,\n\tA3XX_TEX_ANISO_2 = 1,\n\tA3XX_TEX_ANISO_4 = 2,\n\tA3XX_TEX_ANISO_8 = 3,\n\tA3XX_TEX_ANISO_16 = 4,\n};\n\nenum a3xx_tex_swiz {\n\tA3XX_TEX_X = 0,\n\tA3XX_TEX_Y = 1,\n\tA3XX_TEX_Z = 2,\n\tA3XX_TEX_W = 3,\n\tA3XX_TEX_ZERO = 4,\n\tA3XX_TEX_ONE = 5,\n};\n\nenum a3xx_tex_type {\n\tA3XX_TEX_1D = 0,\n\tA3XX_TEX_2D = 1,\n\tA3XX_TEX_CUBE = 2,\n\tA3XX_TEX_3D = 3,\n};\n\nenum a3xx_tex_msaa {\n\tA3XX_TPL1_MSAA1X = 0,\n\tA3XX_TPL1_MSAA2X = 1,\n\tA3XX_TPL1_MSAA4X = 2,\n\tA3XX_TPL1_MSAA8X = 3,\n};\n\n#define A3XX_INT0_RBBM_GPU_IDLE\t\t\t\t\t0x00000001\n#define A3XX_INT0_RBBM_AHB_ERROR\t\t\t\t0x00000002\n#define A3XX_INT0_RBBM_REG_TIMEOUT\t\t\t\t0x00000004\n#define A3XX_INT0_RBBM_ME_MS_TIMEOUT\t\t\t\t0x00000008\n#define A3XX_INT0_RBBM_PFP_MS_TIMEOUT\t\t\t\t0x00000010\n#define A3XX_INT0_RBBM_ATB_BUS_OVERFLOW\t\t\t\t0x00000020\n#define A3XX_INT0_VFD_ERROR\t\t\t\t\t0x00000040\n#define A3XX_INT0_CP_SW_INT\t\t\t\t\t0x00000080\n#define A3XX_INT0_CP_T0_PACKET_IN_IB\t\t\t\t0x00000100\n#define A3XX_INT0_CP_OPCODE_ERROR\t\t\t\t0x00000200\n#define A3XX_INT0_CP_RESERVED_BIT_ERROR\t\t\t\t0x00000400\n#define A3XX_INT0_CP_HW_FAULT\t\t\t\t\t0x00000800\n#define A3XX_INT0_CP_DMA\t\t\t\t\t0x00001000\n#define A3XX_INT0_CP_IB2_INT\t\t\t\t\t0x00002000\n#define A3XX_INT0_CP_IB1_INT\t\t\t\t\t0x00004000\n#define A3XX_INT0_CP_RB_INT\t\t\t\t\t0x00008000\n#define A3XX_INT0_CP_REG_PROTECT_FAULT\t\t\t\t0x00010000\n#define A3XX_INT0_CP_RB_DONE_TS\t\t\t\t\t0x00020000\n#define A3XX_INT0_CP_VS_DONE_TS\t\t\t\t\t0x00040000\n#define A3XX_INT0_CP_PS_DONE_TS\t\t\t\t\t0x00080000\n#define A3XX_INT0_CACHE_FLUSH_TS\t\t\t\t0x00100000\n#define A3XX_INT0_CP_AHB_ERROR_HALT\t\t\t\t0x00200000\n#define A3XX_INT0_MISC_HANG_DETECT\t\t\t\t0x01000000\n#define A3XX_INT0_UCHE_OOB_ACCESS\t\t\t\t0x02000000\n#define REG_A3XX_RBBM_HW_VERSION\t\t\t\t0x00000000\n\n#define REG_A3XX_RBBM_HW_RELEASE\t\t\t\t0x00000001\n\n#define REG_A3XX_RBBM_HW_CONFIGURATION\t\t\t\t0x00000002\n\n#define REG_A3XX_RBBM_CLOCK_CTL\t\t\t\t\t0x00000010\n\n#define REG_A3XX_RBBM_SP_HYST_CNT\t\t\t\t0x00000012\n\n#define REG_A3XX_RBBM_SW_RESET_CMD\t\t\t\t0x00000018\n\n#define REG_A3XX_RBBM_AHB_CTL0\t\t\t\t\t0x00000020\n\n#define REG_A3XX_RBBM_AHB_CTL1\t\t\t\t\t0x00000021\n\n#define REG_A3XX_RBBM_AHB_CMD\t\t\t\t\t0x00000022\n\n#define REG_A3XX_RBBM_AHB_ERROR_STATUS\t\t\t\t0x00000027\n\n#define REG_A3XX_RBBM_GPR0_CTL\t\t\t\t\t0x0000002e\n\n#define REG_A3XX_RBBM_STATUS\t\t\t\t\t0x00000030\n#define A3XX_RBBM_STATUS_HI_BUSY\t\t\t\t0x00000001\n#define A3XX_RBBM_STATUS_CP_ME_BUSY\t\t\t\t0x00000002\n#define A3XX_RBBM_STATUS_CP_PFP_BUSY\t\t\t\t0x00000004\n#define A3XX_RBBM_STATUS_CP_NRT_BUSY\t\t\t\t0x00004000\n#define A3XX_RBBM_STATUS_VBIF_BUSY\t\t\t\t0x00008000\n#define A3XX_RBBM_STATUS_TSE_BUSY\t\t\t\t0x00010000\n#define A3XX_RBBM_STATUS_RAS_BUSY\t\t\t\t0x00020000\n#define A3XX_RBBM_STATUS_RB_BUSY\t\t\t\t0x00040000\n#define A3XX_RBBM_STATUS_PC_DCALL_BUSY\t\t\t\t0x00080000\n#define A3XX_RBBM_STATUS_PC_VSD_BUSY\t\t\t\t0x00100000\n#define A3XX_RBBM_STATUS_VFD_BUSY\t\t\t\t0x00200000\n#define A3XX_RBBM_STATUS_VPC_BUSY\t\t\t\t0x00400000\n#define A3XX_RBBM_STATUS_UCHE_BUSY\t\t\t\t0x00800000\n#define A3XX_RBBM_STATUS_SP_BUSY\t\t\t\t0x01000000\n#define A3XX_RBBM_STATUS_TPL1_BUSY\t\t\t\t0x02000000\n#define A3XX_RBBM_STATUS_MARB_BUSY\t\t\t\t0x04000000\n#define A3XX_RBBM_STATUS_VSC_BUSY\t\t\t\t0x08000000\n#define A3XX_RBBM_STATUS_ARB_BUSY\t\t\t\t0x10000000\n#define A3XX_RBBM_STATUS_HLSQ_BUSY\t\t\t\t0x20000000\n#define A3XX_RBBM_STATUS_GPU_BUSY_NOHC\t\t\t\t0x40000000\n#define A3XX_RBBM_STATUS_GPU_BUSY\t\t\t\t0x80000000\n\n#define REG_A3XX_RBBM_NQWAIT_UNTIL\t\t\t\t0x00000040\n\n#define REG_A3XX_RBBM_WAIT_IDLE_CLOCKS_CTL\t\t\t0x00000033\n\n#define REG_A3XX_RBBM_INTERFACE_HANG_INT_CTL\t\t\t0x00000050\n\n#define REG_A3XX_RBBM_INTERFACE_HANG_MASK_CTL0\t\t\t0x00000051\n\n#define REG_A3XX_RBBM_INTERFACE_HANG_MASK_CTL1\t\t\t0x00000054\n\n#define REG_A3XX_RBBM_INTERFACE_HANG_MASK_CTL2\t\t\t0x00000057\n\n#define REG_A3XX_RBBM_INTERFACE_HANG_MASK_CTL3\t\t\t0x0000005a\n\n#define REG_A3XX_RBBM_INT_SET_CMD\t\t\t\t0x00000060\n\n#define REG_A3XX_RBBM_INT_CLEAR_CMD\t\t\t\t0x00000061\n\n#define REG_A3XX_RBBM_INT_0_MASK\t\t\t\t0x00000063\n\n#define REG_A3XX_RBBM_INT_0_STATUS\t\t\t\t0x00000064\n\n#define REG_A3XX_RBBM_PERFCTR_CTL\t\t\t\t0x00000080\n#define A3XX_RBBM_PERFCTR_CTL_ENABLE\t\t\t\t0x00000001\n\n#define REG_A3XX_RBBM_PERFCTR_LOAD_CMD0\t\t\t\t0x00000081\n\n#define REG_A3XX_RBBM_PERFCTR_LOAD_CMD1\t\t\t\t0x00000082\n\n#define REG_A3XX_RBBM_PERFCTR_LOAD_VALUE_LO\t\t\t0x00000084\n\n#define REG_A3XX_RBBM_PERFCTR_LOAD_VALUE_HI\t\t\t0x00000085\n\n#define REG_A3XX_RBBM_PERFCOUNTER0_SELECT\t\t\t0x00000086\n\n#define REG_A3XX_RBBM_PERFCOUNTER1_SELECT\t\t\t0x00000087\n\n#define REG_A3XX_RBBM_GPU_BUSY_MASKED\t\t\t\t0x00000088\n\n#define REG_A3XX_RBBM_PERFCTR_CP_0_LO\t\t\t\t0x00000090\n\n#define REG_A3XX_RBBM_PERFCTR_CP_0_HI\t\t\t\t0x00000091\n\n#define REG_A3XX_RBBM_PERFCTR_RBBM_0_LO\t\t\t\t0x00000092\n\n#define REG_A3XX_RBBM_PERFCTR_RBBM_0_HI\t\t\t\t0x00000093\n\n#define REG_A3XX_RBBM_PERFCTR_RBBM_1_LO\t\t\t\t0x00000094\n\n#define REG_A3XX_RBBM_PERFCTR_RBBM_1_HI\t\t\t\t0x00000095\n\n#define REG_A3XX_RBBM_PERFCTR_PC_0_LO\t\t\t\t0x00000096\n\n#define REG_A3XX_RBBM_PERFCTR_PC_0_HI\t\t\t\t0x00000097\n\n#define REG_A3XX_RBBM_PERFCTR_PC_1_LO\t\t\t\t0x00000098\n\n#define REG_A3XX_RBBM_PERFCTR_PC_1_HI\t\t\t\t0x00000099\n\n#define REG_A3XX_RBBM_PERFCTR_PC_2_LO\t\t\t\t0x0000009a\n\n#define REG_A3XX_RBBM_PERFCTR_PC_2_HI\t\t\t\t0x0000009b\n\n#define REG_A3XX_RBBM_PERFCTR_PC_3_LO\t\t\t\t0x0000009c\n\n#define REG_A3XX_RBBM_PERFCTR_PC_3_HI\t\t\t\t0x0000009d\n\n#define REG_A3XX_RBBM_PERFCTR_VFD_0_LO\t\t\t\t0x0000009e\n\n#define REG_A3XX_RBBM_PERFCTR_VFD_0_HI\t\t\t\t0x0000009f\n\n#define REG_A3XX_RBBM_PERFCTR_VFD_1_LO\t\t\t\t0x000000a0\n\n#define REG_A3XX_RBBM_PERFCTR_VFD_1_HI\t\t\t\t0x000000a1\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_0_LO\t\t\t\t0x000000a2\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_0_HI\t\t\t\t0x000000a3\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_1_LO\t\t\t\t0x000000a4\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_1_HI\t\t\t\t0x000000a5\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_2_LO\t\t\t\t0x000000a6\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_2_HI\t\t\t\t0x000000a7\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_3_LO\t\t\t\t0x000000a8\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_3_HI\t\t\t\t0x000000a9\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_4_LO\t\t\t\t0x000000aa\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_4_HI\t\t\t\t0x000000ab\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_5_LO\t\t\t\t0x000000ac\n\n#define REG_A3XX_RBBM_PERFCTR_HLSQ_5_HI\t\t\t\t0x000000ad\n\n#define REG_A3XX_RBBM_PERFCTR_VPC_0_LO\t\t\t\t0x000000ae\n\n#define REG_A3XX_RBBM_PERFCTR_VPC_0_HI\t\t\t\t0x000000af\n\n#define REG_A3XX_RBBM_PERFCTR_VPC_1_LO\t\t\t\t0x000000b0\n\n#define REG_A3XX_RBBM_PERFCTR_VPC_1_HI\t\t\t\t0x000000b1\n\n#define REG_A3XX_RBBM_PERFCTR_TSE_0_LO\t\t\t\t0x000000b2\n\n#define REG_A3XX_RBBM_PERFCTR_TSE_0_HI\t\t\t\t0x000000b3\n\n#define REG_A3XX_RBBM_PERFCTR_TSE_1_LO\t\t\t\t0x000000b4\n\n#define REG_A3XX_RBBM_PERFCTR_TSE_1_HI\t\t\t\t0x000000b5\n\n#define REG_A3XX_RBBM_PERFCTR_RAS_0_LO\t\t\t\t0x000000b6\n\n#define REG_A3XX_RBBM_PERFCTR_RAS_0_HI\t\t\t\t0x000000b7\n\n#define REG_A3XX_RBBM_PERFCTR_RAS_1_LO\t\t\t\t0x000000b8\n\n#define REG_A3XX_RBBM_PERFCTR_RAS_1_HI\t\t\t\t0x000000b9\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_0_LO\t\t\t\t0x000000ba\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_0_HI\t\t\t\t0x000000bb\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_1_LO\t\t\t\t0x000000bc\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_1_HI\t\t\t\t0x000000bd\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_2_LO\t\t\t\t0x000000be\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_2_HI\t\t\t\t0x000000bf\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_3_LO\t\t\t\t0x000000c0\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_3_HI\t\t\t\t0x000000c1\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_4_LO\t\t\t\t0x000000c2\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_4_HI\t\t\t\t0x000000c3\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_5_LO\t\t\t\t0x000000c4\n\n#define REG_A3XX_RBBM_PERFCTR_UCHE_5_HI\t\t\t\t0x000000c5\n\n#define REG_A3XX_RBBM_PERFCTR_TP_0_LO\t\t\t\t0x000000c6\n\n#define REG_A3XX_RBBM_PERFCTR_TP_0_HI\t\t\t\t0x000000c7\n\n#define REG_A3XX_RBBM_PERFCTR_TP_1_LO\t\t\t\t0x000000c8\n\n#define REG_A3XX_RBBM_PERFCTR_TP_1_HI\t\t\t\t0x000000c9\n\n#define REG_A3XX_RBBM_PERFCTR_TP_2_LO\t\t\t\t0x000000ca\n\n#define REG_A3XX_RBBM_PERFCTR_TP_2_HI\t\t\t\t0x000000cb\n\n#define REG_A3XX_RBBM_PERFCTR_TP_3_LO\t\t\t\t0x000000cc\n\n#define REG_A3XX_RBBM_PERFCTR_TP_3_HI\t\t\t\t0x000000cd\n\n#define REG_A3XX_RBBM_PERFCTR_TP_4_LO\t\t\t\t0x000000ce\n\n#define REG_A3XX_RBBM_PERFCTR_TP_4_HI\t\t\t\t0x000000cf\n\n#define REG_A3XX_RBBM_PERFCTR_TP_5_LO\t\t\t\t0x000000d0\n\n#define REG_A3XX_RBBM_PERFCTR_TP_5_HI\t\t\t\t0x000000d1\n\n#define REG_A3XX_RBBM_PERFCTR_SP_0_LO\t\t\t\t0x000000d2\n\n#define REG_A3XX_RBBM_PERFCTR_SP_0_HI\t\t\t\t0x000000d3\n\n#define REG_A3XX_RBBM_PERFCTR_SP_1_LO\t\t\t\t0x000000d4\n\n#define REG_A3XX_RBBM_PERFCTR_SP_1_HI\t\t\t\t0x000000d5\n\n#define REG_A3XX_RBBM_PERFCTR_SP_2_LO\t\t\t\t0x000000d6\n\n#define REG_A3XX_RBBM_PERFCTR_SP_2_HI\t\t\t\t0x000000d7\n\n#define REG_A3XX_RBBM_PERFCTR_SP_3_LO\t\t\t\t0x000000d8\n\n#define REG_A3XX_RBBM_PERFCTR_SP_3_HI\t\t\t\t0x000000d9\n\n#define REG_A3XX_RBBM_PERFCTR_SP_4_LO\t\t\t\t0x000000da\n\n#define REG_A3XX_RBBM_PERFCTR_SP_4_HI\t\t\t\t0x000000db\n\n#define REG_A3XX_RBBM_PERFCTR_SP_5_LO\t\t\t\t0x000000dc\n\n#define REG_A3XX_RBBM_PERFCTR_SP_5_HI\t\t\t\t0x000000dd\n\n#define REG_A3XX_RBBM_PERFCTR_SP_6_LO\t\t\t\t0x000000de\n\n#define REG_A3XX_RBBM_PERFCTR_SP_6_HI\t\t\t\t0x000000df\n\n#define REG_A3XX_RBBM_PERFCTR_SP_7_LO\t\t\t\t0x000000e0\n\n#define REG_A3XX_RBBM_PERFCTR_SP_7_HI\t\t\t\t0x000000e1\n\n#define REG_A3XX_RBBM_PERFCTR_RB_0_LO\t\t\t\t0x000000e2\n\n#define REG_A3XX_RBBM_PERFCTR_RB_0_HI\t\t\t\t0x000000e3\n\n#define REG_A3XX_RBBM_PERFCTR_RB_1_LO\t\t\t\t0x000000e4\n\n#define REG_A3XX_RBBM_PERFCTR_RB_1_HI\t\t\t\t0x000000e5\n\n#define REG_A3XX_RBBM_PERFCTR_PWR_0_LO\t\t\t\t0x000000ea\n\n#define REG_A3XX_RBBM_PERFCTR_PWR_0_HI\t\t\t\t0x000000eb\n\n#define REG_A3XX_RBBM_PERFCTR_PWR_1_LO\t\t\t\t0x000000ec\n\n#define REG_A3XX_RBBM_PERFCTR_PWR_1_HI\t\t\t\t0x000000ed\n\n#define REG_A3XX_RBBM_RBBM_CTL\t\t\t\t\t0x00000100\n\n#define REG_A3XX_RBBM_DEBUG_BUS_CTL\t\t\t\t0x00000111\n\n#define REG_A3XX_RBBM_DEBUG_BUS_DATA_STATUS\t\t\t0x00000112\n\n#define REG_A3XX_CP_PFP_UCODE_ADDR\t\t\t\t0x000001c9\n\n#define REG_A3XX_CP_PFP_UCODE_DATA\t\t\t\t0x000001ca\n\n#define REG_A3XX_CP_ROQ_ADDR\t\t\t\t\t0x000001cc\n\n#define REG_A3XX_CP_ROQ_DATA\t\t\t\t\t0x000001cd\n\n#define REG_A3XX_CP_MERCIU_ADDR\t\t\t\t\t0x000001d1\n\n#define REG_A3XX_CP_MERCIU_DATA\t\t\t\t\t0x000001d2\n\n#define REG_A3XX_CP_MERCIU_DATA2\t\t\t\t0x000001d3\n\n#define REG_A3XX_CP_MEQ_ADDR\t\t\t\t\t0x000001da\n\n#define REG_A3XX_CP_MEQ_DATA\t\t\t\t\t0x000001db\n\n#define REG_A3XX_CP_WFI_PEND_CTR\t\t\t\t0x000001f5\n\n#define REG_A3XX_RBBM_PM_OVERRIDE2\t\t\t\t0x0000039d\n\n#define REG_A3XX_CP_PERFCOUNTER_SELECT\t\t\t\t0x00000445\n\n#define REG_A3XX_CP_HW_FAULT\t\t\t\t\t0x0000045c\n\n#define REG_A3XX_CP_PROTECT_CTRL\t\t\t\t0x0000045e\n\n#define REG_A3XX_CP_PROTECT_STATUS\t\t\t\t0x0000045f\n\nstatic inline uint32_t REG_A3XX_CP_PROTECT(uint32_t i0) { return 0x00000460 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_CP_PROTECT_REG(uint32_t i0) { return 0x00000460 + 0x1*i0; }\n\n#define REG_A3XX_CP_AHB_FAULT\t\t\t\t\t0x0000054d\n\n#define REG_A3XX_SQ_GPR_MANAGEMENT\t\t\t\t0x00000d00\n\n#define REG_A3XX_SQ_INST_STORE_MANAGMENT\t\t\t0x00000d02\n\n#define REG_A3XX_TP0_CHICKEN\t\t\t\t\t0x00000e1e\n\n#define REG_A3XX_SP_GLOBAL_MEM_SIZE\t\t\t\t0x00000e22\n\n#define REG_A3XX_SP_GLOBAL_MEM_ADDR\t\t\t\t0x00000e23\n\n#define REG_A3XX_GRAS_CL_CLIP_CNTL\t\t\t\t0x00002040\n#define A3XX_GRAS_CL_CLIP_CNTL_IJ_PERSP_CENTER\t\t\t0x00001000\n#define A3XX_GRAS_CL_CLIP_CNTL_IJ_NON_PERSP_CENTER\t\t0x00002000\n#define A3XX_GRAS_CL_CLIP_CNTL_IJ_PERSP_CENTROID\t\t0x00004000\n#define A3XX_GRAS_CL_CLIP_CNTL_IJ_NON_PERSP_CENTROID\t\t0x00008000\n#define A3XX_GRAS_CL_CLIP_CNTL_CLIP_DISABLE\t\t\t0x00010000\n#define A3XX_GRAS_CL_CLIP_CNTL_ZFAR_CLIP_DISABLE\t\t0x00020000\n#define A3XX_GRAS_CL_CLIP_CNTL_VP_CLIP_CODE_IGNORE\t\t0x00080000\n#define A3XX_GRAS_CL_CLIP_CNTL_VP_XFORM_DISABLE\t\t\t0x00100000\n#define A3XX_GRAS_CL_CLIP_CNTL_PERSP_DIVISION_DISABLE\t\t0x00200000\n#define A3XX_GRAS_CL_CLIP_CNTL_ZERO_GB_SCALE_Z\t\t\t0x00400000\n#define A3XX_GRAS_CL_CLIP_CNTL_ZCOORD\t\t\t\t0x00800000\n#define A3XX_GRAS_CL_CLIP_CNTL_WCOORD\t\t\t\t0x01000000\n#define A3XX_GRAS_CL_CLIP_CNTL_ZCLIP_DISABLE\t\t\t0x02000000\n#define A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES__MASK\t0x1c000000\n#define A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES__SHIFT\t26\nstatic inline uint32_t A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES__SHIFT) & A3XX_GRAS_CL_CLIP_CNTL_NUM_USER_CLIP_PLANES__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_GB_CLIP_ADJ\t\t\t\t0x00002044\n#define A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ__MASK\t\t\t0x000003ff\n#define A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ__SHIFT) & A3XX_GRAS_CL_GB_CLIP_ADJ_HORZ__MASK;\n}\n#define A3XX_GRAS_CL_GB_CLIP_ADJ_VERT__MASK\t\t\t0x000ffc00\n#define A3XX_GRAS_CL_GB_CLIP_ADJ_VERT__SHIFT\t\t\t10\nstatic inline uint32_t A3XX_GRAS_CL_GB_CLIP_ADJ_VERT(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_CL_GB_CLIP_ADJ_VERT__SHIFT) & A3XX_GRAS_CL_GB_CLIP_ADJ_VERT__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_XOFFSET\t\t\t\t0x00002048\n#define A3XX_GRAS_CL_VPORT_XOFFSET__MASK\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_XOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_XOFFSET(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_XOFFSET__SHIFT) & A3XX_GRAS_CL_VPORT_XOFFSET__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_XSCALE\t\t\t\t0x00002049\n#define A3XX_GRAS_CL_VPORT_XSCALE__MASK\t\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_XSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_XSCALE(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_XSCALE__SHIFT) & A3XX_GRAS_CL_VPORT_XSCALE__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_YOFFSET\t\t\t\t0x0000204a\n#define A3XX_GRAS_CL_VPORT_YOFFSET__MASK\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_YOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_YOFFSET(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_YOFFSET__SHIFT) & A3XX_GRAS_CL_VPORT_YOFFSET__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_YSCALE\t\t\t\t0x0000204b\n#define A3XX_GRAS_CL_VPORT_YSCALE__MASK\t\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_YSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_YSCALE(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_YSCALE__SHIFT) & A3XX_GRAS_CL_VPORT_YSCALE__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_ZOFFSET\t\t\t\t0x0000204c\n#define A3XX_GRAS_CL_VPORT_ZOFFSET__MASK\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_ZOFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_ZOFFSET(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_ZOFFSET__SHIFT) & A3XX_GRAS_CL_VPORT_ZOFFSET__MASK;\n}\n\n#define REG_A3XX_GRAS_CL_VPORT_ZSCALE\t\t\t\t0x0000204d\n#define A3XX_GRAS_CL_VPORT_ZSCALE__MASK\t\t\t\t0xffffffff\n#define A3XX_GRAS_CL_VPORT_ZSCALE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_CL_VPORT_ZSCALE(float val)\n{\n\treturn ((fui(val)) << A3XX_GRAS_CL_VPORT_ZSCALE__SHIFT) & A3XX_GRAS_CL_VPORT_ZSCALE__MASK;\n}\n\n#define REG_A3XX_GRAS_SU_POINT_MINMAX\t\t\t\t0x00002068\n#define A3XX_GRAS_SU_POINT_MINMAX_MIN__MASK\t\t\t0x0000ffff\n#define A3XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SU_POINT_MINMAX_MIN(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A3XX_GRAS_SU_POINT_MINMAX_MIN__SHIFT) & A3XX_GRAS_SU_POINT_MINMAX_MIN__MASK;\n}\n#define A3XX_GRAS_SU_POINT_MINMAX_MAX__MASK\t\t\t0xffff0000\n#define A3XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_GRAS_SU_POINT_MINMAX_MAX(float val)\n{\n\treturn ((((uint32_t)(val * 16.0))) << A3XX_GRAS_SU_POINT_MINMAX_MAX__SHIFT) & A3XX_GRAS_SU_POINT_MINMAX_MAX__MASK;\n}\n\n#define REG_A3XX_GRAS_SU_POINT_SIZE\t\t\t\t0x00002069\n#define A3XX_GRAS_SU_POINT_SIZE__MASK\t\t\t\t0xffffffff\n#define A3XX_GRAS_SU_POINT_SIZE__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SU_POINT_SIZE(float val)\n{\n\treturn ((((int32_t)(val * 16.0))) << A3XX_GRAS_SU_POINT_SIZE__SHIFT) & A3XX_GRAS_SU_POINT_SIZE__MASK;\n}\n\n#define REG_A3XX_GRAS_SU_POLY_OFFSET_SCALE\t\t\t0x0000206c\n#define A3XX_GRAS_SU_POLY_OFFSET_SCALE_VAL__MASK\t\t0x00ffffff\n#define A3XX_GRAS_SU_POLY_OFFSET_SCALE_VAL__SHIFT\t\t0\nstatic inline uint32_t A3XX_GRAS_SU_POLY_OFFSET_SCALE_VAL(float val)\n{\n\treturn ((((int32_t)(val * 1048576.0))) << A3XX_GRAS_SU_POLY_OFFSET_SCALE_VAL__SHIFT) & A3XX_GRAS_SU_POLY_OFFSET_SCALE_VAL__MASK;\n}\n\n#define REG_A3XX_GRAS_SU_POLY_OFFSET_OFFSET\t\t\t0x0000206d\n#define A3XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK\t\t\t0xffffffff\n#define A3XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SU_POLY_OFFSET_OFFSET(float val)\n{\n\treturn ((((int32_t)(val * 64.0))) << A3XX_GRAS_SU_POLY_OFFSET_OFFSET__SHIFT) & A3XX_GRAS_SU_POLY_OFFSET_OFFSET__MASK;\n}\n\n#define REG_A3XX_GRAS_SU_MODE_CONTROL\t\t\t\t0x00002070\n#define A3XX_GRAS_SU_MODE_CONTROL_CULL_FRONT\t\t\t0x00000001\n#define A3XX_GRAS_SU_MODE_CONTROL_CULL_BACK\t\t\t0x00000002\n#define A3XX_GRAS_SU_MODE_CONTROL_FRONT_CW\t\t\t0x00000004\n#define A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__MASK\t\t0x000007f8\n#define A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__SHIFT\t\t3\nstatic inline uint32_t A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH(float val)\n{\n\treturn ((((int32_t)(val * 4.0))) << A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__SHIFT) & A3XX_GRAS_SU_MODE_CONTROL_LINEHALFWIDTH__MASK;\n}\n#define A3XX_GRAS_SU_MODE_CONTROL_POLY_OFFSET\t\t\t0x00000800\n\n#define REG_A3XX_GRAS_SC_CONTROL\t\t\t\t0x00002072\n#define A3XX_GRAS_SC_CONTROL_RENDER_MODE__MASK\t\t\t0x000000f0\n#define A3XX_GRAS_SC_CONTROL_RENDER_MODE__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_GRAS_SC_CONTROL_RENDER_MODE(enum a3xx_render_mode val)\n{\n\treturn ((val) << A3XX_GRAS_SC_CONTROL_RENDER_MODE__SHIFT) & A3XX_GRAS_SC_CONTROL_RENDER_MODE__MASK;\n}\n#define A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES__MASK\t\t\t0x00000f00\n#define A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES__SHIFT\t\t8\nstatic inline uint32_t A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES__SHIFT) & A3XX_GRAS_SC_CONTROL_MSAA_SAMPLES__MASK;\n}\n#define A3XX_GRAS_SC_CONTROL_RASTER_MODE__MASK\t\t\t0x0000f000\n#define A3XX_GRAS_SC_CONTROL_RASTER_MODE__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_GRAS_SC_CONTROL_RASTER_MODE(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_CONTROL_RASTER_MODE__SHIFT) & A3XX_GRAS_SC_CONTROL_RASTER_MODE__MASK;\n}\n\n#define REG_A3XX_GRAS_SC_SCREEN_SCISSOR_TL\t\t\t0x00002074\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X__SHIFT) & A3XX_GRAS_SC_SCREEN_SCISSOR_TL_X__MASK;\n}\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__SHIFT) & A3XX_GRAS_SC_SCREEN_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A3XX_GRAS_SC_SCREEN_SCISSOR_BR\t\t\t0x00002075\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X__SHIFT) & A3XX_GRAS_SC_SCREEN_SCISSOR_BR_X__MASK;\n}\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__SHIFT) & A3XX_GRAS_SC_SCREEN_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A3XX_GRAS_SC_WINDOW_SCISSOR_TL\t\t\t0x00002079\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_TL_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK\t\t\t0x00007fff\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X__SHIFT) & A3XX_GRAS_SC_WINDOW_SCISSOR_TL_X__MASK;\n}\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK\t\t\t0x7fff0000\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__SHIFT) & A3XX_GRAS_SC_WINDOW_SCISSOR_TL_Y__MASK;\n}\n\n#define REG_A3XX_GRAS_SC_WINDOW_SCISSOR_BR\t\t\t0x0000207a\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_BR_WINDOW_OFFSET_DISABLE\t0x80000000\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK\t\t\t0x00007fff\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X__SHIFT) & A3XX_GRAS_SC_WINDOW_SCISSOR_BR_X__MASK;\n}\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK\t\t\t0x7fff0000\n#define A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__SHIFT) & A3XX_GRAS_SC_WINDOW_SCISSOR_BR_Y__MASK;\n}\n\n#define REG_A3XX_RB_MODE_CONTROL\t\t\t\t0x000020c0\n#define A3XX_RB_MODE_CONTROL_GMEM_BYPASS\t\t\t0x00000080\n#define A3XX_RB_MODE_CONTROL_RENDER_MODE__MASK\t\t\t0x00000700\n#define A3XX_RB_MODE_CONTROL_RENDER_MODE__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_RB_MODE_CONTROL_RENDER_MODE(enum a3xx_render_mode val)\n{\n\treturn ((val) << A3XX_RB_MODE_CONTROL_RENDER_MODE__SHIFT) & A3XX_RB_MODE_CONTROL_RENDER_MODE__MASK;\n}\n#define A3XX_RB_MODE_CONTROL_MRT__MASK\t\t\t\t0x00003000\n#define A3XX_RB_MODE_CONTROL_MRT__SHIFT\t\t\t\t12\nstatic inline uint32_t A3XX_RB_MODE_CONTROL_MRT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_MODE_CONTROL_MRT__SHIFT) & A3XX_RB_MODE_CONTROL_MRT__MASK;\n}\n#define A3XX_RB_MODE_CONTROL_MARB_CACHE_SPLIT_MODE\t\t0x00008000\n#define A3XX_RB_MODE_CONTROL_PACKER_TIMER_ENABLE\t\t0x00010000\n\n#define REG_A3XX_RB_RENDER_CONTROL\t\t\t\t0x000020c1\n#define A3XX_RB_RENDER_CONTROL_DUAL_COLOR_IN_ENABLE\t\t0x00000001\n#define A3XX_RB_RENDER_CONTROL_YUV_IN_ENABLE\t\t\t0x00000002\n#define A3XX_RB_RENDER_CONTROL_COV_VALUE_INPUT_ENABLE\t\t0x00000004\n#define A3XX_RB_RENDER_CONTROL_FACENESS\t\t\t\t0x00000008\n#define A3XX_RB_RENDER_CONTROL_BIN_WIDTH__MASK\t\t\t0x00000ff0\n#define A3XX_RB_RENDER_CONTROL_BIN_WIDTH__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_RB_RENDER_CONTROL_BIN_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_RB_RENDER_CONTROL_BIN_WIDTH__SHIFT) & A3XX_RB_RENDER_CONTROL_BIN_WIDTH__MASK;\n}\n#define A3XX_RB_RENDER_CONTROL_DISABLE_COLOR_PIPE\t\t0x00001000\n#define A3XX_RB_RENDER_CONTROL_ENABLE_GMEM\t\t\t0x00002000\n#define A3XX_RB_RENDER_CONTROL_COORD_MASK__MASK\t\t\t0x0003c000\n#define A3XX_RB_RENDER_CONTROL_COORD_MASK__SHIFT\t\t14\nstatic inline uint32_t A3XX_RB_RENDER_CONTROL_COORD_MASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_RENDER_CONTROL_COORD_MASK__SHIFT) & A3XX_RB_RENDER_CONTROL_COORD_MASK__MASK;\n}\n#define A3XX_RB_RENDER_CONTROL_I_CLAMP_ENABLE\t\t\t0x00080000\n#define A3XX_RB_RENDER_CONTROL_COV_VALUE_OUTPUT_ENABLE\t\t0x00100000\n#define A3XX_RB_RENDER_CONTROL_ALPHA_TEST\t\t\t0x00400000\n#define A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC__MASK\t\t0x07000000\n#define A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC__SHIFT\t\t24\nstatic inline uint32_t A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC__SHIFT) & A3XX_RB_RENDER_CONTROL_ALPHA_TEST_FUNC__MASK;\n}\n#define A3XX_RB_RENDER_CONTROL_ALPHA_TO_COVERAGE\t\t0x40000000\n#define A3XX_RB_RENDER_CONTROL_ALPHA_TO_ONE\t\t\t0x80000000\n\n#define REG_A3XX_RB_MSAA_CONTROL\t\t\t\t0x000020c2\n#define A3XX_RB_MSAA_CONTROL_DISABLE\t\t\t\t0x00000400\n#define A3XX_RB_MSAA_CONTROL_SAMPLES__MASK\t\t\t0x0000f000\n#define A3XX_RB_MSAA_CONTROL_SAMPLES__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_RB_MSAA_CONTROL_SAMPLES(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A3XX_RB_MSAA_CONTROL_SAMPLES__SHIFT) & A3XX_RB_MSAA_CONTROL_SAMPLES__MASK;\n}\n#define A3XX_RB_MSAA_CONTROL_SAMPLE_MASK__MASK\t\t\t0xffff0000\n#define A3XX_RB_MSAA_CONTROL_SAMPLE_MASK__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_RB_MSAA_CONTROL_SAMPLE_MASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_MSAA_CONTROL_SAMPLE_MASK__SHIFT) & A3XX_RB_MSAA_CONTROL_SAMPLE_MASK__MASK;\n}\n\n#define REG_A3XX_RB_ALPHA_REF\t\t\t\t\t0x000020c3\n#define A3XX_RB_ALPHA_REF_UINT__MASK\t\t\t\t0x0000ff00\n#define A3XX_RB_ALPHA_REF_UINT__SHIFT\t\t\t\t8\nstatic inline uint32_t A3XX_RB_ALPHA_REF_UINT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_ALPHA_REF_UINT__SHIFT) & A3XX_RB_ALPHA_REF_UINT__MASK;\n}\n#define A3XX_RB_ALPHA_REF_FLOAT__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_ALPHA_REF_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A3XX_RB_ALPHA_REF_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A3XX_RB_ALPHA_REF_FLOAT__SHIFT) & A3XX_RB_ALPHA_REF_FLOAT__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_RB_MRT(uint32_t i0) { return 0x000020c4 + 0x4*i0; }\n\nstatic inline uint32_t REG_A3XX_RB_MRT_CONTROL(uint32_t i0) { return 0x000020c4 + 0x4*i0; }\n#define A3XX_RB_MRT_CONTROL_READ_DEST_ENABLE\t\t\t0x00000008\n#define A3XX_RB_MRT_CONTROL_BLEND\t\t\t\t0x00000010\n#define A3XX_RB_MRT_CONTROL_BLEND2\t\t\t\t0x00000020\n#define A3XX_RB_MRT_CONTROL_ROP_CODE__MASK\t\t\t0x00000f00\n#define A3XX_RB_MRT_CONTROL_ROP_CODE__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_RB_MRT_CONTROL_ROP_CODE(enum a3xx_rop_code val)\n{\n\treturn ((val) << A3XX_RB_MRT_CONTROL_ROP_CODE__SHIFT) & A3XX_RB_MRT_CONTROL_ROP_CODE__MASK;\n}\n#define A3XX_RB_MRT_CONTROL_DITHER_MODE__MASK\t\t\t0x00003000\n#define A3XX_RB_MRT_CONTROL_DITHER_MODE__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_RB_MRT_CONTROL_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A3XX_RB_MRT_CONTROL_DITHER_MODE__SHIFT) & A3XX_RB_MRT_CONTROL_DITHER_MODE__MASK;\n}\n#define A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK\t\t0x0f000000\n#define A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT\t\t24\nstatic inline uint32_t A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__SHIFT) & A3XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_RB_MRT_BUF_INFO(uint32_t i0) { return 0x000020c5 + 0x4*i0; }\n#define A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK\t\t\t0x0000003f\n#define A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT(enum a3xx_color_fmt val)\n{\n\treturn ((val) << A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT__SHIFT) & A3XX_RB_MRT_BUF_INFO_COLOR_FORMAT__MASK;\n}\n#define A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK\t\t0x000000c0\n#define A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT\t\t6\nstatic inline uint32_t A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE(enum a3xx_tile_mode val)\n{\n\treturn ((val) << A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__SHIFT) & A3XX_RB_MRT_BUF_INFO_COLOR_TILE_MODE__MASK;\n}\n#define A3XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK\t\t\t0x00000c00\n#define A3XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT\t\t\t10\nstatic inline uint32_t A3XX_RB_MRT_BUF_INFO_COLOR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A3XX_RB_MRT_BUF_INFO_COLOR_SWAP__SHIFT) & A3XX_RB_MRT_BUF_INFO_COLOR_SWAP__MASK;\n}\n#define A3XX_RB_MRT_BUF_INFO_COLOR_SRGB\t\t\t\t0x00004000\n#define A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__MASK\t\t0xfffe0000\n#define A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__SHIFT\t\t17\nstatic inline uint32_t A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__SHIFT) & A3XX_RB_MRT_BUF_INFO_COLOR_BUF_PITCH__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_RB_MRT_BUF_BASE(uint32_t i0) { return 0x000020c6 + 0x4*i0; }\n#define A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE__MASK\t\t0xfffffff0\n#define A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE__SHIFT\t\t4\nstatic inline uint32_t A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE__SHIFT) & A3XX_RB_MRT_BUF_BASE_COLOR_BUF_BASE__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_RB_MRT_BLEND_CONTROL(uint32_t i0) { return 0x000020c7 + 0x4*i0; }\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK\t\t0x0000001f\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_RGB_SRC_FACTOR__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK\t0x000000e0\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT\t5\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_RGB_BLEND_OPCODE__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK\t\t0x00001f00\n#define A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT\t8\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_RGB_DEST_FACTOR__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK\t0x001f0000\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT\t16\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_ALPHA_SRC_FACTOR__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK\t0x00e00000\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT\t21\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE(enum a3xx_rb_blend_opcode val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_ALPHA_BLEND_OPCODE__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK\t0x1f000000\n#define A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT\t24\nstatic inline uint32_t A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR(enum adreno_rb_blend_factor val)\n{\n\treturn ((val) << A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__SHIFT) & A3XX_RB_MRT_BLEND_CONTROL_ALPHA_DEST_FACTOR__MASK;\n}\n#define A3XX_RB_MRT_BLEND_CONTROL_CLAMP_ENABLE\t\t\t0x20000000\n\n#define REG_A3XX_RB_BLEND_RED\t\t\t\t\t0x000020e4\n#define A3XX_RB_BLEND_RED_UINT__MASK\t\t\t\t0x000000ff\n#define A3XX_RB_BLEND_RED_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_BLEND_RED_UINT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_BLEND_RED_UINT__SHIFT) & A3XX_RB_BLEND_RED_UINT__MASK;\n}\n#define A3XX_RB_BLEND_RED_FLOAT__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_BLEND_RED_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A3XX_RB_BLEND_RED_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A3XX_RB_BLEND_RED_FLOAT__SHIFT) & A3XX_RB_BLEND_RED_FLOAT__MASK;\n}\n\n#define REG_A3XX_RB_BLEND_GREEN\t\t\t\t\t0x000020e5\n#define A3XX_RB_BLEND_GREEN_UINT__MASK\t\t\t\t0x000000ff\n#define A3XX_RB_BLEND_GREEN_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_BLEND_GREEN_UINT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_BLEND_GREEN_UINT__SHIFT) & A3XX_RB_BLEND_GREEN_UINT__MASK;\n}\n#define A3XX_RB_BLEND_GREEN_FLOAT__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_BLEND_GREEN_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_RB_BLEND_GREEN_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A3XX_RB_BLEND_GREEN_FLOAT__SHIFT) & A3XX_RB_BLEND_GREEN_FLOAT__MASK;\n}\n\n#define REG_A3XX_RB_BLEND_BLUE\t\t\t\t\t0x000020e6\n#define A3XX_RB_BLEND_BLUE_UINT__MASK\t\t\t\t0x000000ff\n#define A3XX_RB_BLEND_BLUE_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_BLEND_BLUE_UINT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_BLEND_BLUE_UINT__SHIFT) & A3XX_RB_BLEND_BLUE_UINT__MASK;\n}\n#define A3XX_RB_BLEND_BLUE_FLOAT__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_BLEND_BLUE_FLOAT__SHIFT\t\t\t\t16\nstatic inline uint32_t A3XX_RB_BLEND_BLUE_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A3XX_RB_BLEND_BLUE_FLOAT__SHIFT) & A3XX_RB_BLEND_BLUE_FLOAT__MASK;\n}\n\n#define REG_A3XX_RB_BLEND_ALPHA\t\t\t\t\t0x000020e7\n#define A3XX_RB_BLEND_ALPHA_UINT__MASK\t\t\t\t0x000000ff\n#define A3XX_RB_BLEND_ALPHA_UINT__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_BLEND_ALPHA_UINT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_BLEND_ALPHA_UINT__SHIFT) & A3XX_RB_BLEND_ALPHA_UINT__MASK;\n}\n#define A3XX_RB_BLEND_ALPHA_FLOAT__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_BLEND_ALPHA_FLOAT__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_RB_BLEND_ALPHA_FLOAT(float val)\n{\n\treturn ((_mesa_float_to_half(val)) << A3XX_RB_BLEND_ALPHA_FLOAT__SHIFT) & A3XX_RB_BLEND_ALPHA_FLOAT__MASK;\n}\n\n#define REG_A3XX_RB_CLEAR_COLOR_DW0\t\t\t\t0x000020e8\n\n#define REG_A3XX_RB_CLEAR_COLOR_DW1\t\t\t\t0x000020e9\n\n#define REG_A3XX_RB_CLEAR_COLOR_DW2\t\t\t\t0x000020ea\n\n#define REG_A3XX_RB_CLEAR_COLOR_DW3\t\t\t\t0x000020eb\n\n#define REG_A3XX_RB_COPY_CONTROL\t\t\t\t0x000020ec\n#define A3XX_RB_COPY_CONTROL_MSAA_RESOLVE__MASK\t\t\t0x00000003\n#define A3XX_RB_COPY_CONTROL_MSAA_RESOLVE__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_COPY_CONTROL_MSAA_RESOLVE(enum a3xx_msaa_samples val)\n{\n\treturn ((val) << A3XX_RB_COPY_CONTROL_MSAA_RESOLVE__SHIFT) & A3XX_RB_COPY_CONTROL_MSAA_RESOLVE__MASK;\n}\n#define A3XX_RB_COPY_CONTROL_DEPTHCLEAR\t\t\t\t0x00000008\n#define A3XX_RB_COPY_CONTROL_MODE__MASK\t\t\t\t0x00000070\n#define A3XX_RB_COPY_CONTROL_MODE__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_RB_COPY_CONTROL_MODE(enum adreno_rb_copy_control_mode val)\n{\n\treturn ((val) << A3XX_RB_COPY_CONTROL_MODE__SHIFT) & A3XX_RB_COPY_CONTROL_MODE__MASK;\n}\n#define A3XX_RB_COPY_CONTROL_MSAA_SRGB_DOWNSAMPLE\t\t0x00000080\n#define A3XX_RB_COPY_CONTROL_FASTCLEAR__MASK\t\t\t0x00000f00\n#define A3XX_RB_COPY_CONTROL_FASTCLEAR__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_RB_COPY_CONTROL_FASTCLEAR(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_COPY_CONTROL_FASTCLEAR__SHIFT) & A3XX_RB_COPY_CONTROL_FASTCLEAR__MASK;\n}\n#define A3XX_RB_COPY_CONTROL_DEPTH32_RESOLVE\t\t\t0x00001000\n#define A3XX_RB_COPY_CONTROL_GMEM_BASE__MASK\t\t\t0xffffc000\n#define A3XX_RB_COPY_CONTROL_GMEM_BASE__SHIFT\t\t\t14\nstatic inline uint32_t A3XX_RB_COPY_CONTROL_GMEM_BASE(uint32_t val)\n{\n\treturn ((val >> 14) << A3XX_RB_COPY_CONTROL_GMEM_BASE__SHIFT) & A3XX_RB_COPY_CONTROL_GMEM_BASE__MASK;\n}\n\n#define REG_A3XX_RB_COPY_DEST_BASE\t\t\t\t0x000020ed\n#define A3XX_RB_COPY_DEST_BASE_BASE__MASK\t\t\t0xfffffff0\n#define A3XX_RB_COPY_DEST_BASE_BASE__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_RB_COPY_DEST_BASE_BASE(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_RB_COPY_DEST_BASE_BASE__SHIFT) & A3XX_RB_COPY_DEST_BASE_BASE__MASK;\n}\n\n#define REG_A3XX_RB_COPY_DEST_PITCH\t\t\t\t0x000020ee\n#define A3XX_RB_COPY_DEST_PITCH_PITCH__MASK\t\t\t0xffffffff\n#define A3XX_RB_COPY_DEST_PITCH_PITCH__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_RB_COPY_DEST_PITCH_PITCH(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_RB_COPY_DEST_PITCH_PITCH__SHIFT) & A3XX_RB_COPY_DEST_PITCH_PITCH__MASK;\n}\n\n#define REG_A3XX_RB_COPY_DEST_INFO\t\t\t\t0x000020ef\n#define A3XX_RB_COPY_DEST_INFO_TILE__MASK\t\t\t0x00000003\n#define A3XX_RB_COPY_DEST_INFO_TILE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_TILE(enum a3xx_tile_mode val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_TILE__SHIFT) & A3XX_RB_COPY_DEST_INFO_TILE__MASK;\n}\n#define A3XX_RB_COPY_DEST_INFO_FORMAT__MASK\t\t\t0x000000fc\n#define A3XX_RB_COPY_DEST_INFO_FORMAT__SHIFT\t\t\t2\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_FORMAT(enum a3xx_color_fmt val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_FORMAT__SHIFT) & A3XX_RB_COPY_DEST_INFO_FORMAT__MASK;\n}\n#define A3XX_RB_COPY_DEST_INFO_SWAP__MASK\t\t\t0x00000300\n#define A3XX_RB_COPY_DEST_INFO_SWAP__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_SWAP__SHIFT) & A3XX_RB_COPY_DEST_INFO_SWAP__MASK;\n}\n#define A3XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK\t\t0x00000c00\n#define A3XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT\t\t10\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_DITHER_MODE(enum adreno_rb_dither_mode val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_DITHER_MODE__SHIFT) & A3XX_RB_COPY_DEST_INFO_DITHER_MODE__MASK;\n}\n#define A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__MASK\t\t0x0003c000\n#define A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__SHIFT\t\t14\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__SHIFT) & A3XX_RB_COPY_DEST_INFO_COMPONENT_ENABLE__MASK;\n}\n#define A3XX_RB_COPY_DEST_INFO_ENDIAN__MASK\t\t\t0x001c0000\n#define A3XX_RB_COPY_DEST_INFO_ENDIAN__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_RB_COPY_DEST_INFO_ENDIAN(enum adreno_rb_surface_endian val)\n{\n\treturn ((val) << A3XX_RB_COPY_DEST_INFO_ENDIAN__SHIFT) & A3XX_RB_COPY_DEST_INFO_ENDIAN__MASK;\n}\n\n#define REG_A3XX_RB_DEPTH_CONTROL\t\t\t\t0x00002100\n#define A3XX_RB_DEPTH_CONTROL_FRAG_WRITES_Z\t\t\t0x00000001\n#define A3XX_RB_DEPTH_CONTROL_Z_TEST_ENABLE\t\t\t0x00000002\n#define A3XX_RB_DEPTH_CONTROL_Z_WRITE_ENABLE\t\t\t0x00000004\n#define A3XX_RB_DEPTH_CONTROL_EARLY_Z_DISABLE\t\t\t0x00000008\n#define A3XX_RB_DEPTH_CONTROL_ZFUNC__MASK\t\t\t0x00000070\n#define A3XX_RB_DEPTH_CONTROL_ZFUNC__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_RB_DEPTH_CONTROL_ZFUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A3XX_RB_DEPTH_CONTROL_ZFUNC__SHIFT) & A3XX_RB_DEPTH_CONTROL_ZFUNC__MASK;\n}\n#define A3XX_RB_DEPTH_CONTROL_Z_CLAMP_ENABLE\t\t\t0x00000080\n#define A3XX_RB_DEPTH_CONTROL_Z_READ_ENABLE\t\t\t0x80000000\n\n#define REG_A3XX_RB_DEPTH_CLEAR\t\t\t\t\t0x00002101\n\n#define REG_A3XX_RB_DEPTH_INFO\t\t\t\t\t0x00002102\n#define A3XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK\t\t\t0x00000003\n#define A3XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_RB_DEPTH_INFO_DEPTH_FORMAT(enum adreno_rb_depth_format val)\n{\n\treturn ((val) << A3XX_RB_DEPTH_INFO_DEPTH_FORMAT__SHIFT) & A3XX_RB_DEPTH_INFO_DEPTH_FORMAT__MASK;\n}\n#define A3XX_RB_DEPTH_INFO_DEPTH_BASE__MASK\t\t\t0xfffff800\n#define A3XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT\t\t\t11\nstatic inline uint32_t A3XX_RB_DEPTH_INFO_DEPTH_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A3XX_RB_DEPTH_INFO_DEPTH_BASE__SHIFT) & A3XX_RB_DEPTH_INFO_DEPTH_BASE__MASK;\n}\n\n#define REG_A3XX_RB_DEPTH_PITCH\t\t\t\t\t0x00002103\n#define A3XX_RB_DEPTH_PITCH__MASK\t\t\t\t0xffffffff\n#define A3XX_RB_DEPTH_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_DEPTH_PITCH(uint32_t val)\n{\n\treturn ((val >> 3) << A3XX_RB_DEPTH_PITCH__SHIFT) & A3XX_RB_DEPTH_PITCH__MASK;\n}\n\n#define REG_A3XX_RB_STENCIL_CONTROL\t\t\t\t0x00002104\n#define A3XX_RB_STENCIL_CONTROL_STENCIL_ENABLE\t\t\t0x00000001\n#define A3XX_RB_STENCIL_CONTROL_STENCIL_ENABLE_BF\t\t0x00000002\n#define A3XX_RB_STENCIL_CONTROL_STENCIL_READ\t\t\t0x00000004\n#define A3XX_RB_STENCIL_CONTROL_FUNC__MASK\t\t\t0x00000700\n#define A3XX_RB_STENCIL_CONTROL_FUNC__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_FUNC__SHIFT) & A3XX_RB_STENCIL_CONTROL_FUNC__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_FAIL__MASK\t\t\t0x00003800\n#define A3XX_RB_STENCIL_CONTROL_FAIL__SHIFT\t\t\t11\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_FAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_FAIL__SHIFT) & A3XX_RB_STENCIL_CONTROL_FAIL__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_ZPASS__MASK\t\t\t0x0001c000\n#define A3XX_RB_STENCIL_CONTROL_ZPASS__SHIFT\t\t\t14\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_ZPASS(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_ZPASS__SHIFT) & A3XX_RB_STENCIL_CONTROL_ZPASS__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_ZFAIL__MASK\t\t\t0x000e0000\n#define A3XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT\t\t\t17\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_ZFAIL(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_ZFAIL__SHIFT) & A3XX_RB_STENCIL_CONTROL_ZFAIL__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_FUNC_BF__MASK\t\t\t0x00700000\n#define A3XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_FUNC_BF(enum adreno_compare_func val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_FUNC_BF__SHIFT) & A3XX_RB_STENCIL_CONTROL_FUNC_BF__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_FAIL_BF__MASK\t\t\t0x03800000\n#define A3XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT\t\t\t23\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_FAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_FAIL_BF__SHIFT) & A3XX_RB_STENCIL_CONTROL_FAIL_BF__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK\t\t\t0x1c000000\n#define A3XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT\t\t\t26\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_ZPASS_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_ZPASS_BF__SHIFT) & A3XX_RB_STENCIL_CONTROL_ZPASS_BF__MASK;\n}\n#define A3XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK\t\t\t0xe0000000\n#define A3XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT\t\t\t29\nstatic inline uint32_t A3XX_RB_STENCIL_CONTROL_ZFAIL_BF(enum adreno_stencil_op val)\n{\n\treturn ((val) << A3XX_RB_STENCIL_CONTROL_ZFAIL_BF__SHIFT) & A3XX_RB_STENCIL_CONTROL_ZFAIL_BF__MASK;\n}\n\n#define REG_A3XX_RB_STENCIL_CLEAR\t\t\t\t0x00002105\n\n#define REG_A3XX_RB_STENCIL_INFO\t\t\t\t0x00002106\n#define A3XX_RB_STENCIL_INFO_STENCIL_BASE__MASK\t\t\t0xfffff800\n#define A3XX_RB_STENCIL_INFO_STENCIL_BASE__SHIFT\t\t11\nstatic inline uint32_t A3XX_RB_STENCIL_INFO_STENCIL_BASE(uint32_t val)\n{\n\treturn ((val >> 12) << A3XX_RB_STENCIL_INFO_STENCIL_BASE__SHIFT) & A3XX_RB_STENCIL_INFO_STENCIL_BASE__MASK;\n}\n\n#define REG_A3XX_RB_STENCIL_PITCH\t\t\t\t0x00002107\n#define A3XX_RB_STENCIL_PITCH__MASK\t\t\t\t0xffffffff\n#define A3XX_RB_STENCIL_PITCH__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_STENCIL_PITCH(uint32_t val)\n{\n\treturn ((val >> 3) << A3XX_RB_STENCIL_PITCH__SHIFT) & A3XX_RB_STENCIL_PITCH__MASK;\n}\n\n#define REG_A3XX_RB_STENCILREFMASK\t\t\t\t0x00002108\n#define A3XX_RB_STENCILREFMASK_STENCILREF__MASK\t\t\t0x000000ff\n#define A3XX_RB_STENCILREFMASK_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_STENCILREF__SHIFT) & A3XX_RB_STENCILREFMASK_STENCILREF__MASK;\n}\n#define A3XX_RB_STENCILREFMASK_STENCILMASK__MASK\t\t0x0000ff00\n#define A3XX_RB_STENCILREFMASK_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_STENCILMASK__SHIFT) & A3XX_RB_STENCILREFMASK_STENCILMASK__MASK;\n}\n#define A3XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK\t\t0x00ff0000\n#define A3XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT\t\t16\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_STENCILWRITEMASK__SHIFT) & A3XX_RB_STENCILREFMASK_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A3XX_RB_STENCILREFMASK_BF\t\t\t\t0x00002109\n#define A3XX_RB_STENCILREFMASK_BF_STENCILREF__MASK\t\t0x000000ff\n#define A3XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_BF_STENCILREF(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_BF_STENCILREF__SHIFT) & A3XX_RB_STENCILREFMASK_BF_STENCILREF__MASK;\n}\n#define A3XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK\t\t0x0000ff00\n#define A3XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT\t\t8\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_BF_STENCILMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_BF_STENCILMASK__SHIFT) & A3XX_RB_STENCILREFMASK_BF_STENCILMASK__MASK;\n}\n#define A3XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK\t0x00ff0000\n#define A3XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT\t16\nstatic inline uint32_t A3XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__SHIFT) & A3XX_RB_STENCILREFMASK_BF_STENCILWRITEMASK__MASK;\n}\n\n#define REG_A3XX_RB_LRZ_VSC_CONTROL\t\t\t\t0x0000210c\n#define A3XX_RB_LRZ_VSC_CONTROL_BINNING_ENABLE\t\t\t0x00000002\n\n#define REG_A3XX_RB_WINDOW_OFFSET\t\t\t\t0x0000210e\n#define A3XX_RB_WINDOW_OFFSET_X__MASK\t\t\t\t0x0000ffff\n#define A3XX_RB_WINDOW_OFFSET_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_RB_WINDOW_OFFSET_X(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_WINDOW_OFFSET_X__SHIFT) & A3XX_RB_WINDOW_OFFSET_X__MASK;\n}\n#define A3XX_RB_WINDOW_OFFSET_Y__MASK\t\t\t\t0xffff0000\n#define A3XX_RB_WINDOW_OFFSET_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t A3XX_RB_WINDOW_OFFSET_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_WINDOW_OFFSET_Y__SHIFT) & A3XX_RB_WINDOW_OFFSET_Y__MASK;\n}\n\n#define REG_A3XX_RB_SAMPLE_COUNT_CONTROL\t\t\t0x00002110\n#define A3XX_RB_SAMPLE_COUNT_CONTROL_RESET\t\t\t0x00000001\n#define A3XX_RB_SAMPLE_COUNT_CONTROL_COPY\t\t\t0x00000002\n\n#define REG_A3XX_RB_SAMPLE_COUNT_ADDR\t\t\t\t0x00002111\n\n#define REG_A3XX_RB_Z_CLAMP_MIN\t\t\t\t\t0x00002114\n\n#define REG_A3XX_RB_Z_CLAMP_MAX\t\t\t\t\t0x00002115\n\n#define REG_A3XX_VGT_BIN_BASE\t\t\t\t\t0x000021e1\n\n#define REG_A3XX_VGT_BIN_SIZE\t\t\t\t\t0x000021e2\n\n#define REG_A3XX_PC_VSTREAM_CONTROL\t\t\t\t0x000021e4\n#define A3XX_PC_VSTREAM_CONTROL_SIZE__MASK\t\t\t0x003f0000\n#define A3XX_PC_VSTREAM_CONTROL_SIZE__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_PC_VSTREAM_CONTROL_SIZE(uint32_t val)\n{\n\treturn ((val) << A3XX_PC_VSTREAM_CONTROL_SIZE__SHIFT) & A3XX_PC_VSTREAM_CONTROL_SIZE__MASK;\n}\n#define A3XX_PC_VSTREAM_CONTROL_N__MASK\t\t\t\t0x07c00000\n#define A3XX_PC_VSTREAM_CONTROL_N__SHIFT\t\t\t22\nstatic inline uint32_t A3XX_PC_VSTREAM_CONTROL_N(uint32_t val)\n{\n\treturn ((val) << A3XX_PC_VSTREAM_CONTROL_N__SHIFT) & A3XX_PC_VSTREAM_CONTROL_N__MASK;\n}\n\n#define REG_A3XX_PC_VERTEX_REUSE_BLOCK_CNTL\t\t\t0x000021ea\n\n#define REG_A3XX_PC_PRIM_VTX_CNTL\t\t\t\t0x000021ec\n#define A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC__MASK\t\t0x0000001f\n#define A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC__SHIFT\t\t0\nstatic inline uint32_t A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC(uint32_t val)\n{\n\treturn ((val) << A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC__SHIFT) & A3XX_PC_PRIM_VTX_CNTL_STRIDE_IN_VPC__MASK;\n}\n#define A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE__MASK\t0x000000e0\n#define A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE__SHIFT\t5\nstatic inline uint32_t A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE__SHIFT) & A3XX_PC_PRIM_VTX_CNTL_POLYMODE_FRONT_PTYPE__MASK;\n}\n#define A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE__MASK\t\t0x00000700\n#define A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE__SHIFT\t8\nstatic inline uint32_t A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE(enum adreno_pa_su_sc_draw val)\n{\n\treturn ((val) << A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE__SHIFT) & A3XX_PC_PRIM_VTX_CNTL_POLYMODE_BACK_PTYPE__MASK;\n}\n#define A3XX_PC_PRIM_VTX_CNTL_POLYMODE_ENABLE\t\t\t0x00001000\n#define A3XX_PC_PRIM_VTX_CNTL_PRIMITIVE_RESTART\t\t\t0x00100000\n#define A3XX_PC_PRIM_VTX_CNTL_PROVOKING_VTX_LAST\t\t0x02000000\n#define A3XX_PC_PRIM_VTX_CNTL_PSIZE\t\t\t\t0x04000000\n\n#define REG_A3XX_PC_RESTART_INDEX\t\t\t\t0x000021ed\n\n#define REG_A3XX_HLSQ_CONTROL_0_REG\t\t\t\t0x00002200\n#define A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK\t\t0x00000030\n#define A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT\t\t4\nstatic inline uint32_t A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__SHIFT) & A3XX_HLSQ_CONTROL_0_REG_FSTHREADSIZE__MASK;\n}\n#define A3XX_HLSQ_CONTROL_0_REG_FSSUPERTHREADENABLE\t\t0x00000040\n#define A3XX_HLSQ_CONTROL_0_REG_COMPUTEMODE\t\t\t0x00000100\n#define A3XX_HLSQ_CONTROL_0_REG_SPSHADERRESTART\t\t\t0x00000200\n#define A3XX_HLSQ_CONTROL_0_REG_RESERVED2\t\t\t0x00000400\n#define A3XX_HLSQ_CONTROL_0_REG_CYCLETIMEOUTLIMITVPC__MASK\t0x00fff000\n#define A3XX_HLSQ_CONTROL_0_REG_CYCLETIMEOUTLIMITVPC__SHIFT\t12\nstatic inline uint32_t A3XX_HLSQ_CONTROL_0_REG_CYCLETIMEOUTLIMITVPC(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_0_REG_CYCLETIMEOUTLIMITVPC__SHIFT) & A3XX_HLSQ_CONTROL_0_REG_CYCLETIMEOUTLIMITVPC__MASK;\n}\n#define A3XX_HLSQ_CONTROL_0_REG_FSONLYTEX\t\t\t0x02000000\n#define A3XX_HLSQ_CONTROL_0_REG_CHUNKDISABLE\t\t\t0x04000000\n#define A3XX_HLSQ_CONTROL_0_REG_CONSTMODE__MASK\t\t\t0x08000000\n#define A3XX_HLSQ_CONTROL_0_REG_CONSTMODE__SHIFT\t\t27\nstatic inline uint32_t A3XX_HLSQ_CONTROL_0_REG_CONSTMODE(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_0_REG_CONSTMODE__SHIFT) & A3XX_HLSQ_CONTROL_0_REG_CONSTMODE__MASK;\n}\n#define A3XX_HLSQ_CONTROL_0_REG_LAZYUPDATEDISABLE\t\t0x10000000\n#define A3XX_HLSQ_CONTROL_0_REG_SPCONSTFULLUPDATE\t\t0x20000000\n#define A3XX_HLSQ_CONTROL_0_REG_TPFULLUPDATE\t\t\t0x40000000\n#define A3XX_HLSQ_CONTROL_0_REG_SINGLECONTEXT\t\t\t0x80000000\n\n#define REG_A3XX_HLSQ_CONTROL_1_REG\t\t\t\t0x00002201\n#define A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__MASK\t\t0x000000c0\n#define A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__SHIFT\t\t6\nstatic inline uint32_t A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__SHIFT) & A3XX_HLSQ_CONTROL_1_REG_VSTHREADSIZE__MASK;\n}\n#define A3XX_HLSQ_CONTROL_1_REG_VSSUPERTHREADENABLE\t\t0x00000100\n#define A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDXYREGID__MASK\t\t0x00ff0000\n#define A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDXYREGID__SHIFT\t\t16\nstatic inline uint32_t A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDXYREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDXYREGID__SHIFT) & A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDXYREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDZWREGID__MASK\t\t0xff000000\n#define A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDZWREGID__SHIFT\t\t24\nstatic inline uint32_t A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDZWREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDZWREGID__SHIFT) & A3XX_HLSQ_CONTROL_1_REG_FRAGCOORDZWREGID__MASK;\n}\n\n#define REG_A3XX_HLSQ_CONTROL_2_REG\t\t\t\t0x00002202\n#define A3XX_HLSQ_CONTROL_2_REG_FACENESSREGID__MASK\t\t0x000003fc\n#define A3XX_HLSQ_CONTROL_2_REG_FACENESSREGID__SHIFT\t\t2\nstatic inline uint32_t A3XX_HLSQ_CONTROL_2_REG_FACENESSREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_2_REG_FACENESSREGID__SHIFT) & A3XX_HLSQ_CONTROL_2_REG_FACENESSREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_2_REG_COVVALUEREGID__MASK\t\t0x03fc0000\n#define A3XX_HLSQ_CONTROL_2_REG_COVVALUEREGID__SHIFT\t\t18\nstatic inline uint32_t A3XX_HLSQ_CONTROL_2_REG_COVVALUEREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_2_REG_COVVALUEREGID__SHIFT) & A3XX_HLSQ_CONTROL_2_REG_COVVALUEREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__MASK\t0xfc000000\n#define A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__SHIFT\t26\nstatic inline uint32_t A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__SHIFT) & A3XX_HLSQ_CONTROL_2_REG_PRIMALLOCTHRESHOLD__MASK;\n}\n\n#define REG_A3XX_HLSQ_CONTROL_3_REG\t\t\t\t0x00002203\n#define A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTERREGID__MASK\t0x000000ff\n#define A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTERREGID__SHIFT\t0\nstatic inline uint32_t A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTERREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTERREGID__SHIFT) & A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTERREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTERREGID__MASK\t0x0000ff00\n#define A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTERREGID__SHIFT\t8\nstatic inline uint32_t A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTERREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTERREGID__SHIFT) & A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTERREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTROIDREGID__MASK\t0x00ff0000\n#define A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTROIDREGID__SHIFT\t16\nstatic inline uint32_t A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTROIDREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTROIDREGID__SHIFT) & A3XX_HLSQ_CONTROL_3_REG_IJPERSPCENTROIDREGID__MASK;\n}\n#define A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTROIDREGID__MASK\t0xff000000\n#define A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTROIDREGID__SHIFT\t24\nstatic inline uint32_t A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTROIDREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTROIDREGID__SHIFT) & A3XX_HLSQ_CONTROL_3_REG_IJNONPERSPCENTROIDREGID__MASK;\n}\n\n#define REG_A3XX_HLSQ_VS_CONTROL_REG\t\t\t\t0x00002204\n#define A3XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000003ff\n#define A3XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A3XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__SHIFT) & A3XX_HLSQ_VS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A3XX_HLSQ_VS_CONTROL_REG_CONSTSTARTOFFSET__MASK\t\t0x001ff000\n#define A3XX_HLSQ_VS_CONTROL_REG_CONSTSTARTOFFSET__SHIFT\t12\nstatic inline uint32_t A3XX_HLSQ_VS_CONTROL_REG_CONSTSTARTOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_VS_CONTROL_REG_CONSTSTARTOFFSET__SHIFT) & A3XX_HLSQ_VS_CONTROL_REG_CONSTSTARTOFFSET__MASK;\n}\n#define A3XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A3XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A3XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__SHIFT) & A3XX_HLSQ_VS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A3XX_HLSQ_FS_CONTROL_REG\t\t\t\t0x00002205\n#define A3XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__MASK\t\t0x000003ff\n#define A3XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__SHIFT\t\t0\nstatic inline uint32_t A3XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__SHIFT) & A3XX_HLSQ_FS_CONTROL_REG_CONSTLENGTH__MASK;\n}\n#define A3XX_HLSQ_FS_CONTROL_REG_CONSTSTARTOFFSET__MASK\t\t0x001ff000\n#define A3XX_HLSQ_FS_CONTROL_REG_CONSTSTARTOFFSET__SHIFT\t12\nstatic inline uint32_t A3XX_HLSQ_FS_CONTROL_REG_CONSTSTARTOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_FS_CONTROL_REG_CONSTSTARTOFFSET__SHIFT) & A3XX_HLSQ_FS_CONTROL_REG_CONSTSTARTOFFSET__MASK;\n}\n#define A3XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__MASK\t\t0xff000000\n#define A3XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__SHIFT\t\t24\nstatic inline uint32_t A3XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__SHIFT) & A3XX_HLSQ_FS_CONTROL_REG_INSTRLENGTH__MASK;\n}\n\n#define REG_A3XX_HLSQ_CONST_VSPRESV_RANGE_REG\t\t\t0x00002206\n#define A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY__MASK\t0x000001ff\n#define A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY__SHIFT\t0\nstatic inline uint32_t A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY__SHIFT) & A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_STARTENTRY__MASK;\n}\n#define A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY__MASK\t0x01ff0000\n#define A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY__SHIFT\t16\nstatic inline uint32_t A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY__SHIFT) & A3XX_HLSQ_CONST_VSPRESV_RANGE_REG_ENDENTRY__MASK;\n}\n\n#define REG_A3XX_HLSQ_CONST_FSPRESV_RANGE_REG\t\t\t0x00002207\n#define A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY__MASK\t0x000001ff\n#define A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY__SHIFT\t0\nstatic inline uint32_t A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY__SHIFT) & A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_STARTENTRY__MASK;\n}\n#define A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY__MASK\t0x01ff0000\n#define A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY__SHIFT\t16\nstatic inline uint32_t A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY__SHIFT) & A3XX_HLSQ_CONST_FSPRESV_RANGE_REG_ENDENTRY__MASK;\n}\n\n#define REG_A3XX_HLSQ_CL_NDRANGE_0_REG\t\t\t\t0x0000220a\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_WORKDIM__MASK\t\t0x00000003\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_WORKDIM__SHIFT\t\t0\nstatic inline uint32_t A3XX_HLSQ_CL_NDRANGE_0_REG_WORKDIM(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CL_NDRANGE_0_REG_WORKDIM__SHIFT) & A3XX_HLSQ_CL_NDRANGE_0_REG_WORKDIM__MASK;\n}\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE0__MASK\t\t0x00000ffc\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE0__SHIFT\t\t2\nstatic inline uint32_t A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE0(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE0__SHIFT) & A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE0__MASK;\n}\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE1__MASK\t\t0x003ff000\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE1__SHIFT\t\t12\nstatic inline uint32_t A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE1(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE1__SHIFT) & A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE1__MASK;\n}\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE2__MASK\t\t0xffc00000\n#define A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE2__SHIFT\t\t22\nstatic inline uint32_t A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE2(uint32_t val)\n{\n\treturn ((val) << A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE2__SHIFT) & A3XX_HLSQ_CL_NDRANGE_0_REG_LOCALSIZE2__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_HLSQ_CL_GLOBAL_WORK(uint32_t i0) { return 0x0000220b + 0x2*i0; }\n\nstatic inline uint32_t REG_A3XX_HLSQ_CL_GLOBAL_WORK_SIZE(uint32_t i0) { return 0x0000220b + 0x2*i0; }\n\nstatic inline uint32_t REG_A3XX_HLSQ_CL_GLOBAL_WORK_OFFSET(uint32_t i0) { return 0x0000220c + 0x2*i0; }\n\n#define REG_A3XX_HLSQ_CL_CONTROL_0_REG\t\t\t\t0x00002211\n\n#define REG_A3XX_HLSQ_CL_CONTROL_1_REG\t\t\t\t0x00002212\n\n#define REG_A3XX_HLSQ_CL_KERNEL_CONST_REG\t\t\t0x00002214\n\nstatic inline uint32_t REG_A3XX_HLSQ_CL_KERNEL_GROUP(uint32_t i0) { return 0x00002215 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_HLSQ_CL_KERNEL_GROUP_RATIO(uint32_t i0) { return 0x00002215 + 0x1*i0; }\n\n#define REG_A3XX_HLSQ_CL_KERNEL_GROUP_Y_REG\t\t\t0x00002216\n\n#define REG_A3XX_HLSQ_CL_KERNEL_GROUP_Z_REG\t\t\t0x00002217\n\n#define REG_A3XX_HLSQ_CL_WG_OFFSET_REG\t\t\t\t0x0000221a\n\n#define REG_A3XX_VFD_CONTROL_0\t\t\t\t\t0x00002240\n#define A3XX_VFD_CONTROL_0_TOTALATTRTOVS__MASK\t\t\t0x0003ffff\n#define A3XX_VFD_CONTROL_0_TOTALATTRTOVS__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VFD_CONTROL_0_TOTALATTRTOVS(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_0_TOTALATTRTOVS__SHIFT) & A3XX_VFD_CONTROL_0_TOTALATTRTOVS__MASK;\n}\n#define A3XX_VFD_CONTROL_0_PACKETSIZE__MASK\t\t\t0x003c0000\n#define A3XX_VFD_CONTROL_0_PACKETSIZE__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_VFD_CONTROL_0_PACKETSIZE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_0_PACKETSIZE__SHIFT) & A3XX_VFD_CONTROL_0_PACKETSIZE__MASK;\n}\n#define A3XX_VFD_CONTROL_0_STRMDECINSTRCNT__MASK\t\t0x07c00000\n#define A3XX_VFD_CONTROL_0_STRMDECINSTRCNT__SHIFT\t\t22\nstatic inline uint32_t A3XX_VFD_CONTROL_0_STRMDECINSTRCNT(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_0_STRMDECINSTRCNT__SHIFT) & A3XX_VFD_CONTROL_0_STRMDECINSTRCNT__MASK;\n}\n#define A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__MASK\t\t0xf8000000\n#define A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__SHIFT\t\t27\nstatic inline uint32_t A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__SHIFT) & A3XX_VFD_CONTROL_0_STRMFETCHINSTRCNT__MASK;\n}\n\n#define REG_A3XX_VFD_CONTROL_1\t\t\t\t\t0x00002241\n#define A3XX_VFD_CONTROL_1_MAXSTORAGE__MASK\t\t\t0x0000000f\n#define A3XX_VFD_CONTROL_1_MAXSTORAGE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VFD_CONTROL_1_MAXSTORAGE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_1_MAXSTORAGE__SHIFT) & A3XX_VFD_CONTROL_1_MAXSTORAGE__MASK;\n}\n#define A3XX_VFD_CONTROL_1_MAXTHRESHOLD__MASK\t\t\t0x000000f0\n#define A3XX_VFD_CONTROL_1_MAXTHRESHOLD__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_VFD_CONTROL_1_MAXTHRESHOLD(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_1_MAXTHRESHOLD__SHIFT) & A3XX_VFD_CONTROL_1_MAXTHRESHOLD__MASK;\n}\n#define A3XX_VFD_CONTROL_1_MINTHRESHOLD__MASK\t\t\t0x00000f00\n#define A3XX_VFD_CONTROL_1_MINTHRESHOLD__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_VFD_CONTROL_1_MINTHRESHOLD(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_1_MINTHRESHOLD__SHIFT) & A3XX_VFD_CONTROL_1_MINTHRESHOLD__MASK;\n}\n#define A3XX_VFD_CONTROL_1_REGID4VTX__MASK\t\t\t0x00ff0000\n#define A3XX_VFD_CONTROL_1_REGID4VTX__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_VFD_CONTROL_1_REGID4VTX(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_1_REGID4VTX__SHIFT) & A3XX_VFD_CONTROL_1_REGID4VTX__MASK;\n}\n#define A3XX_VFD_CONTROL_1_REGID4INST__MASK\t\t\t0xff000000\n#define A3XX_VFD_CONTROL_1_REGID4INST__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_VFD_CONTROL_1_REGID4INST(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_CONTROL_1_REGID4INST__SHIFT) & A3XX_VFD_CONTROL_1_REGID4INST__MASK;\n}\n\n#define REG_A3XX_VFD_INDEX_MIN\t\t\t\t\t0x00002242\n\n#define REG_A3XX_VFD_INDEX_MAX\t\t\t\t\t0x00002243\n\n#define REG_A3XX_VFD_INSTANCEID_OFFSET\t\t\t\t0x00002244\n\n#define REG_A3XX_VFD_INDEX_OFFSET\t\t\t\t0x00002245\n\nstatic inline uint32_t REG_A3XX_VFD_FETCH(uint32_t i0) { return 0x00002246 + 0x2*i0; }\n\nstatic inline uint32_t REG_A3XX_VFD_FETCH_INSTR_0(uint32_t i0) { return 0x00002246 + 0x2*i0; }\n#define A3XX_VFD_FETCH_INSTR_0_FETCHSIZE__MASK\t\t\t0x0000007f\n#define A3XX_VFD_FETCH_INSTR_0_FETCHSIZE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VFD_FETCH_INSTR_0_FETCHSIZE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_FETCH_INSTR_0_FETCHSIZE__SHIFT) & A3XX_VFD_FETCH_INSTR_0_FETCHSIZE__MASK;\n}\n#define A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE__MASK\t\t\t0x0000ff80\n#define A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE__SHIFT\t\t\t7\nstatic inline uint32_t A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE__SHIFT) & A3XX_VFD_FETCH_INSTR_0_BUFSTRIDE__MASK;\n}\n#define A3XX_VFD_FETCH_INSTR_0_INSTANCED\t\t\t0x00010000\n#define A3XX_VFD_FETCH_INSTR_0_SWITCHNEXT\t\t\t0x00020000\n#define A3XX_VFD_FETCH_INSTR_0_INDEXCODE__MASK\t\t\t0x00fc0000\n#define A3XX_VFD_FETCH_INSTR_0_INDEXCODE__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_VFD_FETCH_INSTR_0_INDEXCODE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_FETCH_INSTR_0_INDEXCODE__SHIFT) & A3XX_VFD_FETCH_INSTR_0_INDEXCODE__MASK;\n}\n#define A3XX_VFD_FETCH_INSTR_0_STEPRATE__MASK\t\t\t0xff000000\n#define A3XX_VFD_FETCH_INSTR_0_STEPRATE__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_VFD_FETCH_INSTR_0_STEPRATE(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_FETCH_INSTR_0_STEPRATE__SHIFT) & A3XX_VFD_FETCH_INSTR_0_STEPRATE__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_VFD_FETCH_INSTR_1(uint32_t i0) { return 0x00002247 + 0x2*i0; }\n\nstatic inline uint32_t REG_A3XX_VFD_DECODE(uint32_t i0) { return 0x00002266 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_VFD_DECODE_INSTR(uint32_t i0) { return 0x00002266 + 0x1*i0; }\n#define A3XX_VFD_DECODE_INSTR_WRITEMASK__MASK\t\t\t0x0000000f\n#define A3XX_VFD_DECODE_INSTR_WRITEMASK__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VFD_DECODE_INSTR_WRITEMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_DECODE_INSTR_WRITEMASK__SHIFT) & A3XX_VFD_DECODE_INSTR_WRITEMASK__MASK;\n}\n#define A3XX_VFD_DECODE_INSTR_CONSTFILL\t\t\t\t0x00000010\n#define A3XX_VFD_DECODE_INSTR_FORMAT__MASK\t\t\t0x00000fc0\n#define A3XX_VFD_DECODE_INSTR_FORMAT__SHIFT\t\t\t6\nstatic inline uint32_t A3XX_VFD_DECODE_INSTR_FORMAT(enum a3xx_vtx_fmt val)\n{\n\treturn ((val) << A3XX_VFD_DECODE_INSTR_FORMAT__SHIFT) & A3XX_VFD_DECODE_INSTR_FORMAT__MASK;\n}\n#define A3XX_VFD_DECODE_INSTR_REGID__MASK\t\t\t0x000ff000\n#define A3XX_VFD_DECODE_INSTR_REGID__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_VFD_DECODE_INSTR_REGID(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_DECODE_INSTR_REGID__SHIFT) & A3XX_VFD_DECODE_INSTR_REGID__MASK;\n}\n#define A3XX_VFD_DECODE_INSTR_INT\t\t\t\t0x00100000\n#define A3XX_VFD_DECODE_INSTR_SWAP__MASK\t\t\t0x00c00000\n#define A3XX_VFD_DECODE_INSTR_SWAP__SHIFT\t\t\t22\nstatic inline uint32_t A3XX_VFD_DECODE_INSTR_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A3XX_VFD_DECODE_INSTR_SWAP__SHIFT) & A3XX_VFD_DECODE_INSTR_SWAP__MASK;\n}\n#define A3XX_VFD_DECODE_INSTR_SHIFTCNT__MASK\t\t\t0x1f000000\n#define A3XX_VFD_DECODE_INSTR_SHIFTCNT__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_VFD_DECODE_INSTR_SHIFTCNT(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_DECODE_INSTR_SHIFTCNT__SHIFT) & A3XX_VFD_DECODE_INSTR_SHIFTCNT__MASK;\n}\n#define A3XX_VFD_DECODE_INSTR_LASTCOMPVALID\t\t\t0x20000000\n#define A3XX_VFD_DECODE_INSTR_SWITCHNEXT\t\t\t0x40000000\n\n#define REG_A3XX_VFD_VS_THREADING_THRESHOLD\t\t\t0x0000227e\n#define A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD__MASK\t0x0000000f\n#define A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD__SHIFT\t0\nstatic inline uint32_t A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD__SHIFT) & A3XX_VFD_VS_THREADING_THRESHOLD_REGID_THRESHOLD__MASK;\n}\n#define A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT__MASK\t0x0000ff00\n#define A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT__SHIFT\t8\nstatic inline uint32_t A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT(uint32_t val)\n{\n\treturn ((val) << A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT__SHIFT) & A3XX_VFD_VS_THREADING_THRESHOLD_REGID_VTXCNT__MASK;\n}\n\n#define REG_A3XX_VPC_ATTR\t\t\t\t\t0x00002280\n#define A3XX_VPC_ATTR_TOTALATTR__MASK\t\t\t\t0x000001ff\n#define A3XX_VPC_ATTR_TOTALATTR__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_VPC_ATTR_TOTALATTR(uint32_t val)\n{\n\treturn ((val) << A3XX_VPC_ATTR_TOTALATTR__SHIFT) & A3XX_VPC_ATTR_TOTALATTR__MASK;\n}\n#define A3XX_VPC_ATTR_PSIZE\t\t\t\t\t0x00000200\n#define A3XX_VPC_ATTR_THRDASSIGN__MASK\t\t\t\t0x0ffff000\n#define A3XX_VPC_ATTR_THRDASSIGN__SHIFT\t\t\t\t12\nstatic inline uint32_t A3XX_VPC_ATTR_THRDASSIGN(uint32_t val)\n{\n\treturn ((val) << A3XX_VPC_ATTR_THRDASSIGN__SHIFT) & A3XX_VPC_ATTR_THRDASSIGN__MASK;\n}\n#define A3XX_VPC_ATTR_LMSIZE__MASK\t\t\t\t0xf0000000\n#define A3XX_VPC_ATTR_LMSIZE__SHIFT\t\t\t\t28\nstatic inline uint32_t A3XX_VPC_ATTR_LMSIZE(uint32_t val)\n{\n\treturn ((val) << A3XX_VPC_ATTR_LMSIZE__SHIFT) & A3XX_VPC_ATTR_LMSIZE__MASK;\n}\n\n#define REG_A3XX_VPC_PACK\t\t\t\t\t0x00002281\n#define A3XX_VPC_PACK_NUMFPNONPOSVAR__MASK\t\t\t0x0000ff00\n#define A3XX_VPC_PACK_NUMFPNONPOSVAR__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_VPC_PACK_NUMFPNONPOSVAR(uint32_t val)\n{\n\treturn ((val) << A3XX_VPC_PACK_NUMFPNONPOSVAR__SHIFT) & A3XX_VPC_PACK_NUMFPNONPOSVAR__MASK;\n}\n#define A3XX_VPC_PACK_NUMNONPOSVSVAR__MASK\t\t\t0x00ff0000\n#define A3XX_VPC_PACK_NUMNONPOSVSVAR__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_VPC_PACK_NUMNONPOSVSVAR(uint32_t val)\n{\n\treturn ((val) << A3XX_VPC_PACK_NUMNONPOSVSVAR__SHIFT) & A3XX_VPC_PACK_NUMNONPOSVSVAR__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_VPC_VARYING_INTERP(uint32_t i0) { return 0x00002282 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_VPC_VARYING_INTERP_MODE(uint32_t i0) { return 0x00002282 + 0x1*i0; }\n#define A3XX_VPC_VARYING_INTERP_MODE_C0__MASK\t\t\t0x00000003\n#define A3XX_VPC_VARYING_INTERP_MODE_C0__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C0(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C0__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C0__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C1__MASK\t\t\t0x0000000c\n#define A3XX_VPC_VARYING_INTERP_MODE_C1__SHIFT\t\t\t2\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C1(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C1__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C1__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C2__MASK\t\t\t0x00000030\n#define A3XX_VPC_VARYING_INTERP_MODE_C2__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C2(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C2__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C2__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C3__MASK\t\t\t0x000000c0\n#define A3XX_VPC_VARYING_INTERP_MODE_C3__SHIFT\t\t\t6\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C3(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C3__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C3__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C4__MASK\t\t\t0x00000300\n#define A3XX_VPC_VARYING_INTERP_MODE_C4__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C4(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C4__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C4__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C5__MASK\t\t\t0x00000c00\n#define A3XX_VPC_VARYING_INTERP_MODE_C5__SHIFT\t\t\t10\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C5(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C5__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C5__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C6__MASK\t\t\t0x00003000\n#define A3XX_VPC_VARYING_INTERP_MODE_C6__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C6(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C6__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C6__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C7__MASK\t\t\t0x0000c000\n#define A3XX_VPC_VARYING_INTERP_MODE_C7__SHIFT\t\t\t14\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C7(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C7__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C7__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C8__MASK\t\t\t0x00030000\n#define A3XX_VPC_VARYING_INTERP_MODE_C8__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C8(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C8__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C8__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_C9__MASK\t\t\t0x000c0000\n#define A3XX_VPC_VARYING_INTERP_MODE_C9__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_C9(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_C9__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_C9__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CA__MASK\t\t\t0x00300000\n#define A3XX_VPC_VARYING_INTERP_MODE_CA__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CA(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CA__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CA__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CB__MASK\t\t\t0x00c00000\n#define A3XX_VPC_VARYING_INTERP_MODE_CB__SHIFT\t\t\t22\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CB(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CB__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CB__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CC__MASK\t\t\t0x03000000\n#define A3XX_VPC_VARYING_INTERP_MODE_CC__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CC(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CC__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CC__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CD__MASK\t\t\t0x0c000000\n#define A3XX_VPC_VARYING_INTERP_MODE_CD__SHIFT\t\t\t26\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CD(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CD__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CD__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CE__MASK\t\t\t0x30000000\n#define A3XX_VPC_VARYING_INTERP_MODE_CE__SHIFT\t\t\t28\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CE(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CE__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CE__MASK;\n}\n#define A3XX_VPC_VARYING_INTERP_MODE_CF__MASK\t\t\t0xc0000000\n#define A3XX_VPC_VARYING_INTERP_MODE_CF__SHIFT\t\t\t30\nstatic inline uint32_t A3XX_VPC_VARYING_INTERP_MODE_CF(enum a3xx_intp_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_INTERP_MODE_CF__SHIFT) & A3XX_VPC_VARYING_INTERP_MODE_CF__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_VPC_VARYING_PS_REPL(uint32_t i0) { return 0x00002286 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_VPC_VARYING_PS_REPL_MODE(uint32_t i0) { return 0x00002286 + 0x1*i0; }\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C0__MASK\t\t\t0x00000003\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C0__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C0(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C0__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C0__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C1__MASK\t\t\t0x0000000c\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C1__SHIFT\t\t\t2\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C1(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C1__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C1__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C2__MASK\t\t\t0x00000030\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C2__SHIFT\t\t\t4\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C2(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C2__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C2__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C3__MASK\t\t\t0x000000c0\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C3__SHIFT\t\t\t6\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C3(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C3__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C3__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C4__MASK\t\t\t0x00000300\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C4__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C4(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C4__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C4__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C5__MASK\t\t\t0x00000c00\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C5__SHIFT\t\t\t10\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C5(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C5__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C5__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C6__MASK\t\t\t0x00003000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C6__SHIFT\t\t\t12\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C6(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C6__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C6__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C7__MASK\t\t\t0x0000c000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C7__SHIFT\t\t\t14\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C7(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C7__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C7__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C8__MASK\t\t\t0x00030000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C8__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C8(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C8__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C8__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C9__MASK\t\t\t0x000c0000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_C9__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_C9(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_C9__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_C9__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CA__MASK\t\t\t0x00300000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CA__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CA(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CA__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CA__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CB__MASK\t\t\t0x00c00000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CB__SHIFT\t\t\t22\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CB(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CB__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CB__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CC__MASK\t\t\t0x03000000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CC__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CC(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CC__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CC__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CD__MASK\t\t\t0x0c000000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CD__SHIFT\t\t\t26\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CD(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CD__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CD__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CE__MASK\t\t\t0x30000000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CE__SHIFT\t\t\t28\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CE(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CE__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CE__MASK;\n}\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CF__MASK\t\t\t0xc0000000\n#define A3XX_VPC_VARYING_PS_REPL_MODE_CF__SHIFT\t\t\t30\nstatic inline uint32_t A3XX_VPC_VARYING_PS_REPL_MODE_CF(enum a3xx_repl_mode val)\n{\n\treturn ((val) << A3XX_VPC_VARYING_PS_REPL_MODE_CF__SHIFT) & A3XX_VPC_VARYING_PS_REPL_MODE_CF__MASK;\n}\n\n#define REG_A3XX_VPC_VARY_CYLWRAP_ENABLE_0\t\t\t0x0000228a\n\n#define REG_A3XX_VPC_VARY_CYLWRAP_ENABLE_1\t\t\t0x0000228b\n\n#define REG_A3XX_SP_SP_CTRL_REG\t\t\t\t\t0x000022c0\n#define A3XX_SP_SP_CTRL_REG_RESOLVE\t\t\t\t0x00010000\n#define A3XX_SP_SP_CTRL_REG_CONSTMODE__MASK\t\t\t0x00040000\n#define A3XX_SP_SP_CTRL_REG_CONSTMODE__SHIFT\t\t\t18\nstatic inline uint32_t A3XX_SP_SP_CTRL_REG_CONSTMODE(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_SP_CTRL_REG_CONSTMODE__SHIFT) & A3XX_SP_SP_CTRL_REG_CONSTMODE__MASK;\n}\n#define A3XX_SP_SP_CTRL_REG_BINNING\t\t\t\t0x00080000\n#define A3XX_SP_SP_CTRL_REG_SLEEPMODE__MASK\t\t\t0x00300000\n#define A3XX_SP_SP_CTRL_REG_SLEEPMODE__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_SP_SP_CTRL_REG_SLEEPMODE(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_SP_CTRL_REG_SLEEPMODE__SHIFT) & A3XX_SP_SP_CTRL_REG_SLEEPMODE__MASK;\n}\n#define A3XX_SP_SP_CTRL_REG_L0MODE__MASK\t\t\t0x00c00000\n#define A3XX_SP_SP_CTRL_REG_L0MODE__SHIFT\t\t\t22\nstatic inline uint32_t A3XX_SP_SP_CTRL_REG_L0MODE(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_SP_CTRL_REG_L0MODE__SHIFT) & A3XX_SP_SP_CTRL_REG_L0MODE__MASK;\n}\n\n#define REG_A3XX_SP_VS_CTRL_REG0\t\t\t\t0x000022c4\n#define A3XX_SP_VS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A3XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_THREADMODE__SHIFT) & A3XX_SP_VS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG0_INSTRBUFFERMODE__MASK\t\t0x00000002\n#define A3XX_SP_VS_CTRL_REG0_INSTRBUFFERMODE__SHIFT\t\t1\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_INSTRBUFFERMODE(enum a3xx_instrbuffermode val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_INSTRBUFFERMODE__SHIFT) & A3XX_SP_VS_CTRL_REG0_INSTRBUFFERMODE__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG0_CACHEINVALID\t\t\t0x00000004\n#define A3XX_SP_VS_CTRL_REG0_ALUSCHMODE\t\t\t\t0x00000008\n#define A3XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A3XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A3XX_SP_VS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A3XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A3XX_SP_VS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A3XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_THREADSIZE__SHIFT) & A3XX_SP_VS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG0_SUPERTHREADMODE\t\t\t0x00200000\n#define A3XX_SP_VS_CTRL_REG0_LENGTH__MASK\t\t\t0xff000000\n#define A3XX_SP_VS_CTRL_REG0_LENGTH__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG0_LENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG0_LENGTH__SHIFT) & A3XX_SP_VS_CTRL_REG0_LENGTH__MASK;\n}\n\n#define REG_A3XX_SP_VS_CTRL_REG1\t\t\t\t0x000022c5\n#define A3XX_SP_VS_CTRL_REG1_CONSTLENGTH__MASK\t\t\t0x000003ff\n#define A3XX_SP_VS_CTRL_REG1_CONSTLENGTH__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG1_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG1_CONSTLENGTH__SHIFT) & A3XX_SP_VS_CTRL_REG1_CONSTLENGTH__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG1_CONSTFOOTPRINT__MASK\t\t0x000ffc00\n#define A3XX_SP_VS_CTRL_REG1_CONSTFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG1_CONSTFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG1_CONSTFOOTPRINT__SHIFT) & A3XX_SP_VS_CTRL_REG1_CONSTFOOTPRINT__MASK;\n}\n#define A3XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__MASK\t\t0x7f000000\n#define A3XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__SHIFT\t\t24\nstatic inline uint32_t A3XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__SHIFT) & A3XX_SP_VS_CTRL_REG1_INITIALOUTSTANDING__MASK;\n}\n\n#define REG_A3XX_SP_VS_PARAM_REG\t\t\t\t0x000022c6\n#define A3XX_SP_VS_PARAM_REG_POSREGID__MASK\t\t\t0x000000ff\n#define A3XX_SP_VS_PARAM_REG_POSREGID__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_VS_PARAM_REG_POSREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PARAM_REG_POSREGID__SHIFT) & A3XX_SP_VS_PARAM_REG_POSREGID__MASK;\n}\n#define A3XX_SP_VS_PARAM_REG_PSIZEREGID__MASK\t\t\t0x0000ff00\n#define A3XX_SP_VS_PARAM_REG_PSIZEREGID__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_SP_VS_PARAM_REG_PSIZEREGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PARAM_REG_PSIZEREGID__SHIFT) & A3XX_SP_VS_PARAM_REG_PSIZEREGID__MASK;\n}\n#define A3XX_SP_VS_PARAM_REG_POS2DMODE\t\t\t\t0x00010000\n#define A3XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__MASK\t\t0x01f00000\n#define A3XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__SHIFT\t\t20\nstatic inline uint32_t A3XX_SP_VS_PARAM_REG_TOTALVSOUTVAR(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__SHIFT) & A3XX_SP_VS_PARAM_REG_TOTALVSOUTVAR__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_SP_VS_OUT(uint32_t i0) { return 0x000022c7 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_SP_VS_OUT_REG(uint32_t i0) { return 0x000022c7 + 0x1*i0; }\n#define A3XX_SP_VS_OUT_REG_A_REGID__MASK\t\t\t0x000000ff\n#define A3XX_SP_VS_OUT_REG_A_REGID__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_VS_OUT_REG_A_REGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OUT_REG_A_REGID__SHIFT) & A3XX_SP_VS_OUT_REG_A_REGID__MASK;\n}\n#define A3XX_SP_VS_OUT_REG_A_HALF\t\t\t\t0x00000100\n#define A3XX_SP_VS_OUT_REG_A_COMPMASK__MASK\t\t\t0x00001e00\n#define A3XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT\t\t\t9\nstatic inline uint32_t A3XX_SP_VS_OUT_REG_A_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OUT_REG_A_COMPMASK__SHIFT) & A3XX_SP_VS_OUT_REG_A_COMPMASK__MASK;\n}\n#define A3XX_SP_VS_OUT_REG_B_REGID__MASK\t\t\t0x00ff0000\n#define A3XX_SP_VS_OUT_REG_B_REGID__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_SP_VS_OUT_REG_B_REGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OUT_REG_B_REGID__SHIFT) & A3XX_SP_VS_OUT_REG_B_REGID__MASK;\n}\n#define A3XX_SP_VS_OUT_REG_B_HALF\t\t\t\t0x01000000\n#define A3XX_SP_VS_OUT_REG_B_COMPMASK__MASK\t\t\t0x1e000000\n#define A3XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT\t\t\t25\nstatic inline uint32_t A3XX_SP_VS_OUT_REG_B_COMPMASK(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OUT_REG_B_COMPMASK__SHIFT) & A3XX_SP_VS_OUT_REG_B_COMPMASK__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_SP_VS_VPC_DST(uint32_t i0) { return 0x000022d0 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_SP_VS_VPC_DST_REG(uint32_t i0) { return 0x000022d0 + 0x1*i0; }\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK\t\t\t0x0000007f\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_VS_VPC_DST_REG_OUTLOC0(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_VPC_DST_REG_OUTLOC0__SHIFT) & A3XX_SP_VS_VPC_DST_REG_OUTLOC0__MASK;\n}\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK\t\t\t0x00007f00\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT\t\t\t8\nstatic inline uint32_t A3XX_SP_VS_VPC_DST_REG_OUTLOC1(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_VPC_DST_REG_OUTLOC1__SHIFT) & A3XX_SP_VS_VPC_DST_REG_OUTLOC1__MASK;\n}\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK\t\t\t0x007f0000\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT\t\t\t16\nstatic inline uint32_t A3XX_SP_VS_VPC_DST_REG_OUTLOC2(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_VPC_DST_REG_OUTLOC2__SHIFT) & A3XX_SP_VS_VPC_DST_REG_OUTLOC2__MASK;\n}\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK\t\t\t0x7f000000\n#define A3XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_SP_VS_VPC_DST_REG_OUTLOC3(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_VPC_DST_REG_OUTLOC3__SHIFT) & A3XX_SP_VS_VPC_DST_REG_OUTLOC3__MASK;\n}\n\n#define REG_A3XX_SP_VS_OBJ_OFFSET_REG\t\t\t\t0x000022d4\n#define A3XX_SP_VS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__MASK\t0x0000ffff\n#define A3XX_SP_VS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__SHIFT\t0\nstatic inline uint32_t A3XX_SP_VS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__MASK;\n}\n#define A3XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A3XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A3XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A3XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A3XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A3XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A3XX_SP_VS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A3XX_SP_VS_OBJ_START_REG\t\t\t\t0x000022d5\n\n#define REG_A3XX_SP_VS_PVT_MEM_PARAM_REG\t\t\t0x000022d6\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__MASK\t0x000000ff\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__SHIFT\t0\nstatic inline uint32_t A3XX_SP_VS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__SHIFT) & A3XX_SP_VS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__MASK;\n}\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__MASK\t0x00ffff00\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__SHIFT\t8\nstatic inline uint32_t A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__SHIFT) & A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__MASK;\n}\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__SHIFT) & A3XX_SP_VS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A3XX_SP_VS_PVT_MEM_ADDR_REG\t\t\t\t0x000022d7\n#define A3XX_SP_VS_PVT_MEM_ADDR_REG_BURSTLEN__MASK\t\t0x0000001f\n#define A3XX_SP_VS_PVT_MEM_ADDR_REG_BURSTLEN__SHIFT\t\t0\nstatic inline uint32_t A3XX_SP_VS_PVT_MEM_ADDR_REG_BURSTLEN(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_PVT_MEM_ADDR_REG_BURSTLEN__SHIFT) & A3XX_SP_VS_PVT_MEM_ADDR_REG_BURSTLEN__MASK;\n}\n#define A3XX_SP_VS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__MASK\t0xffffffe0\n#define A3XX_SP_VS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__SHIFT\t5\nstatic inline uint32_t A3XX_SP_VS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_SP_VS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__SHIFT) & A3XX_SP_VS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__MASK;\n}\n\n#define REG_A3XX_SP_VS_PVT_MEM_SIZE_REG\t\t\t\t0x000022d8\n\n#define REG_A3XX_SP_VS_LENGTH_REG\t\t\t\t0x000022df\n#define A3XX_SP_VS_LENGTH_REG_SHADERLENGTH__MASK\t\t0xffffffff\n#define A3XX_SP_VS_LENGTH_REG_SHADERLENGTH__SHIFT\t\t0\nstatic inline uint32_t A3XX_SP_VS_LENGTH_REG_SHADERLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_VS_LENGTH_REG_SHADERLENGTH__SHIFT) & A3XX_SP_VS_LENGTH_REG_SHADERLENGTH__MASK;\n}\n\n#define REG_A3XX_SP_FS_CTRL_REG0\t\t\t\t0x000022e0\n#define A3XX_SP_FS_CTRL_REG0_THREADMODE__MASK\t\t\t0x00000001\n#define A3XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_THREADMODE(enum a3xx_threadmode val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_THREADMODE__SHIFT) & A3XX_SP_FS_CTRL_REG0_THREADMODE__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG0_INSTRBUFFERMODE__MASK\t\t0x00000002\n#define A3XX_SP_FS_CTRL_REG0_INSTRBUFFERMODE__SHIFT\t\t1\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_INSTRBUFFERMODE(enum a3xx_instrbuffermode val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_INSTRBUFFERMODE__SHIFT) & A3XX_SP_FS_CTRL_REG0_INSTRBUFFERMODE__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG0_CACHEINVALID\t\t\t0x00000004\n#define A3XX_SP_FS_CTRL_REG0_ALUSCHMODE\t\t\t\t0x00000008\n#define A3XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK\t\t0x000003f0\n#define A3XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT\t\t4\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__SHIFT) & A3XX_SP_FS_CTRL_REG0_HALFREGFOOTPRINT__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK\t\t0x0000fc00\n#define A3XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__SHIFT) & A3XX_SP_FS_CTRL_REG0_FULLREGFOOTPRINT__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG0_FSBYPASSENABLE\t\t\t0x00020000\n#define A3XX_SP_FS_CTRL_REG0_INOUTREGOVERLAP\t\t\t0x00040000\n#define A3XX_SP_FS_CTRL_REG0_OUTORDERED\t\t\t\t0x00080000\n#define A3XX_SP_FS_CTRL_REG0_THREADSIZE__MASK\t\t\t0x00100000\n#define A3XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_THREADSIZE(enum a3xx_threadsize val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_THREADSIZE__SHIFT) & A3XX_SP_FS_CTRL_REG0_THREADSIZE__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG0_SUPERTHREADMODE\t\t\t0x00200000\n#define A3XX_SP_FS_CTRL_REG0_PIXLODENABLE\t\t\t0x00400000\n#define A3XX_SP_FS_CTRL_REG0_COMPUTEMODE\t\t\t0x00800000\n#define A3XX_SP_FS_CTRL_REG0_LENGTH__MASK\t\t\t0xff000000\n#define A3XX_SP_FS_CTRL_REG0_LENGTH__SHIFT\t\t\t24\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG0_LENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG0_LENGTH__SHIFT) & A3XX_SP_FS_CTRL_REG0_LENGTH__MASK;\n}\n\n#define REG_A3XX_SP_FS_CTRL_REG1\t\t\t\t0x000022e1\n#define A3XX_SP_FS_CTRL_REG1_CONSTLENGTH__MASK\t\t\t0x000003ff\n#define A3XX_SP_FS_CTRL_REG1_CONSTLENGTH__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG1_CONSTLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG1_CONSTLENGTH__SHIFT) & A3XX_SP_FS_CTRL_REG1_CONSTLENGTH__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG1_CONSTFOOTPRINT__MASK\t\t0x000ffc00\n#define A3XX_SP_FS_CTRL_REG1_CONSTFOOTPRINT__SHIFT\t\t10\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG1_CONSTFOOTPRINT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG1_CONSTFOOTPRINT__SHIFT) & A3XX_SP_FS_CTRL_REG1_CONSTFOOTPRINT__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG1_INITIALOUTSTANDING__MASK\t\t0x00f00000\n#define A3XX_SP_FS_CTRL_REG1_INITIALOUTSTANDING__SHIFT\t\t20\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG1_INITIALOUTSTANDING(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG1_INITIALOUTSTANDING__SHIFT) & A3XX_SP_FS_CTRL_REG1_INITIALOUTSTANDING__MASK;\n}\n#define A3XX_SP_FS_CTRL_REG1_HALFPRECVAROFFSET__MASK\t\t0x7f000000\n#define A3XX_SP_FS_CTRL_REG1_HALFPRECVAROFFSET__SHIFT\t\t24\nstatic inline uint32_t A3XX_SP_FS_CTRL_REG1_HALFPRECVAROFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_CTRL_REG1_HALFPRECVAROFFSET__SHIFT) & A3XX_SP_FS_CTRL_REG1_HALFPRECVAROFFSET__MASK;\n}\n\n#define REG_A3XX_SP_FS_OBJ_OFFSET_REG\t\t\t\t0x000022e2\n#define A3XX_SP_FS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__MASK\t0x0000ffff\n#define A3XX_SP_FS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__SHIFT\t0\nstatic inline uint32_t A3XX_SP_FS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_REG_FIRSTEXECINSTROFFSET__MASK;\n}\n#define A3XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK\t0x01ff0000\n#define A3XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT\t16\nstatic inline uint32_t A3XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_REG_CONSTOBJECTOFFSET__MASK;\n}\n#define A3XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK\t\t0xfe000000\n#define A3XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT\t25\nstatic inline uint32_t A3XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__SHIFT) & A3XX_SP_FS_OBJ_OFFSET_REG_SHADEROBJOFFSET__MASK;\n}\n\n#define REG_A3XX_SP_FS_OBJ_START_REG\t\t\t\t0x000022e3\n\n#define REG_A3XX_SP_FS_PVT_MEM_PARAM_REG\t\t\t0x000022e4\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__MASK\t0x000000ff\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__SHIFT\t0\nstatic inline uint32_t A3XX_SP_FS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__SHIFT) & A3XX_SP_FS_PVT_MEM_PARAM_REG_MEMSIZEPERITEM__MASK;\n}\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__MASK\t0x00ffff00\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__SHIFT\t8\nstatic inline uint32_t A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__SHIFT) & A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKOFFSET__MASK;\n}\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__MASK\t0xff000000\n#define A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__SHIFT\t24\nstatic inline uint32_t A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__SHIFT) & A3XX_SP_FS_PVT_MEM_PARAM_REG_HWSTACKSIZEPERTHREAD__MASK;\n}\n\n#define REG_A3XX_SP_FS_PVT_MEM_ADDR_REG\t\t\t\t0x000022e5\n#define A3XX_SP_FS_PVT_MEM_ADDR_REG_BURSTLEN__MASK\t\t0x0000001f\n#define A3XX_SP_FS_PVT_MEM_ADDR_REG_BURSTLEN__SHIFT\t\t0\nstatic inline uint32_t A3XX_SP_FS_PVT_MEM_ADDR_REG_BURSTLEN(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_PVT_MEM_ADDR_REG_BURSTLEN__SHIFT) & A3XX_SP_FS_PVT_MEM_ADDR_REG_BURSTLEN__MASK;\n}\n#define A3XX_SP_FS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__MASK\t0xffffffe0\n#define A3XX_SP_FS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__SHIFT\t5\nstatic inline uint32_t A3XX_SP_FS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_SP_FS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__SHIFT) & A3XX_SP_FS_PVT_MEM_ADDR_REG_SHADERSTARTADDRESS__MASK;\n}\n\n#define REG_A3XX_SP_FS_PVT_MEM_SIZE_REG\t\t\t\t0x000022e6\n\n#define REG_A3XX_SP_FS_FLAT_SHAD_MODE_REG_0\t\t\t0x000022e8\n\n#define REG_A3XX_SP_FS_FLAT_SHAD_MODE_REG_1\t\t\t0x000022e9\n\n#define REG_A3XX_SP_FS_OUTPUT_REG\t\t\t\t0x000022ec\n#define A3XX_SP_FS_OUTPUT_REG_MRT__MASK\t\t\t\t0x00000003\n#define A3XX_SP_FS_OUTPUT_REG_MRT__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_SP_FS_OUTPUT_REG_MRT(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_OUTPUT_REG_MRT__SHIFT) & A3XX_SP_FS_OUTPUT_REG_MRT__MASK;\n}\n#define A3XX_SP_FS_OUTPUT_REG_DEPTH_ENABLE\t\t\t0x00000080\n#define A3XX_SP_FS_OUTPUT_REG_DEPTH_REGID__MASK\t\t\t0x0000ff00\n#define A3XX_SP_FS_OUTPUT_REG_DEPTH_REGID__SHIFT\t\t8\nstatic inline uint32_t A3XX_SP_FS_OUTPUT_REG_DEPTH_REGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_OUTPUT_REG_DEPTH_REGID__SHIFT) & A3XX_SP_FS_OUTPUT_REG_DEPTH_REGID__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_SP_FS_MRT(uint32_t i0) { return 0x000022f0 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_SP_FS_MRT_REG(uint32_t i0) { return 0x000022f0 + 0x1*i0; }\n#define A3XX_SP_FS_MRT_REG_REGID__MASK\t\t\t\t0x000000ff\n#define A3XX_SP_FS_MRT_REG_REGID__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_SP_FS_MRT_REG_REGID(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_MRT_REG_REGID__SHIFT) & A3XX_SP_FS_MRT_REG_REGID__MASK;\n}\n#define A3XX_SP_FS_MRT_REG_HALF_PRECISION\t\t\t0x00000100\n#define A3XX_SP_FS_MRT_REG_SINT\t\t\t\t\t0x00000400\n#define A3XX_SP_FS_MRT_REG_UINT\t\t\t\t\t0x00000800\n\nstatic inline uint32_t REG_A3XX_SP_FS_IMAGE_OUTPUT(uint32_t i0) { return 0x000022f4 + 0x1*i0; }\n\nstatic inline uint32_t REG_A3XX_SP_FS_IMAGE_OUTPUT_REG(uint32_t i0) { return 0x000022f4 + 0x1*i0; }\n#define A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT__MASK\t\t0x0000003f\n#define A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT__SHIFT\t\t0\nstatic inline uint32_t A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT(enum a3xx_color_fmt val)\n{\n\treturn ((val) << A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT__SHIFT) & A3XX_SP_FS_IMAGE_OUTPUT_REG_MRTFORMAT__MASK;\n}\n\n#define REG_A3XX_SP_FS_LENGTH_REG\t\t\t\t0x000022ff\n#define A3XX_SP_FS_LENGTH_REG_SHADERLENGTH__MASK\t\t0xffffffff\n#define A3XX_SP_FS_LENGTH_REG_SHADERLENGTH__SHIFT\t\t0\nstatic inline uint32_t A3XX_SP_FS_LENGTH_REG_SHADERLENGTH(uint32_t val)\n{\n\treturn ((val) << A3XX_SP_FS_LENGTH_REG_SHADERLENGTH__SHIFT) & A3XX_SP_FS_LENGTH_REG_SHADERLENGTH__MASK;\n}\n\n#define REG_A3XX_PA_SC_AA_CONFIG\t\t\t\t0x00002301\n\n#define REG_A3XX_TPL1_TP_VS_TEX_OFFSET\t\t\t\t0x00002340\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET__MASK\t\t0x000000ff\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET__SHIFT\t\t0\nstatic inline uint32_t A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET__SHIFT) & A3XX_TPL1_TP_VS_TEX_OFFSET_SAMPLEROFFSET__MASK;\n}\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__MASK\t\t0x0000ff00\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__SHIFT) & A3XX_TPL1_TP_VS_TEX_OFFSET_MEMOBJOFFSET__MASK;\n}\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR__MASK\t\t0xffff0000\n#define A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR__SHIFT\t\t16\nstatic inline uint32_t A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR__SHIFT) & A3XX_TPL1_TP_VS_TEX_OFFSET_BASETABLEPTR__MASK;\n}\n\n#define REG_A3XX_TPL1_TP_VS_BORDER_COLOR_BASE_ADDR\t\t0x00002341\n\n#define REG_A3XX_TPL1_TP_FS_TEX_OFFSET\t\t\t\t0x00002342\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET__MASK\t\t0x000000ff\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET__SHIFT\t\t0\nstatic inline uint32_t A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET__SHIFT) & A3XX_TPL1_TP_FS_TEX_OFFSET_SAMPLEROFFSET__MASK;\n}\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__MASK\t\t0x0000ff00\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__SHIFT\t\t8\nstatic inline uint32_t A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__SHIFT) & A3XX_TPL1_TP_FS_TEX_OFFSET_MEMOBJOFFSET__MASK;\n}\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR__MASK\t\t0xffff0000\n#define A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR__SHIFT\t\t16\nstatic inline uint32_t A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR(uint32_t val)\n{\n\treturn ((val) << A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR__SHIFT) & A3XX_TPL1_TP_FS_TEX_OFFSET_BASETABLEPTR__MASK;\n}\n\n#define REG_A3XX_TPL1_TP_FS_BORDER_COLOR_BASE_ADDR\t\t0x00002343\n\n#define REG_A3XX_VBIF_CLKON\t\t\t\t\t0x00003001\n\n#define REG_A3XX_VBIF_FIXED_SORT_EN\t\t\t\t0x0000300c\n\n#define REG_A3XX_VBIF_FIXED_SORT_SEL0\t\t\t\t0x0000300d\n\n#define REG_A3XX_VBIF_FIXED_SORT_SEL1\t\t\t\t0x0000300e\n\n#define REG_A3XX_VBIF_ABIT_SORT\t\t\t\t\t0x0000301c\n\n#define REG_A3XX_VBIF_ABIT_SORT_CONF\t\t\t\t0x0000301d\n\n#define REG_A3XX_VBIF_GATE_OFF_WRREQ_EN\t\t\t\t0x0000302a\n\n#define REG_A3XX_VBIF_IN_RD_LIM_CONF0\t\t\t\t0x0000302c\n\n#define REG_A3XX_VBIF_IN_RD_LIM_CONF1\t\t\t\t0x0000302d\n\n#define REG_A3XX_VBIF_IN_WR_LIM_CONF0\t\t\t\t0x00003030\n\n#define REG_A3XX_VBIF_IN_WR_LIM_CONF1\t\t\t\t0x00003031\n\n#define REG_A3XX_VBIF_OUT_RD_LIM_CONF0\t\t\t\t0x00003034\n\n#define REG_A3XX_VBIF_OUT_WR_LIM_CONF0\t\t\t\t0x00003035\n\n#define REG_A3XX_VBIF_DDR_OUT_MAX_BURST\t\t\t\t0x00003036\n\n#define REG_A3XX_VBIF_ARB_CTL\t\t\t\t\t0x0000303c\n\n#define REG_A3XX_VBIF_ROUND_ROBIN_QOS_ARB\t\t\t0x00003049\n\n#define REG_A3XX_VBIF_OUT_AXI_AMEMTYPE_CONF0\t\t\t0x00003058\n\n#define REG_A3XX_VBIF_OUT_AXI_AOOO_EN\t\t\t\t0x0000305e\n\n#define REG_A3XX_VBIF_OUT_AXI_AOOO\t\t\t\t0x0000305f\n\n#define REG_A3XX_VBIF_PERF_CNT_EN\t\t\t\t0x00003070\n#define A3XX_VBIF_PERF_CNT_EN_CNT0\t\t\t\t0x00000001\n#define A3XX_VBIF_PERF_CNT_EN_CNT1\t\t\t\t0x00000002\n#define A3XX_VBIF_PERF_CNT_EN_PWRCNT0\t\t\t\t0x00000004\n#define A3XX_VBIF_PERF_CNT_EN_PWRCNT1\t\t\t\t0x00000008\n#define A3XX_VBIF_PERF_CNT_EN_PWRCNT2\t\t\t\t0x00000010\n\n#define REG_A3XX_VBIF_PERF_CNT_CLR\t\t\t\t0x00003071\n#define A3XX_VBIF_PERF_CNT_CLR_CNT0\t\t\t\t0x00000001\n#define A3XX_VBIF_PERF_CNT_CLR_CNT1\t\t\t\t0x00000002\n#define A3XX_VBIF_PERF_CNT_CLR_PWRCNT0\t\t\t\t0x00000004\n#define A3XX_VBIF_PERF_CNT_CLR_PWRCNT1\t\t\t\t0x00000008\n#define A3XX_VBIF_PERF_CNT_CLR_PWRCNT2\t\t\t\t0x00000010\n\n#define REG_A3XX_VBIF_PERF_CNT_SEL\t\t\t\t0x00003072\n\n#define REG_A3XX_VBIF_PERF_CNT0_LO\t\t\t\t0x00003073\n\n#define REG_A3XX_VBIF_PERF_CNT0_HI\t\t\t\t0x00003074\n\n#define REG_A3XX_VBIF_PERF_CNT1_LO\t\t\t\t0x00003075\n\n#define REG_A3XX_VBIF_PERF_CNT1_HI\t\t\t\t0x00003076\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT0_LO\t\t\t\t0x00003077\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT0_HI\t\t\t\t0x00003078\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT1_LO\t\t\t\t0x00003079\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT1_HI\t\t\t\t0x0000307a\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT2_LO\t\t\t\t0x0000307b\n\n#define REG_A3XX_VBIF_PERF_PWR_CNT2_HI\t\t\t\t0x0000307c\n\n#define REG_A3XX_VSC_BIN_SIZE\t\t\t\t\t0x00000c01\n#define A3XX_VSC_BIN_SIZE_WIDTH__MASK\t\t\t\t0x0000001f\n#define A3XX_VSC_BIN_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_VSC_BIN_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_VSC_BIN_SIZE_WIDTH__SHIFT) & A3XX_VSC_BIN_SIZE_WIDTH__MASK;\n}\n#define A3XX_VSC_BIN_SIZE_HEIGHT__MASK\t\t\t\t0x000003e0\n#define A3XX_VSC_BIN_SIZE_HEIGHT__SHIFT\t\t\t\t5\nstatic inline uint32_t A3XX_VSC_BIN_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val >> 5) << A3XX_VSC_BIN_SIZE_HEIGHT__SHIFT) & A3XX_VSC_BIN_SIZE_HEIGHT__MASK;\n}\n\n#define REG_A3XX_VSC_SIZE_ADDRESS\t\t\t\t0x00000c02\n\nstatic inline uint32_t REG_A3XX_VSC_PIPE(uint32_t i0) { return 0x00000c06 + 0x3*i0; }\n\nstatic inline uint32_t REG_A3XX_VSC_PIPE_CONFIG(uint32_t i0) { return 0x00000c06 + 0x3*i0; }\n#define A3XX_VSC_PIPE_CONFIG_X__MASK\t\t\t\t0x000003ff\n#define A3XX_VSC_PIPE_CONFIG_X__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_VSC_PIPE_CONFIG_X(uint32_t val)\n{\n\treturn ((val) << A3XX_VSC_PIPE_CONFIG_X__SHIFT) & A3XX_VSC_PIPE_CONFIG_X__MASK;\n}\n#define A3XX_VSC_PIPE_CONFIG_Y__MASK\t\t\t\t0x000ffc00\n#define A3XX_VSC_PIPE_CONFIG_Y__SHIFT\t\t\t\t10\nstatic inline uint32_t A3XX_VSC_PIPE_CONFIG_Y(uint32_t val)\n{\n\treturn ((val) << A3XX_VSC_PIPE_CONFIG_Y__SHIFT) & A3XX_VSC_PIPE_CONFIG_Y__MASK;\n}\n#define A3XX_VSC_PIPE_CONFIG_W__MASK\t\t\t\t0x00f00000\n#define A3XX_VSC_PIPE_CONFIG_W__SHIFT\t\t\t\t20\nstatic inline uint32_t A3XX_VSC_PIPE_CONFIG_W(uint32_t val)\n{\n\treturn ((val) << A3XX_VSC_PIPE_CONFIG_W__SHIFT) & A3XX_VSC_PIPE_CONFIG_W__MASK;\n}\n#define A3XX_VSC_PIPE_CONFIG_H__MASK\t\t\t\t0x0f000000\n#define A3XX_VSC_PIPE_CONFIG_H__SHIFT\t\t\t\t24\nstatic inline uint32_t A3XX_VSC_PIPE_CONFIG_H(uint32_t val)\n{\n\treturn ((val) << A3XX_VSC_PIPE_CONFIG_H__SHIFT) & A3XX_VSC_PIPE_CONFIG_H__MASK;\n}\n\nstatic inline uint32_t REG_A3XX_VSC_PIPE_DATA_ADDRESS(uint32_t i0) { return 0x00000c07 + 0x3*i0; }\n\nstatic inline uint32_t REG_A3XX_VSC_PIPE_DATA_LENGTH(uint32_t i0) { return 0x00000c08 + 0x3*i0; }\n\n#define REG_A3XX_VSC_BIN_CONTROL\t\t\t\t0x00000c3c\n#define A3XX_VSC_BIN_CONTROL_BINNING_ENABLE\t\t\t0x00000001\n\n#define REG_A3XX_UNKNOWN_0C3D\t\t\t\t\t0x00000c3d\n\n#define REG_A3XX_PC_PERFCOUNTER0_SELECT\t\t\t\t0x00000c48\n\n#define REG_A3XX_PC_PERFCOUNTER1_SELECT\t\t\t\t0x00000c49\n\n#define REG_A3XX_PC_PERFCOUNTER2_SELECT\t\t\t\t0x00000c4a\n\n#define REG_A3XX_PC_PERFCOUNTER3_SELECT\t\t\t\t0x00000c4b\n\n#define REG_A3XX_GRAS_TSE_DEBUG_ECO\t\t\t\t0x00000c81\n\n#define REG_A3XX_GRAS_PERFCOUNTER0_SELECT\t\t\t0x00000c88\n\n#define REG_A3XX_GRAS_PERFCOUNTER1_SELECT\t\t\t0x00000c89\n\n#define REG_A3XX_GRAS_PERFCOUNTER2_SELECT\t\t\t0x00000c8a\n\n#define REG_A3XX_GRAS_PERFCOUNTER3_SELECT\t\t\t0x00000c8b\n\nstatic inline uint32_t REG_A3XX_GRAS_CL_USER_PLANE(uint32_t i0) { return 0x00000ca0 + 0x4*i0; }\n\nstatic inline uint32_t REG_A3XX_GRAS_CL_USER_PLANE_X(uint32_t i0) { return 0x00000ca0 + 0x4*i0; }\n\nstatic inline uint32_t REG_A3XX_GRAS_CL_USER_PLANE_Y(uint32_t i0) { return 0x00000ca1 + 0x4*i0; }\n\nstatic inline uint32_t REG_A3XX_GRAS_CL_USER_PLANE_Z(uint32_t i0) { return 0x00000ca2 + 0x4*i0; }\n\nstatic inline uint32_t REG_A3XX_GRAS_CL_USER_PLANE_W(uint32_t i0) { return 0x00000ca3 + 0x4*i0; }\n\n#define REG_A3XX_RB_GMEM_BASE_ADDR\t\t\t\t0x00000cc0\n\n#define REG_A3XX_RB_DEBUG_ECO_CONTROLS_ADDR\t\t\t0x00000cc1\n\n#define REG_A3XX_RB_PERFCOUNTER0_SELECT\t\t\t\t0x00000cc6\n\n#define REG_A3XX_RB_PERFCOUNTER1_SELECT\t\t\t\t0x00000cc7\n\n#define REG_A3XX_RB_FRAME_BUFFER_DIMENSION\t\t\t0x00000ce0\n#define A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__MASK\t\t0x00003fff\n#define A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__SHIFT\t\t0\nstatic inline uint32_t A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__SHIFT) & A3XX_RB_FRAME_BUFFER_DIMENSION_WIDTH__MASK;\n}\n#define A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__MASK\t\t0x0fffc000\n#define A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__SHIFT\t\t14\nstatic inline uint32_t A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__SHIFT) & A3XX_RB_FRAME_BUFFER_DIMENSION_HEIGHT__MASK;\n}\n\n#define REG_A3XX_HLSQ_PERFCOUNTER0_SELECT\t\t\t0x00000e00\n\n#define REG_A3XX_HLSQ_PERFCOUNTER1_SELECT\t\t\t0x00000e01\n\n#define REG_A3XX_HLSQ_PERFCOUNTER2_SELECT\t\t\t0x00000e02\n\n#define REG_A3XX_HLSQ_PERFCOUNTER3_SELECT\t\t\t0x00000e03\n\n#define REG_A3XX_HLSQ_PERFCOUNTER4_SELECT\t\t\t0x00000e04\n\n#define REG_A3XX_HLSQ_PERFCOUNTER5_SELECT\t\t\t0x00000e05\n\n#define REG_A3XX_UNKNOWN_0E43\t\t\t\t\t0x00000e43\n\n#define REG_A3XX_VFD_PERFCOUNTER0_SELECT\t\t\t0x00000e44\n\n#define REG_A3XX_VFD_PERFCOUNTER1_SELECT\t\t\t0x00000e45\n\n#define REG_A3XX_VPC_VPC_DEBUG_RAM_SEL\t\t\t\t0x00000e61\n\n#define REG_A3XX_VPC_VPC_DEBUG_RAM_READ\t\t\t\t0x00000e62\n\n#define REG_A3XX_VPC_PERFCOUNTER0_SELECT\t\t\t0x00000e64\n\n#define REG_A3XX_VPC_PERFCOUNTER1_SELECT\t\t\t0x00000e65\n\n#define REG_A3XX_UCHE_CACHE_MODE_CONTROL_REG\t\t\t0x00000e82\n\n#define REG_A3XX_UCHE_PERFCOUNTER0_SELECT\t\t\t0x00000e84\n\n#define REG_A3XX_UCHE_PERFCOUNTER1_SELECT\t\t\t0x00000e85\n\n#define REG_A3XX_UCHE_PERFCOUNTER2_SELECT\t\t\t0x00000e86\n\n#define REG_A3XX_UCHE_PERFCOUNTER3_SELECT\t\t\t0x00000e87\n\n#define REG_A3XX_UCHE_PERFCOUNTER4_SELECT\t\t\t0x00000e88\n\n#define REG_A3XX_UCHE_PERFCOUNTER5_SELECT\t\t\t0x00000e89\n\n#define REG_A3XX_UCHE_CACHE_INVALIDATE0_REG\t\t\t0x00000ea0\n#define A3XX_UCHE_CACHE_INVALIDATE0_REG_ADDR__MASK\t\t0x0fffffff\n#define A3XX_UCHE_CACHE_INVALIDATE0_REG_ADDR__SHIFT\t\t0\nstatic inline uint32_t A3XX_UCHE_CACHE_INVALIDATE0_REG_ADDR(uint32_t val)\n{\n\treturn ((val) << A3XX_UCHE_CACHE_INVALIDATE0_REG_ADDR__SHIFT) & A3XX_UCHE_CACHE_INVALIDATE0_REG_ADDR__MASK;\n}\n\n#define REG_A3XX_UCHE_CACHE_INVALIDATE1_REG\t\t\t0x00000ea1\n#define A3XX_UCHE_CACHE_INVALIDATE1_REG_ADDR__MASK\t\t0x0fffffff\n#define A3XX_UCHE_CACHE_INVALIDATE1_REG_ADDR__SHIFT\t\t0\nstatic inline uint32_t A3XX_UCHE_CACHE_INVALIDATE1_REG_ADDR(uint32_t val)\n{\n\treturn ((val) << A3XX_UCHE_CACHE_INVALIDATE1_REG_ADDR__SHIFT) & A3XX_UCHE_CACHE_INVALIDATE1_REG_ADDR__MASK;\n}\n#define A3XX_UCHE_CACHE_INVALIDATE1_REG_OPCODE__MASK\t\t0x30000000\n#define A3XX_UCHE_CACHE_INVALIDATE1_REG_OPCODE__SHIFT\t\t28\nstatic inline uint32_t A3XX_UCHE_CACHE_INVALIDATE1_REG_OPCODE(enum a3xx_cache_opcode val)\n{\n\treturn ((val) << A3XX_UCHE_CACHE_INVALIDATE1_REG_OPCODE__SHIFT) & A3XX_UCHE_CACHE_INVALIDATE1_REG_OPCODE__MASK;\n}\n#define A3XX_UCHE_CACHE_INVALIDATE1_REG_ENTIRE_CACHE\t\t0x80000000\n\n#define REG_A3XX_UNKNOWN_0EA6\t\t\t\t\t0x00000ea6\n\n#define REG_A3XX_SP_PERFCOUNTER0_SELECT\t\t\t\t0x00000ec4\n\n#define REG_A3XX_SP_PERFCOUNTER1_SELECT\t\t\t\t0x00000ec5\n\n#define REG_A3XX_SP_PERFCOUNTER2_SELECT\t\t\t\t0x00000ec6\n\n#define REG_A3XX_SP_PERFCOUNTER3_SELECT\t\t\t\t0x00000ec7\n\n#define REG_A3XX_SP_PERFCOUNTER4_SELECT\t\t\t\t0x00000ec8\n\n#define REG_A3XX_SP_PERFCOUNTER5_SELECT\t\t\t\t0x00000ec9\n\n#define REG_A3XX_SP_PERFCOUNTER6_SELECT\t\t\t\t0x00000eca\n\n#define REG_A3XX_SP_PERFCOUNTER7_SELECT\t\t\t\t0x00000ecb\n\n#define REG_A3XX_UNKNOWN_0EE0\t\t\t\t\t0x00000ee0\n\n#define REG_A3XX_UNKNOWN_0F03\t\t\t\t\t0x00000f03\n\n#define REG_A3XX_TP_PERFCOUNTER0_SELECT\t\t\t\t0x00000f04\n\n#define REG_A3XX_TP_PERFCOUNTER1_SELECT\t\t\t\t0x00000f05\n\n#define REG_A3XX_TP_PERFCOUNTER2_SELECT\t\t\t\t0x00000f06\n\n#define REG_A3XX_TP_PERFCOUNTER3_SELECT\t\t\t\t0x00000f07\n\n#define REG_A3XX_TP_PERFCOUNTER4_SELECT\t\t\t\t0x00000f08\n\n#define REG_A3XX_TP_PERFCOUNTER5_SELECT\t\t\t\t0x00000f09\n\n#define REG_A3XX_VGT_CL_INITIATOR\t\t\t\t0x000021f0\n\n#define REG_A3XX_VGT_EVENT_INITIATOR\t\t\t\t0x000021f9\n\n#define REG_A3XX_VGT_DRAW_INITIATOR\t\t\t\t0x000021fc\n#define A3XX_VGT_DRAW_INITIATOR_PRIM_TYPE__MASK\t\t\t0x0000003f\n#define A3XX_VGT_DRAW_INITIATOR_PRIM_TYPE__SHIFT\t\t0\nstatic inline uint32_t A3XX_VGT_DRAW_INITIATOR_PRIM_TYPE(enum pc_di_primtype val)\n{\n\treturn ((val) << A3XX_VGT_DRAW_INITIATOR_PRIM_TYPE__SHIFT) & A3XX_VGT_DRAW_INITIATOR_PRIM_TYPE__MASK;\n}\n#define A3XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__MASK\t\t0x000000c0\n#define A3XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__SHIFT\t\t6\nstatic inline uint32_t A3XX_VGT_DRAW_INITIATOR_SOURCE_SELECT(enum pc_di_src_sel val)\n{\n\treturn ((val) << A3XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__SHIFT) & A3XX_VGT_DRAW_INITIATOR_SOURCE_SELECT__MASK;\n}\n#define A3XX_VGT_DRAW_INITIATOR_VIS_CULL__MASK\t\t\t0x00000600\n#define A3XX_VGT_DRAW_INITIATOR_VIS_CULL__SHIFT\t\t\t9\nstatic inline uint32_t A3XX_VGT_DRAW_INITIATOR_VIS_CULL(enum pc_di_vis_cull_mode val)\n{\n\treturn ((val) << A3XX_VGT_DRAW_INITIATOR_VIS_CULL__SHIFT) & A3XX_VGT_DRAW_INITIATOR_VIS_CULL__MASK;\n}\n#define A3XX_VGT_DRAW_INITIATOR_INDEX_SIZE__MASK\t\t0x00000800\n#define A3XX_VGT_DRAW_INITIATOR_INDEX_SIZE__SHIFT\t\t11\nstatic inline uint32_t A3XX_VGT_DRAW_INITIATOR_INDEX_SIZE(enum pc_di_index_size val)\n{\n\treturn ((val) << A3XX_VGT_DRAW_INITIATOR_INDEX_SIZE__SHIFT) & A3XX_VGT_DRAW_INITIATOR_INDEX_SIZE__MASK;\n}\n#define A3XX_VGT_DRAW_INITIATOR_NOT_EOP\t\t\t\t0x00001000\n#define A3XX_VGT_DRAW_INITIATOR_SMALL_INDEX\t\t\t0x00002000\n#define A3XX_VGT_DRAW_INITIATOR_PRE_DRAW_INITIATOR_ENABLE\t0x00004000\n#define A3XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__MASK\t\t0xff000000\n#define A3XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__SHIFT\t\t24\nstatic inline uint32_t A3XX_VGT_DRAW_INITIATOR_NUM_INSTANCES(uint32_t val)\n{\n\treturn ((val) << A3XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__SHIFT) & A3XX_VGT_DRAW_INITIATOR_NUM_INSTANCES__MASK;\n}\n\n#define REG_A3XX_VGT_IMMED_DATA\t\t\t\t\t0x000021fd\n\n#define REG_A3XX_TEX_SAMP_0\t\t\t\t\t0x00000000\n#define A3XX_TEX_SAMP_0_CLAMPENABLE\t\t\t\t0x00000001\n#define A3XX_TEX_SAMP_0_MIPFILTER_LINEAR\t\t\t0x00000002\n#define A3XX_TEX_SAMP_0_XY_MAG__MASK\t\t\t\t0x0000000c\n#define A3XX_TEX_SAMP_0_XY_MAG__SHIFT\t\t\t\t2\nstatic inline uint32_t A3XX_TEX_SAMP_0_XY_MAG(enum a3xx_tex_filter val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_XY_MAG__SHIFT) & A3XX_TEX_SAMP_0_XY_MAG__MASK;\n}\n#define A3XX_TEX_SAMP_0_XY_MIN__MASK\t\t\t\t0x00000030\n#define A3XX_TEX_SAMP_0_XY_MIN__SHIFT\t\t\t\t4\nstatic inline uint32_t A3XX_TEX_SAMP_0_XY_MIN(enum a3xx_tex_filter val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_XY_MIN__SHIFT) & A3XX_TEX_SAMP_0_XY_MIN__MASK;\n}\n#define A3XX_TEX_SAMP_0_WRAP_S__MASK\t\t\t\t0x000001c0\n#define A3XX_TEX_SAMP_0_WRAP_S__SHIFT\t\t\t\t6\nstatic inline uint32_t A3XX_TEX_SAMP_0_WRAP_S(enum a3xx_tex_clamp val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_WRAP_S__SHIFT) & A3XX_TEX_SAMP_0_WRAP_S__MASK;\n}\n#define A3XX_TEX_SAMP_0_WRAP_T__MASK\t\t\t\t0x00000e00\n#define A3XX_TEX_SAMP_0_WRAP_T__SHIFT\t\t\t\t9\nstatic inline uint32_t A3XX_TEX_SAMP_0_WRAP_T(enum a3xx_tex_clamp val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_WRAP_T__SHIFT) & A3XX_TEX_SAMP_0_WRAP_T__MASK;\n}\n#define A3XX_TEX_SAMP_0_WRAP_R__MASK\t\t\t\t0x00007000\n#define A3XX_TEX_SAMP_0_WRAP_R__SHIFT\t\t\t\t12\nstatic inline uint32_t A3XX_TEX_SAMP_0_WRAP_R(enum a3xx_tex_clamp val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_WRAP_R__SHIFT) & A3XX_TEX_SAMP_0_WRAP_R__MASK;\n}\n#define A3XX_TEX_SAMP_0_ANISO__MASK\t\t\t\t0x00038000\n#define A3XX_TEX_SAMP_0_ANISO__SHIFT\t\t\t\t15\nstatic inline uint32_t A3XX_TEX_SAMP_0_ANISO(enum a3xx_tex_aniso val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_ANISO__SHIFT) & A3XX_TEX_SAMP_0_ANISO__MASK;\n}\n#define A3XX_TEX_SAMP_0_COMPARE_FUNC__MASK\t\t\t0x00700000\n#define A3XX_TEX_SAMP_0_COMPARE_FUNC__SHIFT\t\t\t20\nstatic inline uint32_t A3XX_TEX_SAMP_0_COMPARE_FUNC(enum adreno_compare_func val)\n{\n\treturn ((val) << A3XX_TEX_SAMP_0_COMPARE_FUNC__SHIFT) & A3XX_TEX_SAMP_0_COMPARE_FUNC__MASK;\n}\n#define A3XX_TEX_SAMP_0_CUBEMAPSEAMLESSFILTOFF\t\t\t0x01000000\n#define A3XX_TEX_SAMP_0_UNNORM_COORDS\t\t\t\t0x80000000\n\n#define REG_A3XX_TEX_SAMP_1\t\t\t\t\t0x00000001\n#define A3XX_TEX_SAMP_1_LOD_BIAS__MASK\t\t\t\t0x000007ff\n#define A3XX_TEX_SAMP_1_LOD_BIAS__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_TEX_SAMP_1_LOD_BIAS(float val)\n{\n\treturn ((((int32_t)(val * 64.0))) << A3XX_TEX_SAMP_1_LOD_BIAS__SHIFT) & A3XX_TEX_SAMP_1_LOD_BIAS__MASK;\n}\n#define A3XX_TEX_SAMP_1_MAX_LOD__MASK\t\t\t\t0x003ff000\n#define A3XX_TEX_SAMP_1_MAX_LOD__SHIFT\t\t\t\t12\nstatic inline uint32_t A3XX_TEX_SAMP_1_MAX_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 64.0))) << A3XX_TEX_SAMP_1_MAX_LOD__SHIFT) & A3XX_TEX_SAMP_1_MAX_LOD__MASK;\n}\n#define A3XX_TEX_SAMP_1_MIN_LOD__MASK\t\t\t\t0xffc00000\n#define A3XX_TEX_SAMP_1_MIN_LOD__SHIFT\t\t\t\t22\nstatic inline uint32_t A3XX_TEX_SAMP_1_MIN_LOD(float val)\n{\n\treturn ((((uint32_t)(val * 64.0))) << A3XX_TEX_SAMP_1_MIN_LOD__SHIFT) & A3XX_TEX_SAMP_1_MIN_LOD__MASK;\n}\n\n#define REG_A3XX_TEX_CONST_0\t\t\t\t\t0x00000000\n#define A3XX_TEX_CONST_0_TILE_MODE__MASK\t\t\t0x00000003\n#define A3XX_TEX_CONST_0_TILE_MODE__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_TEX_CONST_0_TILE_MODE(enum a3xx_tile_mode val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_TILE_MODE__SHIFT) & A3XX_TEX_CONST_0_TILE_MODE__MASK;\n}\n#define A3XX_TEX_CONST_0_SRGB\t\t\t\t\t0x00000004\n#define A3XX_TEX_CONST_0_SWIZ_X__MASK\t\t\t\t0x00000070\n#define A3XX_TEX_CONST_0_SWIZ_X__SHIFT\t\t\t\t4\nstatic inline uint32_t A3XX_TEX_CONST_0_SWIZ_X(enum a3xx_tex_swiz val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_SWIZ_X__SHIFT) & A3XX_TEX_CONST_0_SWIZ_X__MASK;\n}\n#define A3XX_TEX_CONST_0_SWIZ_Y__MASK\t\t\t\t0x00000380\n#define A3XX_TEX_CONST_0_SWIZ_Y__SHIFT\t\t\t\t7\nstatic inline uint32_t A3XX_TEX_CONST_0_SWIZ_Y(enum a3xx_tex_swiz val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_SWIZ_Y__SHIFT) & A3XX_TEX_CONST_0_SWIZ_Y__MASK;\n}\n#define A3XX_TEX_CONST_0_SWIZ_Z__MASK\t\t\t\t0x00001c00\n#define A3XX_TEX_CONST_0_SWIZ_Z__SHIFT\t\t\t\t10\nstatic inline uint32_t A3XX_TEX_CONST_0_SWIZ_Z(enum a3xx_tex_swiz val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_SWIZ_Z__SHIFT) & A3XX_TEX_CONST_0_SWIZ_Z__MASK;\n}\n#define A3XX_TEX_CONST_0_SWIZ_W__MASK\t\t\t\t0x0000e000\n#define A3XX_TEX_CONST_0_SWIZ_W__SHIFT\t\t\t\t13\nstatic inline uint32_t A3XX_TEX_CONST_0_SWIZ_W(enum a3xx_tex_swiz val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_SWIZ_W__SHIFT) & A3XX_TEX_CONST_0_SWIZ_W__MASK;\n}\n#define A3XX_TEX_CONST_0_MIPLVLS__MASK\t\t\t\t0x000f0000\n#define A3XX_TEX_CONST_0_MIPLVLS__SHIFT\t\t\t\t16\nstatic inline uint32_t A3XX_TEX_CONST_0_MIPLVLS(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_MIPLVLS__SHIFT) & A3XX_TEX_CONST_0_MIPLVLS__MASK;\n}\n#define A3XX_TEX_CONST_0_MSAATEX__MASK\t\t\t\t0x00300000\n#define A3XX_TEX_CONST_0_MSAATEX__SHIFT\t\t\t\t20\nstatic inline uint32_t A3XX_TEX_CONST_0_MSAATEX(enum a3xx_tex_msaa val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_MSAATEX__SHIFT) & A3XX_TEX_CONST_0_MSAATEX__MASK;\n}\n#define A3XX_TEX_CONST_0_FMT__MASK\t\t\t\t0x1fc00000\n#define A3XX_TEX_CONST_0_FMT__SHIFT\t\t\t\t22\nstatic inline uint32_t A3XX_TEX_CONST_0_FMT(enum a3xx_tex_fmt val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_FMT__SHIFT) & A3XX_TEX_CONST_0_FMT__MASK;\n}\n#define A3XX_TEX_CONST_0_NOCONVERT\t\t\t\t0x20000000\n#define A3XX_TEX_CONST_0_TYPE__MASK\t\t\t\t0xc0000000\n#define A3XX_TEX_CONST_0_TYPE__SHIFT\t\t\t\t30\nstatic inline uint32_t A3XX_TEX_CONST_0_TYPE(enum a3xx_tex_type val)\n{\n\treturn ((val) << A3XX_TEX_CONST_0_TYPE__SHIFT) & A3XX_TEX_CONST_0_TYPE__MASK;\n}\n\n#define REG_A3XX_TEX_CONST_1\t\t\t\t\t0x00000001\n#define A3XX_TEX_CONST_1_HEIGHT__MASK\t\t\t\t0x00003fff\n#define A3XX_TEX_CONST_1_HEIGHT__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_TEX_CONST_1_HEIGHT(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_1_HEIGHT__SHIFT) & A3XX_TEX_CONST_1_HEIGHT__MASK;\n}\n#define A3XX_TEX_CONST_1_WIDTH__MASK\t\t\t\t0x0fffc000\n#define A3XX_TEX_CONST_1_WIDTH__SHIFT\t\t\t\t14\nstatic inline uint32_t A3XX_TEX_CONST_1_WIDTH(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_1_WIDTH__SHIFT) & A3XX_TEX_CONST_1_WIDTH__MASK;\n}\n#define A3XX_TEX_CONST_1_PITCHALIGN__MASK\t\t\t0xf0000000\n#define A3XX_TEX_CONST_1_PITCHALIGN__SHIFT\t\t\t28\nstatic inline uint32_t A3XX_TEX_CONST_1_PITCHALIGN(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_1_PITCHALIGN__SHIFT) & A3XX_TEX_CONST_1_PITCHALIGN__MASK;\n}\n\n#define REG_A3XX_TEX_CONST_2\t\t\t\t\t0x00000002\n#define A3XX_TEX_CONST_2_INDX__MASK\t\t\t\t0x000001ff\n#define A3XX_TEX_CONST_2_INDX__SHIFT\t\t\t\t0\nstatic inline uint32_t A3XX_TEX_CONST_2_INDX(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_2_INDX__SHIFT) & A3XX_TEX_CONST_2_INDX__MASK;\n}\n#define A3XX_TEX_CONST_2_PITCH__MASK\t\t\t\t0x3ffff000\n#define A3XX_TEX_CONST_2_PITCH__SHIFT\t\t\t\t12\nstatic inline uint32_t A3XX_TEX_CONST_2_PITCH(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_2_PITCH__SHIFT) & A3XX_TEX_CONST_2_PITCH__MASK;\n}\n#define A3XX_TEX_CONST_2_SWAP__MASK\t\t\t\t0xc0000000\n#define A3XX_TEX_CONST_2_SWAP__SHIFT\t\t\t\t30\nstatic inline uint32_t A3XX_TEX_CONST_2_SWAP(enum a3xx_color_swap val)\n{\n\treturn ((val) << A3XX_TEX_CONST_2_SWAP__SHIFT) & A3XX_TEX_CONST_2_SWAP__MASK;\n}\n\n#define REG_A3XX_TEX_CONST_3\t\t\t\t\t0x00000003\n#define A3XX_TEX_CONST_3_LAYERSZ1__MASK\t\t\t\t0x0001ffff\n#define A3XX_TEX_CONST_3_LAYERSZ1__SHIFT\t\t\t0\nstatic inline uint32_t A3XX_TEX_CONST_3_LAYERSZ1(uint32_t val)\n{\n\treturn ((val >> 12) << A3XX_TEX_CONST_3_LAYERSZ1__SHIFT) & A3XX_TEX_CONST_3_LAYERSZ1__MASK;\n}\n#define A3XX_TEX_CONST_3_DEPTH__MASK\t\t\t\t0x0ffe0000\n#define A3XX_TEX_CONST_3_DEPTH__SHIFT\t\t\t\t17\nstatic inline uint32_t A3XX_TEX_CONST_3_DEPTH(uint32_t val)\n{\n\treturn ((val) << A3XX_TEX_CONST_3_DEPTH__SHIFT) & A3XX_TEX_CONST_3_DEPTH__MASK;\n}\n#define A3XX_TEX_CONST_3_LAYERSZ2__MASK\t\t\t\t0xf0000000\n#define A3XX_TEX_CONST_3_LAYERSZ2__SHIFT\t\t\t28\nstatic inline uint32_t A3XX_TEX_CONST_3_LAYERSZ2(uint32_t val)\n{\n\treturn ((val >> 12) << A3XX_TEX_CONST_3_LAYERSZ2__SHIFT) & A3XX_TEX_CONST_3_LAYERSZ2__MASK;\n}\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}