
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v' to AST representation.
Generating RTLIL representation for module `\vecmat_mul'.
Generating RTLIL representation for module `\signedmul'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: signedmul           
root of   1 design levels: vecmat_mul          
Automatically selected vecmat_mul as design top module.

2.2. Analyzing design hierarchy..
Top module:  \vecmat_mul
Used module:     \signedmul

2.3. Analyzing design hierarchy..
Top module:  \vecmat_mul
Used module:     \signedmul
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 7 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\signedmul.\a_ff' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$15' with positive edge clock.
Creating register for signal `\signedmul.\b_ff' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$16' with positive edge clock.
Creating register for signal `\signedmul.\result_ff' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$17' with positive edge clock.
Creating register for signal `\signedmul.\a_sign' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$18' with positive edge clock.
Creating register for signal `\signedmul.\b_sign' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$19' with positive edge clock.
Creating register for signal `\signedmul.\a_sign_ff' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$20' with positive edge clock.
Creating register for signal `\signedmul.\b_sign_ff' using process `\signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
  created $dff cell `$procdff$21' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `signedmul.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:121$14'.
Cleaned up 0 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module signedmul.
Optimizing module vecmat_mul.

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module signedmul.
Optimizing module vecmat_mul.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\signedmul'.
<suppressed ~3 debug messages>
Finding identical cells in module `\vecmat_mul'.
Removed a total of 1 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \signedmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:118$12: \b -> { 1'0 \b [14:0] }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:117$9: \a -> { 1'0 \a [14:0] }
  Analyzing evaluation results.
Running muxtree optimizer on module \vecmat_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \signedmul.
  Optimizing cells in module \vecmat_mul.
Performed a total of 0 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\signedmul'.
Finding identical cells in module `\vecmat_mul'.
Removed a total of 0 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$15 ($dff) from module signedmul (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:117$8_Y [15], Q = \a_ff [15], rval = 1'0).
Adding SRST signal on $procdff$16 ($dff) from module signedmul (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/attention_layer_submodules/vecmat_mul.v:118$11_Y [15], Q = \b_ff [15], rval = 1'0).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \signedmul..
Finding unused cells or wires in module \vecmat_mul..
Removed 0 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module signedmul.
Optimizing module vecmat_mul.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \signedmul..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \vecmat_mul..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~3 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \signedmul.
  Optimizing cells in module \vecmat_mul.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\signedmul'.
Finding identical cells in module `\vecmat_mul'.
Removed a total of 0 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \signedmul..
Finding unused cells or wires in module \vecmat_mul..

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module signedmul.
Optimizing module vecmat_mul.

4.16. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== signedmul ===

   Number of wires:                 21
   Number of wire bits:            278
   Number of public wires:          14
   Number of public wire bits:     181
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $add                           48
     $dff                           66
     $eq                             1
     $mul                           32
     $mux                           48
     $not                           48
     $sdff                           2

=== vecmat_mul ===

   Number of wires:                  5
   Number of wire bits:           3074
   Number of public wires:           5
   Number of public wire bits:    3074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64

=== design hierarchy ===

   vecmat_mul                        1
     signedmul                       0

   Number of wires:                  5
   Number of wire bits:           3074
   Number of public wires:           5
   Number of public wire bits:    3074
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64

End of script. Logfile hash: 7f467b2093, CPU: user 0.08s system 0.01s, MEM: 15.02 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 30% 2x read_verilog (0 sec), 21% 2x opt_clean (0 sec), ...
