ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"exti_hardware.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.exti_hardware_init_ex,"ax",%progbits
  18              		.align	1
  19              		.global	exti_hardware_init_ex
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	exti_hardware_init_ex:
  25              	.LFB683:
  26              		.file 1 "board/stm32f411ceux_board/Core/Extension/exti_hardware.c"
   1:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** /*
   2:board/stm32f411ceux_board/Core/Extension/exti_hardware.c ****  * exti_hardware.c
   3:board/stm32f411ceux_board/Core/Extension/exti_hardware.c ****  *
   4:board/stm32f411ceux_board/Core/Extension/exti_hardware.c ****  *  Created on: Dec 13, 2024
   5:board/stm32f411ceux_board/Core/Extension/exti_hardware.c ****  *      Author: vanlo
   6:board/stm32f411ceux_board/Core/Extension/exti_hardware.c ****  */
   7:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 
   8:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** #include "exti_hardware.h"
   9:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 
  10:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** void exti_hardware_init_ex(void){
  27              		.loc 1 10 33 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  11:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 
  12:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 	NVIC_SetPriority(EXTI3_IRQn,
  32              		.loc 1 12 2 view .LVU1
  33              	.LBB37:
  34              	.LBI37:
  35              		.file 2 "board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h"
   1:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*
   8:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *
  10:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 2


  12:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *
  16:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *
  18:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
  24:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  25:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  31:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  34:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  36:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  40:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
  41:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  44:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  47:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  50:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
  53:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  54:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  55:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
  59:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
  62:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  63:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  65:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 3


  69:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  71:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  73:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
  76:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
  88:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 100:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 112:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 124:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 4


 126:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 136:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 148:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 160:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 162:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 164:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 165:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
 167:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 169:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 171:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 173:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 176:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 180:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 5


 183:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 187:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 192:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 197:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 202:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 207:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 213:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 215:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 217:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
 221:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #else
 224:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 229:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 234:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 236:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 237:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 238:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 6


 240:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 245:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 250:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
 253:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 254:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 255:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 260:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 261:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 262:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 264:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 266:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 268:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 280:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
 281:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 284:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 287:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 290:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 293:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 296:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 7


 297:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 299:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 300:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 301:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 303:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 305:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 307:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 313:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 317:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 318:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 319:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 321:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 323:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 325:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 341:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 345:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 348:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 351:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 8


 354:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 357:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 360:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 363:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 366:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 369:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 372:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 373:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 374:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 376:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 378:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 380:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 388:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 392:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 395:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 398:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 400:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 401:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 402:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 407:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 408:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 409:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 9


 411:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 413:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 428:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 432:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 434:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 435:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 436:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 441:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 442:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 443:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 445:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 447:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 10


 468:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 470:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 474:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 477:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 480:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 483:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 486:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 490:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 493:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 496:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 499:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 502:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 505:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 508:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 511:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 514:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 517:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 521:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 11


 525:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 528:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 531:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 534:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 537:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 540:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 543:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 547:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 550:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 553:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 557:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 560:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 563:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 566:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 569:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 572:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 576:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 579:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 12


 582:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 585:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 588:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 591:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 594:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 597:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 600:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 603:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 606:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 609:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 612:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 615:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 619:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 622:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 625:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 629:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 632:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 635:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 638:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 13


 639:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 641:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 644:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 648:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 651:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 654:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 657:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 660:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 663:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 666:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 670:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 673:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 676:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 679:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 682:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 685:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 689:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 692:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 695:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 14


 696:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 699:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 702:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 705:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 708:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 711:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 713:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 714:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 715:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 720:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 721:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 722:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 724:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 726:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 731:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 735:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 739:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 742:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 745:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 748:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 751:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 15


 753:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 754:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 755:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 760:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 761:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 762:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 764:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 766:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 772:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 776:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 779:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 782:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 785:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 789:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 793:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 797:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 800:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 803:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 805:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 806:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 807:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 16


 810:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 812:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 813:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 814:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 816:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 820:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 849:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 853:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 857:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 860:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 863:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 866:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 17


 867:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 869:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 872:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 875:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 878:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 881:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 885:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 888:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 891:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 893:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 894:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 895:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 900:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 901:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
 902:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
 904:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 906:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 18


 924:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 931:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 935:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 938:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 941:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 944:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 947:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 950:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 953:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 956:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 959:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 962:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 965:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 968:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 971:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 974:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 977:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 980:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 19


 981:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 983:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 986:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 990:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 994:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 998:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1002:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1006:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1010:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1014:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1017:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1020:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1023:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1026:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1029:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1032:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1035:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 20


1038:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1040:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1041:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1042:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1047:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1048:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1049:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1051:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1053:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1079:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1083:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1087:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1091:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1094:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 21


1095:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1097:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1100:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1104:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1107:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1111:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1115:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1118:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1121:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1124:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1127:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1130:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1133:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1137:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1140:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1144:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1147:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1150:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 22


1152:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1153:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1156:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1159:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1162:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1166:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1169:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1173:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1177:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1180:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1183:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1186:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1189:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1192:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1196:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1199:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1201:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1202:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1204:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 23


1209:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1210:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1211:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1213:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1214:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1215:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1228:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1230:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1234:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1237:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1240:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1244:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1247:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1250:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1254:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1258:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1261:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1264:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 24


1266:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1268:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1271:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1274:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1277:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1280:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1283:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1286:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1289:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1292:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1295:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1298:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1299:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1300:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1305:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1306:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1307:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1309:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1311:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1320:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 25


1323:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1324:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1327:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1330:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1333:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1336:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1339:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1342:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1345:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1348:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1352:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1356:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1359:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1362:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1365:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1369:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1372:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1375:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1378:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 26


1380:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1381:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1384:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1387:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1390:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1394:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1397:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1400:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1403:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1405:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1408:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1410:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1411:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1412:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1417:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1418:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1419:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1421:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1423:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1429:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1433:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1436:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 27


1437:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1439:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1442:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1445:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1448:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1451:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1454:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1457:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1460:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1463:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1466:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1470:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1473:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1477:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1480:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1483:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1486:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1489:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1492:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 28


1494:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1495:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1498:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1501:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1504:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1507:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1510:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1513:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1515:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1516:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1517:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1522:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1523:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1524:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
1529:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1531:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1532:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
1537:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1539:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1541:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1542:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1543:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1548:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1549:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 29


1551:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1559:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1568:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1573:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1576:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1578:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1579:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1580:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1589:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** */
1591:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1592:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1593:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1594:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1596:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1601:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1602:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #else
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 30


1608:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1622:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #else
1628:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1632:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1634:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1635:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1643:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1644:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1645:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
1649:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1653:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1655:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1658:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 31


1665:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1666:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1667:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1668:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1672:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
  36              		.loc 2 1672 26 view .LVU2
  37              	.LBB38:
1673:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1674:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
  38              		.loc 2 1674 3 view .LVU3
  39              		.loc 2 1674 26 is_stmt 0 view .LVU4
  40 0000 124B     		ldr	r3, .L4
  41 0002 DA68     		ldr	r2, [r3, #12]
  42              		.loc 2 1674 11 view .LVU5
  43 0004 C2F30222 		ubfx	r2, r2, #8, #3
  44              	.LVL0:
  45              		.loc 2 1674 11 view .LVU6
  46              	.LBE38:
  47              	.LBE37:
  48              	.LBB39:
  49              	.LBI39:
1675:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1676:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1677:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1678:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1679:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1684:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1686:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1688:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1692:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1693:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1694:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1695:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1696:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1703:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1705:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1707:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 32


1708:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1709:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   else
1710:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1711:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1712:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1713:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1714:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1715:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1716:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1717:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1722:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1724:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1726:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1728:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1729:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1730:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1731:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1732:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1733:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1734:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1741:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1743:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1745:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1747:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   else
1748:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1749:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1750:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1751:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1752:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1753:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1754:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1755:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1760:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1762:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1764:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 33


1765:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1766:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1767:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1768:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1769:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1770:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1775:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1777:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1779:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1781:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1782:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1783:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1784:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1785:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Active Interrupt
1786:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not active.
1789:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is active.
1790:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1791:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1792:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1794:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1796:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1798:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   else
1799:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1800:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1801:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1802:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1803:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1804:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1805:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1806:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Interrupt Priority
1807:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1810:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]  priority  Priority to set.
1812:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1814:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1816:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1820:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   else
1821:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 34


1822:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1824:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1825:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1826:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1827:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1828:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Priority
1829:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            or negative to specify a processor exception.
1832:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return             Interrupt Priority.
1834:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1836:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1838:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1839:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1841:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1843:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   else
1844:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
1845:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
1847:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** }
1848:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1849:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1850:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** /**
1851:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \brief   Encode Priority
1852:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            preemptive priority value, and subpriority value.
1854:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1855:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****  */
1861:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
  50              		.loc 2 1861 26 is_stmt 1 view .LVU7
  51              	.LBB40:
1862:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
1863:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
  52              		.loc 2 1863 3 view .LVU8
1864:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PreemptPriorityBits;
  53              		.loc 2 1864 3 view .LVU9
1865:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   uint32_t SubPriorityBits;
  54              		.loc 2 1865 3 view .LVU10
1866:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1867:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
  55              		.loc 2 1867 3 view .LVU11
  56              		.loc 2 1867 31 is_stmt 0 view .LVU12
  57 0008 C2F10703 		rsb	r3, r2, #7
  58              		.loc 2 1867 23 view .LVU13
  59 000c 042B     		cmp	r3, #4
  60 000e 28BF     		it	cs
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 35


  61 0010 0423     		movcs	r3, #4
  62 0012 1946     		mov	r1, r3
  63              	.LVL1:
1868:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
  64              		.loc 2 1868 3 is_stmt 1 view .LVU14
  65              		.loc 2 1868 44 is_stmt 0 view .LVU15
  66 0014 131D     		adds	r3, r2, #4
  67              		.loc 2 1868 109 view .LVU16
  68 0016 062B     		cmp	r3, #6
  69 0018 15D9     		bls	.L3
  70 001a 033A     		subs	r2, r2, #3
  71              	.LVL2:
  72              	.L2:
1869:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
1870:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   return (
  73              		.loc 2 1870 3 is_stmt 1 view .LVU17
1871:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
  74              		.loc 2 1871 30 is_stmt 0 view .LVU18
  75 001c 4FF0FF33 		mov	r3, #-1
  76              	.LVL3:
  77              		.loc 2 1871 30 view .LVU19
  78 0020 8B40     		lsls	r3, r3, r1
  79 0022 DB43     		mvns	r3, r3
  80 0024 03F00103 		and	r3, r3, #1
  81              		.loc 2 1871 82 view .LVU20
  82 0028 9340     		lsls	r3, r3, r2
  83              	.LVL4:
  84              		.loc 2 1871 82 view .LVU21
  85              	.LBE40:
  86              	.LBE39:
  87              	.LBB42:
  88              	.LBI42:
1814:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
  89              		.loc 2 1814 22 is_stmt 1 view .LVU22
  90              	.LBB43:
1816:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
  91              		.loc 2 1816 3 view .LVU23
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
  92              		.loc 2 1818 5 view .LVU24
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
  93              		.loc 2 1818 48 is_stmt 0 view .LVU25
  94 002a 1B01     		lsls	r3, r3, #4
  95              	.LVL5:
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
  96              		.loc 2 1818 48 view .LVU26
  97 002c DBB2     		uxtb	r3, r3
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
  98              		.loc 2 1818 46 view .LVU27
  99 002e 084A     		ldr	r2, .L4+4
 100              	.LVL6:
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
 101              		.loc 2 1818 46 view .LVU28
 102 0030 82F80933 		strb	r3, [r2, #777]
 103              	.LVL7:
1818:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
 104              		.loc 2 1818 46 view .LVU29
 105              	.LBE43:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 36


 106              	.LBE42:
  13:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 			NVIC_EncodePriority(NVIC_GetPriorityGrouping(),
  14:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 			1, 0));
  15:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** 	exti_hardware_disable_interrupt();
 107              		.loc 1 15 2 is_stmt 1 view .LVU30
 108              	.LBB44:
 109              	.LBI44:
 110              		.file 3 "board/stm32f411ceux_board/Core/Extension/exti_hardware.h"
   1:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** /*
   2:board/stm32f411ceux_board/Core/Extension/exti_hardware.h ****  * exti_hardware.h
   3:board/stm32f411ceux_board/Core/Extension/exti_hardware.h ****  *
   4:board/stm32f411ceux_board/Core/Extension/exti_hardware.h ****  *  Created on: Dec 13, 2024
   5:board/stm32f411ceux_board/Core/Extension/exti_hardware.h ****  *      Author: vanlo
   6:board/stm32f411ceux_board/Core/Extension/exti_hardware.h ****  */
   7:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
   8:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #ifndef BOARD_STM32F411CEUX_BOARD_CORE_EXTENSION_EXTI_HARDWARE_H_
   9:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #define BOARD_STM32F411CEUX_BOARD_CORE_EXTENSION_EXTI_HARDWARE_H_
  10:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  11:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #include "stm32_config.h"
  12:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  13:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #define UPDATE_EXTI_ISR						LL_EXTI_LINE_3
  14:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #define UPDATE_EXTI_ISR_IRQ					EXTI3_IRQHandler(void)
  15:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #define UPDATE_EXTI_ISR_FLAG  		     	LL_EXTI_IsActiveFlag_0_31(UPDATE_EXTI_ISR)
  16:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** #define UPDATE_EXTI_ISR_CLEAR_FLAG       	LL_EXTI_ClearFlag_0_31(UPDATE_EXTI_ISR)
  17:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  18:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  19:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** void exti_hardware_init_ex(void);
  20:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  21:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** static inline void exti_hardware_enable_interrupt(void){
  22:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  23:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 	NVIC_EnableIRQ(EXTI3_IRQn);
  24:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** }
  25:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** static inline void exti_hardware_disable_interrupt(void){
 111              		.loc 3 25 20 view .LVU31
 112              	.LBE44:
  26:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 
  27:board/stm32f411ceux_board/Core/Extension/exti_hardware.h **** 	NVIC_DisableIRQ(EXTI3_IRQn);
 113              		.loc 3 27 2 view .LVU32
 114              	.LBB51:
 115              	.LBB45:
 116              	.LBI45:
1722:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** {
 117              		.loc 2 1722 22 view .LVU33
 118              	.LBB46:
1724:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   {
 119              		.loc 2 1724 3 view .LVU34
1726:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
 120              		.loc 2 1726 5 view .LVU35
1726:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
 121              		.loc 2 1726 43 is_stmt 0 view .LVU36
 122 0034 4FF40073 		mov	r3, #512
 123 0038 C2F88030 		str	r3, [r2, #128]
1727:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
 124              		.loc 2 1727 5 is_stmt 1 view .LVU37
 125              	.LBB47:
 126              	.LBI47:
 127              		.file 4 "board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h"
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 37


   1:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 38


  58:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 39


 115:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 40


 172:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 227:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 41


 229:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 128              		.loc 4 269 27 view .LVU38
 129              	.LBB48:
 270:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 130              		.loc 4 271 3 view .LVU39
 131              		.syntax unified
 132              	@ 271 "board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 133 003c BFF34F8F 		dsb 0xF
 134              	@ 0 "" 2
 135              		.thumb
 136              		.syntax unified
 137              	.LBE48:
 138              	.LBE47:
1728:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h ****   }
 139              		.loc 2 1728 5 view .LVU40
 140              	.LBB49:
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 42


 141              	.LBI49:
 258:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142              		.loc 4 258 27 view .LVU41
 143              	.LBB50:
 260:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144              		.loc 4 260 3 view .LVU42
 145              		.syntax unified
 146              	@ 260 "board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h" 1
 147 0040 BFF36F8F 		isb 0xF
 148              	@ 0 "" 2
 149              	.LVL8:
 260:board/stm32f411ceux_board/Drivers/CMSIS/Include/cmsis_gcc.h **** }
 150              		.loc 4 260 3 is_stmt 0 view .LVU43
 151              		.thumb
 152              		.syntax unified
 153              	.LBE50:
 154              	.LBE49:
 155              	.LBE46:
 156              	.LBE45:
 157              	.LBE51:
  16:board/stm32f411ceux_board/Core/Extension/exti_hardware.c **** }
 158              		.loc 1 16 1 view .LVU44
 159 0044 7047     		bx	lr
 160              	.LVL9:
 161              	.L3:
 162              	.LBB52:
 163              	.LBB41:
1868:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 164              		.loc 2 1868 109 view .LVU45
 165 0046 0022     		movs	r2, #0
 166              	.LVL10:
1868:board/stm32f411ceux_board/Drivers/CMSIS/Include/core_cm4.h **** 
 167              		.loc 2 1868 109 view .LVU46
 168 0048 E8E7     		b	.L2
 169              	.L5:
 170 004a 00BF     		.align	2
 171              	.L4:
 172 004c 00ED00E0 		.word	-536810240
 173 0050 00E100E0 		.word	-536813312
 174              	.LBE41:
 175              	.LBE52:
 176              		.cfi_endproc
 177              	.LFE683:
 179              		.text
 180              	.Letext0:
 181              		.file 5 "board/stm32f411ceux_board/Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 182              		.file 6 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 183              		.file 7 "c:\\st\\stm32cubeide_1.12.1\\stm32cubeide\\plugins\\com.st.stm32cube.ide.mcu.externaltool
 184              		.file 8 "board/stm32f411ceux_board/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_tim.h"
 185              		.file 9 "board/stm32f411ceux_board/Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_dma.h"
ARM GAS  C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s 			page 43


DEFINED SYMBOLS
                            *ABS*:0000000000000000 exti_hardware.c
C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s:18     .text.exti_hardware_init_ex:0000000000000000 $t
C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s:24     .text.exti_hardware_init_ex:0000000000000000 exti_hardware_init_ex
C:\Users\vanlo\AppData\Local\Temp\ccCYmRhh.s:172    .text.exti_hardware_init_ex:000000000000004c $d

NO UNDEFINED SYMBOLS
