
*** Running vivado
    with args -log system_axi_i2s_adi_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_i2s_adi_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_axi_i2s_adi_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 508.242 ; gain = 79.754
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/zedboard_adrv9002_project/adi_hdl_2022_r2/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_axi_i2s_adi_0
Command: synth_design -top system_axi_i2s_adi_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9064
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1356.797 ; gain = 409.195
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_i2s_adi_0' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
WARNING: [Synth 8-3819] Generic 'CMOS_LVDS_N' not present in instantiated entity will be ignored
	Parameter SLOT_WIDTH bound to: 24 - type: integer 
	Parameter LRCLK_POL bound to: 0 - type: integer 
	Parameter BCLK_POL bound to: 0 - type: integer 
	Parameter S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter S_AXI_ADDRESS_WIDTH bound to: 16 - type: integer 
	Parameter DEVICE_FAMILY bound to: virtex6 - type: string 
	Parameter DMA_TYPE bound to: 1 - type: integer 
	Parameter NUM_OF_CHANNEL bound to: 1 - type: integer 
	Parameter HAS_TX bound to: 1 - type: integer 
	Parameter HAS_RX bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_i2s_adi' declared at 'c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/axi_i2s_adi.vhd:53' bound to instance 'U0' of component 'axi_i2s_adi' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:246]
INFO: [Synth 8-638] synthesizing module 'axi_i2s_adi' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/axi_i2s_adi.vhd:146]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'dma_fifo' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'dma_fifo' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/dma_fifo.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'pl330_dma_fifo__parameterized0' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'pl330_dma_fifo__parameterized0' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/pl330_dma_fifo.vhd:81]
INFO: [Synth 8-638] synthesizing module 'i2s_controller' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'fifo_synchronizer' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/fifo_synchronizer.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'fifo_synchronizer' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/fifo_synchronizer.vhd:59]
INFO: [Synth 8-638] synthesizing module 'i2s_clkgen' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_clkgen.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'i2s_clkgen' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_clkgen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'i2s_tx' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_tx.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'i2s_tx' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_tx.vhd:60]
INFO: [Synth 8-638] synthesizing module 'i2s_rx' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_rx' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_rx.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'i2s_controller' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_controller.vhd:80]
INFO: [Synth 8-638] synthesizing module 'axi_ctrlif' [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_ctrlif' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/common/axi_ctrlif.vhd:84]
INFO: [Synth 8-256] done synthesizing module 'axi_i2s_adi' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/axi_i2s_adi.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'system_axi_i2s_adi_0' (0#1) [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/synth/system_axi_i2s_adi_0.vhd:105]
WARNING: [Synth 8-3301] Unused top level parameter/generic CMOS_LVDS_N
WARNING: [Synth 8-6014] Unused sequential element prev_bclk_div_rate_reg was removed.  [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_clkgen.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element prev_lrclk_div_rate_reg was removed.  [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_clkgen.vhd:112]
WARNING: [Synth 8-6014] Unused sequential element seq_reg was removed.  [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ipshared/812a/i2s_rx.vhd:107]
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[7] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[6] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module axi_ctrlif is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aclk in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aresetn in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[23] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[22] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[21] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[20] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[19] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[18] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[17] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[16] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[15] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[9] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[8] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[7] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[6] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[5] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[4] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[3] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tvalid in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_i2s_adi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1457.609 ; gain = 510.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.609 ; gain = 510.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1457.609 ; gain = 510.008
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1457.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc]
Parsing XDC File [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'U0'
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports s_axi_aclk]'. [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:1]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:1]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports data_clk_i]'. [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:2]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc:2]
Finished Parsing XDC File [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_i2s_adi_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_i2s_adi_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1559.730 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1560.883 ; gain = 1.152
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.runs/system_axi_i2s_adi_0_synth_1/dont_touch.xdc, line 9).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage1_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage1_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage1_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/cdc_sync_stage2_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/\rx_gen.rx_sync /cdc_sync_stage2_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
Applied set_property ASYNC_REG = true for U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg. (constraint file  c:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.gen/sources_1/bd/system/ip/system_axi_i2s_adi_0/axi_i2s_adi_constr.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'axi_ctrlif'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                                0 |                               00
                    resp |                                1 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'axi_ctrlif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                     ack |                              010 |                               10
                    resp |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'one-hot' in module 'axi_ctrlif'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   3 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 4     
	   2 Input    1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               32 Bit    Registers := 6     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 28    
+---RAMs : 
	               20 Bit	(4 X 5 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   6 Input   32 Bit        Muxes := 1     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 5     
	   2 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 22    
	   4 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_aclk in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_aresetn in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[31] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[30] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[29] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[28] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[27] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[26] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[25] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[24] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[23] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[22] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[21] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[20] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[19] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[18] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[17] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[16] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[15] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[14] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[13] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[12] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[11] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[10] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[9] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[8] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[7] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[6] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[5] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[4] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[3] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tdata[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tvalid in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_aclk in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_tready in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[15] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[14] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[13] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[12] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[11] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[10] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[9] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[8] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[7] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[6] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awprot[0] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[2] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[1] in module axi_i2s_adi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arprot[0] in module axi_i2s_adi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+
|U0          | pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
|U0          | ctrl/tx_sync/fifo_reg                       | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | ctrl/rx_gen.rx_sync/fifo_reg                | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:55 ; elapsed = 00:01:00 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+---------------------------------------------+-----------+----------------------+-------------+
|Module Name | RTL Object                                  | Inference | Size (Depth x Width) | Primitives  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+
|U0          | pl330_dma_tx_gen.tx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
|U0          | ctrl/tx_sync/fifo_reg                       | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | ctrl/rx_gen.rx_sync/fifo_reg                | Implied   | 4 x 5                | RAM32M x 1  | 
|U0          | pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg | Implied   | 8 x 24               | RAM32M x 4  | 
+------------+---------------------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     2|
|2     |LUT1   |     7|
|3     |LUT2   |    23|
|4     |LUT3   |    40|
|5     |LUT4   |    14|
|6     |LUT5   |    38|
|7     |LUT6   |    69|
|8     |RAM32M |    10|
|9     |FDPE   |     3|
|10    |FDRE   |   215|
|11    |FDSE   |     7|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 73 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:01:08 . Memory (MB): peak = 1560.883 ; gain = 510.008
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:13 . Memory (MB): peak = 1560.883 ; gain = 613.281
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1560.883 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1560.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances

Synth Design complete, checksum: c4815495
INFO: [Common 17-83] Releasing license: Synthesis
51 Infos, 152 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:18 ; elapsed = 00:01:29 . Memory (MB): peak = 1560.883 ; gain = 1014.660
INFO: [Common 17-1381] The checkpoint 'C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.runs/system_axi_i2s_adi_0_synth_1/system_axi_i2s_adi_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_i2s_adi_0, cache-ID = 014e2c28f3c514ee
INFO: [Coretcl 2-1174] Renamed 12 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/zedboard_adrv9002_project/adi_hdl_2022_r2/projects/adrv9001/zed/adrv9001_zed.runs/system_axi_i2s_adi_0_synth_1/system_axi_i2s_adi_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_i2s_adi_0_utilization_synth.rpt -pb system_axi_i2s_adi_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 23:24:51 2024...
