;--------------------------------------------------------------------------
;
;
;   PEEDI sample target configuration file
;
;   Ronetix
;
;   Supported devices   : Atmel AT91SAM9260
;   Board               : Atmel AT91SAM9260-EK
;
;   Revision            : 1.0
;
;   Date                : June 07, 2006
;
; The file is delivered "AS IS" without warranty or condition of any
; kind, either express, implied or statutory. This includes without
; limitation any warranty or condition with respect to merchantability or
; fitness for any particular purpose, or against the infringements of
; intellectual property rights of others.
;
;--------------------------------------------------------------------------

;--------------------------------------------------------------------------
; The following section contains licenses that are required for PEEDI to
; operate.
;
; These licenses must be filled before using this file.
;
;   Example:
;       [LICENSE]
;       KEY         = UPDATE_24MAY2007, 1111-1111-1111-1
;       KEY         = ARM7, 2222-2222-2222-2
;
; The minimum required licenses are provided when PEEDI is purchased and
; are printed on the bottom side of PEEDI.
;

[LICENSE]
;KEY=UPDATE_25APR2007, 1111-1111-1111-1
;KEY=ARM7_ARM9,        2222-2222-2222-2
;KEY=GDB_REMOTE,       3333-3333-3333-3
;--------------------------------------------------------------------------

[DEBUGGER]
PROTOCOL = gdb_remote               ; gdb remote
REMOTE_PORT = 2000                  ; TCP/IP port
GDB_READ_INGNORE_TIME = 3000        ; time in ms

[TARGET]
PLATFORM = ARM

[PLATFORM_ARM]
JTAG_CHAIN = 4                      ; list of IR lenghts of all TAP controller in JTAG chain
JTAG_CLOCK = 5, 20000               ; JTAG Clock in [kHz] - 5kHz jtag clock for init operations and 25MHz for normal work
                                    ; Valid range: 5 - 33000
TRST_TYPE = PUSHPULL                ; type of TRST output: OPENDRAIN or PUSHPULL
WAKEUP_TIME = 20                    ; time between releasing the reset and starting the jtag communication
RESET_TIME = 20                     ; lenght of RESET pulse in ms; 0 means no RESET

CORE0 = ARM926E, 0                  ; TAP 0 is ARM926E  CPU
CORE0_STARTUP_MODE      = RESET     ; startup mode after reset:
                                    ;   if RESET than no code is executed after reset
                                    ;   if STOP,XX then the target executes code for XX period in ms.
                                    ;   if RUN then the target executes code until stopped by the telnet "halt" command

CORE0_BREAKMODE         = soft      ; default breakpoint mode for the debugger:
                                    ;   soft - use software breakpoints
                                    ;   hard - use hardware breakpoints

CORE_BREAK_PATTERN      = 0xDFFFDFFF ; software breakpoint pattern

CORE0_INIT              = INIT_9260 ; init section
CORE0_FLASH0            = ROOTFS_NAND
CORE0_FLASH1            = DATAFLASH
CORE0_ENDIAN            = little
CORE0_WORKSPACE_ADDR    = 0x20001000 ; start address of workspace for flash programmer
CORE0_WORKSPACE_LEN     = 0x10000    ; length of workspace in bytes

;CORE0_PATH  = "tftp://192.168.1.1"  ; default path
CORE0_PATH  = "card://"  ; default path

CORE0_FILE  = "test.bin", BIN, 0x20000000

;-------------------------------------------------------------------
;             CORE_VECTOR_CATCH_MASK
;             ----------------------
; If one of the bits is set HIGH and the corresponding exception occurs, the
; processor enters debug state as if a breakpoint has been set on an instruction fetch
; from the relevant exception vector.
;
; bit7   bit6  bit5   bit4    bit3    bit2   bit1    bit0
;----------------------------------------------------------
;| fiq | irq | res |d_abort| p_abort| swi | undef | reset |
;----------------------------------------------------------
CORE_VECTOR_CATCH_MASK = 0x00



;-------------------------------------------------
; Init for Atmel AT91SAM9260-EK
;-------------------------------------------------
[INIT_9260]
mem write 0xFFFFFC20 0x00004001     ; CKGR_MOR - enable main osc.
wait 2
mem write 0xFFFFFC28 0x2060BF09     ; CKGR_PLLA - 200 MHz
wait      20                        ; delay 20ms
mem write 0xFFFFFC30 0x00000100     ; PMC_MCKR
wait 2
mem write 0xFFFFFC30 0x00000102     ; PMC_MCKR
wait 2
clock normal                        ; switch JTAG clock to 20MHz (the second argument of JTAG_CLOCK)
mem write 0xfffffd44 0x3fff8fff     ; disable watchdog
mem write 0xFFFFFD08 0xA5000001     ; user reset enable

mem write 0xFFFFF804 0xFFFF0000     ; define PDC[31:16] as DATA[31:16]
mem write 0xFFFFF860 0xFFFF0000     ; no pull-up for D[31:16]

mem write 0xFFFFEF1C 0x10A          ; EBI_CSA, no pull-ups for D[15:0], CS1 SDRAM, CS3 NAND Flash
mem write 0xFFFFEA00 0              ; SDRAMC_MR Mode register
mem write 0xFFFFEA04 0x2B7          ; SDRAMC_TR - Refresh Timer register
mem write 0xFFFFEA08 0x852272D9     ; SDRAMC_CR - Configuration register
mem write 0xFFFFEA24 0              ; Memory Device Register -> SDRAM
mem write 0xFFFFEA00 0x00000002     ; SDRAMC_MR
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0xFFFFEA00 4              ; SDRC_MR
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0xFFFFEA00 3              ; SDRC_MR
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0xFFFFEA00 0              ; SDRC_MR
mem write 0x20000000 0              ; SDRAM_BASE
mem write 0xFFFFEA04 0x2B7           ; SDRAM_TR
mem write 0x20000000 0              ; SDRAM_BASE


; setup CS3 (NAND Flash) - 8/16-bit
mem write 0xFFFFEC30 0x03030303     ; SMC_SETUP
mem write 0xFFFFEC34 0x04040404     ; SMC_PULSE
mem write 0xFFFFEC38 0x00080008     ; SMC_CYCLE
;mem write 0xFFFFEC3C 0x00161003     ; SMC_MODE	16-bit
mem write 0xFFFFEC3C 0x00160003     ; SMC_MODE  8-bit

; NAND FLash: configure PIOs in periph mode
mem write 0xFFFFF870 3              ; PIOC->ASR <- PC0 | PC1
mem write 0xFFFFF874 0              ; PIOC->BSR
mem write 0xFFFFF804 3              ; PIOC->PDR <- PC0 | PC1
mem write 0xFFFFF800 0x4000
mem write 0xFFFFF810 0x4000         ; PIOC->PER <- PC14
mem write 0xFFFFF830 0x4000         ; PIOC->SODR, set PC14 to '1'

set control 0x5107C                ; enable ICache and Dcache
set cpsr 0xd3


[ROOTFS_NAND]
CHIP                = NAND_FLASH
DATA_BASE           = 0x40000000     ; data
CMD_BASE            = 0x40400000     ; commands (CLE)
ADDR_BASE           = 0x40200000     ; addreses (ALE)
;FILE = "ftp://user:password@192.168.3.1/rootfs.jffs2", BIN, 0
FILE = "card:rootfs.jfs", BIN, 0

; address and value for asserting the Nand Flash Chip select
; [addr] = value
CS_ASSERT   = 0xFFFFF834, 0x4000

; address and value for releasing the Nand Flash Chip select
; [addr] = value
CS_RELEASE = 0xFFFFF830, 0x4000

; list with bad blocks to be marked as bad
;=========================================
;BAD_BLOCKS=1146, 1698
; CAUTION!!!
; Enable erasing of bad blocks
; DO NOT Enable this if you don't know what you are doing
; For more information see the AN006 (www.ronetix.at/an006.html)
ERASE_BAD_BLOCKS = NO

OOB_INFO = JFFS2        ; how to deal with the OOB (spare) info
                        ;   RAW   - program 528/2112 bytes from file
                        ;   JFFS2 - program 512/2048 bytes from file and add ECC bytes
                        ;   FF    - program 512/2048 bytes from file, set spare info to 0xFF


[DATAFLASH]
CHIP               = AT45_DATAFLASH ; the DataFlash chip will be autodetected
CPU                = AT91SAM9261    ; AT91 CPU type: AT91RM9200, AT91SAM9261 or AT91SAM7
SPI_DIV            = 8              ; AT91RM9200: Fspi = (MCK/2)/SPI_DIV; AT91SAM9261: Fspi = MCK/SPI_DIV;
nSPI               = 0              ; which SPI controller: 0 or 1
nCS                = 1              ; which chip select: 0 - 3
SPI_SPCK           = PIOA, A, 2     ; pin definition for SPCK: PIOA, peripheral A, io2
SPI_MISO           = PIOA, A, 0     ; pin definition for MISO: PIOA, peripheral A, io0
SPI_MOSI           = PIOA, A, 1     ; pin definition for MOSI: PIOA, peripheral A, io1
SPI_CS             = PIOC, B, 11    ; pin definition for CS  : PIOC, peripheral B, io11
FILE               = "test.bin", BIN, 0


[SERIAL]
BAUD=115200
STOP_BITS=1
PARITY=NONE
TCP_PORT = 0            ; enable CLI over RS232
;TCP_PORT = 2023        ; enable serial over TCP/IP

[TELNET]
PROMPT = "SAM9260> "                 ; telnet prompt
;BACKSPACE=127                      ; comment out for autodetect

[DISPLAY]
BRIGHTNESS      = 20                ; LED indicator brightness
VOLUME          = 25                ; beeper volume


[ACTIONS]                           ; user defined scripts
;AUTORUN        = 2                 ; executed on every target connect
1 = erase
2 = prog
3 = dump_ram
4 = dump_flash

[erase]                             ; erase flash
flash erase

[prog]                              ; program flash
flash set 0
flash prog                          ; program U-BOOT
flash set 1
flash prog                          ; program kernel
flash set 2
flash erase                         ; erase NAND Flash
flash prog                          ; program rootfs

[dump_ram]                          ; dump part of RAM
memory dump 0x20000000 0x0100 card:ram.bin
