{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1731115855933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1731115855947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 08:30:55 2024 " "Processing started: Sat Nov 09 08:30:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1731115855947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115855947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115855947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1731115856611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1731115856611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/vga.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter " "Found entity 1: vga_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_avalon_st_adapter_channel_adapter_0 " "Found entity 1: vga_avalon_st_adapter_channel_adapter_0" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_irq_mapper " "Found entity 1: vga_irq_mapper" {  } { { "vga/synthesis/submodules/vga_irq_mapper.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0 " "Found entity 1: vga_mm_interconnect_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "vga/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "vga/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux_002 " "Found entity 1: vga_mm_interconnect_0_rsp_mux_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865489 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux_001 " "Found entity 1: vga_mm_interconnect_0_rsp_mux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_mux " "Found entity 1: vga_mm_interconnect_0_rsp_mux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux_003 " "Found entity 1: vga_mm_interconnect_0_rsp_demux_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux_001 " "Found entity 1: vga_mm_interconnect_0_rsp_demux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_rsp_demux " "Found entity 1: vga_mm_interconnect_0_rsp_demux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux_003 " "Found entity 1: vga_mm_interconnect_0_cmd_mux_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux_001 " "Found entity 1: vga_mm_interconnect_0_cmd_mux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_mux " "Found entity 1: vga_mm_interconnect_0_cmd_mux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux_002 " "Found entity 1: vga_mm_interconnect_0_cmd_demux_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux_001 " "Found entity 1: vga_mm_interconnect_0_cmd_demux_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_cmd_demux " "Found entity 1: vga_mm_interconnect_0_cmd_demux" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865527 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865527 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865527 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865527 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "vga/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "vga/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "vga/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865546 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_006_default_decode " "Found entity 1: vga_mm_interconnect_0_router_006_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865547 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_006 " "Found entity 2: vga_mm_interconnect_0_router_006" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865547 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865548 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_004_default_decode " "Found entity 1: vga_mm_interconnect_0_router_004_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865549 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_004 " "Found entity 2: vga_mm_interconnect_0_router_004" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865549 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_003_default_decode " "Found entity 1: vga_mm_interconnect_0_router_003_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865553 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_003 " "Found entity 2: vga_mm_interconnect_0_router_003" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865553 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865555 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_002_default_decode " "Found entity 1: vga_mm_interconnect_0_router_002_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865556 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_002 " "Found entity 2: vga_mm_interconnect_0_router_002" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865556 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_001_default_decode " "Found entity 1: vga_mm_interconnect_0_router_001_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865559 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router_001 " "Found entity 2: vga_mm_interconnect_0_router_001" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865559 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel vga_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel vga_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at vga_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1731115865561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_mm_interconnect_0_router_default_decode " "Found entity 1: vga_mm_interconnect_0_router_default_decode" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865562 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_mm_interconnect_0_router " "Found entity 2: vga_mm_interconnect_0_router" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "vga/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "vga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "vga/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_vga_controller_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_vga_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_vga_controller_0 " "Found entity 1: vga_video_vga_controller_0" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865604 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_scaler_multiply_height.v(291) " "Verilog HDL Module Instantiation warning at altera_up_video_scaler_multiply_height.v(291): ignored dangling comma in List of Port Connections" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1731115865606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_scaler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_scaler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_scaler_0 " "Found entity 1: vga_video_scaler_0" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_rgb_resampler_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_rgb_resampler_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_rgb_resampler_0 " "Found entity 1: vga_video_rgb_resampler_0" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_pixel_buffer_dma_0 " "Found entity 1: vga_video_pixel_buffer_dma_0" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_video_dual_clock_buffer_0 " "Found entity 1: vga_video_dual_clock_buffer_0" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_timer_0 " "Found entity 1: vga_timer_0" {  } { { "vga/synthesis/submodules/vga_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sysid_qsys_0 " "Found entity 1: vga_sysid_qsys_0" {  } { { "vga/synthesis/submodules/vga_sysid_qsys_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_onchip_memory2_0 " "Found entity 1: vga_onchip_memory2_0" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0 " "Found entity 1: vga_nios2_gen2_0" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: vga_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: vga_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: vga_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: vga_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: vga_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "6 vga_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: vga_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: vga_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "8 vga_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: vga_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "9 vga_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: vga_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "10 vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "11 vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "12 vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "13 vga_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: vga_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "14 vga_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: vga_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "15 vga_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: vga_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "16 vga_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: vga_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "17 vga_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: vga_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "18 vga_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: vga_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "19 vga_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: vga_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "20 vga_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: vga_nios2_gen2_0_cpu_nios2_oci" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""} { "Info" "ISGN_ENTITY_NAME" "21 vga_nios2_gen2_0_cpu " "Found entity 21: vga_nios2_gen2_0_cpu" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: vga_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_nios2_gen2_0_cpu_test_bench " "Found entity 1: vga_nios2_gen2_0_cpu_test_bench" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file vga/synthesis/submodules/vga_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_new_sdram_controller_0_input_efifo_module " "Found entity 1: vga_new_sdram_controller_0_input_efifo_module" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865667 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_new_sdram_controller_0 " "Found entity 2: vga_new_sdram_controller_0" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file vga/synthesis/submodules/vga_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_jtag_uart_0_sim_scfifo_w " "Found entity 1: vga_jtag_uart_0_sim_scfifo_w" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865672 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_jtag_uart_0_scfifo_w " "Found entity 2: vga_jtag_uart_0_scfifo_w" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865672 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_jtag_uart_0_sim_scfifo_r " "Found entity 3: vga_jtag_uart_0_sim_scfifo_r" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865672 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_jtag_uart_0_scfifo_r " "Found entity 4: vga_jtag_uart_0_scfifo_r" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865672 ""} { "Info" "ISGN_ENTITY_NAME" "5 vga_jtag_uart_0 " "Found entity 5: vga_jtag_uart_0" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/vga_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file vga/synthesis/submodules/vga_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_altpll_0_dffpipe_l2c " "Found entity 1: vga_altpll_0_dffpipe_l2c" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865678 ""} { "Info" "ISGN_ENTITY_NAME" "2 vga_altpll_0_stdsync_sv6 " "Found entity 2: vga_altpll_0_stdsync_sv6" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865678 ""} { "Info" "ISGN_ENTITY_NAME" "3 vga_altpll_0_altpll_lah2 " "Found entity 3: vga_altpll_0_altpll_lah2" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865678 ""} { "Info" "ISGN_ENTITY_NAME" "4 vga_altpll_0 " "Found entity 4: vga_altpll_0" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115865678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115865678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Avalon_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Avalon_Interface-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Avalon_Interface " "Found entity 1: Altera_UP_SD_Card_Avalon_Interface" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_48_bit_command_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator-rtl " "Found design unit 1: Altera_UP_SD_Card_48_bit_Command_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866015 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_48_bit_Command_Generator " "Found entity 1: Altera_UP_SD_Card_48_bit_Command_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Buffer-rtl " "Found design unit 1: Altera_UP_SD_Card_Buffer-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866018 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Buffer " "Found entity 1: Altera_UP_SD_Card_Buffer" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Clock-rtl " "Found design unit 1: Altera_UP_SD_Card_Clock-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866020 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Clock " "Found entity 1: Altera_UP_SD_Card_Clock" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Clock.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Control_FSM-rtl " "Found design unit 1: Altera_UP_SD_Card_Control_FSM-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Control_FSM " "Found entity 1: Altera_UP_SD_Card_Control_FSM" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Control_FSM.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Interface-rtl " "Found design unit 1: Altera_UP_SD_Card_Interface-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866025 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Interface " "Found entity 1: Altera_UP_SD_Card_Interface" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_response_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_response_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Card_Response_Receiver-rtl " "Found design unit 1: Altera_UP_SD_Card_Response_Receiver-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866027 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Response_Receiver " "Found entity 1: Altera_UP_SD_Card_Response_Receiver" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_crc16_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc16_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC16_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC16_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866030 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC16_Generator " "Found entity 1: Altera_UP_SD_CRC16_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC16_Generator.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_crc7_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_crc7_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_CRC7_Generator-rtl " "Found design unit 1: Altera_UP_SD_CRC7_Generator-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866032 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_CRC7_Generator " "Found entity 1: Altera_UP_SD_CRC7_Generator" {  } { { "vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_CRC7_Generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_signal_trigger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_signal_trigger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Altera_UP_SD_Signal_Trigger-rtl " "Found design unit 1: Altera_UP_SD_Signal_Trigger-rtl" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866034 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Signal_Trigger " "Found entity 1: Altera_UP_SD_Signal_Trigger" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Signal_Trigger.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/synthesis/submodules/altera_up_sd_card_memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga/synthesis/submodules/altera_up_sd_card_memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altera_up_sd_card_memory_block-SYN " "Found design unit 1: altera_up_sd_card_memory_block-SYN" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866037 ""} { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SD_Card_Memory_Block " "Found entity 1: Altera_UP_SD_Card_Memory_Block" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866037 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115866046 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115866046 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115866046 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "vga_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at vga_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1731115866047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga " "Elaborating entity \"vga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1731115866186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Avalon_Interface Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0 " "Elaborating entity \"Altera_UP_SD_Card_Avalon_Interface\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\"" {  } { { "vga/synthesis/vga.v" "altera_up_sd_card_avalon_interface_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Interface Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port " "Elaborating entity \"Altera_UP_SD_Card_Interface\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" "SD_Card_Port" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Avalon_Interface.vhd" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_48_bit_Command_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator " "Elaborating entity \"Altera_UP_SD_Card_48_bit_Command_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "command_generator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC7_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen " "Elaborating entity \"Altera_UP_SD_CRC7_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_48_bit_Command_Generator:command_generator\|Altera_UP_SD_CRC7_Generator:CRC7_Gen\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "CRC7_Gen" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Response_Receiver Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver " "Elaborating entity \"Altera_UP_SD_Card_Response_Receiver\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Response_Receiver:response_receiver\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "response_receiver" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Control_FSM Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM " "Elaborating entity \"Altera_UP_SD_Card_Control_FSM\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Control_FSM:control_FSM\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "control_FSM" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Clock Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator " "Elaborating entity \"Altera_UP_SD_Card_Clock\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Clock:clock_generator\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "clock_generator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Signal_Trigger Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger " "Elaborating entity \"Altera_UP_SD_Signal_Trigger\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Signal_Trigger:SD_clock_pulse_trigger\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "SD_clock_pulse_trigger" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Buffer Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line " "Elaborating entity \"Altera_UP_SD_Card_Buffer\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "data_line" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_CRC16_Generator Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker " "Elaborating entity \"Altera_UP_SD_CRC16_Generator\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_CRC16_Generator:crc16_checker\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "crc16_checker" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SD_Card_Memory_Block Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory " "Elaborating entity \"Altera_UP_SD_Card_Memory_Block\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "packet_memory" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "altsyncram_component" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866456 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\"" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866466 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file initial_data.mif " "Parameter \"init_file\" = \"initial_data.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866467 ""}  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115866467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr92 " "Found entity 1: altsyncram_pr92" {  } { { "db/altsyncram_pr92.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_pr92.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr92 Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated " "Elaborating entity \"altsyncram_pr92\" for hierarchy \"Altera_UP_SD_Card_Avalon_Interface:altera_up_sd_card_avalon_interface_0\|Altera_UP_SD_Card_Interface:SD_Card_Port\|Altera_UP_SD_Card_Buffer:data_line\|Altera_UP_SD_Card_Memory_Block:packet_memory\|altsyncram:altsyncram_component\|altsyncram_pr92:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866507 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/initial_data.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/initial_data.mif -- setting all initial values to 0" {  } { { "vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Memory_Block.vhd" 129 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1731115866509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0 vga_altpll_0:altpll_0 " "Elaborating entity \"vga_altpll_0\" for hierarchy \"vga_altpll_0:altpll_0\"" {  } { { "vga/synthesis/vga.v" "altpll_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_stdsync_sv6 vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"vga_altpll_0_stdsync_sv6\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "stdsync2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_dffpipe_l2c vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\|vga_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"vga_altpll_0_dffpipe_l2c\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_stdsync_sv6:stdsync2\|vga_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "dffpipe3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_altpll_0_altpll_lah2 vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1 " "Elaborating entity \"vga_altpll_0_altpll_lah2\" for hierarchy \"vga_altpll_0:altpll_0\|vga_altpll_0_altpll_lah2:sd1\"" {  } { { "vga/synthesis/submodules/vga_altpll_0.v" "sd1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0 vga_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"vga_jtag_uart_0\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\"" {  } { { "vga/synthesis/vga.v" "jtag_uart_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0_scfifo_w vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w " "Elaborating entity \"vga_jtag_uart_0_scfifo_w\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "the_vga_jtag_uart_0_scfifo_w" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "wfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866707 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115866712 ""}  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115866712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115866908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115866908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_w:the_vga_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_jtag_uart_0_scfifo_r vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r " "Elaborating entity \"vga_jtag_uart_0_scfifo_r\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|vga_jtag_uart_0_scfifo_r:the_vga_jtag_uart_0_scfifo_r\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "the_vga_jtag_uart_0_scfifo_r" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115866926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "vga_jtag_uart_0_alt_jtag_atlantic" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867154 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867173 ""}  } { { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115867173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867213 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867234 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"vga_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:vga_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/fpga/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_new_sdram_controller_0 vga_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"vga_new_sdram_controller_0\" for hierarchy \"vga_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "vga/synthesis/vga.v" "new_sdram_controller_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_new_sdram_controller_0_input_efifo_module vga_new_sdram_controller_0:new_sdram_controller_0\|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"vga_new_sdram_controller_0_input_efifo_module\" for hierarchy \"vga_new_sdram_controller_0:new_sdram_controller_0\|vga_new_sdram_controller_0_input_efifo_module:the_vga_new_sdram_controller_0_input_efifo_module\"" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "the_vga_new_sdram_controller_0_input_efifo_module" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0 vga_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"vga_nios2_gen2_0\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\"" {  } { { "vga/synthesis/vga.v" "nios2_gen2_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu " "Elaborating entity \"vga_nios2_gen2_0_cpu\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0.v" "cpu" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_test_bench vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"vga_nios2_gen2_0_cpu_test_bench\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_test_bench:the_vga_nios2_gen2_0_cpu_test_bench\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_test_bench" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_register_bank_a_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"vga_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_register_bank_a" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867446 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115867446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115867484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115867484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_a_module:vga_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_register_bank_b_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"vga_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_register_bank_b_module:vga_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_register_bank_b" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_debug vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867567 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_debug:the_vga_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867571 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115867571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_break vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_break:the_vga_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_xbrk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_xbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_dbrk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dbrk:the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_itrace vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_itrace:the_vga_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_dtrace vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_td_mode vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_dtrace:the_vga_nios2_gen2_0_cpu_nios2_oci_dtrace\|vga_nios2_gen2_0_cpu_nios2_oci_td_mode:vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_fifo:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo\|vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_pib vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_pib:the_vga_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_oci_im vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_oci_im:the_vga_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_avalon_reg vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_avalon_reg:the_vga_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_nios2_ocimem vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"vga_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_ociram_sp_ram_module vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"vga_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "vga_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867816 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115867816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115867856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115867856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_nios2_ocimem:the_vga_nios2_gen2_0_cpu_nios2_ocimem\|vga_nios2_gen2_0_cpu_ociram_sp_ram_module:vga_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_wrapper vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "the_vga_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_tck vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_tck:the_vga_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_nios2_gen2_0_cpu_debug_slave_sysclk vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"vga_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|vga_nios2_gen2_0_cpu_debug_slave_sysclk:the_vga_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_vga_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "vga_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115867975 ""}  } { { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115867975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867978 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115867984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/fpga/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"vga_nios2_gen2_0:nios2_gen2_0\|vga_nios2_gen2_0_cpu:cpu\|vga_nios2_gen2_0_cpu_nios2_oci:the_vga_nios2_gen2_0_cpu_nios2_oci\|vga_nios2_gen2_0_cpu_debug_slave_wrapper:the_vga_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:vga_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/fpga/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_onchip_memory2_0 vga_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"vga_onchip_memory2_0\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\"" {  } { { "vga/synthesis/vga.v" "onchip_memory2_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "the_altsyncram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file vga_onchip_memory2_0.hex " "Parameter \"init_file\" = \"vga_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 25000 " "Parameter \"maximum_depth\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 25000 " "Parameter \"numwords_a\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115868225 ""}  } { { "vga/synthesis/submodules/vga_onchip_memory2_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115868225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9qg1 " "Found entity 1: altsyncram_9qg1" {  } { { "db/altsyncram_9qg1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115868276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115868276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9qg1 vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated " "Elaborating entity \"altsyncram_9qg1\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/decode_msa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115868699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115868699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_msa vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|decode_msa:decode3 " "Elaborating entity \"decode_msa\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|decode_msa:decode3\"" {  } { { "db/altsyncram_9qg1.tdf" "decode3" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_job.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_job.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_job " "Found entity 1: mux_job" {  } { { "db/mux_job.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_job.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115868740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115868740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_job vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|mux_job:mux2 " "Elaborating entity \"mux_job\" for hierarchy \"vga_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_9qg1:auto_generated\|mux_job:mux2\"" {  } { { "db/altsyncram_9qg1.tdf" "mux2" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_9qg1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sysid_qsys_0 vga_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"vga_sysid_qsys_0\" for hierarchy \"vga_sysid_qsys_0:sysid_qsys_0\"" {  } { { "vga/synthesis/vga.v" "sysid_qsys_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_timer_0 vga_timer_0:timer_0 " "Elaborating entity \"vga_timer_0\" for hierarchy \"vga_timer_0:timer_0\"" {  } { { "vga/synthesis/vga.v" "timer_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_dual_clock_buffer_0 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0 " "Elaborating entity \"vga_video_dual_clock_buffer_0\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\"" {  } { { "vga/synthesis/vga.v" "video_dual_clock_buffer_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115868893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "Data_FIFO" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\"" {  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869124 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO " "Instantiated megafunction \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869124 ""}  } { { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115869124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_pixel_buffer_dma_0 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0 " "Elaborating entity \"vga_video_pixel_buffer_dma_0\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\"" {  } { { "vga/synthesis/vga.v" "video_pixel_buffer_dma_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_video_pixel_buffer_dma_0.v(237) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(237): truncated value with size 32 to match size of target (16)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869522 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_video_pixel_buffer_dma_0.v(238) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(238): truncated value with size 32 to match size of target (16)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869522 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(243) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(243): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869522 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(244) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(244): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869522 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_video_pixel_buffer_dma_0.v(324) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(324): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869523 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 vga_video_pixel_buffer_dma_0.v(338) " "Verilog HDL assignment warning at vga_video_pixel_buffer_dma_0.v(338): truncated value with size 32 to match size of target (8)" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869523 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "Image_Buffer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\"" {  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer " "Instantiated megafunction \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115869659 ""}  } { { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115869659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115869942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115869942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_rgb_resampler_0 vga_video_rgb_resampler_0:video_rgb_resampler_0 " "Elaborating entity \"vga_video_rgb_resampler_0\" for hierarchy \"vga_video_rgb_resampler_0:video_rgb_resampler_0\"" {  } { { "vga/synthesis/vga.v" "video_rgb_resampler_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869957 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a vga_video_rgb_resampler_0.v(106) " "Verilog HDL or VHDL warning at vga_video_rgb_resampler_0.v(106): object \"a\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_video_rgb_resampler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_rgb_resampler_0.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115869957 "|vga|vga_video_rgb_resampler_0:video_rgb_resampler_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_scaler_0 vga_video_scaler_0:video_scaler_0 " "Elaborating entity \"vga_video_scaler_0\" for hierarchy \"vga_video_scaler_0:video_scaler_0\"" {  } { { "vga/synthesis/vga.v" "video_scaler_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Height" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115869979 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(206) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(206): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869980 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(218) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(218): truncated value with size 32 to match size of target (9)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869980 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(229) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(229): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115869980 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870109 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1731115870109 ""}  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1731115870109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115870389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115870389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "vga/synthesis/submodules/vga_video_scaler_0.v" "Multiply_Width" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115870407 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115870407 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_video_vga_controller_0 vga_video_vga_controller_0:video_vga_controller_0 " "Elaborating entity \"vga_video_vga_controller_0\" for hierarchy \"vga_video_vga_controller_0:video_vga_controller_0\"" {  } { { "vga/synthesis/vga.v" "video_vga_controller_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"vga_video_vga_controller_0:video_vga_controller_0\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "vga/synthesis/submodules/vga_video_vga_controller_0.v" "VGA_Timing" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_vga_controller_0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870428 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115870429 "|vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115870429 "|vga|vga_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0 vga_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"vga_mm_interconnect_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\"" {  } { { "vga/synthesis/vga.v" "mm_interconnect_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_pixel_buffer_dma_0_avalon_control_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altera_up_sd_card_avalon_interface_0_avalon_sdcard_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_pixel_dma_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1770 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rdata_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 1936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115870989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_pixel_buffer_dma_0_avalon_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "vga/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "video_pixel_buffer_dma_0_avalon_control_slave_agent_rsp_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router " "Elaborating entity \"vga_mm_interconnect_0_router\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 2993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\|vga_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router:router\|vga_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"vga_mm_interconnect_0_router_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_001_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\|vga_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_001_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_001:router_001\|vga_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"vga_mm_interconnect_0_router_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_002_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\|vga_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_002_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_002:router_002\|vga_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"vga_mm_interconnect_0_router_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3041 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_003_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\|vga_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_003_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_003:router_003\|vga_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_004 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"vga_mm_interconnect_0_router_004\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_004" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_004_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\|vga_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_004_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_004:router_004\|vga_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_006 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"vga_mm_interconnect_0_router_006\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "router_006" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_router_006_default_decode vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\|vga_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"vga_mm_interconnect_0_router_006_default_decode\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_router_006:router_006\|vga_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_router_006.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_burst_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "vga/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_demux_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"vga_mm_interconnect_0_cmd_demux_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_cmd_mux_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"vga_mm_interconnect_0_cmd_mux_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_demux_003 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"vga_mm_interconnect_0_rsp_demux_003\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_001.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_rsp_mux_002 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"vga_mm_interconnect_0_rsp_mux_002\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3927 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871543 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115871549 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115871550 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "vga/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115871550 "|vga|vga_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "crosser" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 3961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 4024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|vga_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_001 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0.v" 4053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"vga_mm_interconnect_0:mm_interconnect_0\|vga_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|vga_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_irq_mapper vga_irq_mapper:irq_mapper " "Elaborating entity \"vga_irq_mapper\" for hierarchy \"vga_irq_mapper:irq_mapper\"" {  } { { "vga/synthesis/vga.v" "irq_mapper" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter vga_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"vga_avalon_st_adapter\" for hierarchy \"vga_avalon_st_adapter:avalon_st_adapter\"" {  } { { "vga/synthesis/vga.v" "avalon_st_adapter" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_avalon_st_adapter_channel_adapter_0 vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"vga_avalon_st_adapter_channel_adapter_0\" for hierarchy \"vga_avalon_st_adapter:avalon_st_adapter\|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871720 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel vga_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at vga_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1731115871721 "|vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 vga_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at vga_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1731115871721 "|vga|vga_avalon_st_adapter:avalon_st_adapter|vga_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "vga/synthesis/vga.v" "rst_controller" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "vga/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "vga/synthesis/vga.v" "rst_controller_001" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115871753 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872718 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872718 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872719 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872719 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872721 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872721 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872724 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872724 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872726 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872726 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872727 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872727 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872729 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872729 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872749 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872749 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872752 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872752 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872756 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872758 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872758 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "video_scaler_0_avalon_scaler_source_channel\[1\] " "Net \"video_scaler_0_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "vga/synthesis/vga.v" "video_scaler_0_avalon_scaler_source_channel\[1\]" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 131 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1731115872766 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1731115872766 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731115873056 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.11.09.08:31:16 Progress: Loading sld58d5a48e/alt_sld_fab_wrapper_hw.tcl " "2024.11.09.08:31:16 Progress: Loading sld58d5a48e/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115876601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115878972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115879117 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881503 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881607 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881701 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881806 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115881811 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1731115882515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld58d5a48e/alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882920 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/ip/sld58d5a48e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1731115882980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115882980 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_dual_clock_buffer_0.v" 155 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 298 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884017 "|vga|vga_video_dual_clock_buffer_0:video_dual_clock_buffer_0|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731115884017 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731115884017 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 37 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 67 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 337 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 367 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 637 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 667 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"vga_video_scaler_0:video_scaler_0\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_5tb1.tdf" 967 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 291 0 0 } } { "vga/synthesis/submodules/vga_video_scaler_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_scaler_0.v" 177 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 351 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_scaler_0:video_scaler_0|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/altsyncram_ftb1.tdf" 547 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/a_dpfifo_es31.tdf" 45 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/db/scfifo_p4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/fpga/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_video_pixel_buffer_dma_0.v" 396 0 0 } } { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 320 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1731115884023 "|vga|vga_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1731115884023 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1731115884023 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem " "RAM logic \"vga_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1731115885854 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1731115885854 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1731115888658 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 442 -1 0 } } { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 356 -1 0 } } { "vga/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "vga/synthesis/submodules/vga_new_sdram_controller_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_new_sdram_controller_0.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_48_bit_Command_Generator.vhd" 398 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Buffer.vhd" 274 -1 0 } } { "vga/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 352 -1 0 } } { "vga/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "vga/synthesis/submodules/vga_jtag_uart_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_jtag_uart_0.v" 398 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/fpga/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Response_Receiver.vhd" 90 -1 0 } } { "vga/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/Altera_UP_SD_Card_Interface.vhd" 333 -1 0 } } { "vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "vga/synthesis/submodules/vga_timer_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_timer_0.v" 167 -1 0 } } { "vga/synthesis/submodules/vga_altpll_0.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/submodules/vga_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1731115888799 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1731115888799 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_wire_cke VCC " "Pin \"sdram_wire_cke\" is stuck at VCC" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731115890588 "|vga|sdram_wire_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_out_SYNC GND " "Pin \"vga_out_SYNC\" is stuck at GND" {  } { { "vga/synthesis/vga.v" "" { Text "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/vga/synthesis/vga.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1731115890588 "|vga|vga_out_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1731115890588 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115890882 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "372 " "372 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1731115893543 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg " "Generated suppressed messages file D:/2024/FPGA/codeFPGA_NIOS2/Bai10_VGA/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115894076 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1731115896444 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1731115896444 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6063 " "Implemented 6063 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1731115896850 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1731115896850 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "19 " "Implemented 19 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1731115896850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5675 " "Implemented 5675 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1731115896850 ""} { "Info" "ICUT_CUT_TM_RAMS" "308 " "Implemented 308 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1731115896850 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1731115896850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1731115896850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 73 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 73 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1731115896924 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 08:31:36 2024 " "Processing ended: Sat Nov 09 08:31:36 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1731115896924 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1731115896924 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1731115896924 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1731115896924 ""}
