
Master.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012904  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000934  08012a94  08012a94  00022a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080133c8  080133c8  00030250  2**0
                  CONTENTS
  4 .ARM          00000008  080133c8  080133c8  000233c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080133d0  080133d0  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080133d0  080133d0  000233d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080133d4  080133d4  000233d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  080133d8  00030000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000021a4  20000250  08013628  00030250  2**2
                  ALLOC
 10 ._user_heap_stack 00000c04  200023f4  08013628  000323f4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002e368  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000562d  00000000  00000000  0005e5e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00002170  00000000  00000000  00063c18  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001f08  00000000  00000000  00065d88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00028963  00000000  00000000  00067c90  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ee66  00000000  00000000  000905f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d992a  00000000  00000000  000af459  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00188d83  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009780  00000000  00000000  00188e00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000250 	.word	0x20000250
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012a7c 	.word	0x08012a7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000254 	.word	0x20000254
 80001cc:	08012a7c 	.word	0x08012a7c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__aeabi_d2uiz>:
 8000a1c:	004a      	lsls	r2, r1, #1
 8000a1e:	d211      	bcs.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a24:	d211      	bcs.n	8000a4a <__aeabi_d2uiz+0x2e>
 8000a26:	d50d      	bpl.n	8000a44 <__aeabi_d2uiz+0x28>
 8000a28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a30:	d40e      	bmi.n	8000a50 <__aeabi_d2uiz+0x34>
 8000a32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a3e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a4e:	d102      	bne.n	8000a56 <__aeabi_d2uiz+0x3a>
 8000a50:	f04f 30ff 	mov.w	r0, #4294967295
 8000a54:	4770      	bx	lr
 8000a56:	f04f 0000 	mov.w	r0, #0
 8000a5a:	4770      	bx	lr

08000a5c <__aeabi_uldivmod>:
 8000a5c:	b953      	cbnz	r3, 8000a74 <__aeabi_uldivmod+0x18>
 8000a5e:	b94a      	cbnz	r2, 8000a74 <__aeabi_uldivmod+0x18>
 8000a60:	2900      	cmp	r1, #0
 8000a62:	bf08      	it	eq
 8000a64:	2800      	cmpeq	r0, #0
 8000a66:	bf1c      	itt	ne
 8000a68:	f04f 31ff 	movne.w	r1, #4294967295
 8000a6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a70:	f000 b972 	b.w	8000d58 <__aeabi_idiv0>
 8000a74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a7c:	f000 f806 	bl	8000a8c <__udivmoddi4>
 8000a80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a88:	b004      	add	sp, #16
 8000a8a:	4770      	bx	lr

08000a8c <__udivmoddi4>:
 8000a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a90:	9e08      	ldr	r6, [sp, #32]
 8000a92:	4604      	mov	r4, r0
 8000a94:	4688      	mov	r8, r1
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d14b      	bne.n	8000b32 <__udivmoddi4+0xa6>
 8000a9a:	428a      	cmp	r2, r1
 8000a9c:	4615      	mov	r5, r2
 8000a9e:	d967      	bls.n	8000b70 <__udivmoddi4+0xe4>
 8000aa0:	fab2 f282 	clz	r2, r2
 8000aa4:	b14a      	cbz	r2, 8000aba <__udivmoddi4+0x2e>
 8000aa6:	f1c2 0720 	rsb	r7, r2, #32
 8000aaa:	fa01 f302 	lsl.w	r3, r1, r2
 8000aae:	fa20 f707 	lsr.w	r7, r0, r7
 8000ab2:	4095      	lsls	r5, r2
 8000ab4:	ea47 0803 	orr.w	r8, r7, r3
 8000ab8:	4094      	lsls	r4, r2
 8000aba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000abe:	0c23      	lsrs	r3, r4, #16
 8000ac0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000ac4:	fa1f fc85 	uxth.w	ip, r5
 8000ac8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000acc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ad0:	fb07 f10c 	mul.w	r1, r7, ip
 8000ad4:	4299      	cmp	r1, r3
 8000ad6:	d909      	bls.n	8000aec <__udivmoddi4+0x60>
 8000ad8:	18eb      	adds	r3, r5, r3
 8000ada:	f107 30ff 	add.w	r0, r7, #4294967295
 8000ade:	f080 811b 	bcs.w	8000d18 <__udivmoddi4+0x28c>
 8000ae2:	4299      	cmp	r1, r3
 8000ae4:	f240 8118 	bls.w	8000d18 <__udivmoddi4+0x28c>
 8000ae8:	3f02      	subs	r7, #2
 8000aea:	442b      	add	r3, r5
 8000aec:	1a5b      	subs	r3, r3, r1
 8000aee:	b2a4      	uxth	r4, r4
 8000af0:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af4:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000afc:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b00:	45a4      	cmp	ip, r4
 8000b02:	d909      	bls.n	8000b18 <__udivmoddi4+0x8c>
 8000b04:	192c      	adds	r4, r5, r4
 8000b06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b0a:	f080 8107 	bcs.w	8000d1c <__udivmoddi4+0x290>
 8000b0e:	45a4      	cmp	ip, r4
 8000b10:	f240 8104 	bls.w	8000d1c <__udivmoddi4+0x290>
 8000b14:	3802      	subs	r0, #2
 8000b16:	442c      	add	r4, r5
 8000b18:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b1c:	eba4 040c 	sub.w	r4, r4, ip
 8000b20:	2700      	movs	r7, #0
 8000b22:	b11e      	cbz	r6, 8000b2c <__udivmoddi4+0xa0>
 8000b24:	40d4      	lsrs	r4, r2
 8000b26:	2300      	movs	r3, #0
 8000b28:	e9c6 4300 	strd	r4, r3, [r6]
 8000b2c:	4639      	mov	r1, r7
 8000b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b32:	428b      	cmp	r3, r1
 8000b34:	d909      	bls.n	8000b4a <__udivmoddi4+0xbe>
 8000b36:	2e00      	cmp	r6, #0
 8000b38:	f000 80eb 	beq.w	8000d12 <__udivmoddi4+0x286>
 8000b3c:	2700      	movs	r7, #0
 8000b3e:	e9c6 0100 	strd	r0, r1, [r6]
 8000b42:	4638      	mov	r0, r7
 8000b44:	4639      	mov	r1, r7
 8000b46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b4a:	fab3 f783 	clz	r7, r3
 8000b4e:	2f00      	cmp	r7, #0
 8000b50:	d147      	bne.n	8000be2 <__udivmoddi4+0x156>
 8000b52:	428b      	cmp	r3, r1
 8000b54:	d302      	bcc.n	8000b5c <__udivmoddi4+0xd0>
 8000b56:	4282      	cmp	r2, r0
 8000b58:	f200 80fa 	bhi.w	8000d50 <__udivmoddi4+0x2c4>
 8000b5c:	1a84      	subs	r4, r0, r2
 8000b5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000b62:	2001      	movs	r0, #1
 8000b64:	4698      	mov	r8, r3
 8000b66:	2e00      	cmp	r6, #0
 8000b68:	d0e0      	beq.n	8000b2c <__udivmoddi4+0xa0>
 8000b6a:	e9c6 4800 	strd	r4, r8, [r6]
 8000b6e:	e7dd      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000b70:	b902      	cbnz	r2, 8000b74 <__udivmoddi4+0xe8>
 8000b72:	deff      	udf	#255	; 0xff
 8000b74:	fab2 f282 	clz	r2, r2
 8000b78:	2a00      	cmp	r2, #0
 8000b7a:	f040 808f 	bne.w	8000c9c <__udivmoddi4+0x210>
 8000b7e:	1b49      	subs	r1, r1, r5
 8000b80:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b84:	fa1f f885 	uxth.w	r8, r5
 8000b88:	2701      	movs	r7, #1
 8000b8a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000b8e:	0c23      	lsrs	r3, r4, #16
 8000b90:	fb0e 111c 	mls	r1, lr, ip, r1
 8000b94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b98:	fb08 f10c 	mul.w	r1, r8, ip
 8000b9c:	4299      	cmp	r1, r3
 8000b9e:	d907      	bls.n	8000bb0 <__udivmoddi4+0x124>
 8000ba0:	18eb      	adds	r3, r5, r3
 8000ba2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000ba6:	d202      	bcs.n	8000bae <__udivmoddi4+0x122>
 8000ba8:	4299      	cmp	r1, r3
 8000baa:	f200 80cd 	bhi.w	8000d48 <__udivmoddi4+0x2bc>
 8000bae:	4684      	mov	ip, r0
 8000bb0:	1a59      	subs	r1, r3, r1
 8000bb2:	b2a3      	uxth	r3, r4
 8000bb4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bb8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000bbc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000bc0:	fb08 f800 	mul.w	r8, r8, r0
 8000bc4:	45a0      	cmp	r8, r4
 8000bc6:	d907      	bls.n	8000bd8 <__udivmoddi4+0x14c>
 8000bc8:	192c      	adds	r4, r5, r4
 8000bca:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x14a>
 8000bd0:	45a0      	cmp	r8, r4
 8000bd2:	f200 80b6 	bhi.w	8000d42 <__udivmoddi4+0x2b6>
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	eba4 0408 	sub.w	r4, r4, r8
 8000bdc:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000be0:	e79f      	b.n	8000b22 <__udivmoddi4+0x96>
 8000be2:	f1c7 0c20 	rsb	ip, r7, #32
 8000be6:	40bb      	lsls	r3, r7
 8000be8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000bec:	ea4e 0e03 	orr.w	lr, lr, r3
 8000bf0:	fa01 f407 	lsl.w	r4, r1, r7
 8000bf4:	fa20 f50c 	lsr.w	r5, r0, ip
 8000bf8:	fa21 f30c 	lsr.w	r3, r1, ip
 8000bfc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c00:	4325      	orrs	r5, r4
 8000c02:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c06:	0c2c      	lsrs	r4, r5, #16
 8000c08:	fb08 3319 	mls	r3, r8, r9, r3
 8000c0c:	fa1f fa8e 	uxth.w	sl, lr
 8000c10:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c14:	fb09 f40a 	mul.w	r4, r9, sl
 8000c18:	429c      	cmp	r4, r3
 8000c1a:	fa02 f207 	lsl.w	r2, r2, r7
 8000c1e:	fa00 f107 	lsl.w	r1, r0, r7
 8000c22:	d90b      	bls.n	8000c3c <__udivmoddi4+0x1b0>
 8000c24:	eb1e 0303 	adds.w	r3, lr, r3
 8000c28:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c2c:	f080 8087 	bcs.w	8000d3e <__udivmoddi4+0x2b2>
 8000c30:	429c      	cmp	r4, r3
 8000c32:	f240 8084 	bls.w	8000d3e <__udivmoddi4+0x2b2>
 8000c36:	f1a9 0902 	sub.w	r9, r9, #2
 8000c3a:	4473      	add	r3, lr
 8000c3c:	1b1b      	subs	r3, r3, r4
 8000c3e:	b2ad      	uxth	r5, r5
 8000c40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c44:	fb08 3310 	mls	r3, r8, r0, r3
 8000c48:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000c4c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000c50:	45a2      	cmp	sl, r4
 8000c52:	d908      	bls.n	8000c66 <__udivmoddi4+0x1da>
 8000c54:	eb1e 0404 	adds.w	r4, lr, r4
 8000c58:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c5c:	d26b      	bcs.n	8000d36 <__udivmoddi4+0x2aa>
 8000c5e:	45a2      	cmp	sl, r4
 8000c60:	d969      	bls.n	8000d36 <__udivmoddi4+0x2aa>
 8000c62:	3802      	subs	r0, #2
 8000c64:	4474      	add	r4, lr
 8000c66:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c6a:	fba0 8902 	umull	r8, r9, r0, r2
 8000c6e:	eba4 040a 	sub.w	r4, r4, sl
 8000c72:	454c      	cmp	r4, r9
 8000c74:	46c2      	mov	sl, r8
 8000c76:	464b      	mov	r3, r9
 8000c78:	d354      	bcc.n	8000d24 <__udivmoddi4+0x298>
 8000c7a:	d051      	beq.n	8000d20 <__udivmoddi4+0x294>
 8000c7c:	2e00      	cmp	r6, #0
 8000c7e:	d069      	beq.n	8000d54 <__udivmoddi4+0x2c8>
 8000c80:	ebb1 050a 	subs.w	r5, r1, sl
 8000c84:	eb64 0403 	sbc.w	r4, r4, r3
 8000c88:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000c8c:	40fd      	lsrs	r5, r7
 8000c8e:	40fc      	lsrs	r4, r7
 8000c90:	ea4c 0505 	orr.w	r5, ip, r5
 8000c94:	e9c6 5400 	strd	r5, r4, [r6]
 8000c98:	2700      	movs	r7, #0
 8000c9a:	e747      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000c9c:	f1c2 0320 	rsb	r3, r2, #32
 8000ca0:	fa20 f703 	lsr.w	r7, r0, r3
 8000ca4:	4095      	lsls	r5, r2
 8000ca6:	fa01 f002 	lsl.w	r0, r1, r2
 8000caa:	fa21 f303 	lsr.w	r3, r1, r3
 8000cae:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cb2:	4338      	orrs	r0, r7
 8000cb4:	0c01      	lsrs	r1, r0, #16
 8000cb6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000cba:	fa1f f885 	uxth.w	r8, r5
 8000cbe:	fb0e 3317 	mls	r3, lr, r7, r3
 8000cc2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc6:	fb07 f308 	mul.w	r3, r7, r8
 8000cca:	428b      	cmp	r3, r1
 8000ccc:	fa04 f402 	lsl.w	r4, r4, r2
 8000cd0:	d907      	bls.n	8000ce2 <__udivmoddi4+0x256>
 8000cd2:	1869      	adds	r1, r5, r1
 8000cd4:	f107 3cff 	add.w	ip, r7, #4294967295
 8000cd8:	d22f      	bcs.n	8000d3a <__udivmoddi4+0x2ae>
 8000cda:	428b      	cmp	r3, r1
 8000cdc:	d92d      	bls.n	8000d3a <__udivmoddi4+0x2ae>
 8000cde:	3f02      	subs	r7, #2
 8000ce0:	4429      	add	r1, r5
 8000ce2:	1acb      	subs	r3, r1, r3
 8000ce4:	b281      	uxth	r1, r0
 8000ce6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000cea:	fb0e 3310 	mls	r3, lr, r0, r3
 8000cee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf2:	fb00 f308 	mul.w	r3, r0, r8
 8000cf6:	428b      	cmp	r3, r1
 8000cf8:	d907      	bls.n	8000d0a <__udivmoddi4+0x27e>
 8000cfa:	1869      	adds	r1, r5, r1
 8000cfc:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d00:	d217      	bcs.n	8000d32 <__udivmoddi4+0x2a6>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d915      	bls.n	8000d32 <__udivmoddi4+0x2a6>
 8000d06:	3802      	subs	r0, #2
 8000d08:	4429      	add	r1, r5
 8000d0a:	1ac9      	subs	r1, r1, r3
 8000d0c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d10:	e73b      	b.n	8000b8a <__udivmoddi4+0xfe>
 8000d12:	4637      	mov	r7, r6
 8000d14:	4630      	mov	r0, r6
 8000d16:	e709      	b.n	8000b2c <__udivmoddi4+0xa0>
 8000d18:	4607      	mov	r7, r0
 8000d1a:	e6e7      	b.n	8000aec <__udivmoddi4+0x60>
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	e6fb      	b.n	8000b18 <__udivmoddi4+0x8c>
 8000d20:	4541      	cmp	r1, r8
 8000d22:	d2ab      	bcs.n	8000c7c <__udivmoddi4+0x1f0>
 8000d24:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d28:	eb69 020e 	sbc.w	r2, r9, lr
 8000d2c:	3801      	subs	r0, #1
 8000d2e:	4613      	mov	r3, r2
 8000d30:	e7a4      	b.n	8000c7c <__udivmoddi4+0x1f0>
 8000d32:	4660      	mov	r0, ip
 8000d34:	e7e9      	b.n	8000d0a <__udivmoddi4+0x27e>
 8000d36:	4618      	mov	r0, r3
 8000d38:	e795      	b.n	8000c66 <__udivmoddi4+0x1da>
 8000d3a:	4667      	mov	r7, ip
 8000d3c:	e7d1      	b.n	8000ce2 <__udivmoddi4+0x256>
 8000d3e:	4681      	mov	r9, r0
 8000d40:	e77c      	b.n	8000c3c <__udivmoddi4+0x1b0>
 8000d42:	3802      	subs	r0, #2
 8000d44:	442c      	add	r4, r5
 8000d46:	e747      	b.n	8000bd8 <__udivmoddi4+0x14c>
 8000d48:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d4c:	442b      	add	r3, r5
 8000d4e:	e72f      	b.n	8000bb0 <__udivmoddi4+0x124>
 8000d50:	4638      	mov	r0, r7
 8000d52:	e708      	b.n	8000b66 <__udivmoddi4+0xda>
 8000d54:	4637      	mov	r7, r6
 8000d56:	e6e9      	b.n	8000b2c <__udivmoddi4+0xa0>

08000d58 <__aeabi_idiv0>:
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop

08000d5c <ADF_Init>:
extern uint8_t ADF_status;

/* Functions -------------------------------------------------------------------*/

/* ADF7242 config after cold start or wake-up from sleep */
void ADF_Init(uint32_t frequency){
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b084      	sub	sp, #16
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(ADF7242_GP1_GPIO_Port, ADF7242_GP1_Pin, GPIO_PIN_RESET); //transmit data input low SPORT mode
 8000d64:	2200      	movs	r2, #0
 8000d66:	2101      	movs	r1, #1
 8000d68:	4830      	ldr	r0, [pc, #192]	; (8000e2c <ADF_Init+0xd0>)
 8000d6a:	f005 fe31 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET); //HGM off
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2102      	movs	r1, #2
 8000d72:	482f      	ldr	r0, [pc, #188]	; (8000e30 <ADF_Init+0xd4>)
 8000d74:	f005 fe2c 	bl	80069d0 <HAL_GPIO_WritePin>

	uint8_t res = 0;
 8000d78:	2300      	movs	r3, #0
 8000d7a:	73fb      	strb	r3, [r7, #15]
	// Reset transceiver at startup with RC_RESET command (p.37)
	ADF_reset();
 8000d7c:	f000 f85e 	bl	8000e3c <ADF_reset>
	HAL_Delay(10);
 8000d80:	200a      	movs	r0, #10
 8000d82:	f003 fe77 	bl	8004a74 <HAL_Delay>

	// RC_mode = IEEE802.15.4 packet with automatic preamble and SFD generation
	ADF_SPI_MEM_WR(0x13e,0x00);
 8000d86:	2100      	movs	r1, #0
 8000d88:	f44f 709f 	mov.w	r0, #318	; 0x13e
 8000d8c:	f000 f8be 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Interrupt setup
	// irq1_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c7,0x00);
 8000d90:	2100      	movs	r1, #0
 8000d92:	f240 30c7 	movw	r0, #967	; 0x3c7
 8000d96:	f000 f8b9 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq1_en1 register -> packet transmission complete interrupt on IRQ1
	ADF_SPI_MEM_WR(0x3c8,0x10);
 8000d9a:	2110      	movs	r1, #16
 8000d9c:	f44f 7072 	mov.w	r0, #968	; 0x3c8
 8000da0:	f000 f8b4 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en0 register -> no battery monitor, chip ready for access... interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3c9,0x00);
 8000da4:	2100      	movs	r1, #0
 8000da6:	f240 30c9 	movw	r0, #969	; 0x3c9
 8000daa:	f000 f8af 	bl	8000f0c <ADF_SPI_MEM_WR>
	// irq2_en1 register -> packet received in RX_BUFFER interrupt on IRQ2
	ADF_SPI_MEM_WR(0x3ca,0x08);
 8000dae:	2108      	movs	r1, #8
 8000db0:	f240 30ca 	movw	r0, #970	; 0x3ca
 8000db4:	f000 f8aa 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Clear all interrupt flags
	ADF_SPI_MEM_WR(0x3cb,0xff);
 8000db8:	21ff      	movs	r1, #255	; 0xff
 8000dba:	f240 30cb 	movw	r0, #971	; 0x3cb
 8000dbe:	f000 f8a5 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x3cc,0xff);
 8000dc2:	21ff      	movs	r1, #255	; 0xff
 8000dc4:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 8000dc8:	f000 f8a0 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dcc:	f000 f952 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000dd0:	200a      	movs	r0, #10
 8000dd2:	f003 fe4f 	bl	8004a74 <HAL_Delay>

	// Set frequency
	ADF_SET_FREQ_kHz(frequency);
 8000dd6:	6878      	ldr	r0, [r7, #4]
 8000dd8:	f000 f876 	bl	8000ec8 <ADF_SET_FREQ_kHz>

	// Read register txpb (Transmit packet storage base address)
	TX_BUFFER_BASE = ADF_SPI_MEM_RD(0x314);
 8000ddc:	f44f 7045 	mov.w	r0, #788	; 0x314
 8000de0:	f000 f8e6 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000de4:	4603      	mov	r3, r0
 8000de6:	461a      	mov	r2, r3
 8000de8:	4b12      	ldr	r3, [pc, #72]	; (8000e34 <ADF_Init+0xd8>)
 8000dea:	701a      	strb	r2, [r3, #0]
	// Read register rxpb (Receive packet storage base address)
	RX_BUFFER_BASE = ADF_SPI_MEM_RD(0x315);
 8000dec:	f240 3015 	movw	r0, #789	; 0x315
 8000df0:	f000 f8de 	bl	8000fb0 <ADF_SPI_MEM_RD>
 8000df4:	4603      	mov	r3, r0
 8000df6:	461a      	mov	r2, r3
 8000df8:	4b0f      	ldr	r3, [pc, #60]	; (8000e38 <ADF_Init+0xdc>)
 8000dfa:	701a      	strb	r2, [r3, #0]

	// Set transceiver in idle state
	ADF_set_IDLE_mode();
 8000dfc:	f000 f93a 	bl	8001074 <ADF_set_IDLE_mode>
	HAL_Delay(10);
 8000e00:	200a      	movs	r0, #10
 8000e02:	f003 fe37 	bl	8004a74 <HAL_Delay>


	// PA power [7:4] min=3, max=15 & [3]=0 & [2:0]=1
	ADF_SPI_MEM_WR(0x3aa, 0xf1);
 8000e06:	21f1      	movs	r1, #241	; 0xf1
 8000e08:	f240 30aa 	movw	r0, #938	; 0x3aa
 8000e0c:	f000 f87e 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Setup for external PA and LNA (ext_ctrl register)
	ADF_SPI_MEM_WR(0x100, 0x1C);
 8000e10:	211c      	movs	r1, #28
 8000e12:	f44f 7080 	mov.w	r0, #256	; 0x100
 8000e16:	f000 f879 	bl	8000f0c <ADF_SPI_MEM_WR>

	HAL_Delay(50);
 8000e1a:	2032      	movs	r0, #50	; 0x32
 8000e1c:	f003 fe2a 	bl	8004a74 <HAL_Delay>
	ADF_set_PHY_RDY_mode();
 8000e20:	f000 f946 	bl	80010b0 <ADF_set_PHY_RDY_mode>
}
 8000e24:	bf00      	nop
 8000e26:	3710      	adds	r7, #16
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40020400 	.word	0x40020400
 8000e30:	40020000 	.word	0x40020000
 8000e34:	200006a4 	.word	0x200006a4
 8000e38:	20000a66 	.word	0x20000a66

08000e3c <ADF_reset>:

void ADF_reset(void){
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
	// Write RC_RESET command
	uint8_t byte[] = {0xC8};
 8000e42:	23c8      	movs	r3, #200	; 0xc8
 8000e44:	713b      	strb	r3, [r7, #4]
	uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2104      	movs	r1, #4
 8000e4a:	480c      	ldr	r0, [pc, #48]	; (8000e7c <ADF_reset+0x40>)
 8000e4c:	f005 fdc0 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, byte, 1, 50);
 8000e50:	1d39      	adds	r1, r7, #4
 8000e52:	2332      	movs	r3, #50	; 0x32
 8000e54:	2201      	movs	r2, #1
 8000e56:	480a      	ldr	r0, [pc, #40]	; (8000e80 <ADF_reset+0x44>)
 8000e58:	f00a f8c3 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 8000e5c:	1cf9      	adds	r1, r7, #3
 8000e5e:	2332      	movs	r3, #50	; 0x32
 8000e60:	2201      	movs	r2, #1
 8000e62:	4807      	ldr	r0, [pc, #28]	; (8000e80 <ADF_reset+0x44>)
 8000e64:	f00a f9f1 	bl	800b24a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000e68:	2201      	movs	r2, #1
 8000e6a:	2104      	movs	r1, #4
 8000e6c:	4803      	ldr	r0, [pc, #12]	; (8000e7c <ADF_reset+0x40>)
 8000e6e:	f005 fdaf 	bl	80069d0 <HAL_GPIO_WritePin>
}
 8000e72:	bf00      	nop
 8000e74:	3708      	adds	r7, #8
 8000e76:	46bd      	mov	sp, r7
 8000e78:	bd80      	pop	{r7, pc}
 8000e7a:	bf00      	nop
 8000e7c:	40020000 	.word	0x40020000
 8000e80:	200009cc 	.word	0x200009cc

08000e84 <ADF_sleep>:

void ADF_sleep(void){
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	// Sleep BBRAM in tmr_cfg1 register
	ADF_SPI_MEM_WR(0x317,0x08);
 8000e8a:	2108      	movs	r1, #8
 8000e8c:	f240 3017 	movw	r0, #791	; 0x317
 8000e90:	f000 f83c 	bl	8000f0c <ADF_SPI_MEM_WR>

	// Write RC_sleep command
	uint8_t bytes[] = {0xb1};
 8000e94:	23b1      	movs	r3, #177	; 0xb1
 8000e96:	713b      	strb	r3, [r7, #4]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2104      	movs	r1, #4
 8000e9c:	4808      	ldr	r0, [pc, #32]	; (8000ec0 <ADF_sleep+0x3c>)
 8000e9e:	f005 fd97 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8000ea2:	1d3b      	adds	r3, r7, #4
 8000ea4:	2201      	movs	r2, #1
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <ADF_sleep+0x40>)
 8000eaa:	f00a fc79 	bl	800b7a0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2104      	movs	r1, #4
 8000eb2:	4803      	ldr	r0, [pc, #12]	; (8000ec0 <ADF_sleep+0x3c>)
 8000eb4:	f005 fd8c 	bl	80069d0 <HAL_GPIO_WritePin>
}
 8000eb8:	bf00      	nop
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	40020000 	.word	0x40020000
 8000ec4:	200009cc 	.word	0x200009cc

08000ec8 <ADF_SET_FREQ_kHz>:

void ADF_SET_FREQ_kHz(uint32_t frequency){
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af00      	add	r7, sp, #0
 8000ece:	6078      	str	r0, [r7, #4]
	uint8_t LSB = frequency&0xff;
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	73fb      	strb	r3, [r7, #15]
	uint8_t MSB = (frequency>>8)&0xff;
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	0a1b      	lsrs	r3, r3, #8
 8000ed8:	73bb      	strb	r3, [r7, #14]
	uint8_t HSB = (frequency>>16)&0xff;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	0c1b      	lsrs	r3, r3, #16
 8000ede:	737b      	strb	r3, [r7, #13]
	ADF_SPI_MEM_WR(0x302,HSB);
 8000ee0:	7b7b      	ldrb	r3, [r7, #13]
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	f240 3002 	movw	r0, #770	; 0x302
 8000ee8:	f000 f810 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x301,MSB);
 8000eec:	7bbb      	ldrb	r3, [r7, #14]
 8000eee:	4619      	mov	r1, r3
 8000ef0:	f240 3001 	movw	r0, #769	; 0x301
 8000ef4:	f000 f80a 	bl	8000f0c <ADF_SPI_MEM_WR>
	ADF_SPI_MEM_WR(0x300,LSB);
 8000ef8:	7bfb      	ldrb	r3, [r7, #15]
 8000efa:	4619      	mov	r1, r3
 8000efc:	f44f 7040 	mov.w	r0, #768	; 0x300
 8000f00:	f000 f804 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 8000f04:	bf00      	nop
 8000f06:	3710      	adds	r7, #16
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <ADF_SPI_MEM_WR>:
	frequency /= 100;

	return frequency;
}

void ADF_SPI_MEM_WR(uint16_t reg, uint8_t data){
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	460a      	mov	r2, r1
 8000f16:	80fb      	strh	r3, [r7, #6]
 8000f18:	4613      	mov	r3, r2
 8000f1a:	717b      	strb	r3, [r7, #5]
	uint8_t SPI_MEM_WR_MODES[3] = {0x08, 0x09, 0x0b};
 8000f1c:	4a21      	ldr	r2, [pc, #132]	; (8000fa4 <ADF_SPI_MEM_WR+0x98>)
 8000f1e:	f107 030c 	add.w	r3, r7, #12
 8000f22:	6812      	ldr	r2, [r2, #0]
 8000f24:	4611      	mov	r1, r2
 8000f26:	8019      	strh	r1, [r3, #0]
 8000f28:	3302      	adds	r3, #2
 8000f2a:	0c12      	lsrs	r2, r2, #16
 8000f2c:	701a      	strb	r2, [r3, #0]
	uint8_t mode;

	if (reg < 0x100)
 8000f2e:	88fb      	ldrh	r3, [r7, #6]
 8000f30:	2bff      	cmp	r3, #255	; 0xff
 8000f32:	d802      	bhi.n	8000f3a <ADF_SPI_MEM_WR+0x2e>
		mode = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	73fb      	strb	r3, [r7, #15]
 8000f38:	e008      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else if (reg > 0x13f)
 8000f3a:	88fb      	ldrh	r3, [r7, #6]
 8000f3c:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000f40:	d302      	bcc.n	8000f48 <ADF_SPI_MEM_WR+0x3c>
		mode = 2;
 8000f42:	2302      	movs	r3, #2
 8000f44:	73fb      	strb	r3, [r7, #15]
 8000f46:	e001      	b.n	8000f4c <ADF_SPI_MEM_WR+0x40>
	else
		mode = 1;
 8000f48:	2301      	movs	r3, #1
 8000f4a:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_WR_MODES[mode] | ((reg>>8)&0x07);
 8000f4c:	7bfb      	ldrb	r3, [r7, #15]
 8000f4e:	f107 0210 	add.w	r2, r7, #16
 8000f52:	4413      	add	r3, r2
 8000f54:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000f58:	b25a      	sxtb	r2, r3
 8000f5a:	88fb      	ldrh	r3, [r7, #6]
 8000f5c:	0a1b      	lsrs	r3, r3, #8
 8000f5e:	b29b      	uxth	r3, r3
 8000f60:	b25b      	sxtb	r3, r3
 8000f62:	f003 0307 	and.w	r3, r3, #7
 8000f66:	b25b      	sxtb	r3, r3
 8000f68:	4313      	orrs	r3, r2
 8000f6a:	b25b      	sxtb	r3, r3
 8000f6c:	b2db      	uxtb	r3, r3
 8000f6e:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 8000f70:	88fb      	ldrh	r3, [r7, #6]
 8000f72:	b2db      	uxtb	r3, r3
 8000f74:	727b      	strb	r3, [r7, #9]
	bytes[2] = data;
 8000f76:	797b      	ldrb	r3, [r7, #5]
 8000f78:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	2104      	movs	r1, #4
 8000f7e:	480a      	ldr	r0, [pc, #40]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f80:	f005 fd26 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8000f84:	f107 0108 	add.w	r1, r7, #8
 8000f88:	2332      	movs	r3, #50	; 0x32
 8000f8a:	2203      	movs	r2, #3
 8000f8c:	4807      	ldr	r0, [pc, #28]	; (8000fac <ADF_SPI_MEM_WR+0xa0>)
 8000f8e:	f00a f828 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8000f92:	2201      	movs	r2, #1
 8000f94:	2104      	movs	r1, #4
 8000f96:	4804      	ldr	r0, [pc, #16]	; (8000fa8 <ADF_SPI_MEM_WR+0x9c>)
 8000f98:	f005 fd1a 	bl	80069d0 <HAL_GPIO_WritePin>
}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	08012a94 	.word	0x08012a94
 8000fa8:	40020000 	.word	0x40020000
 8000fac:	200009cc 	.word	0x200009cc

08000fb0 <ADF_SPI_MEM_RD>:

uint8_t ADF_SPI_MEM_RD(uint16_t reg){
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b084      	sub	sp, #16
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	80fb      	strh	r3, [r7, #6]
	uint8_t SPI_MEM_RD_MODES[3] = {0x28, 0x29, 0x2b};
 8000fba:	4a26      	ldr	r2, [pc, #152]	; (8001054 <ADF_SPI_MEM_RD+0xa4>)
 8000fbc:	f107 030c 	add.w	r3, r7, #12
 8000fc0:	6812      	ldr	r2, [r2, #0]
 8000fc2:	4611      	mov	r1, r2
 8000fc4:	8019      	strh	r1, [r3, #0]
 8000fc6:	3302      	adds	r3, #2
 8000fc8:	0c12      	lsrs	r2, r2, #16
 8000fca:	701a      	strb	r2, [r3, #0]
	uint8_t mode;
	uint8_t value;

	if (reg < 0x100)
 8000fcc:	88fb      	ldrh	r3, [r7, #6]
 8000fce:	2bff      	cmp	r3, #255	; 0xff
 8000fd0:	d802      	bhi.n	8000fd8 <ADF_SPI_MEM_RD+0x28>
		mode = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
 8000fd6:	e008      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else if (reg > 0x13f)
 8000fd8:	88fb      	ldrh	r3, [r7, #6]
 8000fda:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000fde:	d302      	bcc.n	8000fe6 <ADF_SPI_MEM_RD+0x36>
		mode = 2;
 8000fe0:	2302      	movs	r3, #2
 8000fe2:	73fb      	strb	r3, [r7, #15]
 8000fe4:	e001      	b.n	8000fea <ADF_SPI_MEM_RD+0x3a>
	else
		mode = 1;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	73fb      	strb	r3, [r7, #15]

	uint8_t bytes[3];
	bytes[0] = SPI_MEM_RD_MODES[mode] | ((reg>>8)&0x07);
 8000fea:	7bfb      	ldrb	r3, [r7, #15]
 8000fec:	f107 0210 	add.w	r2, r7, #16
 8000ff0:	4413      	add	r3, r2
 8000ff2:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 8000ff6:	b25a      	sxtb	r2, r3
 8000ff8:	88fb      	ldrh	r3, [r7, #6]
 8000ffa:	0a1b      	lsrs	r3, r3, #8
 8000ffc:	b29b      	uxth	r3, r3
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	f003 0307 	and.w	r3, r3, #7
 8001004:	b25b      	sxtb	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b25b      	sxtb	r3, r3
 800100a:	b2db      	uxtb	r3, r3
 800100c:	723b      	strb	r3, [r7, #8]
	bytes[1] = reg&0xff;
 800100e:	88fb      	ldrh	r3, [r7, #6]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	727b      	strb	r3, [r7, #9]
	bytes[2] = 0xff;
 8001014:	23ff      	movs	r3, #255	; 0xff
 8001016:	72bb      	strb	r3, [r7, #10]

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001018:	2200      	movs	r2, #0
 800101a:	2104      	movs	r1, #4
 800101c:	480e      	ldr	r0, [pc, #56]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 800101e:	f005 fcd7 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 3, 50);
 8001022:	f107 0108 	add.w	r1, r7, #8
 8001026:	2332      	movs	r3, #50	; 0x32
 8001028:	2203      	movs	r2, #3
 800102a:	480c      	ldr	r0, [pc, #48]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800102c:	f009 ffd9 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &value, 1, 50);
 8001030:	f107 010b 	add.w	r1, r7, #11
 8001034:	2332      	movs	r3, #50	; 0x32
 8001036:	2201      	movs	r2, #1
 8001038:	4808      	ldr	r0, [pc, #32]	; (800105c <ADF_SPI_MEM_RD+0xac>)
 800103a:	f00a f906 	bl	800b24a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800103e:	2201      	movs	r2, #1
 8001040:	2104      	movs	r1, #4
 8001042:	4805      	ldr	r0, [pc, #20]	; (8001058 <ADF_SPI_MEM_RD+0xa8>)
 8001044:	f005 fcc4 	bl	80069d0 <HAL_GPIO_WritePin>

	return value;
 8001048:	7afb      	ldrb	r3, [r7, #11]
}
 800104a:	4618      	mov	r0, r3
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	08012a98 	.word	0x08012a98
 8001058:	40020000 	.word	0x40020000
 800105c:	200009cc 	.word	0x200009cc

08001060 <ADF_set_turnaround_Tx_Rx>:

void ADF_set_turnaround_Tx_Rx(void){
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
	// Set auto_tx_to_rx_turnaround
	ADF_SPI_MEM_WR(0x107,0x08);
 8001064:	2108      	movs	r1, #8
 8001066:	f240 1007 	movw	r0, #263	; 0x107
 800106a:	f7ff ff4f 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <ADF_set_IDLE_mode>:
void ADF_set_turnaround_Rx_Tx(void){
	// Set auto_rx_to_tx_turnaround
	ADF_SPI_MEM_WR(0x107,0x04);
}

void ADF_set_IDLE_mode(void){
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xB2};
 800107a:	23b2      	movs	r3, #178	; 0xb2
 800107c:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800107e:	2200      	movs	r2, #0
 8001080:	2104      	movs	r1, #4
 8001082:	4809      	ldr	r0, [pc, #36]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 8001084:	f005 fca4 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001088:	1d3b      	adds	r3, r7, #4
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	4807      	ldr	r0, [pc, #28]	; (80010ac <ADF_set_IDLE_mode+0x38>)
 8001090:	f00a fb86 	bl	800b7a0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001094:	2201      	movs	r2, #1
 8001096:	2104      	movs	r1, #4
 8001098:	4803      	ldr	r0, [pc, #12]	; (80010a8 <ADF_set_IDLE_mode+0x34>)
 800109a:	f005 fc99 	bl	80069d0 <HAL_GPIO_WritePin>

	//delay_us(31); // TX to Idle state (max transition timing) p.14
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40020000 	.word	0x40020000
 80010ac:	200009cc 	.word	0x200009cc

080010b0 <ADF_set_PHY_RDY_mode>:

void ADF_set_PHY_RDY_mode(void){
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb3};
 80010b6:	23b3      	movs	r3, #179	; 0xb3
 80010b8:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2104      	movs	r1, #4
 80010be:	4809      	ldr	r0, [pc, #36]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010c0:	f005 fc86 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 80010c4:	1d3b      	adds	r3, r7, #4
 80010c6:	2201      	movs	r2, #1
 80010c8:	4619      	mov	r1, r3
 80010ca:	4807      	ldr	r0, [pc, #28]	; (80010e8 <ADF_set_PHY_RDY_mode+0x38>)
 80010cc:	f00a fb68 	bl	800b7a0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80010d0:	2201      	movs	r2, #1
 80010d2:	2104      	movs	r1, #4
 80010d4:	4803      	ldr	r0, [pc, #12]	; (80010e4 <ADF_set_PHY_RDY_mode+0x34>)
 80010d6:	f005 fc7b 	bl	80069d0 <HAL_GPIO_WritePin>

	//delay_us(145); // Idle to PHY_RDY state (max transition timing) p.14
}
 80010da:	bf00      	nop
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40020000 	.word	0x40020000
 80010e8:	200009cc 	.word	0x200009cc

080010ec <ADF_set_Tx_mode>:

void ADF_set_Tx_mode(void){
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb5};
 80010f2:	23b5      	movs	r3, #181	; 0xb5
 80010f4:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2104      	movs	r1, #4
 80010fa:	4809      	ldr	r0, [pc, #36]	; (8001120 <ADF_set_Tx_mode+0x34>)
 80010fc:	f005 fc68 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, bytes, 1);
 8001100:	1d3b      	adds	r3, r7, #4
 8001102:	2201      	movs	r2, #1
 8001104:	4619      	mov	r1, r3
 8001106:	4807      	ldr	r0, [pc, #28]	; (8001124 <ADF_set_Tx_mode+0x38>)
 8001108:	f00a fb4a 	bl	800b7a0 <HAL_SPI_Transmit_IT>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800110c:	2201      	movs	r2, #1
 800110e:	2104      	movs	r1, #4
 8001110:	4803      	ldr	r0, [pc, #12]	; (8001120 <ADF_set_Tx_mode+0x34>)
 8001112:	f005 fc5d 	bl	80069d0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40020000 	.word	0x40020000
 8001124:	200009cc 	.word	0x200009cc

08001128 <ADF_set_Rx_mode>:

void ADF_set_Rx_mode(void){
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
	uint8_t bytes[] = {0xb4};
 800112e:	23b4      	movs	r3, #180	; 0xb4
 8001130:	713b      	strb	r3, [r7, #4]
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001132:	2200      	movs	r2, #0
 8001134:	2104      	movs	r1, #4
 8001136:	480c      	ldr	r0, [pc, #48]	; (8001168 <ADF_set_Rx_mode+0x40>)
 8001138:	f005 fc4a 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, bytes, 1,50);
 800113c:	1d39      	adds	r1, r7, #4
 800113e:	2332      	movs	r3, #50	; 0x32
 8001140:	2201      	movs	r2, #1
 8001142:	480a      	ldr	r0, [pc, #40]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001144:	f009 ff4d 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50); //debug
 8001148:	2332      	movs	r3, #50	; 0x32
 800114a:	2201      	movs	r2, #1
 800114c:	4908      	ldr	r1, [pc, #32]	; (8001170 <ADF_set_Rx_mode+0x48>)
 800114e:	4807      	ldr	r0, [pc, #28]	; (800116c <ADF_set_Rx_mode+0x44>)
 8001150:	f00a f87b 	bl	800b24a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8001154:	2201      	movs	r2, #1
 8001156:	2104      	movs	r1, #4
 8001158:	4803      	ldr	r0, [pc, #12]	; (8001168 <ADF_set_Rx_mode+0x40>)
 800115a:	f005 fc39 	bl	80069d0 <HAL_GPIO_WritePin>

	//delay_us(200); // (max transition timing) p.14
	//asm("nop");
}
 800115e:	bf00      	nop
 8001160:	3708      	adds	r7, #8
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40020000 	.word	0x40020000
 800116c:	200009cc 	.word	0x200009cc
 8001170:	20000b08 	.word	0x20000b08

08001174 <ADF_SPI_READY>:

/* Check if transceiver is ready for SPI access (p.73) */
uint8_t ADF_SPI_READY(void){
 8001174:	b580      	push	{r7, lr}
 8001176:	af00      	add	r7, sp, #0
	//uint8_t ADF_status;

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	2104      	movs	r1, #4
 800117c:	480e      	ldr	r0, [pc, #56]	; (80011b8 <ADF_SPI_READY+0x44>)
 800117e:	f005 fc27 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, 0xff, 1, 50);
 8001182:	2332      	movs	r3, #50	; 0x32
 8001184:	2201      	movs	r2, #1
 8001186:	21ff      	movs	r1, #255	; 0xff
 8001188:	480c      	ldr	r0, [pc, #48]	; (80011bc <ADF_SPI_READY+0x48>)
 800118a:	f009 ff2a 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi1, &ADF_status, 1, 50);
 800118e:	2332      	movs	r3, #50	; 0x32
 8001190:	2201      	movs	r2, #1
 8001192:	490b      	ldr	r1, [pc, #44]	; (80011c0 <ADF_SPI_READY+0x4c>)
 8001194:	4809      	ldr	r0, [pc, #36]	; (80011bc <ADF_SPI_READY+0x48>)
 8001196:	f00a f858 	bl	800b24a <HAL_SPI_Receive>
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800119a:	2201      	movs	r2, #1
 800119c:	2104      	movs	r1, #4
 800119e:	4806      	ldr	r0, [pc, #24]	; (80011b8 <ADF_SPI_READY+0x44>)
 80011a0:	f005 fc16 	bl	80069d0 <HAL_GPIO_WritePin>

	if ((ADF_status&0x80) == 0x80)
 80011a4:	4b06      	ldr	r3, [pc, #24]	; (80011c0 <ADF_SPI_READY+0x4c>)
 80011a6:	781b      	ldrb	r3, [r3, #0]
 80011a8:	b25b      	sxtb	r3, r3
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	da01      	bge.n	80011b2 <ADF_SPI_READY+0x3e>
		return 1;
 80011ae:	2301      	movs	r3, #1
 80011b0:	e000      	b.n	80011b4 <ADF_SPI_READY+0x40>
	else
		return 0;
 80011b2:	2300      	movs	r3, #0
}
 80011b4:	4618      	mov	r0, r3
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	40020000 	.word	0x40020000
 80011bc:	200009cc 	.word	0x200009cc
 80011c0:	20000b08 	.word	0x20000b08

080011c4 <ADF_clear_Rx_flag>:
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);

	return ADF_status;
}

void ADF_clear_Rx_flag(void){
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x08);
 80011c8:	2108      	movs	r1, #8
 80011ca:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011ce:	f7ff fe9d 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011d2:	bf00      	nop
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <ADF_clear_Tx_flag>:

void ADF_clear_Tx_flag(void){
 80011d6:	b580      	push	{r7, lr}
 80011d8:	af00      	add	r7, sp, #0
	ADF_SPI_MEM_WR(0x3cc,0x10);
 80011da:	2110      	movs	r1, #16
 80011dc:	f44f 7073 	mov.w	r0, #972	; 0x3cc
 80011e0:	f7ff fe94 	bl	8000f0c <ADF_SPI_MEM_WR>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}

080011e8 <advance_pointer>:
};

/* Variables -------------------------------------------------------------------*/

/* Private Functions -------------------------------------------------------------------*/
static void advance_pointer(cbuf_handle_t cbuf){
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b082      	sub	sp, #8
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d105      	bne.n	8001202 <advance_pointer+0x1a>
 80011f6:	4b18      	ldr	r3, [pc, #96]	; (8001258 <advance_pointer+0x70>)
 80011f8:	4a18      	ldr	r2, [pc, #96]	; (800125c <advance_pointer+0x74>)
 80011fa:	2115      	movs	r1, #21
 80011fc:	4818      	ldr	r0, [pc, #96]	; (8001260 <advance_pointer+0x78>)
 80011fe:	f010 faa3 	bl	8011748 <__assert_func>

	if(cbuf->full)
 8001202:	687b      	ldr	r3, [r7, #4]
 8001204:	7c1b      	ldrb	r3, [r3, #16]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <advance_pointer+0x3a>
		cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	689b      	ldr	r3, [r3, #8]
 800120e:	3301      	adds	r3, #1
 8001210:	687a      	ldr	r2, [r7, #4]
 8001212:	68d2      	ldr	r2, [r2, #12]
 8001214:	fbb3 f1f2 	udiv	r1, r3, r2
 8001218:	fb02 f201 	mul.w	r2, r2, r1
 800121c:	1a9a      	subs	r2, r3, r2
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	609a      	str	r2, [r3, #8]

	cbuf->head = (cbuf->head + 1) % cbuf->max;
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	3301      	adds	r3, #1
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68d2      	ldr	r2, [r2, #12]
 800122c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001230:	fb02 f201 	mul.w	r2, r2, r1
 8001234:	1a9a      	subs	r2, r3, r2
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	605a      	str	r2, [r3, #4]

	cbuf->full = (cbuf->head == cbuf->tail);
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	685a      	ldr	r2, [r3, #4]
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	429a      	cmp	r2, r3
 8001244:	bf0c      	ite	eq
 8001246:	2301      	moveq	r3, #1
 8001248:	2300      	movne	r3, #0
 800124a:	b2da      	uxtb	r2, r3
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	741a      	strb	r2, [r3, #16]
}
 8001250:	bf00      	nop
 8001252:	3708      	adds	r7, #8
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	08012a9c 	.word	0x08012a9c
 800125c:	08012c3c 	.word	0x08012c3c
 8001260:	08012aa4 	.word	0x08012aa4

08001264 <retreat_pointer>:

static void retreat_pointer(cbuf_handle_t cbuf){
 8001264:	b580      	push	{r7, lr}
 8001266:	b082      	sub	sp, #8
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d105      	bne.n	800127e <retreat_pointer+0x1a>
 8001272:	4b0c      	ldr	r3, [pc, #48]	; (80012a4 <retreat_pointer+0x40>)
 8001274:	4a0c      	ldr	r2, [pc, #48]	; (80012a8 <retreat_pointer+0x44>)
 8001276:	2120      	movs	r1, #32
 8001278:	480c      	ldr	r0, [pc, #48]	; (80012ac <retreat_pointer+0x48>)
 800127a:	f010 fa65 	bl	8011748 <__assert_func>

	cbuf->full = false;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2200      	movs	r2, #0
 8001282:	741a      	strb	r2, [r3, #16]
	cbuf->tail = (cbuf->tail + 1) % cbuf->max;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	3301      	adds	r3, #1
 800128a:	687a      	ldr	r2, [r7, #4]
 800128c:	68d2      	ldr	r2, [r2, #12]
 800128e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001292:	fb02 f201 	mul.w	r2, r2, r1
 8001296:	1a9a      	subs	r2, r3, r2
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	609a      	str	r2, [r3, #8]
}
 800129c:	bf00      	nop
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	08012a9c 	.word	0x08012a9c
 80012a8:	08012c4c 	.word	0x08012c4c
 80012ac:	08012aa4 	.word	0x08012aa4

080012b0 <circular_buf_init>:

/* Public Functions -------------------------------------------------------------------*/
cbuf_handle_t circular_buf_init(uint16_t* buffer, size_t size){
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
 80012b8:	6039      	str	r1, [r7, #0]
	assert(buffer && size);
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d002      	beq.n	80012c6 <circular_buf_init+0x16>
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d105      	bne.n	80012d2 <circular_buf_init+0x22>
 80012c6:	4b17      	ldr	r3, [pc, #92]	; (8001324 <circular_buf_init+0x74>)
 80012c8:	4a17      	ldr	r2, [pc, #92]	; (8001328 <circular_buf_init+0x78>)
 80012ca:	2128      	movs	r1, #40	; 0x28
 80012cc:	4817      	ldr	r0, [pc, #92]	; (800132c <circular_buf_init+0x7c>)
 80012ce:	f010 fa3b 	bl	8011748 <__assert_func>

	cbuf_handle_t cbuf = malloc(sizeof(circular_buf_t));
 80012d2:	2014      	movs	r0, #20
 80012d4:	f010 fa92 	bl	80117fc <malloc>
 80012d8:	4603      	mov	r3, r0
 80012da:	60fb      	str	r3, [r7, #12]
	assert(cbuf);
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d105      	bne.n	80012ee <circular_buf_init+0x3e>
 80012e2:	4b13      	ldr	r3, [pc, #76]	; (8001330 <circular_buf_init+0x80>)
 80012e4:	4a10      	ldr	r2, [pc, #64]	; (8001328 <circular_buf_init+0x78>)
 80012e6:	212b      	movs	r1, #43	; 0x2b
 80012e8:	4810      	ldr	r0, [pc, #64]	; (800132c <circular_buf_init+0x7c>)
 80012ea:	f010 fa2d 	bl	8011748 <__assert_func>

	cbuf->buffer = buffer;
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	601a      	str	r2, [r3, #0]
	cbuf->max = size;
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	683a      	ldr	r2, [r7, #0]
 80012f8:	60da      	str	r2, [r3, #12]
	circular_buf_reset(cbuf);
 80012fa:	68f8      	ldr	r0, [r7, #12]
 80012fc:	f000 f81c 	bl	8001338 <circular_buf_reset>

	assert(circular_buf_empty(cbuf));
 8001300:	68f8      	ldr	r0, [r7, #12]
 8001302:	f000 f8d3 	bl	80014ac <circular_buf_empty>
 8001306:	4603      	mov	r3, r0
 8001308:	2b00      	cmp	r3, #0
 800130a:	d105      	bne.n	8001318 <circular_buf_init+0x68>
 800130c:	4b09      	ldr	r3, [pc, #36]	; (8001334 <circular_buf_init+0x84>)
 800130e:	4a06      	ldr	r2, [pc, #24]	; (8001328 <circular_buf_init+0x78>)
 8001310:	2131      	movs	r1, #49	; 0x31
 8001312:	4806      	ldr	r0, [pc, #24]	; (800132c <circular_buf_init+0x7c>)
 8001314:	f010 fa18 	bl	8011748 <__assert_func>

	return cbuf;
 8001318:	68fb      	ldr	r3, [r7, #12]
}
 800131a:	4618      	mov	r0, r3
 800131c:	3710      	adds	r7, #16
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	08012ab8 	.word	0x08012ab8
 8001328:	08012c5c 	.word	0x08012c5c
 800132c:	08012aa4 	.word	0x08012aa4
 8001330:	08012a9c 	.word	0x08012a9c
 8001334:	08012ac8 	.word	0x08012ac8

08001338 <circular_buf_reset>:
void circular_buf_free(cbuf_handle_t cbuf){
	assert(cbuf);
	free(cbuf);
}

void circular_buf_reset(cbuf_handle_t cbuf){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
    assert(cbuf);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	2b00      	cmp	r3, #0
 8001344:	d105      	bne.n	8001352 <circular_buf_reset+0x1a>
 8001346:	4b09      	ldr	r3, [pc, #36]	; (800136c <circular_buf_reset+0x34>)
 8001348:	4a09      	ldr	r2, [pc, #36]	; (8001370 <circular_buf_reset+0x38>)
 800134a:	213c      	movs	r1, #60	; 0x3c
 800134c:	4809      	ldr	r0, [pc, #36]	; (8001374 <circular_buf_reset+0x3c>)
 800134e:	f010 f9fb 	bl	8011748 <__assert_func>

    cbuf->head = 0;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	2200      	movs	r2, #0
 8001356:	605a      	str	r2, [r3, #4]
    cbuf->tail = 0;
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	2200      	movs	r2, #0
 800135c:	609a      	str	r2, [r3, #8]
    cbuf->full = false;
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2200      	movs	r2, #0
 8001362:	741a      	strb	r2, [r3, #16]
}
 8001364:	bf00      	nop
 8001366:	3708      	adds	r7, #8
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	08012a9c 	.word	0x08012a9c
 8001370:	08012c70 	.word	0x08012c70
 8001374:	08012aa4 	.word	0x08012aa4

08001378 <circular_buf_size>:

size_t circular_buf_size(cbuf_handle_t cbuf){
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d105      	bne.n	8001392 <circular_buf_size+0x1a>
 8001386:	4b15      	ldr	r3, [pc, #84]	; (80013dc <circular_buf_size+0x64>)
 8001388:	4a15      	ldr	r2, [pc, #84]	; (80013e0 <circular_buf_size+0x68>)
 800138a:	2144      	movs	r1, #68	; 0x44
 800138c:	4815      	ldr	r0, [pc, #84]	; (80013e4 <circular_buf_size+0x6c>)
 800138e:	f010 f9db 	bl	8011748 <__assert_func>

	size_t size = cbuf->max;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	68db      	ldr	r3, [r3, #12]
 8001396:	60fb      	str	r3, [r7, #12]

	if(!cbuf->full)	{
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	7c1b      	ldrb	r3, [r3, #16]
 800139c:	f083 0301 	eor.w	r3, r3, #1
 80013a0:	b2db      	uxtb	r3, r3
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d015      	beq.n	80013d2 <circular_buf_size+0x5a>
		if(cbuf->head >= cbuf->tail){
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	685a      	ldr	r2, [r3, #4]
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	689b      	ldr	r3, [r3, #8]
 80013ae:	429a      	cmp	r2, r3
 80013b0:	d306      	bcc.n	80013c0 <circular_buf_size+0x48>
			size = (cbuf->head - cbuf->tail);
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	685a      	ldr	r2, [r3, #4]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	689b      	ldr	r3, [r3, #8]
 80013ba:	1ad3      	subs	r3, r2, r3
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	e008      	b.n	80013d2 <circular_buf_size+0x5a>
		}
		else{
			size = (cbuf->max + cbuf->head - cbuf->tail);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68da      	ldr	r2, [r3, #12]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	441a      	add	r2, r3
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	60fb      	str	r3, [r7, #12]
		}
	}
	return size;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	4618      	mov	r0, r3
 80013d6:	3710      	adds	r7, #16
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	08012a9c 	.word	0x08012a9c
 80013e0:	08012c84 	.word	0x08012c84
 80013e4:	08012aa4 	.word	0x08012aa4

080013e8 <circular_buf_put_overwrite>:
	assert(cbuf);

	return cbuf->max;
}

void circular_buf_put_overwrite(cbuf_handle_t cbuf, uint16_t data){
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
 80013f0:	460b      	mov	r3, r1
 80013f2:	807b      	strh	r3, [r7, #2]
	assert(cbuf && cbuf->buffer);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d003      	beq.n	8001402 <circular_buf_put_overwrite+0x1a>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d105      	bne.n	800140e <circular_buf_put_overwrite+0x26>
 8001402:	4b0a      	ldr	r3, [pc, #40]	; (800142c <circular_buf_put_overwrite+0x44>)
 8001404:	4a0a      	ldr	r2, [pc, #40]	; (8001430 <circular_buf_put_overwrite+0x48>)
 8001406:	215a      	movs	r1, #90	; 0x5a
 8001408:	480a      	ldr	r0, [pc, #40]	; (8001434 <circular_buf_put_overwrite+0x4c>)
 800140a:	f010 f99d 	bl	8011748 <__assert_func>

    cbuf->buffer[cbuf->head] = data;
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681a      	ldr	r2, [r3, #0]
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	4413      	add	r3, r2
 800141a:	887a      	ldrh	r2, [r7, #2]
 800141c:	801a      	strh	r2, [r3, #0]

    advance_pointer(cbuf);
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f7ff fee2 	bl	80011e8 <advance_pointer>
}
 8001424:	bf00      	nop
 8001426:	3708      	adds	r7, #8
 8001428:	46bd      	mov	sp, r7
 800142a:	bd80      	pop	{r7, pc}
 800142c:	08012ae4 	.word	0x08012ae4
 8001430:	08012c98 	.word	0x08012c98
 8001434:	08012aa4 	.word	0x08012aa4

08001438 <circular_buf_get>:
    }

    return r;
}

int circular_buf_get(cbuf_handle_t cbuf, uint16_t * data){
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
 8001440:	6039      	str	r1, [r7, #0]
    assert(cbuf && data && cbuf->buffer);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2b00      	cmp	r3, #0
 8001446:	d006      	beq.n	8001456 <circular_buf_get+0x1e>
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d003      	beq.n	8001456 <circular_buf_get+0x1e>
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d105      	bne.n	8001462 <circular_buf_get+0x2a>
 8001456:	4b12      	ldr	r3, [pc, #72]	; (80014a0 <circular_buf_get+0x68>)
 8001458:	4a12      	ldr	r2, [pc, #72]	; (80014a4 <circular_buf_get+0x6c>)
 800145a:	2170      	movs	r1, #112	; 0x70
 800145c:	4812      	ldr	r0, [pc, #72]	; (80014a8 <circular_buf_get+0x70>)
 800145e:	f010 f973 	bl	8011748 <__assert_func>

    int r = -1;
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	60fb      	str	r3, [r7, #12]

    if(!circular_buf_empty(cbuf)){
 8001468:	6878      	ldr	r0, [r7, #4]
 800146a:	f000 f81f 	bl	80014ac <circular_buf_empty>
 800146e:	4603      	mov	r3, r0
 8001470:	f083 0301 	eor.w	r3, r3, #1
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d00d      	beq.n	8001496 <circular_buf_get+0x5e>
        *data = cbuf->buffer[cbuf->tail];
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681a      	ldr	r2, [r3, #0]
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	689b      	ldr	r3, [r3, #8]
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	881a      	ldrh	r2, [r3, #0]
 8001488:	683b      	ldr	r3, [r7, #0]
 800148a:	801a      	strh	r2, [r3, #0]
        retreat_pointer(cbuf);
 800148c:	6878      	ldr	r0, [r7, #4]
 800148e:	f7ff fee9 	bl	8001264 <retreat_pointer>

        r = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	60fb      	str	r3, [r7, #12]
    }

    return r;
 8001496:	68fb      	ldr	r3, [r7, #12]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3710      	adds	r7, #16
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}
 80014a0:	08012afc 	.word	0x08012afc
 80014a4:	08012cb4 	.word	0x08012cb4
 80014a8:	08012aa4 	.word	0x08012aa4

080014ac <circular_buf_empty>:

bool circular_buf_empty(cbuf_handle_t cbuf){
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
	assert(cbuf);
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d105      	bne.n	80014c6 <circular_buf_empty+0x1a>
 80014ba:	4b0e      	ldr	r3, [pc, #56]	; (80014f4 <circular_buf_empty+0x48>)
 80014bc:	4a0e      	ldr	r2, [pc, #56]	; (80014f8 <circular_buf_empty+0x4c>)
 80014be:	217f      	movs	r1, #127	; 0x7f
 80014c0:	480e      	ldr	r0, [pc, #56]	; (80014fc <circular_buf_empty+0x50>)
 80014c2:	f010 f941 	bl	8011748 <__assert_func>

    return (!cbuf->full && (cbuf->head == cbuf->tail));
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	7c1b      	ldrb	r3, [r3, #16]
 80014ca:	f083 0301 	eor.w	r3, r3, #1
 80014ce:	b2db      	uxtb	r3, r3
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d007      	beq.n	80014e4 <circular_buf_empty+0x38>
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685a      	ldr	r2, [r3, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d101      	bne.n	80014e4 <circular_buf_empty+0x38>
 80014e0:	2301      	movs	r3, #1
 80014e2:	e000      	b.n	80014e6 <circular_buf_empty+0x3a>
 80014e4:	2300      	movs	r3, #0
 80014e6:	f003 0301 	and.w	r3, r3, #1
 80014ea:	b2db      	uxtb	r3, r3
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3708      	adds	r7, #8
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	08012a9c 	.word	0x08012a9c
 80014f8:	08012cc8 	.word	0x08012cc8
 80014fc:	08012aa4 	.word	0x08012aa4

08001500 <OLED_init>:
  (byte & 0x01 ? '1' : '0')

/* Variables -------------------------------------------------------------------*/
char s;
/* Functions -------------------------------------------------------------------*/
void OLED_init(void){
 8001500:	b580      	push	{r7, lr}
 8001502:	af00      	add	r7, sp, #0
	ssh1106_Init();
 8001504:	f002 fa5e 	bl	80039c4 <ssh1106_Init>
}
 8001508:	bf00      	nop
 800150a:	bd80      	pop	{r7, pc}

0800150c <OLED_clear_screen>:

void OLED_clear_screen(void){
 800150c:	b580      	push	{r7, lr}
 800150e:	af00      	add	r7, sp, #0
	ssh1106_Fill(Black);
 8001510:	2000      	movs	r0, #0
 8001512:	f002 fac1 	bl	8003a98 <ssh1106_Fill>
}
 8001516:	bf00      	nop
 8001518:	bd80      	pop	{r7, pc}

0800151a <OLED_update>:

void OLED_update(void){
 800151a:	b580      	push	{r7, lr}
 800151c:	af00      	add	r7, sp, #0
	ssh1106_UpdateScreen();
 800151e:	f002 fadd 	bl	8003adc <ssh1106_UpdateScreen>
}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}

08001526 <OLED_shutdown>:

void OLED_shutdown(void){
 8001526:	b580      	push	{r7, lr}
 8001528:	af00      	add	r7, sp, #0
	ssh1106_SetDisplayOn(0);
 800152a:	2000      	movs	r0, #0
 800152c:	f002 fca2 	bl	8003e74 <ssh1106_SetDisplayOn>
}
 8001530:	bf00      	nop
 8001532:	bd80      	pop	{r7, pc}

08001534 <OLED_print_text>:

void OLED_print_text(char* str, uint8_t pos_x, uint8_t pos_y){
 8001534:	b580      	push	{r7, lr}
 8001536:	b082      	sub	sp, #8
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	460b      	mov	r3, r1
 800153e:	70fb      	strb	r3, [r7, #3]
 8001540:	4613      	mov	r3, r2
 8001542:	70bb      	strb	r3, [r7, #2]
	ssh1106_SetCursor(pos_x,pos_y);
 8001544:	78ba      	ldrb	r2, [r7, #2]
 8001546:	78fb      	ldrb	r3, [r7, #3]
 8001548:	4611      	mov	r1, r2
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fbfa 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString(str, Font_6x8, White);
 8001550:	4a06      	ldr	r2, [pc, #24]	; (800156c <OLED_print_text+0x38>)
 8001552:	2301      	movs	r3, #1
 8001554:	ca06      	ldmia	r2, {r1, r2}
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f002 fbce 	bl	8003cf8 <ssh1106_WriteString>
 800155c:	4603      	mov	r3, r0
 800155e:	461a      	mov	r2, r3
 8001560:	4b03      	ldr	r3, [pc, #12]	; (8001570 <OLED_print_text+0x3c>)
 8001562:	701a      	strb	r2, [r3, #0]
}
 8001564:	bf00      	nop
 8001566:	3708      	adds	r7, #8
 8001568:	46bd      	mov	sp, r7
 800156a:	bd80      	pop	{r7, pc}
 800156c:	20000064 	.word	0x20000064
 8001570:	200006a0 	.word	0x200006a0

08001574 <OLED_print_variable>:

void OLED_print_variable(char * str, uint32_t value, uint8_t pos_x, uint8_t pos_y){
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	60f8      	str	r0, [r7, #12]
 800157c:	60b9      	str	r1, [r7, #8]
 800157e:	4611      	mov	r1, r2
 8001580:	461a      	mov	r2, r3
 8001582:	460b      	mov	r3, r1
 8001584:	71fb      	strb	r3, [r7, #7]
 8001586:	4613      	mov	r3, r2
 8001588:	71bb      	strb	r3, [r7, #6]
	char stringValue[10];
	// Copy value in string
	sprintf(stringValue, "%u", value);
 800158a:	f107 0314 	add.w	r3, r7, #20
 800158e:	68ba      	ldr	r2, [r7, #8]
 8001590:	4915      	ldr	r1, [pc, #84]	; (80015e8 <OLED_print_variable+0x74>)
 8001592:	4618      	mov	r0, r3
 8001594:	f010 fcd6 	bl	8011f44 <siprintf>
	OLED_print_text(str, pos_x, pos_y);
 8001598:	79ba      	ldrb	r2, [r7, #6]
 800159a:	79fb      	ldrb	r3, [r7, #7]
 800159c:	4619      	mov	r1, r3
 800159e:	68f8      	ldr	r0, [r7, #12]
 80015a0:	f7ff ffc8 	bl	8001534 <OLED_print_text>
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
 80015a4:	68f8      	ldr	r0, [r7, #12]
 80015a6:	f7fe fe13 	bl	80001d0 <strlen>
 80015aa:	4603      	mov	r3, r0
 80015ac:	b2db      	uxtb	r3, r3
 80015ae:	461a      	mov	r2, r3
 80015b0:	0052      	lsls	r2, r2, #1
 80015b2:	4413      	add	r3, r2
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	b2da      	uxtb	r2, r3
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	4413      	add	r3, r2
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	79ba      	ldrb	r2, [r7, #6]
 80015c0:	4611      	mov	r1, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f002 fbbe 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
 80015c8:	4a08      	ldr	r2, [pc, #32]	; (80015ec <OLED_print_variable+0x78>)
 80015ca:	f107 0014 	add.w	r0, r7, #20
 80015ce:	2301      	movs	r3, #1
 80015d0:	ca06      	ldmia	r2, {r1, r2}
 80015d2:	f002 fb91 	bl	8003cf8 <ssh1106_WriteString>
 80015d6:	4603      	mov	r3, r0
 80015d8:	461a      	mov	r2, r3
 80015da:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <OLED_print_variable+0x7c>)
 80015dc:	701a      	strb	r2, [r3, #0]
}
 80015de:	bf00      	nop
 80015e0:	3720      	adds	r7, #32
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	08012b1c 	.word	0x08012b1c
 80015ec:	20000064 	.word	0x20000064
 80015f0:	200006a0 	.word	0x200006a0

080015f4 <OLED_print_credits>:
	OLED_print_text(str, pos_x, pos_y);
	ssh1106_SetCursor(pos_x+(strlen(str)*6),pos_y);
	s = ssh1106_WriteString(stringValue, Font_6x8, White);
}

void OLED_print_credits(void){
 80015f4:	b580      	push	{r7, lr}
 80015f6:	af00      	add	r7, sp, #0
	OLED_clear_screen();
 80015f8:	f7ff ff88 	bl	800150c <OLED_clear_screen>
	//print state: (TIME     TX/RX      BAT_status)
	ssh1106_SetCursor(40, 15);
 80015fc:	210f      	movs	r1, #15
 80015fe:	2028      	movs	r0, #40	; 0x28
 8001600:	f002 fba0 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Encrypted", Font_6x8, White);
 8001604:	4a21      	ldr	r2, [pc, #132]	; (800168c <OLED_print_credits+0x98>)
 8001606:	2301      	movs	r3, #1
 8001608:	ca06      	ldmia	r2, {r1, r2}
 800160a:	4821      	ldr	r0, [pc, #132]	; (8001690 <OLED_print_credits+0x9c>)
 800160c:	f002 fb74 	bl	8003cf8 <ssh1106_WriteString>
 8001610:	4603      	mov	r3, r0
 8001612:	461a      	mov	r2, r3
 8001614:	4b1f      	ldr	r3, [pc, #124]	; (8001694 <OLED_print_credits+0xa0>)
 8001616:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 25);
 8001618:	2119      	movs	r1, #25
 800161a:	2019      	movs	r0, #25
 800161c:	f002 fb92 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("walkie talkie", Font_6x8, White);
 8001620:	4a1a      	ldr	r2, [pc, #104]	; (800168c <OLED_print_credits+0x98>)
 8001622:	2301      	movs	r3, #1
 8001624:	ca06      	ldmia	r2, {r1, r2}
 8001626:	481c      	ldr	r0, [pc, #112]	; (8001698 <OLED_print_credits+0xa4>)
 8001628:	f002 fb66 	bl	8003cf8 <ssh1106_WriteString>
 800162c:	4603      	mov	r3, r0
 800162e:	461a      	mov	r2, r3
 8001630:	4b18      	ldr	r3, [pc, #96]	; (8001694 <OLED_print_credits+0xa0>)
 8001632:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(64, 35);
 8001634:	2123      	movs	r1, #35	; 0x23
 8001636:	2040      	movs	r0, #64	; 0x40
 8001638:	f002 fb84 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("by", Font_6x8, White);
 800163c:	4a13      	ldr	r2, [pc, #76]	; (800168c <OLED_print_credits+0x98>)
 800163e:	2301      	movs	r3, #1
 8001640:	ca06      	ldmia	r2, {r1, r2}
 8001642:	4816      	ldr	r0, [pc, #88]	; (800169c <OLED_print_credits+0xa8>)
 8001644:	f002 fb58 	bl	8003cf8 <ssh1106_WriteString>
 8001648:	4603      	mov	r3, r0
 800164a:	461a      	mov	r2, r3
 800164c:	4b11      	ldr	r3, [pc, #68]	; (8001694 <OLED_print_credits+0xa0>)
 800164e:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(10, 45);
 8001650:	212d      	movs	r1, #45	; 0x2d
 8001652:	200a      	movs	r0, #10
 8001654:	f002 fb76 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Victor Van der Elst", Font_6x8, White);
 8001658:	4a0c      	ldr	r2, [pc, #48]	; (800168c <OLED_print_credits+0x98>)
 800165a:	2301      	movs	r3, #1
 800165c:	ca06      	ldmia	r2, {r1, r2}
 800165e:	4810      	ldr	r0, [pc, #64]	; (80016a0 <OLED_print_credits+0xac>)
 8001660:	f002 fb4a 	bl	8003cf8 <ssh1106_WriteString>
 8001664:	4603      	mov	r3, r0
 8001666:	461a      	mov	r2, r3
 8001668:	4b0a      	ldr	r3, [pc, #40]	; (8001694 <OLED_print_credits+0xa0>)
 800166a:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(25, 55);
 800166c:	2137      	movs	r1, #55	; 0x37
 800166e:	2019      	movs	r0, #25
 8001670:	f002 fb68 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("Ruben Wilssens", Font_6x8, White);
 8001674:	4a05      	ldr	r2, [pc, #20]	; (800168c <OLED_print_credits+0x98>)
 8001676:	2301      	movs	r3, #1
 8001678:	ca06      	ldmia	r2, {r1, r2}
 800167a:	480a      	ldr	r0, [pc, #40]	; (80016a4 <OLED_print_credits+0xb0>)
 800167c:	f002 fb3c 	bl	8003cf8 <ssh1106_WriteString>
 8001680:	4603      	mov	r3, r0
 8001682:	461a      	mov	r2, r3
 8001684:	4b03      	ldr	r3, [pc, #12]	; (8001694 <OLED_print_credits+0xa0>)
 8001686:	701a      	strb	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000064 	.word	0x20000064
 8001690:	08012b3c 	.word	0x08012b3c
 8001694:	200006a0 	.word	0x200006a0
 8001698:	08012b48 	.word	0x08012b48
 800169c:	08012b58 	.word	0x08012b58
 80016a0:	08012b5c 	.word	0x08012b5c
 80016a4:	08012b70 	.word	0x08012b70

080016a8 <OLED_print_status>:

void OLED_print_status(char status){
 80016a8:	b580      	push	{r7, lr}
 80016aa:	b084      	sub	sp, #16
 80016ac:	af02      	add	r7, sp, #8
 80016ae:	4603      	mov	r3, r0
 80016b0:	71fb      	strb	r3, [r7, #7]
	ssh1106_Line(0,0,128,0,Black);
 80016b2:	2300      	movs	r3, #0
 80016b4:	9300      	str	r3, [sp, #0]
 80016b6:	2300      	movs	r3, #0
 80016b8:	2280      	movs	r2, #128	; 0x80
 80016ba:	2100      	movs	r1, #0
 80016bc:	2000      	movs	r0, #0
 80016be:	f002 fb59 	bl	8003d74 <ssh1106_Line>
	ssh1106_Line(0,1,128,1,Black);
 80016c2:	2300      	movs	r3, #0
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2301      	movs	r3, #1
 80016c8:	2280      	movs	r2, #128	; 0x80
 80016ca:	2101      	movs	r1, #1
 80016cc:	2000      	movs	r0, #0
 80016ce:	f002 fb51 	bl	8003d74 <ssh1106_Line>
	ssh1106_Line(0,2,128,2,Black);
 80016d2:	2300      	movs	r3, #0
 80016d4:	9300      	str	r3, [sp, #0]
 80016d6:	2302      	movs	r3, #2
 80016d8:	2280      	movs	r2, #128	; 0x80
 80016da:	2102      	movs	r1, #2
 80016dc:	2000      	movs	r0, #0
 80016de:	f002 fb49 	bl	8003d74 <ssh1106_Line>
	ssh1106_Line(0,3,128,3,Black);
 80016e2:	2300      	movs	r3, #0
 80016e4:	9300      	str	r3, [sp, #0]
 80016e6:	2303      	movs	r3, #3
 80016e8:	2280      	movs	r2, #128	; 0x80
 80016ea:	2103      	movs	r1, #3
 80016ec:	2000      	movs	r0, #0
 80016ee:	f002 fb41 	bl	8003d74 <ssh1106_Line>
	ssh1106_Line(0,4,128,4,Black);
 80016f2:	2300      	movs	r3, #0
 80016f4:	9300      	str	r3, [sp, #0]
 80016f6:	2304      	movs	r3, #4
 80016f8:	2280      	movs	r2, #128	; 0x80
 80016fa:	2104      	movs	r1, #4
 80016fc:	2000      	movs	r0, #0
 80016fe:	f002 fb39 	bl	8003d74 <ssh1106_Line>
	ssh1106_SetCursor(3, 0);
 8001702:	2100      	movs	r1, #0
 8001704:	2003      	movs	r0, #3
 8001706:	f002 fb1d 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("12:00", Font_6x8, White); //change with actual time
 800170a:	4a15      	ldr	r2, [pc, #84]	; (8001760 <OLED_print_status+0xb8>)
 800170c:	2301      	movs	r3, #1
 800170e:	ca06      	ldmia	r2, {r1, r2}
 8001710:	4814      	ldr	r0, [pc, #80]	; (8001764 <OLED_print_status+0xbc>)
 8001712:	f002 faf1 	bl	8003cf8 <ssh1106_WriteString>
 8001716:	4603      	mov	r3, r0
 8001718:	461a      	mov	r2, r3
 800171a:	4b13      	ldr	r3, [pc, #76]	; (8001768 <OLED_print_status+0xc0>)
 800171c:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(63, 0);
 800171e:	2100      	movs	r1, #0
 8001720:	203f      	movs	r0, #63	; 0x3f
 8001722:	f002 fb0f 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteChar(status, Font_6x8, White);
 8001726:	4a0e      	ldr	r2, [pc, #56]	; (8001760 <OLED_print_status+0xb8>)
 8001728:	79f8      	ldrb	r0, [r7, #7]
 800172a:	2301      	movs	r3, #1
 800172c:	ca06      	ldmia	r2, {r1, r2}
 800172e:	f002 fa5b 	bl	8003be8 <ssh1106_WriteChar>
 8001732:	4603      	mov	r3, r0
 8001734:	461a      	mov	r2, r3
 8001736:	4b0c      	ldr	r3, [pc, #48]	; (8001768 <OLED_print_status+0xc0>)
 8001738:	701a      	strb	r2, [r3, #0]
	ssh1106_SetCursor(92, 0);
 800173a:	2100      	movs	r1, #0
 800173c:	205c      	movs	r0, #92	; 0x5c
 800173e:	f002 fb01 	bl	8003d44 <ssh1106_SetCursor>
	s = ssh1106_WriteString("BAT_ok", Font_6x8, White); //change with variable
 8001742:	4a07      	ldr	r2, [pc, #28]	; (8001760 <OLED_print_status+0xb8>)
 8001744:	2301      	movs	r3, #1
 8001746:	ca06      	ldmia	r2, {r1, r2}
 8001748:	4808      	ldr	r0, [pc, #32]	; (800176c <OLED_print_status+0xc4>)
 800174a:	f002 fad5 	bl	8003cf8 <ssh1106_WriteString>
 800174e:	4603      	mov	r3, r0
 8001750:	461a      	mov	r2, r3
 8001752:	4b05      	ldr	r3, [pc, #20]	; (8001768 <OLED_print_status+0xc0>)
 8001754:	701a      	strb	r2, [r3, #0]
}
 8001756:	bf00      	nop
 8001758:	3708      	adds	r7, #8
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	20000064 	.word	0x20000064
 8001764:	08012b80 	.word	0x08012b80
 8001768:	200006a0 	.word	0x200006a0
 800176c:	08012b88 	.word	0x08012b88

08001770 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001770:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001774:	b09a      	sub	sp, #104	; 0x68
 8001776:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001778:	f003 f90a 	bl	8004990 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800177c:	f000 fbd4 	bl	8001f28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001780:	f001 f88c 	bl	800289c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001784:	f000 fc54 	bl	8002030 <MX_ADC1_Init>
  MX_DAC_Init();
 8001788:	f000 fcca 	bl	8002120 <MX_DAC_Init>
  MX_I2C1_Init();
 800178c:	f000 fcf2 	bl	8002174 <MX_I2C1_Init>
  MX_SPI1_Init();
 8001790:	f000 fd78 	bl	8002284 <MX_SPI1_Init>
  MX_SPI2_Init();
 8001794:	f000 fdac 	bl	80022f0 <MX_SPI2_Init>
  MX_TIM1_Init();
 8001798:	f000 fde0 	bl	800235c <MX_TIM1_Init>
  MX_TIM3_Init();
 800179c:	f000 feca 	bl	8002534 <MX_TIM3_Init>
  MX_USB_DEVICE_Init();
 80017a0:	f00f fa32 	bl	8010c08 <MX_USB_DEVICE_Init>
  MX_UART5_Init();
 80017a4:	f001 f850 	bl	8002848 <MX_UART5_Init>
  MX_RTC_Init();
 80017a8:	f000 fd12 	bl	80021d0 <MX_RTC_Init>
  MX_TIM5_Init();
 80017ac:	f000 ff44 	bl	8002638 <MX_TIM5_Init>
  MX_TIM11_Init();
 80017b0:	f001 f826 	bl	8002800 <MX_TIM11_Init>
  MX_TIM2_Init();
 80017b4:	f000 fe72 	bl	800249c <MX_TIM2_Init>
  MX_TIM7_Init();
 80017b8:	f000 ffb2 	bl	8002720 <MX_TIM7_Init>
  MX_TIM9_Init();
 80017bc:	f000 ffe6 	bl	800278c <MX_TIM9_Init>
  MX_CRYP_Init();
 80017c0:	f000 fc8a 	bl	80020d8 <MX_CRYP_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim7);
 80017c4:	4891      	ldr	r0, [pc, #580]	; (8001a0c <main+0x29c>)
 80017c6:	f00a fe74 	bl	800c4b2 <HAL_TIM_Base_Start>


  // Start PWM timers for RGB led
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80017ca:	2100      	movs	r1, #0
 80017cc:	4890      	ldr	r0, [pc, #576]	; (8001a10 <main+0x2a0>)
 80017ce:	f00a ffe1 	bl	800c794 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80017d2:	2108      	movs	r1, #8
 80017d4:	488f      	ldr	r0, [pc, #572]	; (8001a14 <main+0x2a4>)
 80017d6:	f00a ffdd 	bl	800c794 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80017da:	210c      	movs	r1, #12
 80017dc:	488d      	ldr	r0, [pc, #564]	; (8001a14 <main+0x2a4>)
 80017de:	f00a ffd9 	bl	800c794 <HAL_TIM_PWM_Start>

  LED_RGB_status(0, 0, 35);
 80017e2:	2223      	movs	r2, #35	; 0x23
 80017e4:	2100      	movs	r1, #0
 80017e6:	2000      	movs	r0, #0
 80017e8:	f001 fca8 	bl	800313c <LED_RGB_status>

  startup();
 80017ec:	f001 fbc6 	bl	8002f7c <startup>
  digipotInit(settings_volume);
 80017f0:	4b89      	ldr	r3, [pc, #548]	; (8001a18 <main+0x2a8>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f001 fc81 	bl	80030fc <digipotInit>

  // OLED interrupt TIM9 (1s)
  HAL_TIM_Base_Start_IT(&htim9);
 80017fa:	4888      	ldr	r0, [pc, #544]	; (8001a1c <main+0x2ac>)
 80017fc:	f00a fe7d 	bl	800c4fa <HAL_TIM_Base_Start_IT>

  // USB VCP variables
  int8_t buffer[25];
  int16_t RSSI_buf_16[16];

  ptrdev = &dev1;
 8001800:	4b87      	ldr	r3, [pc, #540]	; (8001a20 <main+0x2b0>)
 8001802:	4a88      	ldr	r2, [pc, #544]	; (8001a24 <main+0x2b4>)
 8001804:	601a      	str	r2, [r3, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  if (settings_mode == 'T') {
 8001806:	4b88      	ldr	r3, [pc, #544]	; (8001a28 <main+0x2b8>)
 8001808:	781b      	ldrb	r3, [r3, #0]
 800180a:	2b54      	cmp	r3, #84	; 0x54
 800180c:	d10e      	bne.n	800182c <main+0xbc>
		  // Send audio packet whenever there are enough samples in circular buffer
		  cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800180e:	4b87      	ldr	r3, [pc, #540]	; (8001a2c <main+0x2bc>)
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4618      	mov	r0, r3
 8001814:	f7ff fdb0 	bl	8001378 <circular_buf_size>
 8001818:	4603      	mov	r3, r0
 800181a:	b29a      	uxth	r2, r3
 800181c:	4b84      	ldr	r3, [pc, #528]	; (8001a30 <main+0x2c0>)
 800181e:	801a      	strh	r2, [r3, #0]
		  if (cbuf_size > settings_audiosamples_length){
 8001820:	4b83      	ldr	r3, [pc, #524]	; (8001a30 <main+0x2c0>)
 8001822:	881b      	ldrh	r3, [r3, #0]
 8001824:	2b30      	cmp	r3, #48	; 0x30
 8001826:	d901      	bls.n	800182c <main+0xbc>
			  transmitAudioPacket();
 8001828:	f001 fcb6 	bl	8003198 <transmitAudioPacket>
		  }
	  }

	  if (INT_PACKET_RECEIVED){
 800182c:	4b81      	ldr	r3, [pc, #516]	; (8001a34 <main+0x2c4>)
 800182e:	781b      	ldrb	r3, [r3, #0]
 8001830:	2b00      	cmp	r3, #0
 8001832:	f000 835e 	beq.w	8001ef2 <main+0x782>
		  ADF_clear_Rx_flag(); //test
 8001836:	f7ff fcc5 	bl	80011c4 <ADF_clear_Rx_flag>
		  INT_PACKET_RECEIVED = 0;
 800183a:	4b7e      	ldr	r3, [pc, #504]	; (8001a34 <main+0x2c4>)
 800183c:	2200      	movs	r2, #0
 800183e:	701a      	strb	r2, [r3, #0]

		  if (settings_mode == 'R'){
 8001840:	4b79      	ldr	r3, [pc, #484]	; (8001a28 <main+0x2b8>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b52      	cmp	r3, #82	; 0x52
 8001846:	f040 81f6 	bne.w	8001c36 <main+0x4c6>
			  readPacket();
 800184a:	f001 fd2f 	bl	80032ac <readPacket>
			  if((Rx_to_ID == source_ID) || (Rx_to_ID == broadcast_ID)){
 800184e:	4b7a      	ldr	r3, [pc, #488]	; (8001a38 <main+0x2c8>)
 8001850:	781b      	ldrb	r3, [r3, #0]
 8001852:	2201      	movs	r2, #1
 8001854:	4293      	cmp	r3, r2
 8001856:	d005      	beq.n	8001864 <main+0xf4>
 8001858:	4b77      	ldr	r3, [pc, #476]	; (8001a38 <main+0x2c8>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	22ff      	movs	r2, #255	; 0xff
 800185e:	4293      	cmp	r3, r2
 8001860:	f040 8347 	bne.w	8001ef2 <main+0x782>
				  //writeKeyPacket();
				  encryption_byte = packet_type_reply;
 8001864:	220f      	movs	r2, #15
 8001866:	4b75      	ldr	r3, [pc, #468]	; (8001a3c <main+0x2cc>)
 8001868:	701a      	strb	r2, [r3, #0]
				  if (!(ptrdev->RSSI_counter)){
 800186a:	4b6d      	ldr	r3, [pc, #436]	; (8001a20 <main+0x2b0>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d120      	bne.n	80018b6 <main+0x146>
					  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001874:	4b72      	ldr	r3, [pc, #456]	; (8001a40 <main+0x2d0>)
 8001876:	781a      	ldrb	r2, [r3, #0]
 8001878:	4b69      	ldr	r3, [pc, #420]	; (8001a20 <main+0x2b0>)
 800187a:	681d      	ldr	r5, [r3, #0]
 800187c:	4610      	mov	r0, r2
 800187e:	f7fe fe41 	bl	8000504 <__aeabi_ui2d>
 8001882:	4603      	mov	r3, r0
 8001884:	460c      	mov	r4, r1
 8001886:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 800188a:	4b65      	ldr	r3, [pc, #404]	; (8001a20 <main+0x2b0>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	ed93 7b04 	vldr	d7, [r3, #16]
 8001892:	eeb0 0a47 	vmov.f32	s0, s14
 8001896:	eef0 0a67 	vmov.f32	s1, s15
 800189a:	f011 f8a5 	bl	80129e8 <round>
 800189e:	ec52 1b10 	vmov	r1, r2, d0
 80018a2:	4b5f      	ldr	r3, [pc, #380]	; (8001a20 <main+0x2b0>)
 80018a4:	681c      	ldr	r4, [r3, #0]
 80018a6:	4608      	mov	r0, r1
 80018a8:	4611      	mov	r1, r2
 80018aa:	f7ff f8b7 	bl	8000a1c <__aeabi_d2uiz>
 80018ae:	4603      	mov	r3, r0
 80018b0:	b29b      	uxth	r3, r3
 80018b2:	8123      	strh	r3, [r4, #8]
 80018b4:	e04a      	b.n	800194c <main+0x1dc>
				  }
				  else{
					  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 80018b6:	4b62      	ldr	r3, [pc, #392]	; (8001a40 <main+0x2d0>)
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4618      	mov	r0, r3
 80018bc:	f7fe fe32 	bl	8000524 <__aeabi_i2d>
 80018c0:	4b60      	ldr	r3, [pc, #384]	; (8001a44 <main+0x2d4>)
 80018c2:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018c6:	461a      	mov	r2, r3
 80018c8:	4623      	mov	r3, r4
 80018ca:	f7fe fe95 	bl	80005f8 <__aeabi_dmul>
 80018ce:	4603      	mov	r3, r0
 80018d0:	460c      	mov	r4, r1
 80018d2:	4698      	mov	r8, r3
 80018d4:	46a1      	mov	r9, r4
 80018d6:	4b5b      	ldr	r3, [pc, #364]	; (8001a44 <main+0x2d4>)
 80018d8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80018dc:	461a      	mov	r2, r3
 80018de:	4623      	mov	r3, r4
 80018e0:	f04f 0000 	mov.w	r0, #0
 80018e4:	4958      	ldr	r1, [pc, #352]	; (8001a48 <main+0x2d8>)
 80018e6:	f7fe fccf 	bl	8000288 <__aeabi_dsub>
 80018ea:	4603      	mov	r3, r0
 80018ec:	460c      	mov	r4, r1
 80018ee:	4618      	mov	r0, r3
 80018f0:	4621      	mov	r1, r4
 80018f2:	4b4b      	ldr	r3, [pc, #300]	; (8001a20 <main+0x2b0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 80018fa:	461a      	mov	r2, r3
 80018fc:	4623      	mov	r3, r4
 80018fe:	f7fe fe7b 	bl	80005f8 <__aeabi_dmul>
 8001902:	4603      	mov	r3, r0
 8001904:	460c      	mov	r4, r1
 8001906:	4619      	mov	r1, r3
 8001908:	4622      	mov	r2, r4
 800190a:	4b45      	ldr	r3, [pc, #276]	; (8001a20 <main+0x2b0>)
 800190c:	681d      	ldr	r5, [r3, #0]
 800190e:	4613      	mov	r3, r2
 8001910:	460a      	mov	r2, r1
 8001912:	4640      	mov	r0, r8
 8001914:	4649      	mov	r1, r9
 8001916:	f7fe fcb9 	bl	800028c <__adddf3>
 800191a:	4603      	mov	r3, r0
 800191c:	460c      	mov	r4, r1
 800191e:	e9c5 3404 	strd	r3, r4, [r5, #16]
					  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001922:	4b3f      	ldr	r3, [pc, #252]	; (8001a20 <main+0x2b0>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	ed93 7b04 	vldr	d7, [r3, #16]
 800192a:	eeb0 0a47 	vmov.f32	s0, s14
 800192e:	eef0 0a67 	vmov.f32	s1, s15
 8001932:	f011 f859 	bl	80129e8 <round>
 8001936:	ec52 1b10 	vmov	r1, r2, d0
 800193a:	4b39      	ldr	r3, [pc, #228]	; (8001a20 <main+0x2b0>)
 800193c:	681c      	ldr	r4, [r3, #0]
 800193e:	4608      	mov	r0, r1
 8001940:	4611      	mov	r1, r2
 8001942:	f7ff f86b 	bl	8000a1c <__aeabi_d2uiz>
 8001946:	4603      	mov	r3, r0
 8001948:	b29b      	uxth	r3, r3
 800194a:	8123      	strh	r3, [r4, #8]
				  }
				  (ptrdev->RSSI_counter)++;
 800194c:	4b34      	ldr	r3, [pc, #208]	; (8001a20 <main+0x2b0>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	685a      	ldr	r2, [r3, #4]
 8001952:	3201      	adds	r2, #1
 8001954:	605a      	str	r2, [r3, #4]


				  if(Rx_packet_type == packet_type_keybit_chosen){
 8001956:	4b3d      	ldr	r3, [pc, #244]	; (8001a4c <main+0x2dc>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	22aa      	movs	r2, #170	; 0xaa
 800195c:	4293      	cmp	r3, r2
 800195e:	d13e      	bne.n	80019de <main+0x26e>
					  // Point to correct device with Rx_from_ID

					  // Generate new keybit
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001960:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <main+0x2d0>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	b29a      	uxth	r2, r3
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <main+0x2b0>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	891b      	ldrh	r3, [r3, #8]
 800196c:	429a      	cmp	r2, r3
 800196e:	d813      	bhi.n	8001998 <main+0x228>
						  if(ptrdev->keybits_8bit < 8){
 8001970:	4b2b      	ldr	r3, [pc, #172]	; (8001a20 <main+0x2b0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	7e1b      	ldrb	r3, [r3, #24]
 8001976:	2b07      	cmp	r3, #7
 8001978:	d82d      	bhi.n	80019d6 <main+0x266>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 800197a:	4b29      	ldr	r3, [pc, #164]	; (8001a20 <main+0x2b0>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	7e5a      	ldrb	r2, [r3, #25]
 8001980:	4b27      	ldr	r3, [pc, #156]	; (8001a20 <main+0x2b0>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	0052      	lsls	r2, r2, #1
 8001986:	b2d2      	uxtb	r2, r2
 8001988:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 800198a:	4b25      	ldr	r3, [pc, #148]	; (8001a20 <main+0x2b0>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	7e1a      	ldrb	r2, [r3, #24]
 8001990:	3201      	adds	r2, #1
 8001992:	b2d2      	uxtb	r2, r2
 8001994:	761a      	strb	r2, [r3, #24]
 8001996:	e01e      	b.n	80019d6 <main+0x266>
						  }
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001998:	4b29      	ldr	r3, [pc, #164]	; (8001a40 <main+0x2d0>)
 800199a:	781b      	ldrb	r3, [r3, #0]
 800199c:	b29a      	uxth	r2, r3
 800199e:	4b20      	ldr	r3, [pc, #128]	; (8001a20 <main+0x2b0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	891b      	ldrh	r3, [r3, #8]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d916      	bls.n	80019d6 <main+0x266>
						  if(ptrdev->keybits_8bit < 8){
 80019a8:	4b1d      	ldr	r3, [pc, #116]	; (8001a20 <main+0x2b0>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	7e1b      	ldrb	r3, [r3, #24]
 80019ae:	2b07      	cmp	r3, #7
 80019b0:	d811      	bhi.n	80019d6 <main+0x266>
							  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 80019b2:	4b1b      	ldr	r3, [pc, #108]	; (8001a20 <main+0x2b0>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	7e5b      	ldrb	r3, [r3, #25]
 80019b8:	005b      	lsls	r3, r3, #1
 80019ba:	b25b      	sxtb	r3, r3
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	b25a      	sxtb	r2, r3
 80019c2:	4b17      	ldr	r3, [pc, #92]	; (8001a20 <main+0x2b0>)
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	b2d2      	uxtb	r2, r2
 80019c8:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 80019ca:	4b15      	ldr	r3, [pc, #84]	; (8001a20 <main+0x2b0>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	7e1a      	ldrb	r2, [r3, #24]
 80019d0:	3201      	adds	r2, #1
 80019d2:	b2d2      	uxtb	r2, r2
 80019d4:	761a      	strb	r2, [r3, #24]
						  }
					  }

					  encryption_byte = packet_type_reply;
 80019d6:	220f      	movs	r2, #15
 80019d8:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <main+0x2cc>)
 80019da:	701a      	strb	r2, [r3, #0]
 80019dc:	e122      	b.n	8001c24 <main+0x4b4>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <main+0x2dc>)
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	22ab      	movs	r2, #171	; 0xab
 80019e4:	4293      	cmp	r3, r2
 80019e6:	f040 8084 	bne.w	8001af2 <main+0x382>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 80019ea:	4b15      	ldr	r3, [pc, #84]	; (8001a40 <main+0x2d0>)
 80019ec:	781b      	ldrb	r3, [r3, #0]
 80019ee:	b29a      	uxth	r2, r3
 80019f0:	4b0b      	ldr	r3, [pc, #44]	; (8001a20 <main+0x2b0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	891b      	ldrh	r3, [r3, #8]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	d82a      	bhi.n	8001a50 <main+0x2e0>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 80019fa:	4b09      	ldr	r3, [pc, #36]	; (8001a20 <main+0x2b0>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	7e5a      	ldrb	r2, [r3, #25]
 8001a00:	4b07      	ldr	r3, [pc, #28]	; (8001a20 <main+0x2b0>)
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	0052      	lsls	r2, r2, #1
 8001a06:	b2d2      	uxtb	r2, r2
 8001a08:	765a      	strb	r2, [r3, #25]
 8001a0a:	e035      	b.n	8001a78 <main+0x308>
 8001a0c:	20000a6c 	.word	0x20000a6c
 8001a10:	20000914 	.word	0x20000914
 8001a14:	200007a0 	.word	0x200007a0
 8001a18:	20000039 	.word	0x20000039
 8001a1c:	20000954 	.word	0x20000954
 8001a20:	2000075c 	.word	0x2000075c
 8001a24:	20000000 	.word	0x20000000
 8001a28:	20000038 	.word	0x20000038
 8001a2c:	20000758 	.word	0x20000758
 8001a30:	20000284 	.word	0x20000284
 8001a34:	2000026f 	.word	0x2000026f
 8001a38:	20000a68 	.word	0x20000a68
 8001a3c:	2000026e 	.word	0x2000026e
 8001a40:	20000a67 	.word	0x20000a67
 8001a44:	20000040 	.word	0x20000040
 8001a48:	3ff00000 	.word	0x3ff00000
 8001a4c:	200008c1 	.word	0x200008c1
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001a50:	4b8f      	ldr	r3, [pc, #572]	; (8001c90 <main+0x520>)
 8001a52:	781b      	ldrb	r3, [r3, #0]
 8001a54:	b29a      	uxth	r2, r3
 8001a56:	4b8f      	ldr	r3, [pc, #572]	; (8001c94 <main+0x524>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	891b      	ldrh	r3, [r3, #8]
 8001a5c:	429a      	cmp	r2, r3
 8001a5e:	d90b      	bls.n	8001a78 <main+0x308>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001a60:	4b8c      	ldr	r3, [pc, #560]	; (8001c94 <main+0x524>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	7e5b      	ldrb	r3, [r3, #25]
 8001a66:	005b      	lsls	r3, r3, #1
 8001a68:	b25b      	sxtb	r3, r3
 8001a6a:	f043 0301 	orr.w	r3, r3, #1
 8001a6e:	b25a      	sxtb	r2, r3
 8001a70:	4b88      	ldr	r3, [pc, #544]	; (8001c94 <main+0x524>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	b2d2      	uxtb	r2, r2
 8001a76:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001a78:	4b87      	ldr	r3, [pc, #540]	; (8001c98 <main+0x528>)
 8001a7a:	781a      	ldrb	r2, [r3, #0]
 8001a7c:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <main+0x524>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	7e59      	ldrb	r1, [r3, #25]
 8001a82:	4b84      	ldr	r3, [pc, #528]	; (8001c94 <main+0x524>)
 8001a84:	681c      	ldr	r4, [r3, #0]
 8001a86:	4610      	mov	r0, r2
 8001a88:	f001 fe66 	bl	8003758 <Hamming_correct>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001a90:	4b80      	ldr	r3, [pc, #512]	; (8001c94 <main+0x524>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	69db      	ldr	r3, [r3, #28]
 8001a96:	021a      	lsls	r2, r3, #8
 8001a98:	4b7e      	ldr	r3, [pc, #504]	; (8001c94 <main+0x524>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	7e5b      	ldrb	r3, [r3, #25]
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4b7c      	ldr	r3, [pc, #496]	; (8001c94 <main+0x524>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	430a      	orrs	r2, r1
 8001aa6:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001aa8:	4b7a      	ldr	r3, [pc, #488]	; (8001c94 <main+0x524>)
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	2200      	movs	r2, #0
 8001aae:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001ab0:	4b78      	ldr	r3, [pc, #480]	; (8001c94 <main+0x524>)
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	2200      	movs	r2, #0
 8001ab6:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit)++;
 8001ab8:	4b76      	ldr	r3, [pc, #472]	; (8001c94 <main+0x524>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	7e9a      	ldrb	r2, [r3, #26]
 8001abe:	3201      	adds	r2, #1
 8001ac0:	b2d2      	uxtb	r2, r2
 8001ac2:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_reply;
 8001ac4:	220f      	movs	r2, #15
 8001ac6:	4b75      	ldr	r3, [pc, #468]	; (8001c9c <main+0x52c>)
 8001ac8:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001aca:	4b72      	ldr	r3, [pc, #456]	; (8001c94 <main+0x524>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	69da      	ldr	r2, [r3, #28]
 8001ad0:	1d3b      	adds	r3, r7, #4
 8001ad2:	4973      	ldr	r1, [pc, #460]	; (8001ca0 <main+0x530>)
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f010 fa35 	bl	8011f44 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001ada:	1d3b      	adds	r3, r7, #4
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7fe fb77 	bl	80001d0 <strlen>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	b29a      	uxth	r2, r3
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	4611      	mov	r1, r2
 8001aea:	4618      	mov	r0, r3
 8001aec:	f00f f9dc 	bl	8010ea8 <CDC_Transmit_FS>
 8001af0:	e098      	b.n	8001c24 <main+0x4b4>
				  }

				  else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8001af2:	4b6c      	ldr	r3, [pc, #432]	; (8001ca4 <main+0x534>)
 8001af4:	781b      	ldrb	r3, [r3, #0]
 8001af6:	22ac      	movs	r2, #172	; 0xac
 8001af8:	4293      	cmp	r3, r2
 8001afa:	d14c      	bne.n	8001b96 <main+0x426>
					  // Point to correct device with Rx_from_ID

					  // Generate last keybit of 8-bit key
					  if(Rx_RSSI <= ptrdev->RSSI_Mean){
 8001afc:	4b64      	ldr	r3, [pc, #400]	; (8001c90 <main+0x520>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b64      	ldr	r3, [pc, #400]	; (8001c94 <main+0x524>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	891b      	ldrh	r3, [r3, #8]
 8001b08:	429a      	cmp	r2, r3
 8001b0a:	d808      	bhi.n	8001b1e <main+0x3ae>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 0;
 8001b0c:	4b61      	ldr	r3, [pc, #388]	; (8001c94 <main+0x524>)
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	7e5a      	ldrb	r2, [r3, #25]
 8001b12:	4b60      	ldr	r3, [pc, #384]	; (8001c94 <main+0x524>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	0052      	lsls	r2, r2, #1
 8001b18:	b2d2      	uxtb	r2, r2
 8001b1a:	765a      	strb	r2, [r3, #25]
 8001b1c:	e013      	b.n	8001b46 <main+0x3d6>
					  }
					  else if(Rx_RSSI > ptrdev->RSSI_Mean){
 8001b1e:	4b5c      	ldr	r3, [pc, #368]	; (8001c90 <main+0x520>)
 8001b20:	781b      	ldrb	r3, [r3, #0]
 8001b22:	b29a      	uxth	r2, r3
 8001b24:	4b5b      	ldr	r3, [pc, #364]	; (8001c94 <main+0x524>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	891b      	ldrh	r3, [r3, #8]
 8001b2a:	429a      	cmp	r2, r3
 8001b2c:	d90b      	bls.n	8001b46 <main+0x3d6>
						  (ptrdev->key_8bit) = ((ptrdev->key_8bit)<<1) | 1;
 8001b2e:	4b59      	ldr	r3, [pc, #356]	; (8001c94 <main+0x524>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	7e5b      	ldrb	r3, [r3, #25]
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	b25b      	sxtb	r3, r3
 8001b38:	f043 0301 	orr.w	r3, r3, #1
 8001b3c:	b25a      	sxtb	r2, r3
 8001b3e:	4b55      	ldr	r3, [pc, #340]	; (8001c94 <main+0x524>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	b2d2      	uxtb	r2, r2
 8001b44:	765a      	strb	r2, [r3, #25]
					  }

					  // Do a Hamming correction with Rx_Hamming_code
					  (ptrdev->key_8bit) = Hamming_correct(Hamming, ptrdev->key_8bit);
 8001b46:	4b54      	ldr	r3, [pc, #336]	; (8001c98 <main+0x528>)
 8001b48:	781a      	ldrb	r2, [r3, #0]
 8001b4a:	4b52      	ldr	r3, [pc, #328]	; (8001c94 <main+0x524>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	7e59      	ldrb	r1, [r3, #25]
 8001b50:	4b50      	ldr	r3, [pc, #320]	; (8001c94 <main+0x524>)
 8001b52:	681c      	ldr	r4, [r3, #0]
 8001b54:	4610      	mov	r0, r2
 8001b56:	f001 fdff 	bl	8003758 <Hamming_correct>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	7663      	strb	r3, [r4, #25]

					  // Shift 8-bit key in 32-bit key + update parameters
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001b5e:	4b4d      	ldr	r3, [pc, #308]	; (8001c94 <main+0x524>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	69db      	ldr	r3, [r3, #28]
 8001b64:	021a      	lsls	r2, r3, #8
 8001b66:	4b4b      	ldr	r3, [pc, #300]	; (8001c94 <main+0x524>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	7e5b      	ldrb	r3, [r3, #25]
 8001b6c:	4619      	mov	r1, r3
 8001b6e:	4b49      	ldr	r3, [pc, #292]	; (8001c94 <main+0x524>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	430a      	orrs	r2, r1
 8001b74:	61da      	str	r2, [r3, #28]
					  ptrdev->key_8bit = 0;
 8001b76:	4b47      	ldr	r3, [pc, #284]	; (8001c94 <main+0x524>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001b7e:	4b45      	ldr	r3, [pc, #276]	; (8001c94 <main+0x524>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	2200      	movs	r2, #0
 8001b84:	761a      	strb	r2, [r3, #24]
					  (ptrdev->keybytes_32bit) = 0;
 8001b86:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <main+0x524>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	769a      	strb	r2, [r3, #26]

					  // Generate CRC of Rx-key + do CRC check with Tx CRC

					  // If CRC does match, set packet_type = CRC_OK & add 32bit key to 128bit key; if CRC doesn't match, set packet_type = CRC_BAD
					  encryption_byte = packet_type_keybit_CRC_ok;
 8001b8e:	22a0      	movs	r2, #160	; 0xa0
 8001b90:	4b42      	ldr	r3, [pc, #264]	; (8001c9c <main+0x52c>)
 8001b92:	701a      	strb	r2, [r3, #0]
 8001b94:	e046      	b.n	8001c24 <main+0x4b4>
				  }

				  else if(Rx_packet_type == packet_type_audio_encrypted){
 8001b96:	4b43      	ldr	r3, [pc, #268]	; (8001ca4 <main+0x534>)
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	22ff      	movs	r2, #255	; 0xff
 8001b9c:	4293      	cmp	r3, r2
 8001b9e:	d122      	bne.n	8001be6 <main+0x476>
					  HAL_CRYP_Decrypt(&hcryp, data, settings_audiosamples_length, samples, 50);
 8001ba0:	2332      	movs	r3, #50	; 0x32
 8001ba2:	9300      	str	r3, [sp, #0]
 8001ba4:	4b40      	ldr	r3, [pc, #256]	; (8001ca8 <main+0x538>)
 8001ba6:	2230      	movs	r2, #48	; 0x30
 8001ba8:	4940      	ldr	r1, [pc, #256]	; (8001cac <main+0x53c>)
 8001baa:	4841      	ldr	r0, [pc, #260]	; (8001cb0 <main+0x540>)
 8001bac:	f003 fedc 	bl	8005968 <HAL_CRYP_Decrypt>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001bb6:	e00e      	b.n	8001bd6 <main+0x466>
						  circular_buf_put_overwrite(audio_buffer_handle_t, samples[i]);
 8001bb8:	4b3e      	ldr	r3, [pc, #248]	; (8001cb4 <main+0x544>)
 8001bba:	6818      	ldr	r0, [r3, #0]
 8001bbc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001bc0:	4a39      	ldr	r2, [pc, #228]	; (8001ca8 <main+0x538>)
 8001bc2:	5cd3      	ldrb	r3, [r2, r3]
 8001bc4:	b29b      	uxth	r3, r3
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	f7ff fc0e 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001bcc:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8001bd6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8001bda:	2b2f      	cmp	r3, #47	; 0x2f
 8001bdc:	d9ec      	bls.n	8001bb8 <main+0x448>
					  }
					  encryption_byte = packet_type_reply;
 8001bde:	220f      	movs	r2, #15
 8001be0:	4b2e      	ldr	r3, [pc, #184]	; (8001c9c <main+0x52c>)
 8001be2:	701a      	strb	r2, [r3, #0]
 8001be4:	e01e      	b.n	8001c24 <main+0x4b4>
				  }
				  else if(Rx_packet_type == packet_type_audio){
 8001be6:	4b2f      	ldr	r3, [pc, #188]	; (8001ca4 <main+0x534>)
 8001be8:	781b      	ldrb	r3, [r3, #0]
 8001bea:	22fe      	movs	r2, #254	; 0xfe
 8001bec:	4293      	cmp	r3, r2
 8001bee:	d119      	bne.n	8001c24 <main+0x4b4>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001bf6:	e00e      	b.n	8001c16 <main+0x4a6>
						  circular_buf_put_overwrite(audio_buffer_handle_t, data[i]);
 8001bf8:	4b2e      	ldr	r3, [pc, #184]	; (8001cb4 <main+0x544>)
 8001bfa:	6818      	ldr	r0, [r3, #0]
 8001bfc:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c00:	4a2a      	ldr	r2, [pc, #168]	; (8001cac <main+0x53c>)
 8001c02:	5cd3      	ldrb	r3, [r2, r3]
 8001c04:	b29b      	uxth	r3, r3
 8001c06:	4619      	mov	r1, r3
 8001c08:	f7ff fbee 	bl	80013e8 <circular_buf_put_overwrite>
					  for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8001c0c:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c10:	3301      	adds	r3, #1
 8001c12:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8001c16:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 8001c1a:	2b2f      	cmp	r3, #47	; 0x2f
 8001c1c:	d9ec      	bls.n	8001bf8 <main+0x488>
					  }
					  encryption_byte = packet_type_reply; //hoeft eigenlijk geen packetten te sturen als reply
 8001c1e:	220f      	movs	r2, #15
 8001c20:	4b1e      	ldr	r3, [pc, #120]	; (8001c9c <main+0x52c>)
 8001c22:	701a      	strb	r2, [r3, #0]
				  }

				  writeKeybitPacket(ptrdev, encryption_byte);
 8001c24:	4b1b      	ldr	r3, [pc, #108]	; (8001c94 <main+0x524>)
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	4b1c      	ldr	r3, [pc, #112]	; (8001c9c <main+0x52c>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4610      	mov	r0, r2
 8001c30:	f001 fbee 	bl	8003410 <writeKeybitPacket>
 8001c34:	e15d      	b.n	8001ef2 <main+0x782>
				  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
				  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
			  }
		  }

		  else if (settings_mode == 'T'){
 8001c36:	4b20      	ldr	r3, [pc, #128]	; (8001cb8 <main+0x548>)
 8001c38:	781b      	ldrb	r3, [r3, #0]
 8001c3a:	2b54      	cmp	r3, #84	; 0x54
 8001c3c:	f040 8159 	bne.w	8001ef2 <main+0x782>
			  readPacket();
 8001c40:	f001 fb34 	bl	80032ac <readPacket>
			  if (!(ptrdev->RSSI_counter)){
 8001c44:	4b13      	ldr	r3, [pc, #76]	; (8001c94 <main+0x524>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d136      	bne.n	8001cbc <main+0x54c>
				  ptrdev->RSSI_Mean_Double = Rx_RSSI;
 8001c4e:	4b10      	ldr	r3, [pc, #64]	; (8001c90 <main+0x520>)
 8001c50:	781a      	ldrb	r2, [r3, #0]
 8001c52:	4b10      	ldr	r3, [pc, #64]	; (8001c94 <main+0x524>)
 8001c54:	681d      	ldr	r5, [r3, #0]
 8001c56:	4610      	mov	r0, r2
 8001c58:	f7fe fc54 	bl	8000504 <__aeabi_ui2d>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	460c      	mov	r4, r1
 8001c60:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001c64:	4b0b      	ldr	r3, [pc, #44]	; (8001c94 <main+0x524>)
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	ed93 7b04 	vldr	d7, [r3, #16]
 8001c6c:	eeb0 0a47 	vmov.f32	s0, s14
 8001c70:	eef0 0a67 	vmov.f32	s1, s15
 8001c74:	f010 feb8 	bl	80129e8 <round>
 8001c78:	ec52 1b10 	vmov	r1, r2, d0
 8001c7c:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <main+0x524>)
 8001c7e:	681c      	ldr	r4, [r3, #0]
 8001c80:	4608      	mov	r0, r1
 8001c82:	4611      	mov	r1, r2
 8001c84:	f7fe feca 	bl	8000a1c <__aeabi_d2uiz>
 8001c88:	4603      	mov	r3, r0
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	8123      	strh	r3, [r4, #8]
 8001c8e:	e060      	b.n	8001d52 <main+0x5e2>
 8001c90:	20000a67 	.word	0x20000a67
 8001c94:	2000075c 	.word	0x2000075c
 8001c98:	20000a64 	.word	0x20000a64
 8001c9c:	2000026e 	.word	0x2000026e
 8001ca0:	08012b90 	.word	0x08012b90
 8001ca4:	200008c1 	.word	0x200008c1
 8001ca8:	2000099c 	.word	0x2000099c
 8001cac:	200008e4 	.word	0x200008e4
 8001cb0:	20000aac 	.word	0x20000aac
 8001cb4:	20000758 	.word	0x20000758
 8001cb8:	20000038 	.word	0x20000038
			  }
			  else{
				  ptrdev->RSSI_Mean_Double = (ALPHA*Rx_RSSI) + ((1-ALPHA)*ptrdev->RSSI_Mean_Double);
 8001cbc:	4b91      	ldr	r3, [pc, #580]	; (8001f04 <main+0x794>)
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7fe fc2f 	bl	8000524 <__aeabi_i2d>
 8001cc6:	4b90      	ldr	r3, [pc, #576]	; (8001f08 <main+0x798>)
 8001cc8:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ccc:	461a      	mov	r2, r3
 8001cce:	4623      	mov	r3, r4
 8001cd0:	f7fe fc92 	bl	80005f8 <__aeabi_dmul>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	460c      	mov	r4, r1
 8001cd8:	4698      	mov	r8, r3
 8001cda:	46a1      	mov	r9, r4
 8001cdc:	4b8a      	ldr	r3, [pc, #552]	; (8001f08 <main+0x798>)
 8001cde:	e9d3 3400 	ldrd	r3, r4, [r3]
 8001ce2:	461a      	mov	r2, r3
 8001ce4:	4623      	mov	r3, r4
 8001ce6:	f04f 0000 	mov.w	r0, #0
 8001cea:	4988      	ldr	r1, [pc, #544]	; (8001f0c <main+0x79c>)
 8001cec:	f7fe facc 	bl	8000288 <__aeabi_dsub>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	460c      	mov	r4, r1
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	4621      	mov	r1, r4
 8001cf8:	4b85      	ldr	r3, [pc, #532]	; (8001f10 <main+0x7a0>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	e9d3 3404 	ldrd	r3, r4, [r3, #16]
 8001d00:	461a      	mov	r2, r3
 8001d02:	4623      	mov	r3, r4
 8001d04:	f7fe fc78 	bl	80005f8 <__aeabi_dmul>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	460c      	mov	r4, r1
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4622      	mov	r2, r4
 8001d10:	4b7f      	ldr	r3, [pc, #508]	; (8001f10 <main+0x7a0>)
 8001d12:	681d      	ldr	r5, [r3, #0]
 8001d14:	4613      	mov	r3, r2
 8001d16:	460a      	mov	r2, r1
 8001d18:	4640      	mov	r0, r8
 8001d1a:	4649      	mov	r1, r9
 8001d1c:	f7fe fab6 	bl	800028c <__adddf3>
 8001d20:	4603      	mov	r3, r0
 8001d22:	460c      	mov	r4, r1
 8001d24:	e9c5 3404 	strd	r3, r4, [r5, #16]
				  ptrdev->RSSI_Mean = round(ptrdev->RSSI_Mean_Double);
 8001d28:	4b79      	ldr	r3, [pc, #484]	; (8001f10 <main+0x7a0>)
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	ed93 7b04 	vldr	d7, [r3, #16]
 8001d30:	eeb0 0a47 	vmov.f32	s0, s14
 8001d34:	eef0 0a67 	vmov.f32	s1, s15
 8001d38:	f010 fe56 	bl	80129e8 <round>
 8001d3c:	ec52 1b10 	vmov	r1, r2, d0
 8001d40:	4b73      	ldr	r3, [pc, #460]	; (8001f10 <main+0x7a0>)
 8001d42:	681c      	ldr	r4, [r3, #0]
 8001d44:	4608      	mov	r0, r1
 8001d46:	4611      	mov	r1, r2
 8001d48:	f7fe fe68 	bl	8000a1c <__aeabi_d2uiz>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	b29b      	uxth	r3, r3
 8001d50:	8123      	strh	r3, [r4, #8]
			  }
			  (ptrdev->RSSI_counter)++;
 8001d52:	4b6f      	ldr	r3, [pc, #444]	; (8001f10 <main+0x7a0>)
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	685a      	ldr	r2, [r3, #4]
 8001d58:	3201      	adds	r2, #1
 8001d5a:	605a      	str	r2, [r3, #4]


			  // ---Key generation algorithm TX---
			  // Wait for 100 RSSI values
			  if(ptrdev->RSSI_counter > 100){
 8001d5c:	4b6c      	ldr	r3, [pc, #432]	; (8001f10 <main+0x7a0>)
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	2b64      	cmp	r3, #100	; 0x64
 8001d64:	f240 80b3 	bls.w	8001ece <main+0x75e>
				  // Delay for new keybit is passed
				  if (ptrdev->key_chosen_wait_timer == 0){
 8001d68:	4b69      	ldr	r3, [pc, #420]	; (8001f10 <main+0x7a0>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d153      	bne.n	8001e1c <main+0x6ac>
					  // RSS below threshold -> keybit = 0
					  if (Rx_RSSI < (ptrdev->RSSI_Mean - settings_threshold)){
 8001d74:	4b63      	ldr	r3, [pc, #396]	; (8001f04 <main+0x794>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	461a      	mov	r2, r3
 8001d7a:	4b65      	ldr	r3, [pc, #404]	; (8001f10 <main+0x7a0>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	891b      	ldrh	r3, [r3, #8]
 8001d80:	4619      	mov	r1, r3
 8001d82:	4b64      	ldr	r3, [pc, #400]	; (8001f14 <main+0x7a4>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	1acb      	subs	r3, r1, r3
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	da1b      	bge.n	8001dc4 <main+0x654>
						  if ((ptrdev->keybits_8bit) < 8){
 8001d8c:	4b60      	ldr	r3, [pc, #384]	; (8001f10 <main+0x7a0>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	7e1b      	ldrb	r3, [r3, #24]
 8001d92:	2b07      	cmp	r3, #7
 8001d94:	d84a      	bhi.n	8001e2c <main+0x6bc>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 0;
 8001d96:	4b5e      	ldr	r3, [pc, #376]	; (8001f10 <main+0x7a0>)
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	7e5a      	ldrb	r2, [r3, #25]
 8001d9c:	4b5c      	ldr	r3, [pc, #368]	; (8001f10 <main+0x7a0>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	0052      	lsls	r2, r2, #1
 8001da2:	b2d2      	uxtb	r2, r2
 8001da4:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001da6:	4b5a      	ldr	r3, [pc, #360]	; (8001f10 <main+0x7a0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	7e1a      	ldrb	r2, [r3, #24]
 8001dac:	3201      	adds	r2, #1
 8001dae:	b2d2      	uxtb	r2, r2
 8001db0:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001db2:	22aa      	movs	r2, #170	; 0xaa
 8001db4:	4b58      	ldr	r3, [pc, #352]	; (8001f18 <main+0x7a8>)
 8001db6:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001db8:	4b55      	ldr	r3, [pc, #340]	; (8001f10 <main+0x7a0>)
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2208      	movs	r2, #8
 8001dbe:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001dc2:	e033      	b.n	8001e2c <main+0x6bc>
						  }
					  }
					  // RSS above threshold -> keybit = 1
					  else if (Rx_RSSI > (ptrdev->RSSI_Mean + settings_threshold)){
 8001dc4:	4b4f      	ldr	r3, [pc, #316]	; (8001f04 <main+0x794>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b51      	ldr	r3, [pc, #324]	; (8001f10 <main+0x7a0>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	891b      	ldrh	r3, [r3, #8]
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4b50      	ldr	r3, [pc, #320]	; (8001f14 <main+0x7a4>)
 8001dd4:	781b      	ldrb	r3, [r3, #0]
 8001dd6:	440b      	add	r3, r1
 8001dd8:	429a      	cmp	r2, r3
 8001dda:	dd27      	ble.n	8001e2c <main+0x6bc>
						  if ((ptrdev->keybits_8bit) < 8){
 8001ddc:	4b4c      	ldr	r3, [pc, #304]	; (8001f10 <main+0x7a0>)
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	7e1b      	ldrb	r3, [r3, #24]
 8001de2:	2b07      	cmp	r3, #7
 8001de4:	d822      	bhi.n	8001e2c <main+0x6bc>
							  ptrdev->key_8bit = ((ptrdev->key_8bit)<<1) | 1;
 8001de6:	4b4a      	ldr	r3, [pc, #296]	; (8001f10 <main+0x7a0>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	7e5b      	ldrb	r3, [r3, #25]
 8001dec:	005b      	lsls	r3, r3, #1
 8001dee:	b25b      	sxtb	r3, r3
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	b25a      	sxtb	r2, r3
 8001df6:	4b46      	ldr	r3, [pc, #280]	; (8001f10 <main+0x7a0>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	b2d2      	uxtb	r2, r2
 8001dfc:	765a      	strb	r2, [r3, #25]
							  (ptrdev->keybits_8bit)++;
 8001dfe:	4b44      	ldr	r3, [pc, #272]	; (8001f10 <main+0x7a0>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	7e1a      	ldrb	r2, [r3, #24]
 8001e04:	3201      	adds	r2, #1
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	761a      	strb	r2, [r3, #24]
							  encryption_byte = packet_type_keybit_chosen;
 8001e0a:	22aa      	movs	r2, #170	; 0xaa
 8001e0c:	4b42      	ldr	r3, [pc, #264]	; (8001f18 <main+0x7a8>)
 8001e0e:	701a      	strb	r2, [r3, #0]

							  ptrdev->key_chosen_wait_timer = settings_keybit_delay;
 8001e10:	4b3f      	ldr	r3, [pc, #252]	; (8001f10 <main+0x7a0>)
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	2208      	movs	r2, #8
 8001e16:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
 8001e1a:	e007      	b.n	8001e2c <main+0x6bc>
						  }
					  }
				  }
				  else{
					  (ptrdev->key_chosen_wait_timer)--;
 8001e1c:	4b3c      	ldr	r3, [pc, #240]	; (8001f10 <main+0x7a0>)
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8001e24:	3a01      	subs	r2, #1
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
				  }

				  // Hamming
				  if(ptrdev->keybits_8bit == 8){
 8001e2c:	4b38      	ldr	r3, [pc, #224]	; (8001f10 <main+0x7a0>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	7e1b      	ldrb	r3, [r3, #24]
 8001e32:	2b08      	cmp	r3, #8
 8001e34:	d139      	bne.n	8001eaa <main+0x73a>
					  // Prepare Hamming-code
					  Hamming = Hamming_create(ptrdev->key_8bit);
 8001e36:	4b36      	ldr	r3, [pc, #216]	; (8001f10 <main+0x7a0>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	7e5b      	ldrb	r3, [r3, #25]
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	f001 fc15 	bl	800366c <Hamming_create>
 8001e42:	4603      	mov	r3, r0
 8001e44:	461a      	mov	r2, r3
 8001e46:	4b35      	ldr	r3, [pc, #212]	; (8001f1c <main+0x7ac>)
 8001e48:	701a      	strb	r2, [r3, #0]

					  // Shift 8-bit key in 32-bit key
					  ptrdev->key_32bit = ((ptrdev->key_32bit)<<8) | (ptrdev->key_8bit);
 8001e4a:	4b31      	ldr	r3, [pc, #196]	; (8001f10 <main+0x7a0>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	69db      	ldr	r3, [r3, #28]
 8001e50:	021a      	lsls	r2, r3, #8
 8001e52:	4b2f      	ldr	r3, [pc, #188]	; (8001f10 <main+0x7a0>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	7e5b      	ldrb	r3, [r3, #25]
 8001e58:	4619      	mov	r1, r3
 8001e5a:	4b2d      	ldr	r3, [pc, #180]	; (8001f10 <main+0x7a0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	430a      	orrs	r2, r1
 8001e60:	61da      	str	r2, [r3, #28]
					  // Reset 8-bit key
					  ptrdev->key_8bit = 0;
 8001e62:	4b2b      	ldr	r3, [pc, #172]	; (8001f10 <main+0x7a0>)
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2200      	movs	r2, #0
 8001e68:	765a      	strb	r2, [r3, #25]
					  ptrdev->keybits_8bit = 0;
 8001e6a:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <main+0x7a0>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	2200      	movs	r2, #0
 8001e70:	761a      	strb	r2, [r3, #24]
					  // Update number of 8-bit keys in 32-bit key
					  (ptrdev->keybytes_32bit)++;
 8001e72:	4b27      	ldr	r3, [pc, #156]	; (8001f10 <main+0x7a0>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	7e9a      	ldrb	r2, [r3, #26]
 8001e78:	3201      	adds	r2, #1
 8001e7a:	b2d2      	uxtb	r2, r2
 8001e7c:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_Hamming;
 8001e7e:	22ab      	movs	r2, #171	; 0xab
 8001e80:	4b25      	ldr	r3, [pc, #148]	; (8001f18 <main+0x7a8>)
 8001e82:	701a      	strb	r2, [r3, #0]

					  // Transmit over USB
					  uint8_t TxBuf[32];
					  sprintf(TxBuf, "%lu\r\n", (unsigned long) (ptrdev->key_32bit));
 8001e84:	4b22      	ldr	r3, [pc, #136]	; (8001f10 <main+0x7a0>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	69da      	ldr	r2, [r3, #28]
 8001e8a:	1d3b      	adds	r3, r7, #4
 8001e8c:	4924      	ldr	r1, [pc, #144]	; (8001f20 <main+0x7b0>)
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f010 f858 	bl	8011f44 <siprintf>
					  CDC_Transmit_FS((int8_t *)TxBuf, strlen(TxBuf));
 8001e94:	1d3b      	adds	r3, r7, #4
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7fe f99a 	bl	80001d0 <strlen>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	b29a      	uxth	r2, r3
 8001ea0:	1d3b      	adds	r3, r7, #4
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f00e ffff 	bl	8010ea8 <CDC_Transmit_FS>
				  }

				  // CRC
				  if(ptrdev->keybytes_32bit == 4){
 8001eaa:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <main+0x7a0>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	7e9b      	ldrb	r3, [r3, #26]
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	d10c      	bne.n	8001ece <main+0x75e>

					  // calculate CRC

					  // Update number of "new" 32-bit keys
					  (ptrdev->key_counter_32bit)++;
 8001eb4:	4b16      	ldr	r3, [pc, #88]	; (8001f10 <main+0x7a0>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	8c1a      	ldrh	r2, [r3, #32]
 8001eba:	3201      	adds	r2, #1
 8001ebc:	b292      	uxth	r2, r2
 8001ebe:	841a      	strh	r2, [r3, #32]
					  (ptrdev->keybytes_32bit) = 0;
 8001ec0:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <main+0x7a0>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	769a      	strb	r2, [r3, #26]

					  encryption_byte = packet_type_keybit_chosen_CRC;
 8001ec8:	22ac      	movs	r2, #172	; 0xac
 8001eca:	4b13      	ldr	r3, [pc, #76]	; (8001f18 <main+0x7a8>)
 8001ecc:	701a      	strb	r2, [r3, #0]

				  }
			  }
			  if(encryption_byte !=0){
 8001ece:	4b12      	ldr	r3, [pc, #72]	; (8001f18 <main+0x7a8>)
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d00d      	beq.n	8001ef2 <main+0x782>
				  HAL_Delay(1); //Delay om RX niet t flooden met packets ( was 1)
 8001ed6:	2001      	movs	r0, #1
 8001ed8:	f002 fdcc 	bl	8004a74 <HAL_Delay>
				  writeKeybitPacket(ptrdev, encryption_byte);
 8001edc:	4b0c      	ldr	r3, [pc, #48]	; (8001f10 <main+0x7a0>)
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b0d      	ldr	r3, [pc, #52]	; (8001f18 <main+0x7a8>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	4619      	mov	r1, r3
 8001ee6:	4610      	mov	r0, r2
 8001ee8:	f001 fa92 	bl	8003410 <writeKeybitPacket>
				  encryption_byte = 0;
 8001eec:	4b0a      	ldr	r3, [pc, #40]	; (8001f18 <main+0x7a8>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	701a      	strb	r2, [r3, #0]
			  //sprintf(buffer, "%d %d\r\n", (int8_t) Rx_RSSI, (int8_t) ptrdev->RSSI_Mean);
			  //CDC_Transmit_FS((int8_t *)buffer, strlen(buffer));
		  }
	  }

	  if (INT_PACKET_SENT){
 8001ef2:	4b0c      	ldr	r3, [pc, #48]	; (8001f24 <main+0x7b4>)
 8001ef4:	781b      	ldrb	r3, [r3, #0]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	f43f ac85 	beq.w	8001806 <main+0x96>
		  INT_PACKET_SENT = 0;
 8001efc:	4b09      	ldr	r3, [pc, #36]	; (8001f24 <main+0x7b4>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	701a      	strb	r2, [r3, #0]
	  if (settings_mode == 'T') {
 8001f02:	e480      	b.n	8001806 <main+0x96>
 8001f04:	20000a67 	.word	0x20000a67
 8001f08:	20000040 	.word	0x20000040
 8001f0c:	3ff00000 	.word	0x3ff00000
 8001f10:	2000075c 	.word	0x2000075c
 8001f14:	2000003b 	.word	0x2000003b
 8001f18:	2000026e 	.word	0x2000026e
 8001f1c:	20000a64 	.word	0x20000a64
 8001f20:	08012b90 	.word	0x08012b90
 8001f24:	20000270 	.word	0x20000270

08001f28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b098      	sub	sp, #96	; 0x60
 8001f2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f2e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f32:	2230      	movs	r2, #48	; 0x30
 8001f34:	2100      	movs	r1, #0
 8001f36:	4618      	mov	r0, r3
 8001f38:	f00f fc7b 	bl	8011832 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f3c:	f107 031c 	add.w	r3, r7, #28
 8001f40:	2200      	movs	r2, #0
 8001f42:	601a      	str	r2, [r3, #0]
 8001f44:	605a      	str	r2, [r3, #4]
 8001f46:	609a      	str	r2, [r3, #8]
 8001f48:	60da      	str	r2, [r3, #12]
 8001f4a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f4c:	f107 030c 	add.w	r3, r7, #12
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	60bb      	str	r3, [r7, #8]
 8001f5e:	4b32      	ldr	r3, [pc, #200]	; (8002028 <SystemClock_Config+0x100>)
 8001f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f62:	4a31      	ldr	r2, [pc, #196]	; (8002028 <SystemClock_Config+0x100>)
 8001f64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f68:	6413      	str	r3, [r2, #64]	; 0x40
 8001f6a:	4b2f      	ldr	r3, [pc, #188]	; (8002028 <SystemClock_Config+0x100>)
 8001f6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f72:	60bb      	str	r3, [r7, #8]
 8001f74:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f76:	2300      	movs	r3, #0
 8001f78:	607b      	str	r3, [r7, #4]
 8001f7a:	4b2c      	ldr	r3, [pc, #176]	; (800202c <SystemClock_Config+0x104>)
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	4a2b      	ldr	r2, [pc, #172]	; (800202c <SystemClock_Config+0x104>)
 8001f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f84:	6013      	str	r3, [r2, #0]
 8001f86:	4b29      	ldr	r3, [pc, #164]	; (800202c <SystemClock_Config+0x104>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f8e:	607b      	str	r3, [r7, #4]
 8001f90:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001f92:	2305      	movs	r3, #5
 8001f94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f9a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fa0:	2302      	movs	r3, #2
 8001fa2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001fa4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001fa8:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001faa:	2319      	movs	r3, #25
 8001fac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001fae:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001fb2:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001fb8:	2307      	movs	r3, #7
 8001fba:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fbc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fc0:	4618      	mov	r0, r3
 8001fc2:	f007 fffd 	bl	8009fc0 <HAL_RCC_OscConfig>
 8001fc6:	4603      	mov	r3, r0
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d001      	beq.n	8001fd0 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 8001fcc:	f001 fcbc 	bl	8003948 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fd0:	230f      	movs	r3, #15
 8001fd2:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fdc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fe0:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fe2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fe8:	f107 031c 	add.w	r3, r7, #28
 8001fec:	2105      	movs	r1, #5
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f008 fa56 	bl	800a4a0 <HAL_RCC_ClockConfig>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001ffa:	f001 fca5 	bl	8003948 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001ffe:	2302      	movs	r3, #2
 8002000:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002002:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002006:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002008:	f107 030c 	add.w	r3, r7, #12
 800200c:	4618      	mov	r0, r3
 800200e:	f008 fc3b 	bl	800a888 <HAL_RCCEx_PeriphCLKConfig>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8002018:	f001 fc96 	bl	8003948 <Error_Handler>
  }
  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800201c:	f008 fb26 	bl	800a66c <HAL_RCC_EnableCSS>
}
 8002020:	bf00      	nop
 8002022:	3760      	adds	r7, #96	; 0x60
 8002024:	46bd      	mov	sp, r7
 8002026:	bd80      	pop	{r7, pc}
 8002028:	40023800 	.word	0x40023800
 800202c:	40007000 	.word	0x40007000

08002030 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b084      	sub	sp, #16
 8002034:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002036:	463b      	mov	r3, r7
 8002038:	2200      	movs	r2, #0
 800203a:	601a      	str	r2, [r3, #0]
 800203c:	605a      	str	r2, [r3, #4]
 800203e:	609a      	str	r2, [r3, #8]
 8002040:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002042:	4b23      	ldr	r3, [pc, #140]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002044:	4a23      	ldr	r2, [pc, #140]	; (80020d4 <MX_ADC1_Init+0xa4>)
 8002046:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002048:	4b21      	ldr	r3, [pc, #132]	; (80020d0 <MX_ADC1_Init+0xa0>)
 800204a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800204e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_8B;
 8002050:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002052:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8002056:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002058:	4b1d      	ldr	r3, [pc, #116]	; (80020d0 <MX_ADC1_Init+0xa0>)
 800205a:	2200      	movs	r2, #0
 800205c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800205e:	4b1c      	ldr	r3, [pc, #112]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002060:	2200      	movs	r2, #0
 8002062:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002066:	2200      	movs	r2, #0
 8002068:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800206c:	4b18      	ldr	r3, [pc, #96]	; (80020d0 <MX_ADC1_Init+0xa0>)
 800206e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002072:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T5_CC1;
 8002074:	4b16      	ldr	r3, [pc, #88]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002076:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 800207a:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800207c:	4b14      	ldr	r3, [pc, #80]	; (80020d0 <MX_ADC1_Init+0xa0>)
 800207e:	2200      	movs	r2, #0
 8002080:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002082:	4b13      	ldr	r3, [pc, #76]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002084:	2201      	movs	r2, #1
 8002086:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002088:	4b11      	ldr	r3, [pc, #68]	; (80020d0 <MX_ADC1_Init+0xa0>)
 800208a:	2200      	movs	r2, #0
 800208c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002090:	4b0f      	ldr	r3, [pc, #60]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002092:	2201      	movs	r2, #1
 8002094:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002096:	480e      	ldr	r0, [pc, #56]	; (80020d0 <MX_ADC1_Init+0xa0>)
 8002098:	f002 fd0e 	bl	8004ab8 <HAL_ADC_Init>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 80020a2:	f001 fc51 	bl	8003948 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80020a6:	2303      	movs	r3, #3
 80020a8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80020aa:	2301      	movs	r3, #1
 80020ac:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80020ae:	2300      	movs	r3, #0
 80020b0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80020b2:	463b      	mov	r3, r7
 80020b4:	4619      	mov	r1, r3
 80020b6:	4806      	ldr	r0, [pc, #24]	; (80020d0 <MX_ADC1_Init+0xa0>)
 80020b8:	f002 ffb2 	bl	8005020 <HAL_ADC_ConfigChannel>
 80020bc:	4603      	mov	r3, r0
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d001      	beq.n	80020c6 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 80020c2:	f001 fc41 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80020c6:	bf00      	nop
 80020c8:	3710      	adds	r7, #16
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	20000820 	.word	0x20000820
 80020d4:	40012000 	.word	0x40012000

080020d8 <MX_CRYP_Init>:
  * @brief CRYP Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRYP_Init(void)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE END CRYP_Init 0 */

  /* USER CODE BEGIN CRYP_Init 1 */

  /* USER CODE END CRYP_Init 1 */
  hcryp.Instance = CRYP;
 80020dc:	4b0d      	ldr	r3, [pc, #52]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020de:	4a0e      	ldr	r2, [pc, #56]	; (8002118 <MX_CRYP_Init+0x40>)
 80020e0:	601a      	str	r2, [r3, #0]
  hcryp.Init.DataType = CRYP_DATATYPE_8B;
 80020e2:	4b0c      	ldr	r3, [pc, #48]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020e4:	2280      	movs	r2, #128	; 0x80
 80020e6:	605a      	str	r2, [r3, #4]
  hcryp.Init.KeySize = CRYP_KEYSIZE_128B;
 80020e8:	4b0a      	ldr	r3, [pc, #40]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	609a      	str	r2, [r3, #8]
  hcryp.Init.pKey = (uint32_t *)pKeyCRYP;
 80020ee:	4b09      	ldr	r3, [pc, #36]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020f0:	4a0a      	ldr	r2, [pc, #40]	; (800211c <MX_CRYP_Init+0x44>)
 80020f2:	60da      	str	r2, [r3, #12]
  hcryp.Init.Algorithm = CRYP_AES_ECB;
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020f6:	2220      	movs	r2, #32
 80020f8:	615a      	str	r2, [r3, #20]
  hcryp.Init.DataWidthUnit = CRYP_DATAWIDTHUNIT_BYTE;
 80020fa:	4b06      	ldr	r3, [pc, #24]	; (8002114 <MX_CRYP_Init+0x3c>)
 80020fc:	2201      	movs	r2, #1
 80020fe:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_CRYP_Init(&hcryp) != HAL_OK)
 8002100:	4804      	ldr	r0, [pc, #16]	; (8002114 <MX_CRYP_Init+0x3c>)
 8002102:	f003 fac6 	bl	8005692 <HAL_CRYP_Init>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d001      	beq.n	8002110 <MX_CRYP_Init+0x38>
  {
    Error_Handler();
 800210c:	f001 fc1c 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN CRYP_Init 2 */

  /* USER CODE END CRYP_Init 2 */

}
 8002110:	bf00      	nop
 8002112:	bd80      	pop	{r7, pc}
 8002114:	20000aac 	.word	0x20000aac
 8002118:	50060000 	.word	0x50060000
 800211c:	08012cdc 	.word	0x08012cdc

08002120 <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002126:	463b      	mov	r3, r7
 8002128:	2200      	movs	r2, #0
 800212a:	601a      	str	r2, [r3, #0]
 800212c:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800212e:	4b0f      	ldr	r3, [pc, #60]	; (800216c <MX_DAC_Init+0x4c>)
 8002130:	4a0f      	ldr	r2, [pc, #60]	; (8002170 <MX_DAC_Init+0x50>)
 8002132:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002134:	480d      	ldr	r0, [pc, #52]	; (800216c <MX_DAC_Init+0x4c>)
 8002136:	f004 f8f5 	bl	8006324 <HAL_DAC_Init>
 800213a:	4603      	mov	r3, r0
 800213c:	2b00      	cmp	r3, #0
 800213e:	d001      	beq.n	8002144 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002140:	f001 fc02 	bl	8003948 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002144:	2300      	movs	r3, #0
 8002146:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002148:	2300      	movs	r3, #0
 800214a:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800214c:	463b      	mov	r3, r7
 800214e:	2200      	movs	r2, #0
 8002150:	4619      	mov	r1, r3
 8002152:	4806      	ldr	r0, [pc, #24]	; (800216c <MX_DAC_Init+0x4c>)
 8002154:	f004 f9dd 	bl	8006512 <HAL_DAC_ConfigChannel>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800215e:	f001 fbf3 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002162:	bf00      	nop
 8002164:	3708      	adds	r7, #8
 8002166:	46bd      	mov	sp, r7
 8002168:	bd80      	pop	{r7, pc}
 800216a:	bf00      	nop
 800216c:	200008ac 	.word	0x200008ac
 8002170:	40007400 	.word	0x40007400

08002174 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002178:	4b12      	ldr	r3, [pc, #72]	; (80021c4 <MX_I2C1_Init+0x50>)
 800217a:	4a13      	ldr	r2, [pc, #76]	; (80021c8 <MX_I2C1_Init+0x54>)
 800217c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800217e:	4b11      	ldr	r3, [pc, #68]	; (80021c4 <MX_I2C1_Init+0x50>)
 8002180:	4a12      	ldr	r2, [pc, #72]	; (80021cc <MX_I2C1_Init+0x58>)
 8002182:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002184:	4b0f      	ldr	r3, [pc, #60]	; (80021c4 <MX_I2C1_Init+0x50>)
 8002186:	2200      	movs	r2, #0
 8002188:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800218a:	4b0e      	ldr	r3, [pc, #56]	; (80021c4 <MX_I2C1_Init+0x50>)
 800218c:	2200      	movs	r2, #0
 800218e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002190:	4b0c      	ldr	r3, [pc, #48]	; (80021c4 <MX_I2C1_Init+0x50>)
 8002192:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002196:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002198:	4b0a      	ldr	r3, [pc, #40]	; (80021c4 <MX_I2C1_Init+0x50>)
 800219a:	2200      	movs	r2, #0
 800219c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800219e:	4b09      	ldr	r3, [pc, #36]	; (80021c4 <MX_I2C1_Init+0x50>)
 80021a0:	2200      	movs	r2, #0
 80021a2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021a4:	4b07      	ldr	r3, [pc, #28]	; (80021c4 <MX_I2C1_Init+0x50>)
 80021a6:	2200      	movs	r2, #0
 80021a8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021aa:	4b06      	ldr	r3, [pc, #24]	; (80021c4 <MX_I2C1_Init+0x50>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021b0:	4804      	ldr	r0, [pc, #16]	; (80021c4 <MX_I2C1_Init+0x50>)
 80021b2:	f004 fc3f 	bl	8006a34 <HAL_I2C_Init>
 80021b6:	4603      	mov	r3, r0
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d001      	beq.n	80021c0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80021bc:	f001 fbc4 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021c0:	bf00      	nop
 80021c2:	bd80      	pop	{r7, pc}
 80021c4:	20000700 	.word	0x20000700
 80021c8:	40005400 	.word	0x40005400
 80021cc:	00061a80 	.word	0x00061a80

080021d0 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80021d6:	1d3b      	adds	r3, r7, #4
 80021d8:	2200      	movs	r2, #0
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	605a      	str	r2, [r3, #4]
 80021de:	609a      	str	r2, [r3, #8]
 80021e0:	60da      	str	r2, [r3, #12]
 80021e2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80021e4:	2300      	movs	r3, #0
 80021e6:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80021e8:	4b24      	ldr	r3, [pc, #144]	; (800227c <MX_RTC_Init+0xac>)
 80021ea:	4a25      	ldr	r2, [pc, #148]	; (8002280 <MX_RTC_Init+0xb0>)
 80021ec:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80021ee:	4b23      	ldr	r3, [pc, #140]	; (800227c <MX_RTC_Init+0xac>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80021f4:	4b21      	ldr	r3, [pc, #132]	; (800227c <MX_RTC_Init+0xac>)
 80021f6:	227f      	movs	r2, #127	; 0x7f
 80021f8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80021fa:	4b20      	ldr	r3, [pc, #128]	; (800227c <MX_RTC_Init+0xac>)
 80021fc:	22ff      	movs	r2, #255	; 0xff
 80021fe:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002200:	4b1e      	ldr	r3, [pc, #120]	; (800227c <MX_RTC_Init+0xac>)
 8002202:	2200      	movs	r2, #0
 8002204:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002206:	4b1d      	ldr	r3, [pc, #116]	; (800227c <MX_RTC_Init+0xac>)
 8002208:	2200      	movs	r2, #0
 800220a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 800220c:	4b1b      	ldr	r3, [pc, #108]	; (800227c <MX_RTC_Init+0xac>)
 800220e:	2200      	movs	r2, #0
 8002210:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002212:	481a      	ldr	r0, [pc, #104]	; (800227c <MX_RTC_Init+0xac>)
 8002214:	f008 fc1a 	bl	800aa4c <HAL_RTC_Init>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800221e:	f001 fb93 	bl	8003948 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8002222:	230c      	movs	r3, #12
 8002224:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 59;
 8002226:	233b      	movs	r3, #59	; 0x3b
 8002228:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 800222a:	2300      	movs	r3, #0
 800222c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800222e:	2300      	movs	r3, #0
 8002230:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002232:	2300      	movs	r3, #0
 8002234:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002236:	1d3b      	adds	r3, r7, #4
 8002238:	2200      	movs	r2, #0
 800223a:	4619      	mov	r1, r3
 800223c:	480f      	ldr	r0, [pc, #60]	; (800227c <MX_RTC_Init+0xac>)
 800223e:	f008 fc96 	bl	800ab6e <HAL_RTC_SetTime>
 8002242:	4603      	mov	r3, r0
 8002244:	2b00      	cmp	r3, #0
 8002246:	d001      	beq.n	800224c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8002248:	f001 fb7e 	bl	8003948 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800224c:	2301      	movs	r3, #1
 800224e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_MAY;
 8002250:	2305      	movs	r3, #5
 8002252:	707b      	strb	r3, [r7, #1]
  sDate.Date = 31;
 8002254:	231f      	movs	r3, #31
 8002256:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8002258:	2300      	movs	r3, #0
 800225a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800225c:	463b      	mov	r3, r7
 800225e:	2200      	movs	r2, #0
 8002260:	4619      	mov	r1, r3
 8002262:	4806      	ldr	r0, [pc, #24]	; (800227c <MX_RTC_Init+0xac>)
 8002264:	f008 fd40 	bl	800ace8 <HAL_RTC_SetDate>
 8002268:	4603      	mov	r3, r0
 800226a:	2b00      	cmp	r3, #0
 800226c:	d001      	beq.n	8002272 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800226e:	f001 fb6b 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002272:	bf00      	nop
 8002274:	3718      	adds	r7, #24
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	200008c4 	.word	0x200008c4
 8002280:	40002800 	.word	0x40002800

08002284 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002288:	4b17      	ldr	r3, [pc, #92]	; (80022e8 <MX_SPI1_Init+0x64>)
 800228a:	4a18      	ldr	r2, [pc, #96]	; (80022ec <MX_SPI1_Init+0x68>)
 800228c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800228e:	4b16      	ldr	r3, [pc, #88]	; (80022e8 <MX_SPI1_Init+0x64>)
 8002290:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002294:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002296:	4b14      	ldr	r3, [pc, #80]	; (80022e8 <MX_SPI1_Init+0x64>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800229c:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <MX_SPI1_Init+0x64>)
 800229e:	2200      	movs	r2, #0
 80022a0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80022a8:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80022b4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 80022b6:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022b8:	2210      	movs	r2, #16
 80022ba:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80022bc:	4b0a      	ldr	r3, [pc, #40]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022be:	2200      	movs	r2, #0
 80022c0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80022c2:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80022c8:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022d0:	220a      	movs	r2, #10
 80022d2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80022d4:	4804      	ldr	r0, [pc, #16]	; (80022e8 <MX_SPI1_Init+0x64>)
 80022d6:	f008 fe20 	bl	800af1a <HAL_SPI_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80022e0:	f001 fb32 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	200009cc 	.word	0x200009cc
 80022ec:	40013000 	.word	0x40013000

080022f0 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80022f4:	4b17      	ldr	r3, [pc, #92]	; (8002354 <MX_SPI2_Init+0x64>)
 80022f6:	4a18      	ldr	r2, [pc, #96]	; (8002358 <MX_SPI2_Init+0x68>)
 80022f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80022fa:	4b16      	ldr	r3, [pc, #88]	; (8002354 <MX_SPI2_Init+0x64>)
 80022fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002300:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002302:	4b14      	ldr	r3, [pc, #80]	; (8002354 <MX_SPI2_Init+0x64>)
 8002304:	2200      	movs	r2, #0
 8002306:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002308:	4b12      	ldr	r3, [pc, #72]	; (8002354 <MX_SPI2_Init+0x64>)
 800230a:	2200      	movs	r2, #0
 800230c:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800230e:	4b11      	ldr	r3, [pc, #68]	; (8002354 <MX_SPI2_Init+0x64>)
 8002310:	2200      	movs	r2, #0
 8002312:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002314:	4b0f      	ldr	r3, [pc, #60]	; (8002354 <MX_SPI2_Init+0x64>)
 8002316:	2200      	movs	r2, #0
 8002318:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800231a:	4b0e      	ldr	r3, [pc, #56]	; (8002354 <MX_SPI2_Init+0x64>)
 800231c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002320:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002322:	4b0c      	ldr	r3, [pc, #48]	; (8002354 <MX_SPI2_Init+0x64>)
 8002324:	2210      	movs	r2, #16
 8002326:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002328:	4b0a      	ldr	r3, [pc, #40]	; (8002354 <MX_SPI2_Init+0x64>)
 800232a:	2200      	movs	r2, #0
 800232c:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800232e:	4b09      	ldr	r3, [pc, #36]	; (8002354 <MX_SPI2_Init+0x64>)
 8002330:	2200      	movs	r2, #0
 8002332:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002334:	4b07      	ldr	r3, [pc, #28]	; (8002354 <MX_SPI2_Init+0x64>)
 8002336:	2200      	movs	r2, #0
 8002338:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 800233a:	4b06      	ldr	r3, [pc, #24]	; (8002354 <MX_SPI2_Init+0x64>)
 800233c:	220a      	movs	r2, #10
 800233e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002340:	4804      	ldr	r0, [pc, #16]	; (8002354 <MX_SPI2_Init+0x64>)
 8002342:	f008 fdea 	bl	800af1a <HAL_SPI_Init>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d001      	beq.n	8002350 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 800234c:	f001 fafc 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002350:	bf00      	nop
 8002352:	bd80      	pop	{r7, pc}
 8002354:	200006a8 	.word	0x200006a8
 8002358:	40003800 	.word	0x40003800

0800235c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b096      	sub	sp, #88	; 0x58
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002362:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]
 800236c:	609a      	str	r2, [r3, #8]
 800236e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002370:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002374:	2200      	movs	r2, #0
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800237a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800237e:	2200      	movs	r2, #0
 8002380:	601a      	str	r2, [r3, #0]
 8002382:	605a      	str	r2, [r3, #4]
 8002384:	609a      	str	r2, [r3, #8]
 8002386:	60da      	str	r2, [r3, #12]
 8002388:	611a      	str	r2, [r3, #16]
 800238a:	615a      	str	r2, [r3, #20]
 800238c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800238e:	1d3b      	adds	r3, r7, #4
 8002390:	2220      	movs	r2, #32
 8002392:	2100      	movs	r1, #0
 8002394:	4618      	mov	r0, r3
 8002396:	f00f fa4c 	bl	8011832 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800239a:	4b3e      	ldr	r3, [pc, #248]	; (8002494 <MX_TIM1_Init+0x138>)
 800239c:	4a3e      	ldr	r2, [pc, #248]	; (8002498 <MX_TIM1_Init+0x13c>)
 800239e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 16800-1;
 80023a0:	4b3c      	ldr	r3, [pc, #240]	; (8002494 <MX_TIM1_Init+0x138>)
 80023a2:	f244 129f 	movw	r2, #16799	; 0x419f
 80023a6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023a8:	4b3a      	ldr	r3, [pc, #232]	; (8002494 <MX_TIM1_Init+0x138>)
 80023aa:	2200      	movs	r2, #0
 80023ac:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 80023ae:	4b39      	ldr	r3, [pc, #228]	; (8002494 <MX_TIM1_Init+0x138>)
 80023b0:	2263      	movs	r2, #99	; 0x63
 80023b2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023b4:	4b37      	ldr	r3, [pc, #220]	; (8002494 <MX_TIM1_Init+0x138>)
 80023b6:	2200      	movs	r2, #0
 80023b8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80023ba:	4b36      	ldr	r3, [pc, #216]	; (8002494 <MX_TIM1_Init+0x138>)
 80023bc:	2200      	movs	r2, #0
 80023be:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80023c0:	4b34      	ldr	r3, [pc, #208]	; (8002494 <MX_TIM1_Init+0x138>)
 80023c2:	2280      	movs	r2, #128	; 0x80
 80023c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80023c6:	4833      	ldr	r0, [pc, #204]	; (8002494 <MX_TIM1_Init+0x138>)
 80023c8:	f00a f848 	bl	800c45c <HAL_TIM_Base_Init>
 80023cc:	4603      	mov	r3, r0
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d001      	beq.n	80023d6 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 80023d2:	f001 fab9 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023da:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023dc:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80023e0:	4619      	mov	r1, r3
 80023e2:	482c      	ldr	r0, [pc, #176]	; (8002494 <MX_TIM1_Init+0x138>)
 80023e4:	f00a fc42 	bl	800cc6c <HAL_TIM_ConfigClockSource>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 80023ee:	f001 faab 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80023f2:	4828      	ldr	r0, [pc, #160]	; (8002494 <MX_TIM1_Init+0x138>)
 80023f4:	f00a f998 	bl	800c728 <HAL_TIM_PWM_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d001      	beq.n	8002402 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 80023fe:	f001 faa3 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002402:	2300      	movs	r3, #0
 8002404:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002406:	2300      	movs	r3, #0
 8002408:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800240a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800240e:	4619      	mov	r1, r3
 8002410:	4820      	ldr	r0, [pc, #128]	; (8002494 <MX_TIM1_Init+0x138>)
 8002412:	f00b f81b 	bl	800d44c <HAL_TIMEx_MasterConfigSynchronization>
 8002416:	4603      	mov	r3, r0
 8002418:	2b00      	cmp	r3, #0
 800241a:	d001      	beq.n	8002420 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 800241c:	f001 fa94 	bl	8003948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002420:	2360      	movs	r3, #96	; 0x60
 8002422:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8002424:	2300      	movs	r3, #0
 8002426:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002428:	2300      	movs	r3, #0
 800242a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800242c:	2300      	movs	r3, #0
 800242e:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002430:	2300      	movs	r3, #0
 8002432:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002434:	2300      	movs	r3, #0
 8002436:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002438:	2300      	movs	r3, #0
 800243a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800243c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002440:	2200      	movs	r2, #0
 8002442:	4619      	mov	r1, r3
 8002444:	4813      	ldr	r0, [pc, #76]	; (8002494 <MX_TIM1_Init+0x138>)
 8002446:	f00a fb4b 	bl	800cae0 <HAL_TIM_PWM_ConfigChannel>
 800244a:	4603      	mov	r3, r0
 800244c:	2b00      	cmp	r3, #0
 800244e:	d001      	beq.n	8002454 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8002450:	f001 fa7a 	bl	8003948 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002454:	2300      	movs	r3, #0
 8002456:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002458:	2300      	movs	r3, #0
 800245a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002460:	2300      	movs	r3, #0
 8002462:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002464:	2300      	movs	r3, #0
 8002466:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002468:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800246c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800246e:	2300      	movs	r3, #0
 8002470:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002472:	1d3b      	adds	r3, r7, #4
 8002474:	4619      	mov	r1, r3
 8002476:	4807      	ldr	r0, [pc, #28]	; (8002494 <MX_TIM1_Init+0x138>)
 8002478:	f00b f864 	bl	800d544 <HAL_TIMEx_ConfigBreakDeadTime>
 800247c:	4603      	mov	r3, r0
 800247e:	2b00      	cmp	r3, #0
 8002480:	d001      	beq.n	8002486 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8002482:	f001 fa61 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002486:	4803      	ldr	r0, [pc, #12]	; (8002494 <MX_TIM1_Init+0x138>)
 8002488:	f001 ffe2 	bl	8004450 <HAL_TIM_MspPostInit>

}
 800248c:	bf00      	nop
 800248e:	3758      	adds	r7, #88	; 0x58
 8002490:	46bd      	mov	sp, r7
 8002492:	bd80      	pop	{r7, pc}
 8002494:	20000914 	.word	0x20000914
 8002498:	40010000 	.word	0x40010000

0800249c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024a2:	f107 0308 	add.w	r3, r7, #8
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	605a      	str	r2, [r3, #4]
 80024ac:	609a      	str	r2, [r3, #8]
 80024ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024b0:	463b      	mov	r3, r7
 80024b2:	2200      	movs	r2, #0
 80024b4:	601a      	str	r2, [r3, #0]
 80024b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024b8:	4b1d      	ldr	r3, [pc, #116]	; (8002530 <MX_TIM2_Init+0x94>)
 80024ba:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80024be:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024c0:	4b1b      	ldr	r3, [pc, #108]	; (8002530 <MX_TIM2_Init+0x94>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024c6:	4b1a      	ldr	r3, [pc, #104]	; (8002530 <MX_TIM2_Init+0x94>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10500-1;
 80024cc:	4b18      	ldr	r3, [pc, #96]	; (8002530 <MX_TIM2_Init+0x94>)
 80024ce:	f642 1203 	movw	r2, #10499	; 0x2903
 80024d2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024d4:	4b16      	ldr	r3, [pc, #88]	; (8002530 <MX_TIM2_Init+0x94>)
 80024d6:	2200      	movs	r2, #0
 80024d8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <MX_TIM2_Init+0x94>)
 80024dc:	2200      	movs	r2, #0
 80024de:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80024e0:	4813      	ldr	r0, [pc, #76]	; (8002530 <MX_TIM2_Init+0x94>)
 80024e2:	f009 ffbb 	bl	800c45c <HAL_TIM_Base_Init>
 80024e6:	4603      	mov	r3, r0
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d001      	beq.n	80024f0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80024ec:	f001 fa2c 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80024f0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024f4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80024f6:	f107 0308 	add.w	r3, r7, #8
 80024fa:	4619      	mov	r1, r3
 80024fc:	480c      	ldr	r0, [pc, #48]	; (8002530 <MX_TIM2_Init+0x94>)
 80024fe:	f00a fbb5 	bl	800cc6c <HAL_TIM_ConfigClockSource>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8002508:	f001 fa1e 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800250c:	2320      	movs	r3, #32
 800250e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002510:	2300      	movs	r3, #0
 8002512:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002514:	463b      	mov	r3, r7
 8002516:	4619      	mov	r1, r3
 8002518:	4805      	ldr	r0, [pc, #20]	; (8002530 <MX_TIM2_Init+0x94>)
 800251a:	f00a ff97 	bl	800d44c <HAL_TIMEx_MasterConfigSynchronization>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002524:	f001 fa10 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002528:	bf00      	nop
 800252a:	3718      	adds	r7, #24
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	20000a24 	.word	0x20000a24

08002534 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08e      	sub	sp, #56	; 0x38
 8002538:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800253a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800253e:	2200      	movs	r2, #0
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	605a      	str	r2, [r3, #4]
 8002544:	609a      	str	r2, [r3, #8]
 8002546:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002548:	f107 0320 	add.w	r3, r7, #32
 800254c:	2200      	movs	r2, #0
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002552:	1d3b      	adds	r3, r7, #4
 8002554:	2200      	movs	r2, #0
 8002556:	601a      	str	r2, [r3, #0]
 8002558:	605a      	str	r2, [r3, #4]
 800255a:	609a      	str	r2, [r3, #8]
 800255c:	60da      	str	r2, [r3, #12]
 800255e:	611a      	str	r2, [r3, #16]
 8002560:	615a      	str	r2, [r3, #20]
 8002562:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002564:	4b32      	ldr	r3, [pc, #200]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002566:	4a33      	ldr	r2, [pc, #204]	; (8002634 <MX_TIM3_Init+0x100>)
 8002568:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 8400-1;
 800256a:	4b31      	ldr	r3, [pc, #196]	; (8002630 <MX_TIM3_Init+0xfc>)
 800256c:	f242 02cf 	movw	r2, #8399	; 0x20cf
 8002570:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002572:	4b2f      	ldr	r3, [pc, #188]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002574:	2200      	movs	r2, #0
 8002576:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100-1;
 8002578:	4b2d      	ldr	r3, [pc, #180]	; (8002630 <MX_TIM3_Init+0xfc>)
 800257a:	2263      	movs	r2, #99	; 0x63
 800257c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800257e:	4b2c      	ldr	r3, [pc, #176]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002580:	2200      	movs	r2, #0
 8002582:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002584:	4b2a      	ldr	r3, [pc, #168]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002586:	2280      	movs	r2, #128	; 0x80
 8002588:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800258a:	4829      	ldr	r0, [pc, #164]	; (8002630 <MX_TIM3_Init+0xfc>)
 800258c:	f009 ff66 	bl	800c45c <HAL_TIM_Base_Init>
 8002590:	4603      	mov	r3, r0
 8002592:	2b00      	cmp	r3, #0
 8002594:	d001      	beq.n	800259a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002596:	f001 f9d7 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800259a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800259e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025a0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80025a4:	4619      	mov	r1, r3
 80025a6:	4822      	ldr	r0, [pc, #136]	; (8002630 <MX_TIM3_Init+0xfc>)
 80025a8:	f00a fb60 	bl	800cc6c <HAL_TIM_ConfigClockSource>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80025b2:	f001 f9c9 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80025b6:	481e      	ldr	r0, [pc, #120]	; (8002630 <MX_TIM3_Init+0xfc>)
 80025b8:	f00a f8b6 	bl	800c728 <HAL_TIM_PWM_Init>
 80025bc:	4603      	mov	r3, r0
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d001      	beq.n	80025c6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80025c2:	f001 f9c1 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025c6:	2300      	movs	r3, #0
 80025c8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025ca:	2300      	movs	r3, #0
 80025cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025ce:	f107 0320 	add.w	r3, r7, #32
 80025d2:	4619      	mov	r1, r3
 80025d4:	4816      	ldr	r0, [pc, #88]	; (8002630 <MX_TIM3_Init+0xfc>)
 80025d6:	f00a ff39 	bl	800d44c <HAL_TIMEx_MasterConfigSynchronization>
 80025da:	4603      	mov	r3, r0
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d001      	beq.n	80025e4 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80025e0:	f001 f9b2 	bl	8003948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80025e4:	2360      	movs	r3, #96	; 0x60
 80025e6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80025ec:	2300      	movs	r3, #0
 80025ee:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80025f0:	2300      	movs	r3, #0
 80025f2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80025f4:	1d3b      	adds	r3, r7, #4
 80025f6:	2208      	movs	r2, #8
 80025f8:	4619      	mov	r1, r3
 80025fa:	480d      	ldr	r0, [pc, #52]	; (8002630 <MX_TIM3_Init+0xfc>)
 80025fc:	f00a fa70 	bl	800cae0 <HAL_TIM_PWM_ConfigChannel>
 8002600:	4603      	mov	r3, r0
 8002602:	2b00      	cmp	r3, #0
 8002604:	d001      	beq.n	800260a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8002606:	f001 f99f 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	220c      	movs	r2, #12
 800260e:	4619      	mov	r1, r3
 8002610:	4807      	ldr	r0, [pc, #28]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002612:	f00a fa65 	bl	800cae0 <HAL_TIM_PWM_ConfigChannel>
 8002616:	4603      	mov	r3, r0
 8002618:	2b00      	cmp	r3, #0
 800261a:	d001      	beq.n	8002620 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 800261c:	f001 f994 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002620:	4803      	ldr	r0, [pc, #12]	; (8002630 <MX_TIM3_Init+0xfc>)
 8002622:	f001 ff15 	bl	8004450 <HAL_TIM_MspPostInit>

}
 8002626:	bf00      	nop
 8002628:	3738      	adds	r7, #56	; 0x38
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
 800262e:	bf00      	nop
 8002630:	200007a0 	.word	0x200007a0
 8002634:	40000400 	.word	0x40000400

08002638 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b08e      	sub	sp, #56	; 0x38
 800263c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800263e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002642:	2200      	movs	r2, #0
 8002644:	601a      	str	r2, [r3, #0]
 8002646:	605a      	str	r2, [r3, #4]
 8002648:	609a      	str	r2, [r3, #8]
 800264a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800264c:	f107 0320 	add.w	r3, r7, #32
 8002650:	2200      	movs	r2, #0
 8002652:	601a      	str	r2, [r3, #0]
 8002654:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002656:	1d3b      	adds	r3, r7, #4
 8002658:	2200      	movs	r2, #0
 800265a:	601a      	str	r2, [r3, #0]
 800265c:	605a      	str	r2, [r3, #4]
 800265e:	609a      	str	r2, [r3, #8]
 8002660:	60da      	str	r2, [r3, #12]
 8002662:	611a      	str	r2, [r3, #16]
 8002664:	615a      	str	r2, [r3, #20]
 8002666:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002668:	4b2b      	ldr	r3, [pc, #172]	; (8002718 <MX_TIM5_Init+0xe0>)
 800266a:	4a2c      	ldr	r2, [pc, #176]	; (800271c <MX_TIM5_Init+0xe4>)
 800266c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 800266e:	4b2a      	ldr	r3, [pc, #168]	; (8002718 <MX_TIM5_Init+0xe0>)
 8002670:	2200      	movs	r2, #0
 8002672:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002674:	4b28      	ldr	r3, [pc, #160]	; (8002718 <MX_TIM5_Init+0xe0>)
 8002676:	2200      	movs	r2, #0
 8002678:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = (2625)-1;
 800267a:	4b27      	ldr	r3, [pc, #156]	; (8002718 <MX_TIM5_Init+0xe0>)
 800267c:	f44f 6224 	mov.w	r2, #2624	; 0xa40
 8002680:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002682:	4b25      	ldr	r3, [pc, #148]	; (8002718 <MX_TIM5_Init+0xe0>)
 8002684:	2200      	movs	r2, #0
 8002686:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002688:	4b23      	ldr	r3, [pc, #140]	; (8002718 <MX_TIM5_Init+0xe0>)
 800268a:	2200      	movs	r2, #0
 800268c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800268e:	4822      	ldr	r0, [pc, #136]	; (8002718 <MX_TIM5_Init+0xe0>)
 8002690:	f009 fee4 	bl	800c45c <HAL_TIM_Base_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 800269a:	f001 f955 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800269e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 80026a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80026a8:	4619      	mov	r1, r3
 80026aa:	481b      	ldr	r0, [pc, #108]	; (8002718 <MX_TIM5_Init+0xe0>)
 80026ac:	f00a fade 	bl	800cc6c <HAL_TIM_ConfigClockSource>
 80026b0:	4603      	mov	r3, r0
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d001      	beq.n	80026ba <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 80026b6:	f001 f947 	bl	8003948 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim5) != HAL_OK)
 80026ba:	4817      	ldr	r0, [pc, #92]	; (8002718 <MX_TIM5_Init+0xe0>)
 80026bc:	f009 ff6c 	bl	800c598 <HAL_TIM_OC_Init>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d001      	beq.n	80026ca <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 80026c6:	f001 f93f 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1REF;
 80026ca:	2340      	movs	r3, #64	; 0x40
 80026cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80026ce:	2300      	movs	r3, #0
 80026d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80026d2:	f107 0320 	add.w	r3, r7, #32
 80026d6:	4619      	mov	r1, r3
 80026d8:	480f      	ldr	r0, [pc, #60]	; (8002718 <MX_TIM5_Init+0xe0>)
 80026da:	f00a feb7 	bl	800d44c <HAL_TIMEx_MasterConfigSynchronization>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d001      	beq.n	80026e8 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 80026e4:	f001 f930 	bl	8003948 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 80026e8:	2330      	movs	r3, #48	; 0x30
 80026ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 2625-1;
 80026ec:	f44f 6324 	mov.w	r3, #2624	; 0xa40
 80026f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80026f2:	2300      	movs	r3, #0
 80026f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80026f6:	2300      	movs	r3, #0
 80026f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80026fa:	1d3b      	adds	r3, r7, #4
 80026fc:	2200      	movs	r2, #0
 80026fe:	4619      	mov	r1, r3
 8002700:	4805      	ldr	r0, [pc, #20]	; (8002718 <MX_TIM5_Init+0xe0>)
 8002702:	f00a f98d 	bl	800ca20 <HAL_TIM_OC_ConfigChannel>
 8002706:	4603      	mov	r3, r0
 8002708:	2b00      	cmp	r3, #0
 800270a:	d001      	beq.n	8002710 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 800270c:	f001 f91c 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8002710:	bf00      	nop
 8002712:	3738      	adds	r7, #56	; 0x38
 8002714:	46bd      	mov	sp, r7
 8002716:	bd80      	pop	{r7, pc}
 8002718:	20000760 	.word	0x20000760
 800271c:	40000c00 	.word	0x40000c00

08002720 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b082      	sub	sp, #8
 8002724:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002726:	463b      	mov	r3, r7
 8002728:	2200      	movs	r2, #0
 800272a:	601a      	str	r2, [r3, #0]
 800272c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800272e:	4b15      	ldr	r3, [pc, #84]	; (8002784 <MX_TIM7_Init+0x64>)
 8002730:	4a15      	ldr	r2, [pc, #84]	; (8002788 <MX_TIM7_Init+0x68>)
 8002732:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 84-1;
 8002734:	4b13      	ldr	r3, [pc, #76]	; (8002784 <MX_TIM7_Init+0x64>)
 8002736:	2253      	movs	r2, #83	; 0x53
 8002738:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800273a:	4b12      	ldr	r3, [pc, #72]	; (8002784 <MX_TIM7_Init+0x64>)
 800273c:	2200      	movs	r2, #0
 800273e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 8002740:	4b10      	ldr	r3, [pc, #64]	; (8002784 <MX_TIM7_Init+0x64>)
 8002742:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002746:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002748:	4b0e      	ldr	r3, [pc, #56]	; (8002784 <MX_TIM7_Init+0x64>)
 800274a:	2200      	movs	r2, #0
 800274c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800274e:	480d      	ldr	r0, [pc, #52]	; (8002784 <MX_TIM7_Init+0x64>)
 8002750:	f009 fe84 	bl	800c45c <HAL_TIM_Base_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM7_Init+0x3e>
  {
    Error_Handler();
 800275a:	f001 f8f5 	bl	8003948 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275e:	2300      	movs	r3, #0
 8002760:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002762:	2300      	movs	r3, #0
 8002764:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002766:	463b      	mov	r3, r7
 8002768:	4619      	mov	r1, r3
 800276a:	4806      	ldr	r0, [pc, #24]	; (8002784 <MX_TIM7_Init+0x64>)
 800276c:	f00a fe6e 	bl	800d44c <HAL_TIMEx_MasterConfigSynchronization>
 8002770:	4603      	mov	r3, r0
 8002772:	2b00      	cmp	r3, #0
 8002774:	d001      	beq.n	800277a <MX_TIM7_Init+0x5a>
  {
    Error_Handler();
 8002776:	f001 f8e7 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800277a:	bf00      	nop
 800277c:	3708      	adds	r7, #8
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	20000a6c 	.word	0x20000a6c
 8002788:	40001400 	.word	0x40001400

0800278c <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	b084      	sub	sp, #16
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002792:	463b      	mov	r3, r7
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 800279e:	4b16      	ldr	r3, [pc, #88]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027a0:	4a16      	ldr	r2, [pc, #88]	; (80027fc <MX_TIM9_Init+0x70>)
 80027a2:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 4000-1;
 80027a4:	4b14      	ldr	r3, [pc, #80]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027a6:	f640 729f 	movw	r2, #3999	; 0xf9f
 80027aa:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027ac:	4b12      	ldr	r3, [pc, #72]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 42000-1;
 80027b2:	4b11      	ldr	r3, [pc, #68]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027b4:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80027b8:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027ba:	4b0f      	ldr	r3, [pc, #60]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027bc:	2200      	movs	r2, #0
 80027be:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027c0:	4b0d      	ldr	r3, [pc, #52]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80027c6:	480c      	ldr	r0, [pc, #48]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027c8:	f009 fe48 	bl	800c45c <HAL_TIM_Base_Init>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <MX_TIM9_Init+0x4a>
  {
    Error_Handler();
 80027d2:	f001 f8b9 	bl	8003948 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80027d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027da:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80027dc:	463b      	mov	r3, r7
 80027de:	4619      	mov	r1, r3
 80027e0:	4805      	ldr	r0, [pc, #20]	; (80027f8 <MX_TIM9_Init+0x6c>)
 80027e2:	f00a fa43 	bl	800cc6c <HAL_TIM_ConfigClockSource>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d001      	beq.n	80027f0 <MX_TIM9_Init+0x64>
  {
    Error_Handler();
 80027ec:	f001 f8ac 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 80027f0:	bf00      	nop
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}
 80027f8:	20000954 	.word	0x20000954
 80027fc:	40014000 	.word	0x40014000

08002800 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8002804:	4b0e      	ldr	r3, [pc, #56]	; (8002840 <MX_TIM11_Init+0x40>)
 8002806:	4a0f      	ldr	r2, [pc, #60]	; (8002844 <MX_TIM11_Init+0x44>)
 8002808:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 48000-1;
 800280a:	4b0d      	ldr	r3, [pc, #52]	; (8002840 <MX_TIM11_Init+0x40>)
 800280c:	f64b 327f 	movw	r2, #47999	; 0xbb7f
 8002810:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002812:	4b0b      	ldr	r3, [pc, #44]	; (8002840 <MX_TIM11_Init+0x40>)
 8002814:	2200      	movs	r2, #0
 8002816:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 175-1;
 8002818:	4b09      	ldr	r3, [pc, #36]	; (8002840 <MX_TIM11_Init+0x40>)
 800281a:	22ae      	movs	r2, #174	; 0xae
 800281c:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800281e:	4b08      	ldr	r3, [pc, #32]	; (8002840 <MX_TIM11_Init+0x40>)
 8002820:	2200      	movs	r2, #0
 8002822:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002824:	4b06      	ldr	r3, [pc, #24]	; (8002840 <MX_TIM11_Init+0x40>)
 8002826:	2200      	movs	r2, #0
 8002828:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 800282a:	4805      	ldr	r0, [pc, #20]	; (8002840 <MX_TIM11_Init+0x40>)
 800282c:	f009 fe16 	bl	800c45c <HAL_TIM_Base_Init>
 8002830:	4603      	mov	r3, r0
 8002832:	2b00      	cmp	r3, #0
 8002834:	d001      	beq.n	800283a <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8002836:	f001 f887 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 800283a:	bf00      	nop
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	2000086c 	.word	0x2000086c
 8002844:	40014800 	.word	0x40014800

08002848 <MX_UART5_Init>:
  * @brief UART5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART5_Init(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 800284c:	4b11      	ldr	r3, [pc, #68]	; (8002894 <MX_UART5_Init+0x4c>)
 800284e:	4a12      	ldr	r2, [pc, #72]	; (8002898 <MX_UART5_Init+0x50>)
 8002850:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <MX_UART5_Init+0x4c>)
 8002854:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002858:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 800285a:	4b0e      	ldr	r3, [pc, #56]	; (8002894 <MX_UART5_Init+0x4c>)
 800285c:	2200      	movs	r2, #0
 800285e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8002860:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <MX_UART5_Init+0x4c>)
 8002862:	2200      	movs	r2, #0
 8002864:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8002866:	4b0b      	ldr	r3, [pc, #44]	; (8002894 <MX_UART5_Init+0x4c>)
 8002868:	2200      	movs	r2, #0
 800286a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 800286c:	4b09      	ldr	r3, [pc, #36]	; (8002894 <MX_UART5_Init+0x4c>)
 800286e:	220c      	movs	r2, #12
 8002870:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002872:	4b08      	ldr	r3, [pc, #32]	; (8002894 <MX_UART5_Init+0x4c>)
 8002874:	2200      	movs	r2, #0
 8002876:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8002878:	4b06      	ldr	r3, [pc, #24]	; (8002894 <MX_UART5_Init+0x4c>)
 800287a:	2200      	movs	r2, #0
 800287c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 800287e:	4805      	ldr	r0, [pc, #20]	; (8002894 <MX_UART5_Init+0x4c>)
 8002880:	f00a fec6 	bl	800d610 <HAL_UART_Init>
 8002884:	4603      	mov	r3, r0
 8002886:	2b00      	cmp	r3, #0
 8002888:	d001      	beq.n	800288e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800288a:	f001 f85d 	bl	8003948 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 800288e:	bf00      	nop
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	200007e0 	.word	0x200007e0
 8002898:	40005000 	.word	0x40005000

0800289c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08a      	sub	sp, #40	; 0x28
 80028a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a2:	f107 0314 	add.w	r3, r7, #20
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]
 80028aa:	605a      	str	r2, [r3, #4]
 80028ac:	609a      	str	r2, [r3, #8]
 80028ae:	60da      	str	r2, [r3, #12]
 80028b0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	4b6c      	ldr	r3, [pc, #432]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ba:	4a6b      	ldr	r2, [pc, #428]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028bc:	f043 0304 	orr.w	r3, r3, #4
 80028c0:	6313      	str	r3, [r2, #48]	; 0x30
 80028c2:	4b69      	ldr	r3, [pc, #420]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028c6:	f003 0304 	and.w	r3, r3, #4
 80028ca:	613b      	str	r3, [r7, #16]
 80028cc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80028ce:	2300      	movs	r3, #0
 80028d0:	60fb      	str	r3, [r7, #12]
 80028d2:	4b65      	ldr	r3, [pc, #404]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028d6:	4a64      	ldr	r2, [pc, #400]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80028dc:	6313      	str	r3, [r2, #48]	; 0x30
 80028de:	4b62      	ldr	r3, [pc, #392]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80028e6:	60fb      	str	r3, [r7, #12]
 80028e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80028ea:	2300      	movs	r3, #0
 80028ec:	60bb      	str	r3, [r7, #8]
 80028ee:	4b5e      	ldr	r3, [pc, #376]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f2:	4a5d      	ldr	r2, [pc, #372]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028f4:	f043 0301 	orr.w	r3, r3, #1
 80028f8:	6313      	str	r3, [r2, #48]	; 0x30
 80028fa:	4b5b      	ldr	r3, [pc, #364]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 80028fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fe:	f003 0301 	and.w	r3, r3, #1
 8002902:	60bb      	str	r3, [r7, #8]
 8002904:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	607b      	str	r3, [r7, #4]
 800290a:	4b57      	ldr	r3, [pc, #348]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 800290c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800290e:	4a56      	ldr	r2, [pc, #344]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 8002910:	f043 0302 	orr.w	r3, r3, #2
 8002914:	6313      	str	r3, [r2, #48]	; 0x30
 8002916:	4b54      	ldr	r3, [pc, #336]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 8002918:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291a:	f003 0302 	and.w	r3, r3, #2
 800291e:	607b      	str	r3, [r7, #4]
 8002920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002922:	2300      	movs	r3, #0
 8002924:	603b      	str	r3, [r7, #0]
 8002926:	4b50      	ldr	r3, [pc, #320]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	4a4f      	ldr	r2, [pc, #316]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 800292c:	f043 0308 	orr.w	r3, r3, #8
 8002930:	6313      	str	r3, [r2, #48]	; 0x30
 8002932:	4b4d      	ldr	r3, [pc, #308]	; (8002a68 <MX_GPIO_Init+0x1cc>)
 8002934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002936:	f003 0308 	and.w	r3, r3, #8
 800293a:	603b      	str	r3, [r7, #0]
 800293c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin, GPIO_PIN_RESET);
 800293e:	2200      	movs	r2, #0
 8002940:	2127      	movs	r1, #39	; 0x27
 8002942:	484a      	ldr	r0, [pc, #296]	; (8002a6c <MX_GPIO_Init+0x1d0>)
 8002944:	f004 f844 	bl	80069d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PA_LNA_HGM_Pin|ADF7242_CS_Pin, GPIO_PIN_RESET);
 8002948:	2200      	movs	r2, #0
 800294a:	2106      	movs	r1, #6
 800294c:	4848      	ldr	r0, [pc, #288]	; (8002a70 <MX_GPIO_Init+0x1d4>)
 800294e:	f004 f83f 	bl	80069d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ADF7242_GP1_Pin|ADF7242_GP0_Pin, GPIO_PIN_RESET);
 8002952:	2200      	movs	r2, #0
 8002954:	f640 0101 	movw	r1, #2049	; 0x801
 8002958:	4846      	ldr	r0, [pc, #280]	; (8002a74 <MX_GPIO_Init+0x1d8>)
 800295a:	f004 f839 	bl	80069d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CLASS_D_SHDN_Pin MIC_SHDN_Pin DPOT_CS_Pin ADF7242_GP3_Pin */
  GPIO_InitStruct.Pin = CLASS_D_SHDN_Pin|MIC_SHDN_Pin|DPOT_CS_Pin|ADF7242_GP3_Pin;
 800295e:	2327      	movs	r3, #39	; 0x27
 8002960:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002962:	2301      	movs	r3, #1
 8002964:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002966:	2300      	movs	r3, #0
 8002968:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800296a:	2300      	movs	r3, #0
 800296c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800296e:	f107 0314 	add.w	r3, r7, #20
 8002972:	4619      	mov	r1, r3
 8002974:	483d      	ldr	r0, [pc, #244]	; (8002a6c <MX_GPIO_Init+0x1d0>)
 8002976:	f003 fe79 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA_LNA_HGM_Pin ADF7242_CS_Pin */
  GPIO_InitStruct.Pin = PA_LNA_HGM_Pin|ADF7242_CS_Pin;
 800297a:	2306      	movs	r3, #6
 800297c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800297e:	2301      	movs	r3, #1
 8002980:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002982:	2300      	movs	r3, #0
 8002984:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002986:	2300      	movs	r3, #0
 8002988:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800298a:	f107 0314 	add.w	r3, r7, #20
 800298e:	4619      	mov	r1, r3
 8002990:	4837      	ldr	r0, [pc, #220]	; (8002a70 <MX_GPIO_Init+0x1d4>)
 8002992:	f003 fe6b 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ1_Pin BTN_TALK_Pin BTN_PWR_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ1_Pin|BTN_TALK_Pin|BTN_PWR_Pin;
 8002996:	23d0      	movs	r3, #208	; 0xd0
 8002998:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800299a:	4b37      	ldr	r3, [pc, #220]	; (8002a78 <MX_GPIO_Init+0x1dc>)
 800299c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80029a2:	f107 0314 	add.w	r3, r7, #20
 80029a6:	4619      	mov	r1, r3
 80029a8:	4830      	ldr	r0, [pc, #192]	; (8002a6c <MX_GPIO_Init+0x1d0>)
 80029aa:	f003 fe5f 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_GP1_Pin ADF7242_GP0_Pin */
  GPIO_InitStruct.Pin = ADF7242_GP1_Pin|ADF7242_GP0_Pin;
 80029ae:	f640 0301 	movw	r3, #2049	; 0x801
 80029b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029b4:	2301      	movs	r3, #1
 80029b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029bc:	2300      	movs	r3, #0
 80029be:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c0:	f107 0314 	add.w	r3, r7, #20
 80029c4:	4619      	mov	r1, r3
 80029c6:	482b      	ldr	r0, [pc, #172]	; (8002a74 <MX_GPIO_Init+0x1d8>)
 80029c8:	f003 fe50 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pins : ADF7242_IRQ2_Pin BTN_UP_Pin BTN_RIGHT_Pin BTN_LEFT_Pin
                           BTN_DOWN_Pin */
  GPIO_InitStruct.Pin = ADF7242_IRQ2_Pin|BTN_UP_Pin|BTN_RIGHT_Pin|BTN_LEFT_Pin
 80029cc:	f24f 0302 	movw	r3, #61442	; 0xf002
 80029d0:	617b      	str	r3, [r7, #20]
                          |BTN_DOWN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80029d2:	4b29      	ldr	r3, [pc, #164]	; (8002a78 <MX_GPIO_Init+0x1dc>)
 80029d4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d6:	2300      	movs	r3, #0
 80029d8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029da:	f107 0314 	add.w	r3, r7, #20
 80029de:	4619      	mov	r1, r3
 80029e0:	4824      	ldr	r0, [pc, #144]	; (8002a74 <MX_GPIO_Init+0x1d8>)
 80029e2:	f003 fe43 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80029e6:	2304      	movs	r3, #4
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ea:	2302      	movs	r3, #2
 80029ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ee:	2300      	movs	r3, #0
 80029f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029f2:	2300      	movs	r3, #0
 80029f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF15_EVENTOUT;
 80029f6:	230f      	movs	r3, #15
 80029f8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80029fa:	f107 0314 	add.w	r3, r7, #20
 80029fe:	4619      	mov	r1, r3
 8002a00:	481c      	ldr	r0, [pc, #112]	; (8002a74 <MX_GPIO_Init+0x1d8>)
 8002a02:	f003 fe33 	bl	800666c <HAL_GPIO_Init>

  /*Configure GPIO pin : LBO_Pin */
  GPIO_InitStruct.Pin = LBO_Pin;
 8002a06:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002a0a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a10:	2301      	movs	r3, #1
 8002a12:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LBO_GPIO_Port, &GPIO_InitStruct);
 8002a14:	f107 0314 	add.w	r3, r7, #20
 8002a18:	4619      	mov	r1, r3
 8002a1a:	4815      	ldr	r0, [pc, #84]	; (8002a70 <MX_GPIO_Init+0x1d4>)
 8002a1c:	f003 fe26 	bl	800666c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 15, 0);
 8002a20:	2200      	movs	r2, #0
 8002a22:	210f      	movs	r1, #15
 8002a24:	2007      	movs	r0, #7
 8002a26:	f002 fdfe 	bl	8005626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002a2a:	2007      	movs	r0, #7
 8002a2c:	f002 fe17 	bl	800565e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8002a30:	2200      	movs	r2, #0
 8002a32:	210f      	movs	r1, #15
 8002a34:	200a      	movs	r0, #10
 8002a36:	f002 fdf6 	bl	8005626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8002a3a:	200a      	movs	r0, #10
 8002a3c:	f002 fe0f 	bl	800565e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8002a40:	2200      	movs	r2, #0
 8002a42:	2101      	movs	r1, #1
 8002a44:	2017      	movs	r0, #23
 8002a46:	f002 fdee 	bl	8005626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002a4a:	2017      	movs	r0, #23
 8002a4c:	f002 fe07 	bl	800565e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8002a50:	2200      	movs	r2, #0
 8002a52:	2101      	movs	r1, #1
 8002a54:	2028      	movs	r0, #40	; 0x28
 8002a56:	f002 fde6 	bl	8005626 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002a5a:	2028      	movs	r0, #40	; 0x28
 8002a5c:	f002 fdff 	bl	800565e <HAL_NVIC_EnableIRQ>

}
 8002a60:	bf00      	nop
 8002a62:	3728      	adds	r7, #40	; 0x28
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	40023800 	.word	0x40023800
 8002a6c:	40020800 	.word	0x40020800
 8002a70:	40020000 	.word	0x40020000
 8002a74:	40020400 	.word	0x40020400
 8002a78:	10110000 	.word	0x10110000

08002a7c <delay_us>:

/* USER CODE BEGIN 4 */

void delay_us (uint16_t us){
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	4603      	mov	r3, r0
 8002a84:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim7,0);  // set the counter value a 0
 8002a86:	4b08      	ldr	r3, [pc, #32]	; (8002aa8 <delay_us+0x2c>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER(&htim7) < us);  // wait for the counter to reach the us input in the parameter
 8002a8e:	bf00      	nop
 8002a90:	4b05      	ldr	r3, [pc, #20]	; (8002aa8 <delay_us+0x2c>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002a96:	88fb      	ldrh	r3, [r7, #6]
 8002a98:	429a      	cmp	r2, r3
 8002a9a:	d3f9      	bcc.n	8002a90 <delay_us+0x14>
}
 8002a9c:	bf00      	nop
 8002a9e:	370c      	adds	r7, #12
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	20000a6c 	.word	0x20000a6c

08002aac <HAL_GPIO_EXTI_Callback>:


/* Callback external interrupts */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b082      	sub	sp, #8
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	80fb      	strh	r3, [r7, #6]

	switch(GPIO_Pin){
 8002ab6:	88fb      	ldrh	r3, [r7, #6]
 8002ab8:	2b80      	cmp	r3, #128	; 0x80
 8002aba:	d060      	beq.n	8002b7e <HAL_GPIO_EXTI_Callback+0xd2>
 8002abc:	2b80      	cmp	r3, #128	; 0x80
 8002abe:	dc06      	bgt.n	8002ace <HAL_GPIO_EXTI_Callback+0x22>
 8002ac0:	2b10      	cmp	r3, #16
 8002ac2:	d015      	beq.n	8002af0 <HAL_GPIO_EXTI_Callback+0x44>
 8002ac4:	2b40      	cmp	r3, #64	; 0x40
 8002ac6:	d02e      	beq.n	8002b26 <HAL_GPIO_EXTI_Callback+0x7a>
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d01d      	beq.n	8002b08 <HAL_GPIO_EXTI_Callback+0x5c>
		case LBO_Pin:
			LED_RGB_status(15,0,0);
			break;

	}
}
 8002acc:	e071      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002ace:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ad2:	d033      	beq.n	8002b3c <HAL_GPIO_EXTI_Callback+0x90>
 8002ad4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ad8:	dc03      	bgt.n	8002ae2 <HAL_GPIO_EXTI_Callback+0x36>
 8002ada:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ade:	d059      	beq.n	8002b94 <HAL_GPIO_EXTI_Callback+0xe8>
}
 8002ae0:	e067      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
	switch(GPIO_Pin){
 8002ae2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ae6:	d034      	beq.n	8002b52 <HAL_GPIO_EXTI_Callback+0xa6>
 8002ae8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002aec:	d03c      	beq.n	8002b68 <HAL_GPIO_EXTI_Callback+0xbc>
}
 8002aee:	e060      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_SENT = 1;
 8002af0:	4b32      	ldr	r3, [pc, #200]	; (8002bbc <HAL_GPIO_EXTI_Callback+0x110>)
 8002af2:	2201      	movs	r2, #1
 8002af4:	701a      	strb	r2, [r3, #0]
			packets_sent++;
 8002af6:	4b32      	ldr	r3, [pc, #200]	; (8002bc0 <HAL_GPIO_EXTI_Callback+0x114>)
 8002af8:	881b      	ldrh	r3, [r3, #0]
 8002afa:	3301      	adds	r3, #1
 8002afc:	b29a      	uxth	r2, r3
 8002afe:	4b30      	ldr	r3, [pc, #192]	; (8002bc0 <HAL_GPIO_EXTI_Callback+0x114>)
 8002b00:	801a      	strh	r2, [r3, #0]
			ADF_clear_Tx_flag();
 8002b02:	f7fe fb68 	bl	80011d6 <ADF_clear_Tx_flag>
			break;
 8002b06:	e054      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			INT_PACKET_RECEIVED = 1;
 8002b08:	4b2e      	ldr	r3, [pc, #184]	; (8002bc4 <HAL_GPIO_EXTI_Callback+0x118>)
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	701a      	strb	r2, [r3, #0]
			packets_received++;
 8002b0e:	4b2e      	ldr	r3, [pc, #184]	; (8002bc8 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b10:	881b      	ldrh	r3, [r3, #0]
 8002b12:	3301      	adds	r3, #1
 8002b14:	b29a      	uxth	r2, r3
 8002b16:	4b2c      	ldr	r3, [pc, #176]	; (8002bc8 <HAL_GPIO_EXTI_Callback+0x11c>)
 8002b18:	801a      	strh	r2, [r3, #0]
			delay_us(10);//6
 8002b1a:	200a      	movs	r0, #10
 8002b1c:	f7ff ffae 	bl	8002a7c <delay_us>
			ADF_clear_Rx_flag();
 8002b20:	f7fe fb50 	bl	80011c4 <ADF_clear_Rx_flag>
			break;
 8002b24:	e045      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			if(TALK_state){
 8002b26:	4b29      	ldr	r3, [pc, #164]	; (8002bcc <HAL_GPIO_EXTI_Callback+0x120>)
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d038      	beq.n	8002ba0 <HAL_GPIO_EXTI_Callback+0xf4>
				TALK_state = 0;
 8002b2e:	4b27      	ldr	r3, [pc, #156]	; (8002bcc <HAL_GPIO_EXTI_Callback+0x120>)
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b34:	4826      	ldr	r0, [pc, #152]	; (8002bd0 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b36:	f009 fce0 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			break;
 8002b3a:	e031      	b.n	8002ba0 <HAL_GPIO_EXTI_Callback+0xf4>
			if(UP_state){
 8002b3c:	4b25      	ldr	r3, [pc, #148]	; (8002bd4 <HAL_GPIO_EXTI_Callback+0x128>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d02f      	beq.n	8002ba4 <HAL_GPIO_EXTI_Callback+0xf8>
				UP_state = 0;
 8002b44:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <HAL_GPIO_EXTI_Callback+0x128>)
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b4a:	4821      	ldr	r0, [pc, #132]	; (8002bd0 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b4c:	f009 fcd5 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			break;
 8002b50:	e028      	b.n	8002ba4 <HAL_GPIO_EXTI_Callback+0xf8>
			if(LEFT_state){
 8002b52:	4b21      	ldr	r3, [pc, #132]	; (8002bd8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	d026      	beq.n	8002ba8 <HAL_GPIO_EXTI_Callback+0xfc>
				LEFT_state = 0;
 8002b5a:	4b1f      	ldr	r3, [pc, #124]	; (8002bd8 <HAL_GPIO_EXTI_Callback+0x12c>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b60:	481b      	ldr	r0, [pc, #108]	; (8002bd0 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b62:	f009 fcca 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			break;
 8002b66:	e01f      	b.n	8002ba8 <HAL_GPIO_EXTI_Callback+0xfc>
			if(DOWN_state){
 8002b68:	4b1c      	ldr	r3, [pc, #112]	; (8002bdc <HAL_GPIO_EXTI_Callback+0x130>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d01d      	beq.n	8002bac <HAL_GPIO_EXTI_Callback+0x100>
				DOWN_state = 0;
 8002b70:	4b1a      	ldr	r3, [pc, #104]	; (8002bdc <HAL_GPIO_EXTI_Callback+0x130>)
 8002b72:	2200      	movs	r2, #0
 8002b74:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b76:	4816      	ldr	r0, [pc, #88]	; (8002bd0 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b78:	f009 fcbf 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			break;
 8002b7c:	e016      	b.n	8002bac <HAL_GPIO_EXTI_Callback+0x100>
			if(POWER_state){
 8002b7e:	4b18      	ldr	r3, [pc, #96]	; (8002be0 <HAL_GPIO_EXTI_Callback+0x134>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d014      	beq.n	8002bb0 <HAL_GPIO_EXTI_Callback+0x104>
				POWER_state = 0;
 8002b86:	4b16      	ldr	r3, [pc, #88]	; (8002be0 <HAL_GPIO_EXTI_Callback+0x134>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	601a      	str	r2, [r3, #0]
				HAL_TIM_Base_Start_IT(&htim11);
 8002b8c:	4810      	ldr	r0, [pc, #64]	; (8002bd0 <HAL_GPIO_EXTI_Callback+0x124>)
 8002b8e:	f009 fcb4 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			break;
 8002b92:	e00d      	b.n	8002bb0 <HAL_GPIO_EXTI_Callback+0x104>
			LED_RGB_status(15,0,0);
 8002b94:	2200      	movs	r2, #0
 8002b96:	2100      	movs	r1, #0
 8002b98:	200f      	movs	r0, #15
 8002b9a:	f000 facf 	bl	800313c <LED_RGB_status>
			break;
 8002b9e:	e008      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002ba0:	bf00      	nop
 8002ba2:	e006      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002ba4:	bf00      	nop
 8002ba6:	e004      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002ba8:	bf00      	nop
 8002baa:	e002      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bac:	bf00      	nop
 8002bae:	e000      	b.n	8002bb2 <HAL_GPIO_EXTI_Callback+0x106>
			break;
 8002bb0:	bf00      	nop
}
 8002bb2:	bf00      	nop
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	20000270 	.word	0x20000270
 8002bc0:	20000276 	.word	0x20000276
 8002bc4:	2000026f 	.word	0x2000026f
 8002bc8:	20000272 	.word	0x20000272
 8002bcc:	20000050 	.word	0x20000050
 8002bd0:	2000086c 	.word	0x2000086c
 8002bd4:	20000054 	.word	0x20000054
 8002bd8:	2000005c 	.word	0x2000005c
 8002bdc:	20000058 	.word	0x20000058
 8002be0:	2000004c 	.word	0x2000004c

08002be4 <HAL_TIM_PeriodElapsedCallback>:


/* Callback timers */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8002be4:	b580      	push	{r7, lr}
 8002be6:	b082      	sub	sp, #8
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
	// Play audio samples on DAC
	if (htim->Instance == TIM2){
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bf4:	d101      	bne.n	8002bfa <HAL_TIM_PeriodElapsedCallback+0x16>
		playAudio();
 8002bf6:	f000 fd0d 	bl	8003614 <playAudio>
	}

	// Timer for external interrupts (buttons)
	if (htim->Instance == TIM11){
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a9e      	ldr	r2, [pc, #632]	; (8002e78 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	f040 80d1 	bne.w	8002da8 <HAL_TIM_PeriodElapsedCallback+0x1c4>
		// Power button pressed
		if (HAL_GPIO_ReadPin(BTN_PWR_GPIO_Port, BTN_PWR_Pin)){
 8002c06:	2180      	movs	r1, #128	; 0x80
 8002c08:	489c      	ldr	r0, [pc, #624]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c0a:	f003 fec9 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d030      	beq.n	8002c76 <HAL_TIM_PeriodElapsedCallback+0x92>
			POWER_state = 1;
 8002c14:	4b9a      	ldr	r3, [pc, #616]	; (8002e80 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002c16:	2201      	movs	r2, #1
 8002c18:	601a      	str	r2, [r3, #0]

			ADF_sleep();
 8002c1a:	f7fe f933 	bl	8000e84 <ADF_sleep>

			OLED_shutdown();
 8002c1e:	f7fe fc82 	bl	8001526 <OLED_shutdown>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET);
 8002c22:	2200      	movs	r2, #0
 8002c24:	2101      	movs	r1, #1
 8002c26:	4895      	ldr	r0, [pc, #596]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c28:	f003 fed2 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	2102      	movs	r1, #2
 8002c30:	4892      	ldr	r0, [pc, #584]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c32:	f003 fecd 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim2);
 8002c36:	4893      	ldr	r0, [pc, #588]	; (8002e84 <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 8002c38:	f009 fc83 	bl	800c542 <HAL_TIM_Base_Stop_IT>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8002c3c:	2100      	movs	r1, #0
 8002c3e:	4892      	ldr	r0, [pc, #584]	; (8002e88 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 8002c40:	f003 fbf8 	bl	8006434 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002c44:	4891      	ldr	r0, [pc, #580]	; (8002e8c <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002c46:	f009 fc7c 	bl	800c542 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Stop_IT(&htim3);
 8002c4a:	4891      	ldr	r0, [pc, #580]	; (8002e90 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002c4c:	f009 fc79 	bl	800c542 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8002c50:	2100      	movs	r1, #0
 8002c52:	4890      	ldr	r0, [pc, #576]	; (8002e94 <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002c54:	f009 fd14 	bl	800c680 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 8002c58:	488f      	ldr	r0, [pc, #572]	; (8002e98 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002c5a:	f002 f841 	bl	8004ce0 <HAL_ADC_Stop_IT>

			HAL_Delay(250);
 8002c5e:	20fa      	movs	r0, #250	; 0xfa
 8002c60:	f001 ff08 	bl	8004a74 <HAL_Delay>

			HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8002c64:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002c68:	f007 f96c 	bl	8009f44 <HAL_PWR_EnableWakeUpPin>
			HAL_PWR_EnterSTANDBYMode();
 8002c6c:	f007 f990 	bl	8009f90 <HAL_PWR_EnterSTANDBYMode>

			HAL_TIM_Base_Stop_IT(&htim11);
 8002c70:	488a      	ldr	r0, [pc, #552]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002c72:	f009 fc66 	bl	800c542 <HAL_TIM_Base_Stop_IT>

		}

		// Talk button pressed
		if (HAL_GPIO_ReadPin(BTN_TALK_GPIO_Port, BTN_TALK_Pin)){
 8002c76:	2140      	movs	r1, #64	; 0x40
 8002c78:	4880      	ldr	r0, [pc, #512]	; (8002e7c <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002c7a:	f003 fe91 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d019      	beq.n	8002cb8 <HAL_TIM_PeriodElapsedCallback+0xd4>
			// Change mode
			if (settings_mode == 'R'){
 8002c84:	4b86      	ldr	r3, [pc, #536]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	2b52      	cmp	r3, #82	; 0x52
 8002c8a:	d103      	bne.n	8002c94 <HAL_TIM_PeriodElapsedCallback+0xb0>
				settings_mode = 'T';
 8002c8c:	4b84      	ldr	r3, [pc, #528]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002c8e:	2254      	movs	r2, #84	; 0x54
 8002c90:	701a      	strb	r2, [r3, #0]
 8002c92:	e006      	b.n	8002ca2 <HAL_TIM_PeriodElapsedCallback+0xbe>
			}
			else if (settings_mode == 'T'){
 8002c94:	4b82      	ldr	r3, [pc, #520]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	2b54      	cmp	r3, #84	; 0x54
 8002c9a:	d102      	bne.n	8002ca2 <HAL_TIM_PeriodElapsedCallback+0xbe>
				settings_mode = 'R';
 8002c9c:	4b80      	ldr	r3, [pc, #512]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002c9e:	2252      	movs	r2, #82	; 0x52
 8002ca0:	701a      	strb	r2, [r3, #0]
			}

			TALK_state = 1;
 8002ca2:	4b80      	ldr	r3, [pc, #512]	; (8002ea4 <HAL_TIM_PeriodElapsedCallback+0x2c0>)
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002ca8:	487c      	ldr	r0, [pc, #496]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002caa:	f009 fc4a 	bl	800c542 <HAL_TIM_Base_Stop_IT>

			// Initialize correct timers, components, interrupts for selected mode
			HAL_Delay(1);//added later, not sure if needed
 8002cae:	2001      	movs	r0, #1
 8002cb0:	f001 fee0 	bl	8004a74 <HAL_Delay>
			setup();
 8002cb4:	f000 f9b0 	bl	8003018 <setup>

		}

		// Up button pressed
		if (HAL_GPIO_ReadPin(BTN_UP_GPIO_Port, BTN_UP_Pin)){
 8002cb8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002cbc:	487a      	ldr	r0, [pc, #488]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002cbe:	f003 fe6f 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d028      	beq.n	8002d1a <HAL_TIM_PeriodElapsedCallback+0x136>
			//Set High Gain Mode
			if(settings_mode == 'R'){
 8002cc8:	4b75      	ldr	r3, [pc, #468]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002cca:	781b      	ldrb	r3, [r3, #0]
 8002ccc:	2b52      	cmp	r3, #82	; 0x52
 8002cce:	d11e      	bne.n	8002d0e <HAL_TIM_PeriodElapsedCallback+0x12a>
				if (HGM){
 8002cd0:	4b76      	ldr	r3, [pc, #472]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00d      	beq.n	8002cf4 <HAL_TIM_PeriodElapsedCallback+0x110>
					LED_RGB_status(15, 0, 20);
 8002cd8:	2214      	movs	r2, #20
 8002cda:	2100      	movs	r1, #0
 8002cdc:	200f      	movs	r0, #15
 8002cde:	f000 fa2d 	bl	800313c <LED_RGB_status>
					HGM =0;
 8002ce2:	4b72      	ldr	r3, [pc, #456]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_SET);
 8002ce8:	2201      	movs	r2, #1
 8002cea:	2102      	movs	r1, #2
 8002cec:	4870      	ldr	r0, [pc, #448]	; (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002cee:	f003 fe6f 	bl	80069d0 <HAL_GPIO_WritePin>
 8002cf2:	e00c      	b.n	8002d0e <HAL_TIM_PeriodElapsedCallback+0x12a>
				}
				else{
					LED_RGB_status(0, 0, 10);
 8002cf4:	220a      	movs	r2, #10
 8002cf6:	2100      	movs	r1, #0
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	f000 fa1f 	bl	800313c <LED_RGB_status>
					HGM =1;
 8002cfe:	4b6b      	ldr	r3, [pc, #428]	; (8002eac <HAL_TIM_PeriodElapsedCallback+0x2c8>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	701a      	strb	r2, [r3, #0]
					HAL_GPIO_WritePin(PA_LNA_HGM_GPIO_Port, PA_LNA_HGM_Pin, GPIO_PIN_RESET);
 8002d04:	2200      	movs	r2, #0
 8002d06:	2102      	movs	r1, #2
 8002d08:	4869      	ldr	r0, [pc, #420]	; (8002eb0 <HAL_TIM_PeriodElapsedCallback+0x2cc>)
 8002d0a:	f003 fe61 	bl	80069d0 <HAL_GPIO_WritePin>
				}
			}

			//ADD FUNCTIONALITY (function up capped)

			UP_state = 1;
 8002d0e:	4b69      	ldr	r3, [pc, #420]	; (8002eb4 <HAL_TIM_PeriodElapsedCallback+0x2d0>)
 8002d10:	2201      	movs	r2, #1
 8002d12:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002d14:	4861      	ldr	r0, [pc, #388]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d16:	f009 fc14 	bl	800c542 <HAL_TIM_Base_Stop_IT>
		}

		// Down button pressed
		if (HAL_GPIO_ReadPin(BTN_DOWN_GPIO_Port, BTN_DOWN_Pin)){
 8002d1a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d1e:	4862      	ldr	r0, [pc, #392]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002d20:	f003 fe3e 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d022      	beq.n	8002d70 <HAL_TIM_PeriodElapsedCallback+0x18c>

			//ADD FUNCTIONALITY (function down capped)
			if(setting_debugscreen==0){
 8002d2a:	4b63      	ldr	r3, [pc, #396]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d2c:	781b      	ldrb	r3, [r3, #0]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d10c      	bne.n	8002d4c <HAL_TIM_PeriodElapsedCallback+0x168>
				setting_debugscreen=1;
 8002d32:	4b61      	ldr	r3, [pc, #388]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d34:	2201      	movs	r2, #1
 8002d36:	701a      	strb	r2, [r3, #0]
				OLED_clear_screen();
 8002d38:	f7fe fbe8 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002d3c:	4b58      	ldr	r3, [pc, #352]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	4618      	mov	r0, r3
 8002d42:	f7fe fcb1 	bl	80016a8 <OLED_print_status>
				OLED_update();
 8002d46:	f7fe fbe8 	bl	800151a <OLED_update>
 8002d4a:	e00b      	b.n	8002d64 <HAL_TIM_PeriodElapsedCallback+0x180>
			}
			else{
				setting_debugscreen=0;
 8002d4c:	4b5a      	ldr	r3, [pc, #360]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	701a      	strb	r2, [r3, #0]
				OLED_clear_screen();
 8002d52:	f7fe fbdb 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002d56:	4b52      	ldr	r3, [pc, #328]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002d58:	781b      	ldrb	r3, [r3, #0]
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	f7fe fca4 	bl	80016a8 <OLED_print_status>
				OLED_update();
 8002d60:	f7fe fbdb 	bl	800151a <OLED_update>
			}

			DOWN_state = 1;
 8002d64:	4b55      	ldr	r3, [pc, #340]	; (8002ebc <HAL_TIM_PeriodElapsedCallback+0x2d8>)
 8002d66:	2201      	movs	r2, #1
 8002d68:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002d6a:	484c      	ldr	r0, [pc, #304]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d6c:	f009 fbe9 	bl	800c542 <HAL_TIM_Base_Stop_IT>
		}

		// Left button pressed
		if (HAL_GPIO_ReadPin(BTN_LEFT_GPIO_Port, BTN_LEFT_Pin)){
 8002d70:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002d74:	484c      	ldr	r0, [pc, #304]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002d76:	f003 fe13 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d005      	beq.n	8002d8c <HAL_TIM_PeriodElapsedCallback+0x1a8>

			//ADD FUNCTIONALITY (menu left cyclic)

			LEFT_state = 1;
 8002d80:	4b4f      	ldr	r3, [pc, #316]	; (8002ec0 <HAL_TIM_PeriodElapsedCallback+0x2dc>)
 8002d82:	2201      	movs	r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002d86:	4845      	ldr	r0, [pc, #276]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002d88:	f009 fbdb 	bl	800c542 <HAL_TIM_Base_Stop_IT>
		}

		// Right button pressed
		if (HAL_GPIO_ReadPin(BTN_RIGHT_GPIO_Port, BTN_RIGHT_Pin)){
 8002d8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002d90:	4845      	ldr	r0, [pc, #276]	; (8002ea8 <HAL_TIM_PeriodElapsedCallback+0x2c4>)
 8002d92:	f003 fe05 	bl	80069a0 <HAL_GPIO_ReadPin>
 8002d96:	4603      	mov	r3, r0
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d005      	beq.n	8002da8 <HAL_TIM_PeriodElapsedCallback+0x1c4>

			//ADD FUNCTIONALITY (menu right cyclic)

			RIGHT_state = 1;
 8002d9c:	4b49      	ldr	r3, [pc, #292]	; (8002ec4 <HAL_TIM_PeriodElapsedCallback+0x2e0>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	601a      	str	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim11);
 8002da2:	483e      	ldr	r0, [pc, #248]	; (8002e9c <HAL_TIM_PeriodElapsedCallback+0x2b8>)
 8002da4:	f009 fbcd 	bl	800c542 <HAL_TIM_Base_Stop_IT>


	}

	// Audio has vibrato :( [comment out TIM9 'T']
	if(setting_debugscreen){
 8002da8:	4b43      	ldr	r3, [pc, #268]	; (8002eb8 <HAL_TIM_PeriodElapsedCallback+0x2d4>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d05f      	beq.n	8002e70 <HAL_TIM_PeriodElapsedCallback+0x28c>
		if(htim->Instance == TIM9){
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a44      	ldr	r2, [pc, #272]	; (8002ec8 <HAL_TIM_PeriodElapsedCallback+0x2e4>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d15a      	bne.n	8002e70 <HAL_TIM_PeriodElapsedCallback+0x28c>
			if(settings_mode == 'R'){
 8002dba:	4b39      	ldr	r3, [pc, #228]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002dbc:	781b      	ldrb	r3, [r3, #0]
 8002dbe:	2b52      	cmp	r3, #82	; 0x52
 8002dc0:	d129      	bne.n	8002e16 <HAL_TIM_PeriodElapsedCallback+0x232>
				OLED_clear_screen();
 8002dc2:	f7fe fba3 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002dc6:	4b36      	ldr	r3, [pc, #216]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7fe fc6c 	bl	80016a8 <OLED_print_status>
				OLED_print_variable("Packets T:  ", packets_sent, 5, 20);
 8002dd0:	4b3e      	ldr	r3, [pc, #248]	; (8002ecc <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002dd2:	881b      	ldrh	r3, [r3, #0]
 8002dd4:	4619      	mov	r1, r3
 8002dd6:	2314      	movs	r3, #20
 8002dd8:	2205      	movs	r2, #5
 8002dda:	483d      	ldr	r0, [pc, #244]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002ddc:	f7fe fbca 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packets R:  ", packets_received, 5, 30);
 8002de0:	4b3c      	ldr	r3, [pc, #240]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002de2:	881b      	ldrh	r3, [r3, #0]
 8002de4:	4619      	mov	r1, r3
 8002de6:	231e      	movs	r3, #30
 8002de8:	2205      	movs	r2, #5
 8002dea:	483b      	ldr	r0, [pc, #236]	; (8002ed8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002dec:	f7fe fbc2 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packet/s R: ", packets_received-packets_received_prev, 5, 40);
 8002df0:	4b38      	ldr	r3, [pc, #224]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	461a      	mov	r2, r3
 8002df6:	4b39      	ldr	r3, [pc, #228]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002df8:	881b      	ldrh	r3, [r3, #0]
 8002dfa:	1ad3      	subs	r3, r2, r3
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	2328      	movs	r3, #40	; 0x28
 8002e00:	2205      	movs	r2, #5
 8002e02:	4837      	ldr	r0, [pc, #220]	; (8002ee0 <HAL_TIM_PeriodElapsedCallback+0x2fc>)
 8002e04:	f7fe fbb6 	bl	8001574 <OLED_print_variable>
				OLED_update();
 8002e08:	f7fe fb87 	bl	800151a <OLED_update>
				packets_received_prev = packets_received;
 8002e0c:	4b31      	ldr	r3, [pc, #196]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e0e:	881a      	ldrh	r2, [r3, #0]
 8002e10:	4b32      	ldr	r3, [pc, #200]	; (8002edc <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8002e12:	801a      	strh	r2, [r3, #0]
				packets_sent_prev = packets_sent;
			}
		}
	}

}
 8002e14:	e02c      	b.n	8002e70 <HAL_TIM_PeriodElapsedCallback+0x28c>
			else if(settings_mode == 'T'){
 8002e16:	4b22      	ldr	r3, [pc, #136]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e18:	781b      	ldrb	r3, [r3, #0]
 8002e1a:	2b54      	cmp	r3, #84	; 0x54
 8002e1c:	d128      	bne.n	8002e70 <HAL_TIM_PeriodElapsedCallback+0x28c>
				OLED_clear_screen();
 8002e1e:	f7fe fb75 	bl	800150c <OLED_clear_screen>
				OLED_print_status(settings_mode);
 8002e22:	4b1f      	ldr	r3, [pc, #124]	; (8002ea0 <HAL_TIM_PeriodElapsedCallback+0x2bc>)
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fc3e 	bl	80016a8 <OLED_print_status>
				OLED_print_variable("Packets T:  ", packets_sent, 5, 20);
 8002e2c:	4b27      	ldr	r3, [pc, #156]	; (8002ecc <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	4619      	mov	r1, r3
 8002e32:	2314      	movs	r3, #20
 8002e34:	2205      	movs	r2, #5
 8002e36:	4826      	ldr	r0, [pc, #152]	; (8002ed0 <HAL_TIM_PeriodElapsedCallback+0x2ec>)
 8002e38:	f7fe fb9c 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packets R:  ", packets_received, 5, 30);
 8002e3c:	4b25      	ldr	r3, [pc, #148]	; (8002ed4 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8002e3e:	881b      	ldrh	r3, [r3, #0]
 8002e40:	4619      	mov	r1, r3
 8002e42:	231e      	movs	r3, #30
 8002e44:	2205      	movs	r2, #5
 8002e46:	4824      	ldr	r0, [pc, #144]	; (8002ed8 <HAL_TIM_PeriodElapsedCallback+0x2f4>)
 8002e48:	f7fe fb94 	bl	8001574 <OLED_print_variable>
				OLED_print_variable("Packet/s T: ", packets_sent-packets_sent_prev, 5, 40);
 8002e4c:	4b1f      	ldr	r3, [pc, #124]	; (8002ecc <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e4e:	881b      	ldrh	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	4b24      	ldr	r3, [pc, #144]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002e54:	881b      	ldrh	r3, [r3, #0]
 8002e56:	1ad3      	subs	r3, r2, r3
 8002e58:	4619      	mov	r1, r3
 8002e5a:	2328      	movs	r3, #40	; 0x28
 8002e5c:	2205      	movs	r2, #5
 8002e5e:	4822      	ldr	r0, [pc, #136]	; (8002ee8 <HAL_TIM_PeriodElapsedCallback+0x304>)
 8002e60:	f7fe fb88 	bl	8001574 <OLED_print_variable>
				OLED_update();
 8002e64:	f7fe fb59 	bl	800151a <OLED_update>
				packets_sent_prev = packets_sent;
 8002e68:	4b18      	ldr	r3, [pc, #96]	; (8002ecc <HAL_TIM_PeriodElapsedCallback+0x2e8>)
 8002e6a:	881a      	ldrh	r2, [r3, #0]
 8002e6c:	4b1d      	ldr	r3, [pc, #116]	; (8002ee4 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8002e6e:	801a      	strh	r2, [r3, #0]
}
 8002e70:	bf00      	nop
 8002e72:	3708      	adds	r7, #8
 8002e74:	46bd      	mov	sp, r7
 8002e76:	bd80      	pop	{r7, pc}
 8002e78:	40014800 	.word	0x40014800
 8002e7c:	40020800 	.word	0x40020800
 8002e80:	2000004c 	.word	0x2000004c
 8002e84:	20000a24 	.word	0x20000a24
 8002e88:	200008ac 	.word	0x200008ac
 8002e8c:	20000914 	.word	0x20000914
 8002e90:	200007a0 	.word	0x200007a0
 8002e94:	20000760 	.word	0x20000760
 8002e98:	20000820 	.word	0x20000820
 8002e9c:	2000086c 	.word	0x2000086c
 8002ea0:	20000038 	.word	0x20000038
 8002ea4:	20000050 	.word	0x20000050
 8002ea8:	40020400 	.word	0x40020400
 8002eac:	2000026c 	.word	0x2000026c
 8002eb0:	40020000 	.word	0x40020000
 8002eb4:	20000054 	.word	0x20000054
 8002eb8:	2000026d 	.word	0x2000026d
 8002ebc:	20000058 	.word	0x20000058
 8002ec0:	2000005c 	.word	0x2000005c
 8002ec4:	20000060 	.word	0x20000060
 8002ec8:	40014000 	.word	0x40014000
 8002ecc:	20000276 	.word	0x20000276
 8002ed0:	08012b98 	.word	0x08012b98
 8002ed4:	20000272 	.word	0x20000272
 8002ed8:	08012ba8 	.word	0x08012ba8
 8002edc:	20000274 	.word	0x20000274
 8002ee0:	08012bb8 	.word	0x08012bb8
 8002ee4:	20000278 	.word	0x20000278
 8002ee8:	08012bc8 	.word	0x08012bc8

08002eec <HAL_ADC_ConvCpltCallback>:


/* Callback ADC conversion */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8002eec:	b580      	push	{r7, lr}
 8002eee:	b082      	sub	sp, #8
 8002ef0:	af00      	add	r7, sp, #0
 8002ef2:	6078      	str	r0, [r7, #4]
	adc_value = HAL_ADC_GetValue(&hadc1);
	circular_buf_put_overwrite(audio_buffer_handle_t, adc_value);
	*/

	// ADC running at 16 kHz (TIM5: (2625-1)), with sample averaging to 8 kHz to improve SNR
	if(adc_counter%2){
 8002ef4:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f003 0301 	and.w	r3, r3, #1
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d00c      	beq.n	8002f1a <HAL_ADC_ConvCpltCallback+0x2e>
		adc_value = HAL_ADC_GetValue(&hadc1);
 8002f00:	481a      	ldr	r0, [pc, #104]	; (8002f6c <HAL_ADC_ConvCpltCallback+0x80>)
 8002f02:	f002 f86b 	bl	8004fdc <HAL_ADC_GetValue>
 8002f06:	4603      	mov	r3, r0
 8002f08:	b2da      	uxtb	r2, r3
 8002f0a:	4b19      	ldr	r3, [pc, #100]	; (8002f70 <HAL_ADC_ConvCpltCallback+0x84>)
 8002f0c:	701a      	strb	r2, [r3, #0]
		adc_counter++;
 8002f0e:	4b16      	ldr	r3, [pc, #88]	; (8002f68 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	4a14      	ldr	r2, [pc, #80]	; (8002f68 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f16:	6013      	str	r3, [r2, #0]
		adc_value_downsampled /= 2;
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
		adc_counter++;
	}

}
 8002f18:	e022      	b.n	8002f60 <HAL_ADC_ConvCpltCallback+0x74>
		adc_value_downsampled = HAL_ADC_GetValue(&hadc1);
 8002f1a:	4814      	ldr	r0, [pc, #80]	; (8002f6c <HAL_ADC_ConvCpltCallback+0x80>)
 8002f1c:	f002 f85e 	bl	8004fdc <HAL_ADC_GetValue>
 8002f20:	4603      	mov	r3, r0
 8002f22:	b29a      	uxth	r2, r3
 8002f24:	4b13      	ldr	r3, [pc, #76]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f26:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled += adc_value;
 8002f28:	4b11      	ldr	r3, [pc, #68]	; (8002f70 <HAL_ADC_ConvCpltCallback+0x84>)
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	b29a      	uxth	r2, r3
 8002f2e:	4b11      	ldr	r3, [pc, #68]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f30:	881b      	ldrh	r3, [r3, #0]
 8002f32:	4413      	add	r3, r2
 8002f34:	b29a      	uxth	r2, r3
 8002f36:	4b0f      	ldr	r3, [pc, #60]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f38:	801a      	strh	r2, [r3, #0]
		adc_value_downsampled /= 2;
 8002f3a:	4b0e      	ldr	r3, [pc, #56]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f3c:	881b      	ldrh	r3, [r3, #0]
 8002f3e:	085b      	lsrs	r3, r3, #1
 8002f40:	b29a      	uxth	r2, r3
 8002f42:	4b0c      	ldr	r3, [pc, #48]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f44:	801a      	strh	r2, [r3, #0]
		circular_buf_put_overwrite(audio_buffer_handle_t, adc_value_downsampled);
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <HAL_ADC_ConvCpltCallback+0x8c>)
 8002f48:	681a      	ldr	r2, [r3, #0]
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <HAL_ADC_ConvCpltCallback+0x88>)
 8002f4c:	881b      	ldrh	r3, [r3, #0]
 8002f4e:	4619      	mov	r1, r3
 8002f50:	4610      	mov	r0, r2
 8002f52:	f7fe fa49 	bl	80013e8 <circular_buf_put_overwrite>
		adc_counter++;
 8002f56:	4b04      	ldr	r3, [pc, #16]	; (8002f68 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	3301      	adds	r3, #1
 8002f5c:	4a02      	ldr	r2, [pc, #8]	; (8002f68 <HAL_ADC_ConvCpltCallback+0x7c>)
 8002f5e:	6013      	str	r3, [r2, #0]
}
 8002f60:	bf00      	nop
 8002f62:	3708      	adds	r7, #8
 8002f64:	46bd      	mov	sp, r7
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	20000280 	.word	0x20000280
 8002f6c:	20000820 	.word	0x20000820
 8002f70:	2000027a 	.word	0x2000027a
 8002f74:	2000027c 	.word	0x2000027c
 8002f78:	20000758 	.word	0x20000758

08002f7c <startup>:


void startup(void){
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b082      	sub	sp, #8
 8002f80:	af00      	add	r7, sp, #0
	// Clear PWR wake up Flag
	HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8002f82:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002f86:	f006 ffef 	bl	8009f68 <HAL_PWR_DisableWakeUpPin>
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8002f8a:	4b1f      	ldr	r3, [pc, #124]	; (8003008 <startup+0x8c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1e      	ldr	r2, [pc, #120]	; (8003008 <startup+0x8c>)
 8002f90:	f043 0304 	orr.w	r3, r3, #4
 8002f94:	6013      	str	r3, [r2, #0]
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8002f96:	4b1c      	ldr	r3, [pc, #112]	; (8003008 <startup+0x8c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a1b      	ldr	r2, [pc, #108]	; (8003008 <startup+0x8c>)
 8002f9c:	f043 0308 	orr.w	r3, r3, #8
 8002fa0:	6013      	str	r3, [r2, #0]

	OLED_init();
 8002fa2:	f7fe faad 	bl	8001500 <OLED_init>
	OLED_print_credits();
 8002fa6:	f7fe fb25 	bl	80015f4 <OLED_print_credits>
	OLED_print_status(settings_mode);
 8002faa:	4b18      	ldr	r3, [pc, #96]	; (800300c <startup+0x90>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fe fb7a 	bl	80016a8 <OLED_print_status>
	OLED_update();
 8002fb4:	f7fe fab1 	bl	800151a <OLED_update>
	// Setup registers for transceiver
	ADF_Init(settings_frequency);
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <startup+0x94>)
 8002fba:	4618      	mov	r0, r3
 8002fbc:	f7fd fece 	bl	8000d5c <ADF_Init>


	HAL_Delay(1000);
 8002fc0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002fc4:	f001 fd56 	bl	8004a74 <HAL_Delay>
	//OLED_clear_screen();
	ssh1106_Fill(Black);
 8002fc8:	2000      	movs	r0, #0
 8002fca:	f000 fd65 	bl	8003a98 <ssh1106_Fill>
	ssh1106_UpdateScreen();
 8002fce:	f000 fd85 	bl	8003adc <ssh1106_UpdateScreen>

	ADF_set_turnaround_Tx_Rx();
 8002fd2:	f7fe f845 	bl	8001060 <ADF_set_turnaround_Tx_Rx>

	// Make audio buffer for 400 8-bit samples
	uint16_t buffer_size = 400;
 8002fd6:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8002fda:	80fb      	strh	r3, [r7, #6]
	uint16_t *buffer = malloc(buffer_size * sizeof(uint16_t));
 8002fdc:	88fb      	ldrh	r3, [r7, #6]
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f00e fc0b 	bl	80117fc <malloc>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	603b      	str	r3, [r7, #0]
	audio_buffer_handle_t = circular_buf_init(buffer, buffer_size);
 8002fea:	88fb      	ldrh	r3, [r7, #6]
 8002fec:	4619      	mov	r1, r3
 8002fee:	6838      	ldr	r0, [r7, #0]
 8002ff0:	f7fe f95e 	bl	80012b0 <circular_buf_init>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	4b07      	ldr	r3, [pc, #28]	; (8003014 <startup+0x98>)
 8002ff8:	601a      	str	r2, [r3, #0]

	// Setup for MCU
	setup();
 8002ffa:	f000 f80d 	bl	8003018 <setup>

}
 8002ffe:	bf00      	nop
 8003000:	3708      	adds	r7, #8
 8003002:	46bd      	mov	sp, r7
 8003004:	bd80      	pop	{r7, pc}
 8003006:	bf00      	nop
 8003008:	40007000 	.word	0x40007000
 800300c:	20000038 	.word	0x20000038
 8003010:	0003bd08 	.word	0x0003bd08
 8003014:	20000758 	.word	0x20000758

08003018 <setup>:


/* ---Called upon startup or talk-button press--- */
void setup(){
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
	// Reset buffer
	circular_buf_reset(audio_buffer_handle_t);
 800301c:	4b30      	ldr	r3, [pc, #192]	; (80030e0 <setup+0xc8>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7fe f989 	bl	8001338 <circular_buf_reset>

	switch(settings_mode){
 8003026:	4b2f      	ldr	r3, [pc, #188]	; (80030e4 <setup+0xcc>)
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	2b52      	cmp	r3, #82	; 0x52
 800302c:	d02b      	beq.n	8003086 <setup+0x6e>
 800302e:	2b54      	cmp	r3, #84	; 0x54
 8003030:	d000      	beq.n	8003034 <setup+0x1c>
			//while(ADF_RC_READY()==0); //blijft soms hangen als RC niet ready komt
			ADF_set_Rx_mode(); //werkte 21/03
			break;
	}

}
 8003032:	e053      	b.n	80030dc <setup+0xc4>
			LED_RGB_status(0, 10, 0);
 8003034:	2200      	movs	r2, #0
 8003036:	210a      	movs	r1, #10
 8003038:	2000      	movs	r0, #0
 800303a:	f000 f87f 	bl	800313c <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 800303e:	f7fe f8c1 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 8003042:	f7fe f8c8 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_DAC_Stop(&hdac, DAC_CHANNEL_1);
 8003046:	2100      	movs	r1, #0
 8003048:	4827      	ldr	r0, [pc, #156]	; (80030e8 <setup+0xd0>)
 800304a:	f003 f9f3 	bl	8006434 <HAL_DAC_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 800304e:	4827      	ldr	r0, [pc, #156]	; (80030ec <setup+0xd4>)
 8003050:	f009 fa77 	bl	800c542 <HAL_TIM_Base_Stop_IT>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_RESET); //GPIO_PIN_RESET
 8003054:	2200      	movs	r2, #0
 8003056:	2101      	movs	r1, #1
 8003058:	4825      	ldr	r0, [pc, #148]	; (80030f0 <setup+0xd8>)
 800305a:	f003 fcb9 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_SET);
 800305e:	2201      	movs	r2, #1
 8003060:	2102      	movs	r1, #2
 8003062:	4823      	ldr	r0, [pc, #140]	; (80030f0 <setup+0xd8>)
 8003064:	f003 fcb4 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_TIM_OC_Start(&htim5, TIM_CHANNEL_1);
 8003068:	2100      	movs	r1, #0
 800306a:	4822      	ldr	r0, [pc, #136]	; (80030f4 <setup+0xdc>)
 800306c:	f009 faca 	bl	800c604 <HAL_TIM_OC_Start>
			HAL_ADC_Start_IT(&hadc1);
 8003070:	4821      	ldr	r0, [pc, #132]	; (80030f8 <setup+0xe0>)
 8003072:	f001 fd65 	bl	8004b40 <HAL_ADC_Start_IT>
			OLED_print_status(settings_mode);
 8003076:	4b1b      	ldr	r3, [pc, #108]	; (80030e4 <setup+0xcc>)
 8003078:	781b      	ldrb	r3, [r3, #0]
 800307a:	4618      	mov	r0, r3
 800307c:	f7fe fb14 	bl	80016a8 <OLED_print_status>
			OLED_update();
 8003080:	f7fe fa4b 	bl	800151a <OLED_update>
			break;
 8003084:	e02a      	b.n	80030dc <setup+0xc4>
			LED_RGB_status(0, 0, 10);
 8003086:	220a      	movs	r2, #10
 8003088:	2100      	movs	r1, #0
 800308a:	2000      	movs	r0, #0
 800308c:	f000 f856 	bl	800313c <LED_RGB_status>
			ADF_clear_Rx_flag(); //test
 8003090:	f7fe f898 	bl	80011c4 <ADF_clear_Rx_flag>
			ADF_clear_Tx_flag(); //test
 8003094:	f7fe f89f 	bl	80011d6 <ADF_clear_Tx_flag>
			HAL_TIM_OC_Stop(&htim5, TIM_CHANNEL_1);
 8003098:	2100      	movs	r1, #0
 800309a:	4816      	ldr	r0, [pc, #88]	; (80030f4 <setup+0xdc>)
 800309c:	f009 faf0 	bl	800c680 <HAL_TIM_OC_Stop>
			HAL_ADC_Stop_IT(&hadc1);
 80030a0:	4815      	ldr	r0, [pc, #84]	; (80030f8 <setup+0xe0>)
 80030a2:	f001 fe1d 	bl	8004ce0 <HAL_ADC_Stop_IT>
			HAL_GPIO_WritePin(MIC_SHDN_GPIO_Port, MIC_SHDN_Pin, GPIO_PIN_RESET);
 80030a6:	2200      	movs	r2, #0
 80030a8:	2102      	movs	r1, #2
 80030aa:	4811      	ldr	r0, [pc, #68]	; (80030f0 <setup+0xd8>)
 80030ac:	f003 fc90 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(CLASS_D_SHDN_GPIO_Port, CLASS_D_SHDN_Pin, GPIO_PIN_SET);
 80030b0:	2201      	movs	r2, #1
 80030b2:	2101      	movs	r1, #1
 80030b4:	480e      	ldr	r0, [pc, #56]	; (80030f0 <setup+0xd8>)
 80030b6:	f003 fc8b 	bl	80069d0 <HAL_GPIO_WritePin>
			HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80030ba:	2100      	movs	r1, #0
 80030bc:	480a      	ldr	r0, [pc, #40]	; (80030e8 <setup+0xd0>)
 80030be:	f003 f953 	bl	8006368 <HAL_DAC_Start>
			HAL_TIM_Base_Start_IT(&htim2);
 80030c2:	480a      	ldr	r0, [pc, #40]	; (80030ec <setup+0xd4>)
 80030c4:	f009 fa19 	bl	800c4fa <HAL_TIM_Base_Start_IT>
			OLED_print_status(settings_mode);
 80030c8:	4b06      	ldr	r3, [pc, #24]	; (80030e4 <setup+0xcc>)
 80030ca:	781b      	ldrb	r3, [r3, #0]
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7fe faeb 	bl	80016a8 <OLED_print_status>
			OLED_update();
 80030d2:	f7fe fa22 	bl	800151a <OLED_update>
			ADF_set_Rx_mode(); //werkte 21/03
 80030d6:	f7fe f827 	bl	8001128 <ADF_set_Rx_mode>
			break;
 80030da:	bf00      	nop
}
 80030dc:	bf00      	nop
 80030de:	bd80      	pop	{r7, pc}
 80030e0:	20000758 	.word	0x20000758
 80030e4:	20000038 	.word	0x20000038
 80030e8:	200008ac 	.word	0x200008ac
 80030ec:	20000a24 	.word	0x20000a24
 80030f0:	40020800 	.word	0x40020800
 80030f4:	20000760 	.word	0x20000760
 80030f8:	20000820 	.word	0x20000820

080030fc <digipotInit>:

void digipotInit(uint8_t volume){
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b084      	sub	sp, #16
 8003100:	af00      	add	r7, sp, #0
 8003102:	4603      	mov	r3, r0
 8003104:	71fb      	strb	r3, [r7, #7]
	uint8_t value[1];
	value[0]= volume;
 8003106:	79fb      	ldrb	r3, [r7, #7]
 8003108:	733b      	strb	r3, [r7, #12]
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_RESET);
 800310a:	2200      	movs	r2, #0
 800310c:	2104      	movs	r1, #4
 800310e:	4809      	ldr	r0, [pc, #36]	; (8003134 <digipotInit+0x38>)
 8003110:	f003 fc5e 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2, value, 1, 50);
 8003114:	f107 010c 	add.w	r1, r7, #12
 8003118:	2332      	movs	r3, #50	; 0x32
 800311a:	2201      	movs	r2, #1
 800311c:	4806      	ldr	r0, [pc, #24]	; (8003138 <digipotInit+0x3c>)
 800311e:	f007 ff60 	bl	800afe2 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(DPOT_CS_GPIO_Port, DPOT_CS_Pin, GPIO_PIN_SET);
 8003122:	2201      	movs	r2, #1
 8003124:	2104      	movs	r1, #4
 8003126:	4803      	ldr	r0, [pc, #12]	; (8003134 <digipotInit+0x38>)
 8003128:	f003 fc52 	bl	80069d0 <HAL_GPIO_WritePin>
}
 800312c:	bf00      	nop
 800312e:	3710      	adds	r7, #16
 8003130:	46bd      	mov	sp, r7
 8003132:	bd80      	pop	{r7, pc}
 8003134:	40020800 	.word	0x40020800
 8003138:	200006a8 	.word	0x200006a8

0800313c <LED_RGB_status>:


void LED_RGB_status(uint16_t red, uint16_t green, uint16_t blue){
 800313c:	b480      	push	{r7}
 800313e:	b083      	sub	sp, #12
 8003140:	af00      	add	r7, sp, #0
 8003142:	4603      	mov	r3, r0
 8003144:	80fb      	strh	r3, [r7, #6]
 8003146:	460b      	mov	r3, r1
 8003148:	80bb      	strh	r3, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	807b      	strh	r3, [r7, #2]
	// Brightness limiting due to low resistance values
	if(red>20){
 800314e:	88fb      	ldrh	r3, [r7, #6]
 8003150:	2b14      	cmp	r3, #20
 8003152:	d901      	bls.n	8003158 <LED_RGB_status+0x1c>
		red = 20;
 8003154:	2314      	movs	r3, #20
 8003156:	80fb      	strh	r3, [r7, #6]
	}
	if(green>30){
 8003158:	88bb      	ldrh	r3, [r7, #4]
 800315a:	2b1e      	cmp	r3, #30
 800315c:	d901      	bls.n	8003162 <LED_RGB_status+0x26>
		green = 30;
 800315e:	231e      	movs	r3, #30
 8003160:	80bb      	strh	r3, [r7, #4]
	}
	if(blue>35){
 8003162:	887b      	ldrh	r3, [r7, #2]
 8003164:	2b23      	cmp	r3, #35	; 0x23
 8003166:	d901      	bls.n	800316c <LED_RGB_status+0x30>
		blue = 35;
 8003168:	2323      	movs	r3, #35	; 0x23
 800316a:	807b      	strh	r3, [r7, #2]
	}
	htim1.Instance->CCR1 = red;
 800316c:	4b08      	ldr	r3, [pc, #32]	; (8003190 <LED_RGB_status+0x54>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	88fa      	ldrh	r2, [r7, #6]
 8003172:	635a      	str	r2, [r3, #52]	; 0x34
	htim3.Instance->CCR4 = green;
 8003174:	4b07      	ldr	r3, [pc, #28]	; (8003194 <LED_RGB_status+0x58>)
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	88ba      	ldrh	r2, [r7, #4]
 800317a:	641a      	str	r2, [r3, #64]	; 0x40
	htim3.Instance->CCR3 = blue;
 800317c:	4b05      	ldr	r3, [pc, #20]	; (8003194 <LED_RGB_status+0x58>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	887a      	ldrh	r2, [r7, #2]
 8003182:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8003184:	bf00      	nop
 8003186:	370c      	adds	r7, #12
 8003188:	46bd      	mov	sp, r7
 800318a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318e:	4770      	bx	lr
 8003190:	20000914 	.word	0x20000914
 8003194:	200007a0 	.word	0x200007a0

08003198 <transmitAudioPacket>:

	// Wait for SPI to finish
	while (ADF_SPI_READY() == 0);
}

void transmitAudioPacket(void){
 8003198:	b580      	push	{r7, lr}
 800319a:	b086      	sub	sp, #24
 800319c:	af02      	add	r7, sp, #8
	uint8_t packet_type;
	uint8_t cbuf_ret = 0;
 800319e:	2300      	movs	r3, #0
 80031a0:	72fb      	strb	r3, [r7, #11]

	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5 + settings_audiosamples_length;
 80031a2:	2335      	movs	r3, #53	; 0x35
 80031a4:	72bb      	strb	r3, [r7, #10]

	if(settings_encryption){
 80031a6:	4b39      	ldr	r3, [pc, #228]	; (800328c <transmitAudioPacket+0xf4>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d002      	beq.n	80031b4 <transmitAudioPacket+0x1c>
		packet_type = packet_type_audio_encrypted;
 80031ae:	23ff      	movs	r3, #255	; 0xff
 80031b0:	73fb      	strb	r3, [r7, #15]
 80031b2:	e001      	b.n	80031b8 <transmitAudioPacket+0x20>
	}
	else{
		packet_type = packet_type_audio;
 80031b4:	23fe      	movs	r3, #254	; 0xfe
 80031b6:	73fb      	strb	r3, [r7, #15]
	}

	// SPI_PKT_WR, packet total length, packet type, ID
	uint8_t header[] = {0x10, packet_total_length, packet_type, dest_ID = 0xFF, source_ID};
 80031b8:	2310      	movs	r3, #16
 80031ba:	713b      	strb	r3, [r7, #4]
 80031bc:	7abb      	ldrb	r3, [r7, #10]
 80031be:	717b      	strb	r3, [r7, #5]
 80031c0:	7bfb      	ldrb	r3, [r7, #15]
 80031c2:	71bb      	strb	r3, [r7, #6]
 80031c4:	4b32      	ldr	r3, [pc, #200]	; (8003290 <transmitAudioPacket+0xf8>)
 80031c6:	22ff      	movs	r2, #255	; 0xff
 80031c8:	701a      	strb	r2, [r3, #0]
 80031ca:	4b31      	ldr	r3, [pc, #196]	; (8003290 <transmitAudioPacket+0xf8>)
 80031cc:	781b      	ldrb	r3, [r3, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
 80031d0:	2301      	movs	r3, #1
 80031d2:	723b      	strb	r3, [r7, #8]

	// Read samples from audio buffer
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80031d4:	2300      	movs	r3, #0
 80031d6:	73bb      	strb	r3, [r7, #14]
 80031d8:	e00c      	b.n	80031f4 <transmitAudioPacket+0x5c>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &samples[i]);
 80031da:	4b2e      	ldr	r3, [pc, #184]	; (8003294 <transmitAudioPacket+0xfc>)
 80031dc:	6818      	ldr	r0, [r3, #0]
 80031de:	7bbb      	ldrb	r3, [r7, #14]
 80031e0:	4a2d      	ldr	r2, [pc, #180]	; (8003298 <transmitAudioPacket+0x100>)
 80031e2:	4413      	add	r3, r2
 80031e4:	4619      	mov	r1, r3
 80031e6:	f7fe f927 	bl	8001438 <circular_buf_get>
 80031ea:	4603      	mov	r3, r0
 80031ec:	72fb      	strb	r3, [r7, #11]
	for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 80031ee:	7bbb      	ldrb	r3, [r7, #14]
 80031f0:	3301      	adds	r3, #1
 80031f2:	73bb      	strb	r3, [r7, #14]
 80031f4:	7bbb      	ldrb	r3, [r7, #14]
 80031f6:	2b2f      	cmp	r3, #47	; 0x2f
 80031f8:	d9ef      	bls.n	80031da <transmitAudioPacket+0x42>
	}

	// Encryption
	if(settings_encryption){
 80031fa:	4b24      	ldr	r3, [pc, #144]	; (800328c <transmitAudioPacket+0xf4>)
 80031fc:	781b      	ldrb	r3, [r3, #0]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d007      	beq.n	8003212 <transmitAudioPacket+0x7a>
		HAL_CRYP_Encrypt(&hcryp, samples, settings_audiosamples_length, data, 50); //blocking
 8003202:	2332      	movs	r3, #50	; 0x32
 8003204:	9300      	str	r3, [sp, #0]
 8003206:	4b25      	ldr	r3, [pc, #148]	; (800329c <transmitAudioPacket+0x104>)
 8003208:	2230      	movs	r2, #48	; 0x30
 800320a:	4923      	ldr	r1, [pc, #140]	; (8003298 <transmitAudioPacket+0x100>)
 800320c:	4824      	ldr	r0, [pc, #144]	; (80032a0 <transmitAudioPacket+0x108>)
 800320e:	f002 fa79 	bl	8005704 <HAL_CRYP_Encrypt>
	}

	// ---Write data to packet RAM---
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003212:	2200      	movs	r2, #0
 8003214:	2104      	movs	r1, #4
 8003216:	4823      	ldr	r0, [pc, #140]	; (80032a4 <transmitAudioPacket+0x10c>)
 8003218:	f003 fbda 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, header, 5);
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	2205      	movs	r2, #5
 8003220:	4619      	mov	r1, r3
 8003222:	4821      	ldr	r0, [pc, #132]	; (80032a8 <transmitAudioPacket+0x110>)
 8003224:	f008 fabc 	bl	800b7a0 <HAL_SPI_Transmit_IT>

	if(settings_encryption){
 8003228:	4b18      	ldr	r3, [pc, #96]	; (800328c <transmitAudioPacket+0xf4>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d011      	beq.n	8003254 <transmitAudioPacket+0xbc>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003230:	2300      	movs	r3, #0
 8003232:	737b      	strb	r3, [r7, #13]
 8003234:	e00a      	b.n	800324c <transmitAudioPacket+0xb4>
			HAL_SPI_Transmit_IT(&hspi1, &data[i], 1);
 8003236:	7b7b      	ldrb	r3, [r7, #13]
 8003238:	4a18      	ldr	r2, [pc, #96]	; (800329c <transmitAudioPacket+0x104>)
 800323a:	4413      	add	r3, r2
 800323c:	2201      	movs	r2, #1
 800323e:	4619      	mov	r1, r3
 8003240:	4819      	ldr	r0, [pc, #100]	; (80032a8 <transmitAudioPacket+0x110>)
 8003242:	f008 faad 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003246:	7b7b      	ldrb	r3, [r7, #13]
 8003248:	3301      	adds	r3, #1
 800324a:	737b      	strb	r3, [r7, #13]
 800324c:	7b7b      	ldrb	r3, [r7, #13]
 800324e:	2b2f      	cmp	r3, #47	; 0x2f
 8003250:	d9f1      	bls.n	8003236 <transmitAudioPacket+0x9e>
 8003252:	e010      	b.n	8003276 <transmitAudioPacket+0xde>
		}
	}
	else{
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003254:	2300      	movs	r3, #0
 8003256:	733b      	strb	r3, [r7, #12]
 8003258:	e00a      	b.n	8003270 <transmitAudioPacket+0xd8>
			HAL_SPI_Transmit_IT(&hspi1, &samples[i], 1);
 800325a:	7b3b      	ldrb	r3, [r7, #12]
 800325c:	4a0e      	ldr	r2, [pc, #56]	; (8003298 <transmitAudioPacket+0x100>)
 800325e:	4413      	add	r3, r2
 8003260:	2201      	movs	r2, #1
 8003262:	4619      	mov	r1, r3
 8003264:	4810      	ldr	r0, [pc, #64]	; (80032a8 <transmitAudioPacket+0x110>)
 8003266:	f008 fa9b 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 800326a:	7b3b      	ldrb	r3, [r7, #12]
 800326c:	3301      	adds	r3, #1
 800326e:	733b      	strb	r3, [r7, #12]
 8003270:	7b3b      	ldrb	r3, [r7, #12]
 8003272:	2b2f      	cmp	r3, #47	; 0x2f
 8003274:	d9f1      	bls.n	800325a <transmitAudioPacket+0xc2>
		}
	}

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003276:	2201      	movs	r2, #1
 8003278:	2104      	movs	r1, #4
 800327a:	480a      	ldr	r0, [pc, #40]	; (80032a4 <transmitAudioPacket+0x10c>)
 800327c:	f003 fba8 	bl	80069d0 <HAL_GPIO_WritePin>

	// Transmit packet
	ADF_set_Tx_mode();
 8003280:	f7fd ff34 	bl	80010ec <ADF_set_Tx_mode>

}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	2000003a 	.word	0x2000003a
 8003290:	20000048 	.word	0x20000048
 8003294:	20000758 	.word	0x20000758
 8003298:	2000099c 	.word	0x2000099c
 800329c:	200008e4 	.word	0x200008e4
 80032a0:	20000aac 	.word	0x20000aac
 80032a4:	40020000 	.word	0x40020000
 80032a8:	200009cc 	.word	0x200009cc

080032ac <readPacket>:

void readPacket(void){
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b082      	sub	sp, #8
 80032b0:	af00      	add	r7, sp, #0
	// SPI_PKT_RD and SPI_NOP command
	uint8_t SPI_commands[] = {0x30, 0xff};
 80032b2:	4b4d      	ldr	r3, [pc, #308]	; (80033e8 <readPacket+0x13c>)
 80032b4:	881b      	ldrh	r3, [r3, #0]
 80032b6:	80bb      	strh	r3, [r7, #4]

	while (ADF_SPI_READY() == 0);
 80032b8:	bf00      	nop
 80032ba:	f7fd ff5b 	bl	8001174 <ADF_SPI_READY>
 80032be:	4603      	mov	r3, r0
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0fa      	beq.n	80032ba <readPacket+0xe>

	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80032c4:	2200      	movs	r2, #0
 80032c6:	2104      	movs	r1, #4
 80032c8:	4848      	ldr	r0, [pc, #288]	; (80033ec <readPacket+0x140>)
 80032ca:	f003 fb81 	bl	80069d0 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_IT(&hspi1, SPI_commands, 2);
 80032ce:	1d3b      	adds	r3, r7, #4
 80032d0:	2202      	movs	r2, #2
 80032d2:	4619      	mov	r1, r3
 80032d4:	4846      	ldr	r0, [pc, #280]	; (80033f0 <readPacket+0x144>)
 80032d6:	f008 fa63 	bl	800b7a0 <HAL_SPI_Transmit_IT>

	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_length, 1);
 80032da:	2201      	movs	r2, #1
 80032dc:	4945      	ldr	r1, [pc, #276]	; (80033f4 <readPacket+0x148>)
 80032de:	4844      	ldr	r0, [pc, #272]	; (80033f0 <readPacket+0x144>)
 80032e0:	f008 fae0 	bl	800b8a4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_packet_type, 1);
 80032e4:	2201      	movs	r2, #1
 80032e6:	4944      	ldr	r1, [pc, #272]	; (80033f8 <readPacket+0x14c>)
 80032e8:	4841      	ldr	r0, [pc, #260]	; (80033f0 <readPacket+0x144>)
 80032ea:	f008 fadb 	bl	800b8a4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_to_ID, 1);
 80032ee:	2201      	movs	r2, #1
 80032f0:	4942      	ldr	r1, [pc, #264]	; (80033fc <readPacket+0x150>)
 80032f2:	483f      	ldr	r0, [pc, #252]	; (80033f0 <readPacket+0x144>)
 80032f4:	f008 fad6 	bl	800b8a4 <HAL_SPI_Receive_IT>
	HAL_SPI_Receive_IT(&hspi1, &Rx_from_ID, 1);
 80032f8:	2201      	movs	r2, #1
 80032fa:	4941      	ldr	r1, [pc, #260]	; (8003400 <readPacket+0x154>)
 80032fc:	483c      	ldr	r0, [pc, #240]	; (80033f0 <readPacket+0x144>)
 80032fe:	f008 fad1 	bl	800b8a4 <HAL_SPI_Receive_IT>

	if(Rx_to_ID == broadcast_ID){
 8003302:	4b3e      	ldr	r3, [pc, #248]	; (80033fc <readPacket+0x150>)
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	22ff      	movs	r2, #255	; 0xff
 8003308:	4293      	cmp	r3, r2
 800330a:	d125      	bne.n	8003358 <readPacket+0xac>
		if(Rx_packet_type == packet_type_audio_encrypted || Rx_packet_type == packet_type_audio){
 800330c:	4b3a      	ldr	r3, [pc, #232]	; (80033f8 <readPacket+0x14c>)
 800330e:	781b      	ldrb	r3, [r3, #0]
 8003310:	22ff      	movs	r2, #255	; 0xff
 8003312:	4293      	cmp	r3, r2
 8003314:	d004      	beq.n	8003320 <readPacket+0x74>
 8003316:	4b38      	ldr	r3, [pc, #224]	; (80033f8 <readPacket+0x14c>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	22fe      	movs	r2, #254	; 0xfe
 800331c:	4293      	cmp	r3, r2
 800331e:	d159      	bne.n	80033d4 <readPacket+0x128>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003320:	2300      	movs	r3, #0
 8003322:	71fb      	strb	r3, [r7, #7]
 8003324:	e00a      	b.n	800333c <readPacket+0x90>
				HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
 8003326:	79fb      	ldrb	r3, [r7, #7]
 8003328:	4a36      	ldr	r2, [pc, #216]	; (8003404 <readPacket+0x158>)
 800332a:	4413      	add	r3, r2
 800332c:	2201      	movs	r2, #1
 800332e:	4619      	mov	r1, r3
 8003330:	482f      	ldr	r0, [pc, #188]	; (80033f0 <readPacket+0x144>)
 8003332:	f008 fab7 	bl	800b8a4 <HAL_SPI_Receive_IT>
			for(uint8_t i = 0; i < settings_audiosamples_length; i++){
 8003336:	79fb      	ldrb	r3, [r7, #7]
 8003338:	3301      	adds	r3, #1
 800333a:	71fb      	strb	r3, [r7, #7]
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	2b2f      	cmp	r3, #47	; 0x2f
 8003340:	d9f1      	bls.n	8003326 <readPacket+0x7a>
			}

			HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 8003342:	2201      	movs	r2, #1
 8003344:	4930      	ldr	r1, [pc, #192]	; (8003408 <readPacket+0x15c>)
 8003346:	482a      	ldr	r0, [pc, #168]	; (80033f0 <readPacket+0x144>)
 8003348:	f008 faac 	bl	800b8a4 <HAL_SPI_Receive_IT>
			HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800334c:	2201      	movs	r2, #1
 800334e:	2104      	movs	r1, #4
 8003350:	4826      	ldr	r0, [pc, #152]	; (80033ec <readPacket+0x140>)
 8003352:	f003 fb3d 	bl	80069d0 <HAL_GPIO_WritePin>
 8003356:	e03d      	b.n	80033d4 <readPacket+0x128>
		}
	}
	else if (Rx_to_ID == source_ID){
 8003358:	4b28      	ldr	r3, [pc, #160]	; (80033fc <readPacket+0x150>)
 800335a:	781b      	ldrb	r3, [r3, #0]
 800335c:	2201      	movs	r2, #1
 800335e:	4293      	cmp	r3, r2
 8003360:	d137      	bne.n	80033d2 <readPacket+0x126>
		// Reply from audio packet
		if(Rx_packet_type == packet_type_reply){
 8003362:	4b25      	ldr	r3, [pc, #148]	; (80033f8 <readPacket+0x14c>)
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	220f      	movs	r2, #15
 8003368:	4293      	cmp	r3, r2
 800336a:	d101      	bne.n	8003370 <readPacket+0xc4>
			asm("nop");;
 800336c:	bf00      	nop
 800336e:	e025      	b.n	80033bc <readPacket+0x110>
			//for(uint8_t i = 0; i < settings_audiosamples_length; i++){
			//	HAL_SPI_Receive_IT(&hspi1, &data[i], 1);
			//}
		}
		// Keybit chosen by TX
		else if(Rx_packet_type == packet_type_keybit_chosen){
 8003370:	4b21      	ldr	r3, [pc, #132]	; (80033f8 <readPacket+0x14c>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	22aa      	movs	r2, #170	; 0xaa
 8003376:	4293      	cmp	r3, r2
 8003378:	d101      	bne.n	800337e <readPacket+0xd2>
			asm("nop");;
 800337a:	bf00      	nop
 800337c:	e01e      	b.n	80033bc <readPacket+0x110>
		}
		// Keybit chosen by TX with Hamming-code
		else if(Rx_packet_type == packet_type_keybit_chosen_Hamming){
 800337e:	4b1e      	ldr	r3, [pc, #120]	; (80033f8 <readPacket+0x14c>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	22ab      	movs	r2, #171	; 0xab
 8003384:	4293      	cmp	r3, r2
 8003386:	d105      	bne.n	8003394 <readPacket+0xe8>
			HAL_SPI_Receive_IT(&hspi1, &Hamming, 1);
 8003388:	2201      	movs	r2, #1
 800338a:	4920      	ldr	r1, [pc, #128]	; (800340c <readPacket+0x160>)
 800338c:	4818      	ldr	r0, [pc, #96]	; (80033f0 <readPacket+0x144>)
 800338e:	f008 fa89 	bl	800b8a4 <HAL_SPI_Receive_IT>
 8003392:	e013      	b.n	80033bc <readPacket+0x110>
		}
		else if(Rx_packet_type == packet_type_keybit_chosen_CRC){
 8003394:	4b18      	ldr	r3, [pc, #96]	; (80033f8 <readPacket+0x14c>)
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	22ac      	movs	r2, #172	; 0xac
 800339a:	4293      	cmp	r3, r2
 800339c:	d101      	bne.n	80033a2 <readPacket+0xf6>
			asm("nop");;
 800339e:	bf00      	nop
 80033a0:	e00c      	b.n	80033bc <readPacket+0x110>
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_ok){
 80033a2:	4b15      	ldr	r3, [pc, #84]	; (80033f8 <readPacket+0x14c>)
 80033a4:	781b      	ldrb	r3, [r3, #0]
 80033a6:	22a0      	movs	r2, #160	; 0xa0
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d101      	bne.n	80033b0 <readPacket+0x104>
			asm("nop");;
 80033ac:	bf00      	nop
 80033ae:	e005      	b.n	80033bc <readPacket+0x110>
			// Update 128-bit key with new 32-bit key ==> niet hierin doen, maar enkel eens CRC response ok
			// (ptrdev->keywords_128bit)++; //enkel als response CRC ok is
			// (ptrdev->key_32bit) = 0;
		}
		else if (Rx_packet_type == packet_type_keybit_CRC_bad){
 80033b0:	4b11      	ldr	r3, [pc, #68]	; (80033f8 <readPacket+0x14c>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	22b0      	movs	r2, #176	; 0xb0
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d100      	bne.n	80033bc <readPacket+0x110>
			asm("nop");;
 80033ba:	bf00      	nop
			// (ptrdev->key_32bit) = 0;
			// Remove 32-bit key and DONT shift it in 128-bit key
		}
		HAL_SPI_Receive_IT(&hspi1, &Rx_RSSI, 1);
 80033bc:	2201      	movs	r2, #1
 80033be:	4912      	ldr	r1, [pc, #72]	; (8003408 <readPacket+0x15c>)
 80033c0:	480b      	ldr	r0, [pc, #44]	; (80033f0 <readPacket+0x144>)
 80033c2:	f008 fa6f 	bl	800b8a4 <HAL_SPI_Receive_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80033c6:	2201      	movs	r2, #1
 80033c8:	2104      	movs	r1, #4
 80033ca:	4808      	ldr	r0, [pc, #32]	; (80033ec <readPacket+0x140>)
 80033cc:	f003 fb00 	bl	80069d0 <HAL_GPIO_WritePin>
 80033d0:	e000      	b.n	80033d4 <readPacket+0x128>
	}
	else{
		asm("nop");
 80033d2:	bf00      	nop
		// Ignore packet
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80033d4:	2201      	movs	r2, #1
 80033d6:	2104      	movs	r1, #4
 80033d8:	4804      	ldr	r0, [pc, #16]	; (80033ec <readPacket+0x140>)
 80033da:	f003 faf9 	bl	80069d0 <HAL_GPIO_WritePin>

}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	08012bd8 	.word	0x08012bd8
 80033ec:	40020000 	.word	0x40020000
 80033f0:	200009cc 	.word	0x200009cc
 80033f4:	200008c0 	.word	0x200008c0
 80033f8:	200008c1 	.word	0x200008c1
 80033fc:	20000a68 	.word	0x20000a68
 8003400:	20000a65 	.word	0x20000a65
 8003404:	200008e4 	.word	0x200008e4
 8003408:	20000a67 	.word	0x20000a67
 800340c:	20000a64 	.word	0x20000a64

08003410 <writeKeybitPacket>:
	}
	HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
	ADF_set_Tx_mode();
}

void writeKeybitPacket(device *ptrdev, uint8_t keybit_type){
 8003410:	b580      	push	{r7, lr}
 8003412:	b08e      	sub	sp, #56	; 0x38
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
 8003418:	460b      	mov	r3, r1
 800341a:	70fb      	strb	r3, [r7, #3]
	// Packet length (1byte), packet type (1byte), dest_ID, source_ID (1byte), RSSI byte (1byte)
	uint8_t packet_total_length = 5;
 800341c:	2305      	movs	r3, #5
 800341e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

	if(keybit_type == packet_type_keybit_chosen){
 8003422:	22aa      	movs	r2, #170	; 0xaa
 8003424:	78fb      	ldrb	r3, [r7, #3]
 8003426:	4293      	cmp	r3, r2
 8003428:	d129      	bne.n	800347e <writeKeybitPacket+0x6e>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen, dest_ID = source_ID , source_ID};
 800342a:	2310      	movs	r3, #16
 800342c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 8003430:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003434:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8003438:	23aa      	movs	r3, #170	; 0xaa
 800343a:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 800343e:	2201      	movs	r2, #1
 8003440:	4b70      	ldr	r3, [pc, #448]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003442:	701a      	strb	r2, [r3, #0]
 8003444:	4b6f      	ldr	r3, [pc, #444]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 800344c:	2301      	movs	r3, #1
 800344e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
		// Write data to packet RAM
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 8003452:	2200      	movs	r2, #0
 8003454:	2104      	movs	r1, #4
 8003456:	486c      	ldr	r0, [pc, #432]	; (8003608 <writeKeybitPacket+0x1f8>)
 8003458:	f003 faba 	bl	80069d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 800345c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003460:	b29a      	uxth	r2, r3
 8003462:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003466:	4619      	mov	r1, r3
 8003468:	4868      	ldr	r0, [pc, #416]	; (800360c <writeKeybitPacket+0x1fc>)
 800346a:	f008 f999 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800346e:	2201      	movs	r2, #1
 8003470:	2104      	movs	r1, #4
 8003472:	4865      	ldr	r0, [pc, #404]	; (8003608 <writeKeybitPacket+0x1f8>)
 8003474:	f003 faac 	bl	80069d0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003478:	f7fd fe38 	bl	80010ec <ADF_set_Tx_mode>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
		ADF_set_Tx_mode();
	}

}
 800347c:	e0be      	b.n	80035fc <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_chosen_Hamming){
 800347e:	22ab      	movs	r2, #171	; 0xab
 8003480:	78fb      	ldrb	r3, [r7, #3]
 8003482:	4293      	cmp	r3, r2
 8003484:	d133      	bne.n	80034ee <writeKeybitPacket+0xde>
		packet_total_length+=1;
 8003486:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800348a:	3301      	adds	r3, #1
 800348c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_Hamming, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003490:	2310      	movs	r3, #16
 8003492:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003496:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800349a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800349e:	23ab      	movs	r3, #171	; 0xab
 80034a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	781a      	ldrb	r2, [r3, #0]
 80034a8:	4b56      	ldr	r3, [pc, #344]	; (8003604 <writeKeybitPacket+0x1f4>)
 80034aa:	701a      	strb	r2, [r3, #0]
 80034ac:	4b55      	ldr	r3, [pc, #340]	; (8003604 <writeKeybitPacket+0x1f4>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034b4:	2301      	movs	r3, #1
 80034b6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80034ba:	4b55      	ldr	r3, [pc, #340]	; (8003610 <writeKeybitPacket+0x200>)
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80034c2:	2200      	movs	r2, #0
 80034c4:	2104      	movs	r1, #4
 80034c6:	4850      	ldr	r0, [pc, #320]	; (8003608 <writeKeybitPacket+0x1f8>)
 80034c8:	f003 fa82 	bl	80069d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80034cc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034d0:	b29a      	uxth	r2, r3
 80034d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80034d6:	4619      	mov	r1, r3
 80034d8:	484c      	ldr	r0, [pc, #304]	; (800360c <writeKeybitPacket+0x1fc>)
 80034da:	f008 f961 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80034de:	2201      	movs	r2, #1
 80034e0:	2104      	movs	r1, #4
 80034e2:	4849      	ldr	r0, [pc, #292]	; (8003608 <writeKeybitPacket+0x1f8>)
 80034e4:	f003 fa74 	bl	80069d0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80034e8:	f7fd fe00 	bl	80010ec <ADF_set_Tx_mode>
}
 80034ec:	e086      	b.n	80035fc <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_chosen_CRC){
 80034ee:	22ac      	movs	r2, #172	; 0xac
 80034f0:	78fb      	ldrb	r3, [r7, #3]
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d12f      	bne.n	8003556 <writeKeybitPacket+0x146>
		packet_total_length+=1;
 80034f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80034fa:	3301      	adds	r3, #1
 80034fc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_chosen_CRC, dest_ID = ptrdev->ID , source_ID, Hamming};
 8003500:	2310      	movs	r3, #16
 8003502:	773b      	strb	r3, [r7, #28]
 8003504:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003508:	777b      	strb	r3, [r7, #29]
 800350a:	23ac      	movs	r3, #172	; 0xac
 800350c:	77bb      	strb	r3, [r7, #30]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	781a      	ldrb	r2, [r3, #0]
 8003512:	4b3c      	ldr	r3, [pc, #240]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003514:	701a      	strb	r2, [r3, #0]
 8003516:	4b3b      	ldr	r3, [pc, #236]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003518:	781b      	ldrb	r3, [r3, #0]
 800351a:	77fb      	strb	r3, [r7, #31]
 800351c:	2301      	movs	r3, #1
 800351e:	f887 3020 	strb.w	r3, [r7, #32]
 8003522:	4b3b      	ldr	r3, [pc, #236]	; (8003610 <writeKeybitPacket+0x200>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800352a:	2200      	movs	r2, #0
 800352c:	2104      	movs	r1, #4
 800352e:	4836      	ldr	r0, [pc, #216]	; (8003608 <writeKeybitPacket+0x1f8>)
 8003530:	f003 fa4e 	bl	80069d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003534:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003538:	b29a      	uxth	r2, r3
 800353a:	f107 031c 	add.w	r3, r7, #28
 800353e:	4619      	mov	r1, r3
 8003540:	4832      	ldr	r0, [pc, #200]	; (800360c <writeKeybitPacket+0x1fc>)
 8003542:	f008 f92d 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 8003546:	2201      	movs	r2, #1
 8003548:	2104      	movs	r1, #4
 800354a:	482f      	ldr	r0, [pc, #188]	; (8003608 <writeKeybitPacket+0x1f8>)
 800354c:	f003 fa40 	bl	80069d0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 8003550:	f7fd fdcc 	bl	80010ec <ADF_set_Tx_mode>
}
 8003554:	e052      	b.n	80035fc <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_keybit_CRC_ok){
 8003556:	22a0      	movs	r2, #160	; 0xa0
 8003558:	78fb      	ldrb	r3, [r7, #3]
 800355a:	4293      	cmp	r3, r2
 800355c:	d125      	bne.n	80035aa <writeKeybitPacket+0x19a>
		uint8_t header[] = {0x10, packet_total_length, packet_type_keybit_CRC_ok, dest_ID = ptrdev->ID , source_ID};
 800355e:	2310      	movs	r3, #16
 8003560:	753b      	strb	r3, [r7, #20]
 8003562:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8003566:	757b      	strb	r3, [r7, #21]
 8003568:	23a0      	movs	r3, #160	; 0xa0
 800356a:	75bb      	strb	r3, [r7, #22]
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	781a      	ldrb	r2, [r3, #0]
 8003570:	4b24      	ldr	r3, [pc, #144]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003572:	701a      	strb	r2, [r3, #0]
 8003574:	4b23      	ldr	r3, [pc, #140]	; (8003604 <writeKeybitPacket+0x1f4>)
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	75fb      	strb	r3, [r7, #23]
 800357a:	2301      	movs	r3, #1
 800357c:	763b      	strb	r3, [r7, #24]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 800357e:	2200      	movs	r2, #0
 8003580:	2104      	movs	r1, #4
 8003582:	4821      	ldr	r0, [pc, #132]	; (8003608 <writeKeybitPacket+0x1f8>)
 8003584:	f003 fa24 	bl	80069d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 8003588:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800358c:	b29a      	uxth	r2, r3
 800358e:	f107 0314 	add.w	r3, r7, #20
 8003592:	4619      	mov	r1, r3
 8003594:	481d      	ldr	r0, [pc, #116]	; (800360c <writeKeybitPacket+0x1fc>)
 8003596:	f008 f903 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 800359a:	2201      	movs	r2, #1
 800359c:	2104      	movs	r1, #4
 800359e:	481a      	ldr	r0, [pc, #104]	; (8003608 <writeKeybitPacket+0x1f8>)
 80035a0:	f003 fa16 	bl	80069d0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80035a4:	f7fd fda2 	bl	80010ec <ADF_set_Tx_mode>
}
 80035a8:	e028      	b.n	80035fc <writeKeybitPacket+0x1ec>
	else if(keybit_type == packet_type_reply){
 80035aa:	220f      	movs	r2, #15
 80035ac:	78fb      	ldrb	r3, [r7, #3]
 80035ae:	4293      	cmp	r3, r2
 80035b0:	d124      	bne.n	80035fc <writeKeybitPacket+0x1ec>
		uint8_t header[] = {0x10, packet_total_length, packet_type_reply, dest_ID = ptrdev->ID , source_ID};
 80035b2:	2310      	movs	r3, #16
 80035b4:	733b      	strb	r3, [r7, #12]
 80035b6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80035ba:	737b      	strb	r3, [r7, #13]
 80035bc:	230f      	movs	r3, #15
 80035be:	73bb      	strb	r3, [r7, #14]
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	781a      	ldrb	r2, [r3, #0]
 80035c4:	4b0f      	ldr	r3, [pc, #60]	; (8003604 <writeKeybitPacket+0x1f4>)
 80035c6:	701a      	strb	r2, [r3, #0]
 80035c8:	4b0e      	ldr	r3, [pc, #56]	; (8003604 <writeKeybitPacket+0x1f4>)
 80035ca:	781b      	ldrb	r3, [r3, #0]
 80035cc:	73fb      	strb	r3, [r7, #15]
 80035ce:	2301      	movs	r3, #1
 80035d0:	743b      	strb	r3, [r7, #16]
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_RESET);
 80035d2:	2200      	movs	r2, #0
 80035d4:	2104      	movs	r1, #4
 80035d6:	480c      	ldr	r0, [pc, #48]	; (8003608 <writeKeybitPacket+0x1f8>)
 80035d8:	f003 f9fa 	bl	80069d0 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit_IT(&hspi1, header, packet_total_length);
 80035dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80035e0:	b29a      	uxth	r2, r3
 80035e2:	f107 030c 	add.w	r3, r7, #12
 80035e6:	4619      	mov	r1, r3
 80035e8:	4808      	ldr	r0, [pc, #32]	; (800360c <writeKeybitPacket+0x1fc>)
 80035ea:	f008 f8d9 	bl	800b7a0 <HAL_SPI_Transmit_IT>
		HAL_GPIO_WritePin(ADF7242_CS_GPIO_Port, ADF7242_CS_Pin, GPIO_PIN_SET);
 80035ee:	2201      	movs	r2, #1
 80035f0:	2104      	movs	r1, #4
 80035f2:	4805      	ldr	r0, [pc, #20]	; (8003608 <writeKeybitPacket+0x1f8>)
 80035f4:	f003 f9ec 	bl	80069d0 <HAL_GPIO_WritePin>
		ADF_set_Tx_mode();
 80035f8:	f7fd fd78 	bl	80010ec <ADF_set_Tx_mode>
}
 80035fc:	bf00      	nop
 80035fe:	3738      	adds	r7, #56	; 0x38
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}
 8003604:	20000048 	.word	0x20000048
 8003608:	40020000 	.word	0x40020000
 800360c:	200009cc 	.word	0x200009cc
 8003610:	20000a64 	.word	0x20000a64

08003614 <playAudio>:

void playAudio(){
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
	uint16_t sample;
	uint8_t cbuf_ret = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	71fb      	strb	r3, [r7, #7]
	cbuf_size = circular_buf_size(audio_buffer_handle_t);
 800361e:	4b10      	ldr	r3, [pc, #64]	; (8003660 <playAudio+0x4c>)
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4618      	mov	r0, r3
 8003624:	f7fd fea8 	bl	8001378 <circular_buf_size>
 8003628:	4603      	mov	r3, r0
 800362a:	b29a      	uxth	r2, r3
 800362c:	4b0d      	ldr	r3, [pc, #52]	; (8003664 <playAudio+0x50>)
 800362e:	801a      	strh	r2, [r3, #0]
	// Check if circular buffer is filled with samples
	if(cbuf_size){
 8003630:	4b0c      	ldr	r3, [pc, #48]	; (8003664 <playAudio+0x50>)
 8003632:	881b      	ldrh	r3, [r3, #0]
 8003634:	2b00      	cmp	r3, #0
 8003636:	d00e      	beq.n	8003656 <playAudio+0x42>
		cbuf_ret = circular_buf_get(audio_buffer_handle_t, &sample);
 8003638:	4b09      	ldr	r3, [pc, #36]	; (8003660 <playAudio+0x4c>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	1d3a      	adds	r2, r7, #4
 800363e:	4611      	mov	r1, r2
 8003640:	4618      	mov	r0, r3
 8003642:	f7fd fef9 	bl	8001438 <circular_buf_get>
 8003646:	4603      	mov	r3, r0
 8003648:	71fb      	strb	r3, [r7, #7]
		HAL_DAC_SetValue(&hdac, DAC1_CHANNEL_1, DAC_ALIGN_8B_R, sample);
 800364a:	88bb      	ldrh	r3, [r7, #4]
 800364c:	2208      	movs	r2, #8
 800364e:	2100      	movs	r1, #0
 8003650:	4805      	ldr	r0, [pc, #20]	; (8003668 <playAudio+0x54>)
 8003652:	f002 ffab 	bl	80065ac <HAL_DAC_SetValue>
	}
}
 8003656:	bf00      	nop
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
 800365e:	bf00      	nop
 8003660:	20000758 	.word	0x20000758
 8003664:	20000284 	.word	0x20000284
 8003668:	200008ac 	.word	0x200008ac

0800366c <Hamming_create>:

uint8_t Hamming_create(uint8_t key){
 800366c:	b480      	push	{r7}
 800366e:	b087      	sub	sp, #28
 8003670:	af00      	add	r7, sp, #0
 8003672:	4603      	mov	r3, r0
 8003674:	71fb      	strb	r3, [r7, #7]
	uint8_t bit_0 = key & 0x01;
 8003676:	79fb      	ldrb	r3, [r7, #7]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_1 = (key>>1) & 0x01;
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	085b      	lsrs	r3, r3, #1
 8003682:	b2db      	uxtb	r3, r3
 8003684:	f003 0301 	and.w	r3, r3, #1
 8003688:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_2 = (key>>2) & 0x01;
 800368a:	79fb      	ldrb	r3, [r7, #7]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	b2db      	uxtb	r3, r3
 8003690:	f003 0301 	and.w	r3, r3, #1
 8003694:	757b      	strb	r3, [r7, #21]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003696:	79fb      	ldrb	r3, [r7, #7]
 8003698:	08db      	lsrs	r3, r3, #3
 800369a:	b2db      	uxtb	r3, r3
 800369c:	f003 0301 	and.w	r3, r3, #1
 80036a0:	753b      	strb	r3, [r7, #20]
	uint8_t bit_4 = (key>>4) & 0x01;
 80036a2:	79fb      	ldrb	r3, [r7, #7]
 80036a4:	091b      	lsrs	r3, r3, #4
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	f003 0301 	and.w	r3, r3, #1
 80036ac:	74fb      	strb	r3, [r7, #19]
	uint8_t bit_5 = (key>>5) & 0x01;
 80036ae:	79fb      	ldrb	r3, [r7, #7]
 80036b0:	095b      	lsrs	r3, r3, #5
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	f003 0301 	and.w	r3, r3, #1
 80036b8:	74bb      	strb	r3, [r7, #18]
	uint8_t bit_6 = (key>>6) & 0x01;
 80036ba:	79fb      	ldrb	r3, [r7, #7]
 80036bc:	099b      	lsrs	r3, r3, #6
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	f003 0301 	and.w	r3, r3, #1
 80036c4:	747b      	strb	r3, [r7, #17]
	uint8_t bit_7 = (key>>7) & 0x01;
 80036c6:	79fb      	ldrb	r3, [r7, #7]
 80036c8:	09db      	lsrs	r3, r3, #7
 80036ca:	743b      	strb	r3, [r7, #16]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 80036cc:	7dfa      	ldrb	r2, [r7, #23]
 80036ce:	7dbb      	ldrb	r3, [r7, #22]
 80036d0:	4053      	eors	r3, r2
 80036d2:	b2da      	uxtb	r2, r3
 80036d4:	7d3b      	ldrb	r3, [r7, #20]
 80036d6:	4053      	eors	r3, r2
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	7cfb      	ldrb	r3, [r7, #19]
 80036dc:	4053      	eors	r3, r2
 80036de:	b2da      	uxtb	r2, r3
 80036e0:	7c7b      	ldrb	r3, [r7, #17]
 80036e2:	4053      	eors	r3, r2
 80036e4:	73fb      	strb	r3, [r7, #15]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 80036e6:	7dfa      	ldrb	r2, [r7, #23]
 80036e8:	7d7b      	ldrb	r3, [r7, #21]
 80036ea:	4053      	eors	r3, r2
 80036ec:	b2da      	uxtb	r2, r3
 80036ee:	7d3b      	ldrb	r3, [r7, #20]
 80036f0:	4053      	eors	r3, r2
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	7cbb      	ldrb	r3, [r7, #18]
 80036f6:	4053      	eors	r3, r2
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	7c7b      	ldrb	r3, [r7, #17]
 80036fc:	4053      	eors	r3, r2
 80036fe:	73bb      	strb	r3, [r7, #14]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 8003700:	7dba      	ldrb	r2, [r7, #22]
 8003702:	7d7b      	ldrb	r3, [r7, #21]
 8003704:	4053      	eors	r3, r2
 8003706:	b2da      	uxtb	r2, r3
 8003708:	7d3b      	ldrb	r3, [r7, #20]
 800370a:	4053      	eors	r3, r2
 800370c:	b2da      	uxtb	r2, r3
 800370e:	7c3b      	ldrb	r3, [r7, #16]
 8003710:	4053      	eors	r3, r2
 8003712:	737b      	strb	r3, [r7, #13]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003714:	7cfa      	ldrb	r2, [r7, #19]
 8003716:	7cbb      	ldrb	r3, [r7, #18]
 8003718:	4053      	eors	r3, r2
 800371a:	b2da      	uxtb	r2, r3
 800371c:	7c7b      	ldrb	r3, [r7, #17]
 800371e:	4053      	eors	r3, r2
 8003720:	b2da      	uxtb	r2, r3
 8003722:	7c3b      	ldrb	r3, [r7, #16]
 8003724:	4053      	eors	r3, r2
 8003726:	733b      	strb	r3, [r7, #12]

	uint8_t Tx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 8003728:	7b3b      	ldrb	r3, [r7, #12]
 800372a:	005a      	lsls	r2, r3, #1
 800372c:	7b7b      	ldrb	r3, [r7, #13]
 800372e:	4413      	add	r3, r2
 8003730:	005a      	lsls	r2, r3, #1
 8003732:	7bbb      	ldrb	r3, [r7, #14]
 8003734:	4413      	add	r3, r2
 8003736:	b2db      	uxtb	r3, r3
 8003738:	005b      	lsls	r3, r3, #1
 800373a:	b2da      	uxtb	r2, r3
 800373c:	7bfb      	ldrb	r3, [r7, #15]
 800373e:	4413      	add	r3, r2
 8003740:	72fb      	strb	r3, [r7, #11]
	Tx_code = 0x0F & Tx_code;
 8003742:	7afb      	ldrb	r3, [r7, #11]
 8003744:	f003 030f 	and.w	r3, r3, #15
 8003748:	72fb      	strb	r3, [r7, #11]
	return Tx_code;
 800374a:	7afb      	ldrb	r3, [r7, #11]
}
 800374c:	4618      	mov	r0, r3
 800374e:	371c      	adds	r7, #28
 8003750:	46bd      	mov	sp, r7
 8003752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003756:	4770      	bx	lr

08003758 <Hamming_correct>:

uint8_t Hamming_correct(uint8_t Tx_code, uint8_t key){
 8003758:	b480      	push	{r7}
 800375a:	b089      	sub	sp, #36	; 0x24
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	460a      	mov	r2, r1
 8003762:	71fb      	strb	r3, [r7, #7]
 8003764:	4613      	mov	r3, r2
 8003766:	71bb      	strb	r3, [r7, #6]
	uint8_t bit_0 = key & 0x01;
 8003768:	79bb      	ldrb	r3, [r7, #6]
 800376a:	f003 0301 	and.w	r3, r3, #1
 800376e:	76fb      	strb	r3, [r7, #27]
	uint8_t bit_1 = (key>>1) & 0x01;
 8003770:	79bb      	ldrb	r3, [r7, #6]
 8003772:	085b      	lsrs	r3, r3, #1
 8003774:	b2db      	uxtb	r3, r3
 8003776:	f003 0301 	and.w	r3, r3, #1
 800377a:	76bb      	strb	r3, [r7, #26]
	uint8_t bit_2 = (key>>2) & 0x01;
 800377c:	79bb      	ldrb	r3, [r7, #6]
 800377e:	089b      	lsrs	r3, r3, #2
 8003780:	b2db      	uxtb	r3, r3
 8003782:	f003 0301 	and.w	r3, r3, #1
 8003786:	767b      	strb	r3, [r7, #25]
	uint8_t bit_3 = (key>>3) & 0x01;
 8003788:	79bb      	ldrb	r3, [r7, #6]
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	b2db      	uxtb	r3, r3
 800378e:	f003 0301 	and.w	r3, r3, #1
 8003792:	763b      	strb	r3, [r7, #24]
	uint8_t bit_4 = (key>>4) & 0x01;
 8003794:	79bb      	ldrb	r3, [r7, #6]
 8003796:	091b      	lsrs	r3, r3, #4
 8003798:	b2db      	uxtb	r3, r3
 800379a:	f003 0301 	and.w	r3, r3, #1
 800379e:	75fb      	strb	r3, [r7, #23]
	uint8_t bit_5 = (key>>5) & 0x01;
 80037a0:	79bb      	ldrb	r3, [r7, #6]
 80037a2:	095b      	lsrs	r3, r3, #5
 80037a4:	b2db      	uxtb	r3, r3
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	75bb      	strb	r3, [r7, #22]
	uint8_t bit_6 = (key>>6) & 0x01;
 80037ac:	79bb      	ldrb	r3, [r7, #6]
 80037ae:	099b      	lsrs	r3, r3, #6
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	757b      	strb	r3, [r7, #21]
	uint8_t bit_7 = (key>>7) & 0x01;
 80037b8:	79bb      	ldrb	r3, [r7, #6]
 80037ba:	09db      	lsrs	r3, r3, #7
 80037bc:	753b      	strb	r3, [r7, #20]

	uint8_t parity_0 = bit_0 ^ bit_1 ^ bit_3 ^ bit_4 ^ bit_6;
 80037be:	7efa      	ldrb	r2, [r7, #27]
 80037c0:	7ebb      	ldrb	r3, [r7, #26]
 80037c2:	4053      	eors	r3, r2
 80037c4:	b2da      	uxtb	r2, r3
 80037c6:	7e3b      	ldrb	r3, [r7, #24]
 80037c8:	4053      	eors	r3, r2
 80037ca:	b2da      	uxtb	r2, r3
 80037cc:	7dfb      	ldrb	r3, [r7, #23]
 80037ce:	4053      	eors	r3, r2
 80037d0:	b2da      	uxtb	r2, r3
 80037d2:	7d7b      	ldrb	r3, [r7, #21]
 80037d4:	4053      	eors	r3, r2
 80037d6:	74fb      	strb	r3, [r7, #19]
	uint8_t parity_1 = bit_0 ^ bit_2 ^ bit_3 ^ bit_5 ^ bit_6;
 80037d8:	7efa      	ldrb	r2, [r7, #27]
 80037da:	7e7b      	ldrb	r3, [r7, #25]
 80037dc:	4053      	eors	r3, r2
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	7e3b      	ldrb	r3, [r7, #24]
 80037e2:	4053      	eors	r3, r2
 80037e4:	b2da      	uxtb	r2, r3
 80037e6:	7dbb      	ldrb	r3, [r7, #22]
 80037e8:	4053      	eors	r3, r2
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	7d7b      	ldrb	r3, [r7, #21]
 80037ee:	4053      	eors	r3, r2
 80037f0:	74bb      	strb	r3, [r7, #18]
	uint8_t parity_2 = bit_1 ^ bit_2 ^ bit_3 ^ bit_7;
 80037f2:	7eba      	ldrb	r2, [r7, #26]
 80037f4:	7e7b      	ldrb	r3, [r7, #25]
 80037f6:	4053      	eors	r3, r2
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	7e3b      	ldrb	r3, [r7, #24]
 80037fc:	4053      	eors	r3, r2
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	7d3b      	ldrb	r3, [r7, #20]
 8003802:	4053      	eors	r3, r2
 8003804:	747b      	strb	r3, [r7, #17]
	uint8_t parity_3 = bit_4 ^ bit_5 ^ bit_6 ^ bit_7;
 8003806:	7dfa      	ldrb	r2, [r7, #23]
 8003808:	7dbb      	ldrb	r3, [r7, #22]
 800380a:	4053      	eors	r3, r2
 800380c:	b2da      	uxtb	r2, r3
 800380e:	7d7b      	ldrb	r3, [r7, #21]
 8003810:	4053      	eors	r3, r2
 8003812:	b2da      	uxtb	r2, r3
 8003814:	7d3b      	ldrb	r3, [r7, #20]
 8003816:	4053      	eors	r3, r2
 8003818:	743b      	strb	r3, [r7, #16]

	uint8_t Rx_code = (parity_3 * 8) + (parity_2 * 4) + (parity_1 * 2) + parity_0;
 800381a:	7c3b      	ldrb	r3, [r7, #16]
 800381c:	005a      	lsls	r2, r3, #1
 800381e:	7c7b      	ldrb	r3, [r7, #17]
 8003820:	4413      	add	r3, r2
 8003822:	005a      	lsls	r2, r3, #1
 8003824:	7cbb      	ldrb	r3, [r7, #18]
 8003826:	4413      	add	r3, r2
 8003828:	b2db      	uxtb	r3, r3
 800382a:	005b      	lsls	r3, r3, #1
 800382c:	b2da      	uxtb	r2, r3
 800382e:	7cfb      	ldrb	r3, [r7, #19]
 8003830:	4413      	add	r3, r2
 8003832:	73fb      	strb	r3, [r7, #15]

	if (Rx_code != Tx_code){
 8003834:	7bfa      	ldrb	r2, [r7, #15]
 8003836:	79fb      	ldrb	r3, [r7, #7]
 8003838:	429a      	cmp	r2, r3
 800383a:	d07e      	beq.n	800393a <Hamming_correct+0x1e2>
		uint8_t control_0 = 0;
 800383c:	2300      	movs	r3, #0
 800383e:	77fb      	strb	r3, [r7, #31]
		uint8_t control_1 = 0;
 8003840:	2300      	movs	r3, #0
 8003842:	77bb      	strb	r3, [r7, #30]
		uint8_t control_2 = 0;
 8003844:	2300      	movs	r3, #0
 8003846:	777b      	strb	r3, [r7, #29]
		uint8_t control_3 = 0;
 8003848:	2300      	movs	r3, #0
 800384a:	773b      	strb	r3, [r7, #28]

		if (parity_0 != (Tx_code & 0x01))
 800384c:	7cfa      	ldrb	r2, [r7, #19]
 800384e:	79fb      	ldrb	r3, [r7, #7]
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	429a      	cmp	r2, r3
 8003856:	d001      	beq.n	800385c <Hamming_correct+0x104>
			control_0 = 1;
 8003858:	2301      	movs	r3, #1
 800385a:	77fb      	strb	r3, [r7, #31]
		if (parity_1 != ((Tx_code>>1) & 0x01))
 800385c:	7cba      	ldrb	r2, [r7, #18]
 800385e:	79fb      	ldrb	r3, [r7, #7]
 8003860:	085b      	lsrs	r3, r3, #1
 8003862:	b2db      	uxtb	r3, r3
 8003864:	f003 0301 	and.w	r3, r3, #1
 8003868:	429a      	cmp	r2, r3
 800386a:	d001      	beq.n	8003870 <Hamming_correct+0x118>
			control_1 = 1;
 800386c:	2301      	movs	r3, #1
 800386e:	77bb      	strb	r3, [r7, #30]
		if (parity_2 != ((Tx_code>>2) & 0x01))
 8003870:	7c7a      	ldrb	r2, [r7, #17]
 8003872:	79fb      	ldrb	r3, [r7, #7]
 8003874:	089b      	lsrs	r3, r3, #2
 8003876:	b2db      	uxtb	r3, r3
 8003878:	f003 0301 	and.w	r3, r3, #1
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <Hamming_correct+0x12c>
			control_2 = 1;
 8003880:	2301      	movs	r3, #1
 8003882:	777b      	strb	r3, [r7, #29]
		if (parity_3 != ((Tx_code>>3) & 0x01))
 8003884:	7c3a      	ldrb	r2, [r7, #16]
 8003886:	79fb      	ldrb	r3, [r7, #7]
 8003888:	08db      	lsrs	r3, r3, #3
 800388a:	b2db      	uxtb	r3, r3
 800388c:	f003 0301 	and.w	r3, r3, #1
 8003890:	429a      	cmp	r2, r3
 8003892:	d001      	beq.n	8003898 <Hamming_correct+0x140>
			control_3 = 1;
 8003894:	2301      	movs	r3, #1
 8003896:	773b      	strb	r3, [r7, #28]

		uint8_t control = (control_3 * 8) + (control_2 * 4) + (control_1 * 2) + control_0;
 8003898:	7f3b      	ldrb	r3, [r7, #28]
 800389a:	005a      	lsls	r2, r3, #1
 800389c:	7f7b      	ldrb	r3, [r7, #29]
 800389e:	4413      	add	r3, r2
 80038a0:	005a      	lsls	r2, r3, #1
 80038a2:	7fbb      	ldrb	r3, [r7, #30]
 80038a4:	4413      	add	r3, r2
 80038a6:	b2db      	uxtb	r3, r3
 80038a8:	005b      	lsls	r3, r3, #1
 80038aa:	b2da      	uxtb	r2, r3
 80038ac:	7ffb      	ldrb	r3, [r7, #31]
 80038ae:	4413      	add	r3, r2
 80038b0:	73bb      	strb	r3, [r7, #14]

		// Key correction
		switch(control)	{
 80038b2:	7bbb      	ldrb	r3, [r7, #14]
 80038b4:	3b03      	subs	r3, #3
 80038b6:	2b09      	cmp	r3, #9
 80038b8:	d83f      	bhi.n	800393a <Hamming_correct+0x1e2>
 80038ba:	a201      	add	r2, pc, #4	; (adr r2, 80038c0 <Hamming_correct+0x168>)
 80038bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038c0:	080038e9 	.word	0x080038e9
 80038c4:	0800393b 	.word	0x0800393b
 80038c8:	080038f3 	.word	0x080038f3
 80038cc:	080038fd 	.word	0x080038fd
 80038d0:	08003907 	.word	0x08003907
 80038d4:	0800393b 	.word	0x0800393b
 80038d8:	08003911 	.word	0x08003911
 80038dc:	0800391b 	.word	0x0800391b
 80038e0:	08003925 	.word	0x08003925
 80038e4:	0800392f 	.word	0x0800392f
			case 3:
				key ^= 1UL << 0;
 80038e8:	79bb      	ldrb	r3, [r7, #6]
 80038ea:	f083 0301 	eor.w	r3, r3, #1
 80038ee:	71bb      	strb	r3, [r7, #6]
				break;
 80038f0:	e023      	b.n	800393a <Hamming_correct+0x1e2>
			case 5:
				key ^= 1UL << 1;
 80038f2:	79bb      	ldrb	r3, [r7, #6]
 80038f4:	f083 0302 	eor.w	r3, r3, #2
 80038f8:	71bb      	strb	r3, [r7, #6]
				break;
 80038fa:	e01e      	b.n	800393a <Hamming_correct+0x1e2>
			case 6:
				key ^= 1UL << 2;
 80038fc:	79bb      	ldrb	r3, [r7, #6]
 80038fe:	f083 0304 	eor.w	r3, r3, #4
 8003902:	71bb      	strb	r3, [r7, #6]
				break;
 8003904:	e019      	b.n	800393a <Hamming_correct+0x1e2>
			case 7:
				key ^= 1UL << 3;
 8003906:	79bb      	ldrb	r3, [r7, #6]
 8003908:	f083 0308 	eor.w	r3, r3, #8
 800390c:	71bb      	strb	r3, [r7, #6]
				break;
 800390e:	e014      	b.n	800393a <Hamming_correct+0x1e2>
			case 9:
				key ^= 1UL << 4;
 8003910:	79bb      	ldrb	r3, [r7, #6]
 8003912:	f083 0310 	eor.w	r3, r3, #16
 8003916:	71bb      	strb	r3, [r7, #6]
				break;
 8003918:	e00f      	b.n	800393a <Hamming_correct+0x1e2>
			case 10:
				key ^= 1UL << 5;
 800391a:	79bb      	ldrb	r3, [r7, #6]
 800391c:	f083 0320 	eor.w	r3, r3, #32
 8003920:	71bb      	strb	r3, [r7, #6]
				break;
 8003922:	e00a      	b.n	800393a <Hamming_correct+0x1e2>
			case 11:
				key ^= 1UL << 6;
 8003924:	79bb      	ldrb	r3, [r7, #6]
 8003926:	f083 0340 	eor.w	r3, r3, #64	; 0x40
 800392a:	71bb      	strb	r3, [r7, #6]
				break;
 800392c:	e005      	b.n	800393a <Hamming_correct+0x1e2>
			case 12:
				key ^= 1UL << 7;
 800392e:	79bb      	ldrb	r3, [r7, #6]
 8003930:	f083 037f 	eor.w	r3, r3, #127	; 0x7f
 8003934:	43db      	mvns	r3, r3
 8003936:	71bb      	strb	r3, [r7, #6]
				break;
 8003938:	bf00      	nop
		}
	}
	return key;
 800393a:	79bb      	ldrb	r3, [r7, #6]
}
 800393c:	4618      	mov	r0, r3
 800393e:	3724      	adds	r7, #36	; 0x24
 8003940:	46bd      	mov	sp, r7
 8003942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003946:	4770      	bx	lr

08003948 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003948:	b480      	push	{r7}
 800394a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800394c:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800394e:	e7fe      	b.n	800394e <Error_Handler+0x6>

08003950 <ssh1106_Reset>:
#include <math.h>
#include <ssh1106.h>
#include <stdlib.h>
#include <string.h>  // For memcpy

void ssh1106_Reset(void) {
 8003950:	b480      	push	{r7}
 8003952:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8003954:	bf00      	nop
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr
	...

08003960 <ssh1106_WriteCommand>:

// Send a byte to the command register
void ssh1106_WriteCommand(uint8_t byte) {
 8003960:	b580      	push	{r7, lr}
 8003962:	b086      	sub	sp, #24
 8003964:	af04      	add	r7, sp, #16
 8003966:	4603      	mov	r3, r0
 8003968:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800396a:	f04f 33ff 	mov.w	r3, #4294967295
 800396e:	9302      	str	r3, [sp, #8]
 8003970:	2301      	movs	r3, #1
 8003972:	9301      	str	r3, [sp, #4]
 8003974:	1dfb      	adds	r3, r7, #7
 8003976:	9300      	str	r3, [sp, #0]
 8003978:	2301      	movs	r3, #1
 800397a:	2200      	movs	r2, #0
 800397c:	2178      	movs	r1, #120	; 0x78
 800397e:	4803      	ldr	r0, [pc, #12]	; (800398c <ssh1106_WriteCommand+0x2c>)
 8003980:	f003 f990 	bl	8006ca4 <HAL_I2C_Mem_Write>
}
 8003984:	bf00      	nop
 8003986:	3708      	adds	r7, #8
 8003988:	46bd      	mov	sp, r7
 800398a:	bd80      	pop	{r7, pc}
 800398c:	20000700 	.word	0x20000700

08003990 <ssh1106_WriteData>:

// Send data
void ssh1106_WriteData(uint8_t* buffer, size_t buff_size) {
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af04      	add	r7, sp, #16
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSH1106_I2C_PORT, SSH1106_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800399a:	683b      	ldr	r3, [r7, #0]
 800399c:	b29b      	uxth	r3, r3
 800399e:	f04f 32ff 	mov.w	r2, #4294967295
 80039a2:	9202      	str	r2, [sp, #8]
 80039a4:	9301      	str	r3, [sp, #4]
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	9300      	str	r3, [sp, #0]
 80039aa:	2301      	movs	r3, #1
 80039ac:	2240      	movs	r2, #64	; 0x40
 80039ae:	2178      	movs	r1, #120	; 0x78
 80039b0:	4803      	ldr	r0, [pc, #12]	; (80039c0 <ssh1106_WriteData+0x30>)
 80039b2:	f003 f977 	bl	8006ca4 <HAL_I2C_Mem_Write>
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	20000700 	.word	0x20000700

080039c4 <ssh1106_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssh1106_Init(void) {
 80039c4:	b580      	push	{r7, lr}
 80039c6:	af00      	add	r7, sp, #0
    // Reset OLED
    ssh1106_Reset();
 80039c8:	f7ff ffc2 	bl	8003950 <ssh1106_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80039cc:	2064      	movs	r0, #100	; 0x64
 80039ce:	f001 f851 	bl	8004a74 <HAL_Delay>

    // Init OLED
    ssh1106_SetDisplayOn(0); //display off
 80039d2:	2000      	movs	r0, #0
 80039d4:	f000 fa4e 	bl	8003e74 <ssh1106_SetDisplayOn>

    ssh1106_WriteCommand(0x20); //Set Memory Addressing Mode
 80039d8:	2020      	movs	r0, #32
 80039da:	f7ff ffc1 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80039de:	2000      	movs	r0, #0
 80039e0:	f7ff ffbe 	bl	8003960 <ssh1106_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssh1106_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80039e4:	20b0      	movs	r0, #176	; 0xb0
 80039e6:	f7ff ffbb 	bl	8003960 <ssh1106_WriteCommand>

#ifdef SSH1106_MIRROR_VERT
    ssh1106_WriteCommand(0xC0); // Mirror vertically
#else
    ssh1106_WriteCommand(0xC8); //Set COM Output Scan Direction
 80039ea:	20c8      	movs	r0, #200	; 0xc8
 80039ec:	f7ff ffb8 	bl	8003960 <ssh1106_WriteCommand>
#endif

    ssh1106_WriteCommand(0x00); //---set low column address
 80039f0:	2000      	movs	r0, #0
 80039f2:	f7ff ffb5 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x10); //---set high column address
 80039f6:	2010      	movs	r0, #16
 80039f8:	f7ff ffb2 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x40); //--set start line address - CHECK
 80039fc:	2040      	movs	r0, #64	; 0x40
 80039fe:	f7ff ffaf 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_SetContrast(0xFF);
 8003a02:	20ff      	movs	r0, #255	; 0xff
 8003a04:	f000 fa22 	bl	8003e4c <ssh1106_SetContrast>

#ifdef SSH1106_MIRROR_HORIZ
    ssh1106_WriteCommand(0xA0); // Mirror horizontally
#else
    ssh1106_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8003a08:	20a1      	movs	r0, #161	; 0xa1
 8003a0a:	f7ff ffa9 	bl	8003960 <ssh1106_WriteCommand>
#endif

#ifdef SSH1106_INVERSE_COLOR
    ssh1106_WriteCommand(0xA7); //--set inverse color
#else
    ssh1106_WriteCommand(0xA6); //--set normal color
 8003a0e:	20a6      	movs	r0, #166	; 0xa6
 8003a10:	f7ff ffa6 	bl	8003960 <ssh1106_WriteCommand>
// Set multiplex ratio.
#if (SSH1106_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssh1106_WriteCommand(0xFF);
#else
    ssh1106_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003a14:	20a8      	movs	r0, #168	; 0xa8
 8003a16:	f7ff ffa3 	bl	8003960 <ssh1106_WriteCommand>
#endif

#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x1F); //
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x3F); //
 8003a1a:	203f      	movs	r0, #63	; 0x3f
 8003a1c:	f7ff ffa0 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003a20:	20a4      	movs	r0, #164	; 0xa4
 8003a22:	f7ff ff9d 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD3); //-set display offset - CHECK
 8003a26:	20d3      	movs	r0, #211	; 0xd3
 8003a28:	f7ff ff9a 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x00); //-not offset
 8003a2c:	2000      	movs	r0, #0
 8003a2e:	f7ff ff97 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003a32:	20d5      	movs	r0, #213	; 0xd5
 8003a34:	f7ff ff94 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0xF0); //--set divide ratio
 8003a38:	20f0      	movs	r0, #240	; 0xf0
 8003a3a:	f7ff ff91 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xD9); //--set pre-charge period
 8003a3e:	20d9      	movs	r0, #217	; 0xd9
 8003a40:	f7ff ff8e 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x22); //
 8003a44:	2022      	movs	r0, #34	; 0x22
 8003a46:	f7ff ff8b 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8003a4a:	20da      	movs	r0, #218	; 0xda
 8003a4c:	f7ff ff88 	bl	8003960 <ssh1106_WriteCommand>
#if (SSH1106_HEIGHT == 32)
    ssh1106_WriteCommand(0x02);
#elif (SSH1106_HEIGHT == 64)
    ssh1106_WriteCommand(0x12);
 8003a50:	2012      	movs	r0, #18
 8003a52:	f7ff ff85 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssh1106_WriteCommand(0xDB); //--set vcomh
 8003a56:	20db      	movs	r0, #219	; 0xdb
 8003a58:	f7ff ff82 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x20); //0x20,0.77xVcc
 8003a5c:	2020      	movs	r0, #32
 8003a5e:	f7ff ff7f 	bl	8003960 <ssh1106_WriteCommand>

    ssh1106_WriteCommand(0x8D); //--set DC-DC enable
 8003a62:	208d      	movs	r0, #141	; 0x8d
 8003a64:	f7ff ff7c 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(0x14); //
 8003a68:	2014      	movs	r0, #20
 8003a6a:	f7ff ff79 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_SetDisplayOn(1); //--turn on SSH1106 panel
 8003a6e:	2001      	movs	r0, #1
 8003a70:	f000 fa00 	bl	8003e74 <ssh1106_SetDisplayOn>

    // Clear screen
    ssh1106_Fill(Black);
 8003a74:	2000      	movs	r0, #0
 8003a76:	f000 f80f 	bl	8003a98 <ssh1106_Fill>

    // Flush buffer to screen
    ssh1106_UpdateScreen();
 8003a7a:	f000 f82f 	bl	8003adc <ssh1106_UpdateScreen>

    // Set default values for screen object
    SSH1106.CurrentX = 0;
 8003a7e:	4b05      	ldr	r3, [pc, #20]	; (8003a94 <ssh1106_Init+0xd0>)
 8003a80:	2200      	movs	r2, #0
 8003a82:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = 0;
 8003a84:	4b03      	ldr	r3, [pc, #12]	; (8003a94 <ssh1106_Init+0xd0>)
 8003a86:	2200      	movs	r2, #0
 8003a88:	805a      	strh	r2, [r3, #2]

    SSH1106.Initialized = 1;
 8003a8a:	4b02      	ldr	r3, [pc, #8]	; (8003a94 <ssh1106_Init+0xd0>)
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	715a      	strb	r2, [r3, #5]
}
 8003a90:	bf00      	nop
 8003a92:	bd80      	pop	{r7, pc}
 8003a94:	20000688 	.word	0x20000688

08003a98 <ssh1106_Fill>:

// Fill the whole screen with the given color
void ssh1106_Fill(SSH1106_COLOR color) {
 8003a98:	b480      	push	{r7}
 8003a9a:	b085      	sub	sp, #20
 8003a9c:	af00      	add	r7, sp, #0
 8003a9e:	4603      	mov	r3, r0
 8003aa0:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8003aa2:	2300      	movs	r3, #0
 8003aa4:	60fb      	str	r3, [r7, #12]
 8003aa6:	e00d      	b.n	8003ac4 <ssh1106_Fill+0x2c>
        SSH1106_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 8003aa8:	79fb      	ldrb	r3, [r7, #7]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d101      	bne.n	8003ab2 <ssh1106_Fill+0x1a>
 8003aae:	2100      	movs	r1, #0
 8003ab0:	e000      	b.n	8003ab4 <ssh1106_Fill+0x1c>
 8003ab2:	21ff      	movs	r1, #255	; 0xff
 8003ab4:	4a08      	ldr	r2, [pc, #32]	; (8003ad8 <ssh1106_Fill+0x40>)
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	4413      	add	r3, r2
 8003aba:	460a      	mov	r2, r1
 8003abc:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSH1106_Buffer); i++) {
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	60fb      	str	r3, [r7, #12]
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003aca:	d3ed      	bcc.n	8003aa8 <ssh1106_Fill+0x10>
    }
}
 8003acc:	bf00      	nop
 8003ace:	3714      	adds	r7, #20
 8003ad0:	46bd      	mov	sp, r7
 8003ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad6:	4770      	bx	lr
 8003ad8:	20000288 	.word	0x20000288

08003adc <ssh1106_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssh1106_UpdateScreen(void) {
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8003ae2:	2300      	movs	r3, #0
 8003ae4:	71fb      	strb	r3, [r7, #7]
 8003ae6:	e016      	b.n	8003b16 <ssh1106_UpdateScreen+0x3a>
        ssh1106_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003ae8:	79fb      	ldrb	r3, [r7, #7]
 8003aea:	3b50      	subs	r3, #80	; 0x50
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	4618      	mov	r0, r3
 8003af0:	f7ff ff36 	bl	8003960 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x00);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f7ff ff33 	bl	8003960 <ssh1106_WriteCommand>
        ssh1106_WriteCommand(0x10);
 8003afa:	2010      	movs	r0, #16
 8003afc:	f7ff ff30 	bl	8003960 <ssh1106_WriteCommand>
        ssh1106_WriteData(&SSH1106_Buffer[SSH1106_WIDTH*i],SSH1106_WIDTH);
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	01db      	lsls	r3, r3, #7
 8003b04:	4a07      	ldr	r2, [pc, #28]	; (8003b24 <ssh1106_UpdateScreen+0x48>)
 8003b06:	4413      	add	r3, r2
 8003b08:	2180      	movs	r1, #128	; 0x80
 8003b0a:	4618      	mov	r0, r3
 8003b0c:	f7ff ff40 	bl	8003990 <ssh1106_WriteData>
    for(uint8_t i = 0; i < SSH1106_HEIGHT/8; i++) {
 8003b10:	79fb      	ldrb	r3, [r7, #7]
 8003b12:	3301      	adds	r3, #1
 8003b14:	71fb      	strb	r3, [r7, #7]
 8003b16:	79fb      	ldrb	r3, [r7, #7]
 8003b18:	2b07      	cmp	r3, #7
 8003b1a:	d9e5      	bls.n	8003ae8 <ssh1106_UpdateScreen+0xc>
    }
}
 8003b1c:	bf00      	nop
 8003b1e:	3708      	adds	r7, #8
 8003b20:	46bd      	mov	sp, r7
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	20000288 	.word	0x20000288

08003b28 <ssh1106_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssh1106_DrawPixel(uint8_t x, uint8_t y, SSH1106_COLOR color) {
 8003b28:	b480      	push	{r7}
 8003b2a:	b083      	sub	sp, #12
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	4603      	mov	r3, r0
 8003b30:	71fb      	strb	r3, [r7, #7]
 8003b32:	460b      	mov	r3, r1
 8003b34:	71bb      	strb	r3, [r7, #6]
 8003b36:	4613      	mov	r3, r2
 8003b38:	717b      	strb	r3, [r7, #5]
    if(x >= SSH1106_WIDTH || y >= SSH1106_HEIGHT) {
 8003b3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	db48      	blt.n	8003bd4 <ssh1106_DrawPixel+0xac>
 8003b42:	79bb      	ldrb	r3, [r7, #6]
 8003b44:	2b3f      	cmp	r3, #63	; 0x3f
 8003b46:	d845      	bhi.n	8003bd4 <ssh1106_DrawPixel+0xac>
        // Don't write outside the buffer
        return;
    }

    // Check if pixel should be inverted
    if(SSH1106.Inverted) {
 8003b48:	4b25      	ldr	r3, [pc, #148]	; (8003be0 <ssh1106_DrawPixel+0xb8>)
 8003b4a:	791b      	ldrb	r3, [r3, #4]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d006      	beq.n	8003b5e <ssh1106_DrawPixel+0x36>
        color = (SSH1106_COLOR)!color;
 8003b50:	797b      	ldrb	r3, [r7, #5]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	bf0c      	ite	eq
 8003b56:	2301      	moveq	r3, #1
 8003b58:	2300      	movne	r3, #0
 8003b5a:	b2db      	uxtb	r3, r3
 8003b5c:	717b      	strb	r3, [r7, #5]
    }

    // Draw in the right color
    if(color == White) {
 8003b5e:	797b      	ldrb	r3, [r7, #5]
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	d11a      	bne.n	8003b9a <ssh1106_DrawPixel+0x72>
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] |= 1 << (y % 8);
 8003b64:	79fa      	ldrb	r2, [r7, #7]
 8003b66:	79bb      	ldrb	r3, [r7, #6]
 8003b68:	08db      	lsrs	r3, r3, #3
 8003b6a:	b2d8      	uxtb	r0, r3
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	01db      	lsls	r3, r3, #7
 8003b70:	4413      	add	r3, r2
 8003b72:	4a1c      	ldr	r2, [pc, #112]	; (8003be4 <ssh1106_DrawPixel+0xbc>)
 8003b74:	5cd3      	ldrb	r3, [r2, r3]
 8003b76:	b25a      	sxtb	r2, r3
 8003b78:	79bb      	ldrb	r3, [r7, #6]
 8003b7a:	f003 0307 	and.w	r3, r3, #7
 8003b7e:	2101      	movs	r1, #1
 8003b80:	fa01 f303 	lsl.w	r3, r1, r3
 8003b84:	b25b      	sxtb	r3, r3
 8003b86:	4313      	orrs	r3, r2
 8003b88:	b259      	sxtb	r1, r3
 8003b8a:	79fa      	ldrb	r2, [r7, #7]
 8003b8c:	4603      	mov	r3, r0
 8003b8e:	01db      	lsls	r3, r3, #7
 8003b90:	4413      	add	r3, r2
 8003b92:	b2c9      	uxtb	r1, r1
 8003b94:	4a13      	ldr	r2, [pc, #76]	; (8003be4 <ssh1106_DrawPixel+0xbc>)
 8003b96:	54d1      	strb	r1, [r2, r3]
 8003b98:	e01d      	b.n	8003bd6 <ssh1106_DrawPixel+0xae>
    } else {
        SSH1106_Buffer[x + (y / 8) * SSH1106_WIDTH] &= ~(1 << (y % 8));
 8003b9a:	79fa      	ldrb	r2, [r7, #7]
 8003b9c:	79bb      	ldrb	r3, [r7, #6]
 8003b9e:	08db      	lsrs	r3, r3, #3
 8003ba0:	b2d8      	uxtb	r0, r3
 8003ba2:	4603      	mov	r3, r0
 8003ba4:	01db      	lsls	r3, r3, #7
 8003ba6:	4413      	add	r3, r2
 8003ba8:	4a0e      	ldr	r2, [pc, #56]	; (8003be4 <ssh1106_DrawPixel+0xbc>)
 8003baa:	5cd3      	ldrb	r3, [r2, r3]
 8003bac:	b25a      	sxtb	r2, r3
 8003bae:	79bb      	ldrb	r3, [r7, #6]
 8003bb0:	f003 0307 	and.w	r3, r3, #7
 8003bb4:	2101      	movs	r1, #1
 8003bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bba:	b25b      	sxtb	r3, r3
 8003bbc:	43db      	mvns	r3, r3
 8003bbe:	b25b      	sxtb	r3, r3
 8003bc0:	4013      	ands	r3, r2
 8003bc2:	b259      	sxtb	r1, r3
 8003bc4:	79fa      	ldrb	r2, [r7, #7]
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	01db      	lsls	r3, r3, #7
 8003bca:	4413      	add	r3, r2
 8003bcc:	b2c9      	uxtb	r1, r1
 8003bce:	4a05      	ldr	r2, [pc, #20]	; (8003be4 <ssh1106_DrawPixel+0xbc>)
 8003bd0:	54d1      	strb	r1, [r2, r3]
 8003bd2:	e000      	b.n	8003bd6 <ssh1106_DrawPixel+0xae>
        return;
 8003bd4:	bf00      	nop
    }
}
 8003bd6:	370c      	adds	r7, #12
 8003bd8:	46bd      	mov	sp, r7
 8003bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bde:	4770      	bx	lr
 8003be0:	20000688 	.word	0x20000688
 8003be4:	20000288 	.word	0x20000288

08003be8 <ssh1106_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssh1106_WriteChar(char ch, FontDef Font, SSH1106_COLOR color) {
 8003be8:	b590      	push	{r4, r7, lr}
 8003bea:	b089      	sub	sp, #36	; 0x24
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	4604      	mov	r4, r0
 8003bf0:	1d38      	adds	r0, r7, #4
 8003bf2:	e880 0006 	stmia.w	r0, {r1, r2}
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	4623      	mov	r3, r4
 8003bfa:	73fb      	strb	r3, [r7, #15]
 8003bfc:	4613      	mov	r3, r2
 8003bfe:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003c00:	7bfb      	ldrb	r3, [r7, #15]
 8003c02:	2b1f      	cmp	r3, #31
 8003c04:	d902      	bls.n	8003c0c <ssh1106_WriteChar+0x24>
 8003c06:	7bfb      	ldrb	r3, [r7, #15]
 8003c08:	2b7e      	cmp	r3, #126	; 0x7e
 8003c0a:	d901      	bls.n	8003c10 <ssh1106_WriteChar+0x28>
        return 0;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	e06d      	b.n	8003cec <ssh1106_WriteChar+0x104>

    // Check remaining space on current line
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003c10:	4b38      	ldr	r3, [pc, #224]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c12:	881b      	ldrh	r3, [r3, #0]
 8003c14:	461a      	mov	r2, r3
 8003c16:	793b      	ldrb	r3, [r7, #4]
 8003c18:	4413      	add	r3, r2
 8003c1a:	2b80      	cmp	r3, #128	; 0x80
 8003c1c:	dc06      	bgt.n	8003c2c <ssh1106_WriteChar+0x44>
        SSH1106_HEIGHT < (SSH1106.CurrentY + Font.FontHeight))
 8003c1e:	4b35      	ldr	r3, [pc, #212]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c20:	885b      	ldrh	r3, [r3, #2]
 8003c22:	461a      	mov	r2, r3
 8003c24:	797b      	ldrb	r3, [r7, #5]
 8003c26:	4413      	add	r3, r2
    if (SSH1106_WIDTH < (SSH1106.CurrentX + Font.FontWidth) ||
 8003c28:	2b40      	cmp	r3, #64	; 0x40
 8003c2a:	dd01      	ble.n	8003c30 <ssh1106_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	e05d      	b.n	8003cec <ssh1106_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8003c30:	2300      	movs	r3, #0
 8003c32:	61fb      	str	r3, [r7, #28]
 8003c34:	e04c      	b.n	8003cd0 <ssh1106_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8003c36:	68ba      	ldr	r2, [r7, #8]
 8003c38:	7bfb      	ldrb	r3, [r7, #15]
 8003c3a:	3b20      	subs	r3, #32
 8003c3c:	7979      	ldrb	r1, [r7, #5]
 8003c3e:	fb01 f303 	mul.w	r3, r1, r3
 8003c42:	4619      	mov	r1, r3
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	440b      	add	r3, r1
 8003c48:	005b      	lsls	r3, r3, #1
 8003c4a:	4413      	add	r3, r2
 8003c4c:	881b      	ldrh	r3, [r3, #0]
 8003c4e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8003c50:	2300      	movs	r3, #0
 8003c52:	61bb      	str	r3, [r7, #24]
 8003c54:	e034      	b.n	8003cc0 <ssh1106_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8003c56:	697a      	ldr	r2, [r7, #20]
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003c5e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d012      	beq.n	8003c8c <ssh1106_WriteChar+0xa4>
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR) color);
 8003c66:	4b23      	ldr	r3, [pc, #140]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c68:	881b      	ldrh	r3, [r3, #0]
 8003c6a:	b2da      	uxtb	r2, r3
 8003c6c:	69bb      	ldr	r3, [r7, #24]
 8003c6e:	b2db      	uxtb	r3, r3
 8003c70:	4413      	add	r3, r2
 8003c72:	b2d8      	uxtb	r0, r3
 8003c74:	4b1f      	ldr	r3, [pc, #124]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c76:	885b      	ldrh	r3, [r3, #2]
 8003c78:	b2da      	uxtb	r2, r3
 8003c7a:	69fb      	ldr	r3, [r7, #28]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	4413      	add	r3, r2
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	7bba      	ldrb	r2, [r7, #14]
 8003c84:	4619      	mov	r1, r3
 8003c86:	f7ff ff4f 	bl	8003b28 <ssh1106_DrawPixel>
 8003c8a:	e016      	b.n	8003cba <ssh1106_WriteChar+0xd2>
            } else {
                ssh1106_DrawPixel(SSH1106.CurrentX + j, (SSH1106.CurrentY + i), (SSH1106_COLOR)!color);
 8003c8c:	4b19      	ldr	r3, [pc, #100]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c8e:	881b      	ldrh	r3, [r3, #0]
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	69bb      	ldr	r3, [r7, #24]
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	4413      	add	r3, r2
 8003c98:	b2d8      	uxtb	r0, r3
 8003c9a:	4b16      	ldr	r3, [pc, #88]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003c9c:	885b      	ldrh	r3, [r3, #2]
 8003c9e:	b2da      	uxtb	r2, r3
 8003ca0:	69fb      	ldr	r3, [r7, #28]
 8003ca2:	b2db      	uxtb	r3, r3
 8003ca4:	4413      	add	r3, r2
 8003ca6:	b2d9      	uxtb	r1, r3
 8003ca8:	7bbb      	ldrb	r3, [r7, #14]
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	bf0c      	ite	eq
 8003cae:	2301      	moveq	r3, #1
 8003cb0:	2300      	movne	r3, #0
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	f7ff ff37 	bl	8003b28 <ssh1106_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	3301      	adds	r3, #1
 8003cbe:	61bb      	str	r3, [r7, #24]
 8003cc0:	793b      	ldrb	r3, [r7, #4]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	4293      	cmp	r3, r2
 8003cc8:	d3c5      	bcc.n	8003c56 <ssh1106_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8003cca:	69fb      	ldr	r3, [r7, #28]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	61fb      	str	r3, [r7, #28]
 8003cd0:	797b      	ldrb	r3, [r7, #5]
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	69fb      	ldr	r3, [r7, #28]
 8003cd6:	4293      	cmp	r3, r2
 8003cd8:	d3ad      	bcc.n	8003c36 <ssh1106_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSH1106.CurrentX += Font.FontWidth;
 8003cda:	4b06      	ldr	r3, [pc, #24]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003cdc:	881a      	ldrh	r2, [r3, #0]
 8003cde:	793b      	ldrb	r3, [r7, #4]
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	b29a      	uxth	r2, r3
 8003ce6:	4b03      	ldr	r3, [pc, #12]	; (8003cf4 <ssh1106_WriteChar+0x10c>)
 8003ce8:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cec:	4618      	mov	r0, r3
 8003cee:	3724      	adds	r7, #36	; 0x24
 8003cf0:	46bd      	mov	sp, r7
 8003cf2:	bd90      	pop	{r4, r7, pc}
 8003cf4:	20000688 	.word	0x20000688

08003cf8 <ssh1106_WriteString>:

// Write full string to screenbuffer
char ssh1106_WriteString(char* str, FontDef Font, SSH1106_COLOR color) {
 8003cf8:	b580      	push	{r7, lr}
 8003cfa:	b084      	sub	sp, #16
 8003cfc:	af00      	add	r7, sp, #0
 8003cfe:	60f8      	str	r0, [r7, #12]
 8003d00:	1d38      	adds	r0, r7, #4
 8003d02:	e880 0006 	stmia.w	r0, {r1, r2}
 8003d06:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 8003d08:	e012      	b.n	8003d30 <ssh1106_WriteString+0x38>
        if (ssh1106_WriteChar(*str, Font, color) != *str) {
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	7818      	ldrb	r0, [r3, #0]
 8003d0e:	78fb      	ldrb	r3, [r7, #3]
 8003d10:	1d3a      	adds	r2, r7, #4
 8003d12:	ca06      	ldmia	r2, {r1, r2}
 8003d14:	f7ff ff68 	bl	8003be8 <ssh1106_WriteChar>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d002      	beq.n	8003d2a <ssh1106_WriteString+0x32>
            // Char could not be written
            return *str;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	781b      	ldrb	r3, [r3, #0]
 8003d28:	e008      	b.n	8003d3c <ssh1106_WriteString+0x44>
        }

        // Next char
        str++;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	3301      	adds	r3, #1
 8003d2e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	781b      	ldrb	r3, [r3, #0]
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d1e8      	bne.n	8003d0a <ssh1106_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	781b      	ldrb	r3, [r3, #0]
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3710      	adds	r7, #16
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <ssh1106_SetCursor>:

// Position the cursor
void ssh1106_SetCursor(uint8_t x, uint8_t y) {
 8003d44:	b480      	push	{r7}
 8003d46:	b083      	sub	sp, #12
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	460a      	mov	r2, r1
 8003d4e:	71fb      	strb	r3, [r7, #7]
 8003d50:	4613      	mov	r3, r2
 8003d52:	71bb      	strb	r3, [r7, #6]
    SSH1106.CurrentX = x;
 8003d54:	79fb      	ldrb	r3, [r7, #7]
 8003d56:	b29a      	uxth	r2, r3
 8003d58:	4b05      	ldr	r3, [pc, #20]	; (8003d70 <ssh1106_SetCursor+0x2c>)
 8003d5a:	801a      	strh	r2, [r3, #0]
    SSH1106.CurrentY = y;
 8003d5c:	79bb      	ldrb	r3, [r7, #6]
 8003d5e:	b29a      	uxth	r2, r3
 8003d60:	4b03      	ldr	r3, [pc, #12]	; (8003d70 <ssh1106_SetCursor+0x2c>)
 8003d62:	805a      	strh	r2, [r3, #2]
}
 8003d64:	bf00      	nop
 8003d66:	370c      	adds	r7, #12
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6e:	4770      	bx	lr
 8003d70:	20000688 	.word	0x20000688

08003d74 <ssh1106_Line>:

// Draw line by Bresenhem's algorithm
void ssh1106_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSH1106_COLOR color) {
 8003d74:	b590      	push	{r4, r7, lr}
 8003d76:	b089      	sub	sp, #36	; 0x24
 8003d78:	af00      	add	r7, sp, #0
 8003d7a:	4604      	mov	r4, r0
 8003d7c:	4608      	mov	r0, r1
 8003d7e:	4611      	mov	r1, r2
 8003d80:	461a      	mov	r2, r3
 8003d82:	4623      	mov	r3, r4
 8003d84:	71fb      	strb	r3, [r7, #7]
 8003d86:	4603      	mov	r3, r0
 8003d88:	71bb      	strb	r3, [r7, #6]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	717b      	strb	r3, [r7, #5]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	713b      	strb	r3, [r7, #4]
  int32_t deltaX = abs(x2 - x1);
 8003d92:	797a      	ldrb	r2, [r7, #5]
 8003d94:	79fb      	ldrb	r3, [r7, #7]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	bfb8      	it	lt
 8003d9c:	425b      	neglt	r3, r3
 8003d9e:	61bb      	str	r3, [r7, #24]
  int32_t deltaY = abs(y2 - y1);
 8003da0:	793a      	ldrb	r2, [r7, #4]
 8003da2:	79bb      	ldrb	r3, [r7, #6]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	bfb8      	it	lt
 8003daa:	425b      	neglt	r3, r3
 8003dac:	617b      	str	r3, [r7, #20]
  int32_t signX = ((x1 < x2) ? 1 : -1);
 8003dae:	79fa      	ldrb	r2, [r7, #7]
 8003db0:	797b      	ldrb	r3, [r7, #5]
 8003db2:	429a      	cmp	r2, r3
 8003db4:	d201      	bcs.n	8003dba <ssh1106_Line+0x46>
 8003db6:	2301      	movs	r3, #1
 8003db8:	e001      	b.n	8003dbe <ssh1106_Line+0x4a>
 8003dba:	f04f 33ff 	mov.w	r3, #4294967295
 8003dbe:	613b      	str	r3, [r7, #16]
  int32_t signY = ((y1 < y2) ? 1 : -1);
 8003dc0:	79ba      	ldrb	r2, [r7, #6]
 8003dc2:	793b      	ldrb	r3, [r7, #4]
 8003dc4:	429a      	cmp	r2, r3
 8003dc6:	d201      	bcs.n	8003dcc <ssh1106_Line+0x58>
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e001      	b.n	8003dd0 <ssh1106_Line+0x5c>
 8003dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8003dd0:	60fb      	str	r3, [r7, #12]
  int32_t error = deltaX - deltaY;
 8003dd2:	69ba      	ldr	r2, [r7, #24]
 8003dd4:	697b      	ldr	r3, [r7, #20]
 8003dd6:	1ad3      	subs	r3, r2, r3
 8003dd8:	61fb      	str	r3, [r7, #28]
  int32_t error2;

  ssh1106_DrawPixel(x2, y2, color);
 8003dda:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003dde:	7939      	ldrb	r1, [r7, #4]
 8003de0:	797b      	ldrb	r3, [r7, #5]
 8003de2:	4618      	mov	r0, r3
 8003de4:	f7ff fea0 	bl	8003b28 <ssh1106_DrawPixel>
    while((x1 != x2) || (y1 != y2))
 8003de8:	e024      	b.n	8003e34 <ssh1106_Line+0xc0>
    {
    ssh1106_DrawPixel(x1, y1, color);
 8003dea:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8003dee:	79b9      	ldrb	r1, [r7, #6]
 8003df0:	79fb      	ldrb	r3, [r7, #7]
 8003df2:	4618      	mov	r0, r3
 8003df4:	f7ff fe98 	bl	8003b28 <ssh1106_DrawPixel>
    error2 = error * 2;
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	60bb      	str	r3, [r7, #8]
    if(error2 > -deltaY)
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	425b      	negs	r3, r3
 8003e02:	68ba      	ldr	r2, [r7, #8]
 8003e04:	429a      	cmp	r2, r3
 8003e06:	dd08      	ble.n	8003e1a <ssh1106_Line+0xa6>
    {
      error -= deltaY;
 8003e08:	69fa      	ldr	r2, [r7, #28]
 8003e0a:	697b      	ldr	r3, [r7, #20]
 8003e0c:	1ad3      	subs	r3, r2, r3
 8003e0e:	61fb      	str	r3, [r7, #28]
      x1 += signX;
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	b2da      	uxtb	r2, r3
 8003e14:	79fb      	ldrb	r3, [r7, #7]
 8003e16:	4413      	add	r3, r2
 8003e18:	71fb      	strb	r3, [r7, #7]
    else
    {
    /*nothing to do*/
    }

    if(error2 < deltaX)
 8003e1a:	68ba      	ldr	r2, [r7, #8]
 8003e1c:	69bb      	ldr	r3, [r7, #24]
 8003e1e:	429a      	cmp	r2, r3
 8003e20:	da08      	bge.n	8003e34 <ssh1106_Line+0xc0>
    {
      error += deltaX;
 8003e22:	69fa      	ldr	r2, [r7, #28]
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	4413      	add	r3, r2
 8003e28:	61fb      	str	r3, [r7, #28]
      y1 += signY;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	b2da      	uxtb	r2, r3
 8003e2e:	79bb      	ldrb	r3, [r7, #6]
 8003e30:	4413      	add	r3, r2
 8003e32:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2))
 8003e34:	79fa      	ldrb	r2, [r7, #7]
 8003e36:	797b      	ldrb	r3, [r7, #5]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	d1d6      	bne.n	8003dea <ssh1106_Line+0x76>
 8003e3c:	79ba      	ldrb	r2, [r7, #6]
 8003e3e:	793b      	ldrb	r3, [r7, #4]
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d1d2      	bne.n	8003dea <ssh1106_Line+0x76>
    else
    {
    /*nothing to do*/
    }
  }
  return;
 8003e44:	bf00      	nop
}
 8003e46:	3724      	adds	r7, #36	; 0x24
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	bd90      	pop	{r4, r7, pc}

08003e4c <ssh1106_SetContrast>:
  ssh1106_Line(x1,y2,x1,y1,color);

  return;
}

void ssh1106_SetContrast(const uint8_t value) {
 8003e4c:	b580      	push	{r7, lr}
 8003e4e:	b084      	sub	sp, #16
 8003e50:	af00      	add	r7, sp, #0
 8003e52:	4603      	mov	r3, r0
 8003e54:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8003e56:	2381      	movs	r3, #129	; 0x81
 8003e58:	73fb      	strb	r3, [r7, #15]
    ssh1106_WriteCommand(kSetContrastControlRegister);
 8003e5a:	7bfb      	ldrb	r3, [r7, #15]
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7ff fd7f 	bl	8003960 <ssh1106_WriteCommand>
    ssh1106_WriteCommand(value);
 8003e62:	79fb      	ldrb	r3, [r7, #7]
 8003e64:	4618      	mov	r0, r3
 8003e66:	f7ff fd7b 	bl	8003960 <ssh1106_WriteCommand>
}
 8003e6a:	bf00      	nop
 8003e6c:	3710      	adds	r7, #16
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bd80      	pop	{r7, pc}
	...

08003e74 <ssh1106_SetDisplayOn>:

void ssh1106_SetDisplayOn(const uint8_t on) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003e7e:	79fb      	ldrb	r3, [r7, #7]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d005      	beq.n	8003e90 <ssh1106_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003e84:	23af      	movs	r3, #175	; 0xaf
 8003e86:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 1;
 8003e88:	4b08      	ldr	r3, [pc, #32]	; (8003eac <ssh1106_SetDisplayOn+0x38>)
 8003e8a:	2201      	movs	r2, #1
 8003e8c:	719a      	strb	r2, [r3, #6]
 8003e8e:	e004      	b.n	8003e9a <ssh1106_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003e90:	23ae      	movs	r3, #174	; 0xae
 8003e92:	73fb      	strb	r3, [r7, #15]
        SSH1106.DisplayOn = 0;
 8003e94:	4b05      	ldr	r3, [pc, #20]	; (8003eac <ssh1106_SetDisplayOn+0x38>)
 8003e96:	2200      	movs	r2, #0
 8003e98:	719a      	strb	r2, [r3, #6]
    }
    ssh1106_WriteCommand(value);
 8003e9a:	7bfb      	ldrb	r3, [r7, #15]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff fd5f 	bl	8003960 <ssh1106_WriteCommand>
}
 8003ea2:	bf00      	nop
 8003ea4:	3710      	adds	r7, #16
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	20000688 	.word	0x20000688

08003eb0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	b083      	sub	sp, #12
 8003eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	607b      	str	r3, [r7, #4]
 8003eba:	4b10      	ldr	r3, [pc, #64]	; (8003efc <HAL_MspInit+0x4c>)
 8003ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ebe:	4a0f      	ldr	r2, [pc, #60]	; (8003efc <HAL_MspInit+0x4c>)
 8003ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	; (8003efc <HAL_MspInit+0x4c>)
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ece:	607b      	str	r3, [r7, #4]
 8003ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	603b      	str	r3, [r7, #0]
 8003ed6:	4b09      	ldr	r3, [pc, #36]	; (8003efc <HAL_MspInit+0x4c>)
 8003ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eda:	4a08      	ldr	r2, [pc, #32]	; (8003efc <HAL_MspInit+0x4c>)
 8003edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8003ee2:	4b06      	ldr	r3, [pc, #24]	; (8003efc <HAL_MspInit+0x4c>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003eea:	603b      	str	r3, [r7, #0]
 8003eec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40023800 	.word	0x40023800

08003f00 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b08a      	sub	sp, #40	; 0x28
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f08:	f107 0314 	add.w	r3, r7, #20
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	605a      	str	r2, [r3, #4]
 8003f12:	609a      	str	r2, [r3, #8]
 8003f14:	60da      	str	r2, [r3, #12]
 8003f16:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	4a1b      	ldr	r2, [pc, #108]	; (8003f8c <HAL_ADC_MspInit+0x8c>)
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d12f      	bne.n	8003f82 <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	613b      	str	r3, [r7, #16]
 8003f26:	4b1a      	ldr	r3, [pc, #104]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2a:	4a19      	ldr	r2, [pc, #100]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f2c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f30:	6453      	str	r3, [r2, #68]	; 0x44
 8003f32:	4b17      	ldr	r3, [pc, #92]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f3a:	613b      	str	r3, [r7, #16]
 8003f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f3e:	2300      	movs	r3, #0
 8003f40:	60fb      	str	r3, [r7, #12]
 8003f42:	4b13      	ldr	r3, [pc, #76]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f46:	4a12      	ldr	r2, [pc, #72]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f48:	f043 0301 	orr.w	r3, r3, #1
 8003f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f4e:	4b10      	ldr	r3, [pc, #64]	; (8003f90 <HAL_ADC_MspInit+0x90>)
 8003f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	60fb      	str	r3, [r7, #12]
 8003f58:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003f5a:	2308      	movs	r3, #8
 8003f5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f5e:	2303      	movs	r3, #3
 8003f60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f62:	2300      	movs	r3, #0
 8003f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f66:	f107 0314 	add.w	r3, r7, #20
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4809      	ldr	r0, [pc, #36]	; (8003f94 <HAL_ADC_MspInit+0x94>)
 8003f6e:	f002 fb7d 	bl	800666c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 8003f72:	2200      	movs	r2, #0
 8003f74:	2100      	movs	r1, #0
 8003f76:	2012      	movs	r0, #18
 8003f78:	f001 fb55 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8003f7c:	2012      	movs	r0, #18
 8003f7e:	f001 fb6e 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003f82:	bf00      	nop
 8003f84:	3728      	adds	r7, #40	; 0x28
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	40012000 	.word	0x40012000
 8003f90:	40023800 	.word	0x40023800
 8003f94:	40020000 	.word	0x40020000

08003f98 <HAL_CRYP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcryp: CRYP handle pointer
* @retval None
*/
void HAL_CRYP_MspInit(CRYP_HandleTypeDef* hcryp)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b085      	sub	sp, #20
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  if(hcryp->Instance==CRYP)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a0b      	ldr	r2, [pc, #44]	; (8003fd4 <HAL_CRYP_MspInit+0x3c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d10d      	bne.n	8003fc6 <HAL_CRYP_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRYP_MspInit 0 */

  /* USER CODE END CRYP_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRYP_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	60fb      	str	r3, [r7, #12]
 8003fae:	4b0a      	ldr	r3, [pc, #40]	; (8003fd8 <HAL_CRYP_MspInit+0x40>)
 8003fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fb2:	4a09      	ldr	r2, [pc, #36]	; (8003fd8 <HAL_CRYP_MspInit+0x40>)
 8003fb4:	f043 0310 	orr.w	r3, r3, #16
 8003fb8:	6353      	str	r3, [r2, #52]	; 0x34
 8003fba:	4b07      	ldr	r3, [pc, #28]	; (8003fd8 <HAL_CRYP_MspInit+0x40>)
 8003fbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fbe:	f003 0310 	and.w	r3, r3, #16
 8003fc2:	60fb      	str	r3, [r7, #12]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRYP_MspInit 1 */

  /* USER CODE END CRYP_MspInit 1 */
  }

}
 8003fc6:	bf00      	nop
 8003fc8:	3714      	adds	r7, #20
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	50060000 	.word	0x50060000
 8003fd8:	40023800 	.word	0x40023800

08003fdc <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b08a      	sub	sp, #40	; 0x28
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fe4:	f107 0314 	add.w	r3, r7, #20
 8003fe8:	2200      	movs	r2, #0
 8003fea:	601a      	str	r2, [r3, #0]
 8003fec:	605a      	str	r2, [r3, #4]
 8003fee:	609a      	str	r2, [r3, #8]
 8003ff0:	60da      	str	r2, [r3, #12]
 8003ff2:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	4a1b      	ldr	r2, [pc, #108]	; (8004068 <HAL_DAC_MspInit+0x8c>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d12f      	bne.n	800405e <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003ffe:	2300      	movs	r3, #0
 8004000:	613b      	str	r3, [r7, #16]
 8004002:	4b1a      	ldr	r3, [pc, #104]	; (800406c <HAL_DAC_MspInit+0x90>)
 8004004:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004006:	4a19      	ldr	r2, [pc, #100]	; (800406c <HAL_DAC_MspInit+0x90>)
 8004008:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800400c:	6413      	str	r3, [r2, #64]	; 0x40
 800400e:	4b17      	ldr	r3, [pc, #92]	; (800406c <HAL_DAC_MspInit+0x90>)
 8004010:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004012:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004016:	613b      	str	r3, [r7, #16]
 8004018:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800401a:	2300      	movs	r3, #0
 800401c:	60fb      	str	r3, [r7, #12]
 800401e:	4b13      	ldr	r3, [pc, #76]	; (800406c <HAL_DAC_MspInit+0x90>)
 8004020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004022:	4a12      	ldr	r2, [pc, #72]	; (800406c <HAL_DAC_MspInit+0x90>)
 8004024:	f043 0301 	orr.w	r3, r3, #1
 8004028:	6313      	str	r3, [r2, #48]	; 0x30
 800402a:	4b10      	ldr	r3, [pc, #64]	; (800406c <HAL_DAC_MspInit+0x90>)
 800402c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	60fb      	str	r3, [r7, #12]
 8004034:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8004036:	2310      	movs	r3, #16
 8004038:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800403a:	2303      	movs	r3, #3
 800403c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800403e:	2300      	movs	r3, #0
 8004040:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004042:	f107 0314 	add.w	r3, r7, #20
 8004046:	4619      	mov	r1, r3
 8004048:	4809      	ldr	r0, [pc, #36]	; (8004070 <HAL_DAC_MspInit+0x94>)
 800404a:	f002 fb0f 	bl	800666c <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800404e:	2200      	movs	r2, #0
 8004050:	2101      	movs	r1, #1
 8004052:	2036      	movs	r0, #54	; 0x36
 8004054:	f001 fae7 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004058:	2036      	movs	r0, #54	; 0x36
 800405a:	f001 fb00 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 800405e:	bf00      	nop
 8004060:	3728      	adds	r7, #40	; 0x28
 8004062:	46bd      	mov	sp, r7
 8004064:	bd80      	pop	{r7, pc}
 8004066:	bf00      	nop
 8004068:	40007400 	.word	0x40007400
 800406c:	40023800 	.word	0x40023800
 8004070:	40020000 	.word	0x40020000

08004074 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b08a      	sub	sp, #40	; 0x28
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800407c:	f107 0314 	add.w	r3, r7, #20
 8004080:	2200      	movs	r2, #0
 8004082:	601a      	str	r2, [r3, #0]
 8004084:	605a      	str	r2, [r3, #4]
 8004086:	609a      	str	r2, [r3, #8]
 8004088:	60da      	str	r2, [r3, #12]
 800408a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a21      	ldr	r2, [pc, #132]	; (8004118 <HAL_I2C_MspInit+0xa4>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d13b      	bne.n	800410e <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004096:	2300      	movs	r3, #0
 8004098:	613b      	str	r3, [r7, #16]
 800409a:	4b20      	ldr	r3, [pc, #128]	; (800411c <HAL_I2C_MspInit+0xa8>)
 800409c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800409e:	4a1f      	ldr	r2, [pc, #124]	; (800411c <HAL_I2C_MspInit+0xa8>)
 80040a0:	f043 0302 	orr.w	r3, r3, #2
 80040a4:	6313      	str	r3, [r2, #48]	; 0x30
 80040a6:	4b1d      	ldr	r3, [pc, #116]	; (800411c <HAL_I2C_MspInit+0xa8>)
 80040a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	613b      	str	r3, [r7, #16]
 80040b0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80040b2:	23c0      	movs	r3, #192	; 0xc0
 80040b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80040b6:	2312      	movs	r3, #18
 80040b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80040ba:	2301      	movs	r3, #1
 80040bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80040be:	2303      	movs	r3, #3
 80040c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80040c2:	2304      	movs	r3, #4
 80040c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040c6:	f107 0314 	add.w	r3, r7, #20
 80040ca:	4619      	mov	r1, r3
 80040cc:	4814      	ldr	r0, [pc, #80]	; (8004120 <HAL_I2C_MspInit+0xac>)
 80040ce:	f002 facd 	bl	800666c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80040d2:	2300      	movs	r3, #0
 80040d4:	60fb      	str	r3, [r7, #12]
 80040d6:	4b11      	ldr	r3, [pc, #68]	; (800411c <HAL_I2C_MspInit+0xa8>)
 80040d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040da:	4a10      	ldr	r2, [pc, #64]	; (800411c <HAL_I2C_MspInit+0xa8>)
 80040dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80040e0:	6413      	str	r3, [r2, #64]	; 0x40
 80040e2:	4b0e      	ldr	r3, [pc, #56]	; (800411c <HAL_I2C_MspInit+0xa8>)
 80040e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040ea:	60fb      	str	r3, [r7, #12]
 80040ec:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80040ee:	2200      	movs	r2, #0
 80040f0:	2100      	movs	r1, #0
 80040f2:	201f      	movs	r0, #31
 80040f4:	f001 fa97 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80040f8:	201f      	movs	r0, #31
 80040fa:	f001 fab0 	bl	800565e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80040fe:	2200      	movs	r2, #0
 8004100:	2100      	movs	r1, #0
 8004102:	2020      	movs	r0, #32
 8004104:	f001 fa8f 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004108:	2020      	movs	r0, #32
 800410a:	f001 faa8 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800410e:	bf00      	nop
 8004110:	3728      	adds	r7, #40	; 0x28
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	40005400 	.word	0x40005400
 800411c:	40023800 	.word	0x40023800
 8004120:	40020400 	.word	0x40020400

08004124 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a05      	ldr	r2, [pc, #20]	; (8004148 <HAL_RTC_MspInit+0x24>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d102      	bne.n	800413c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004136:	4b05      	ldr	r3, [pc, #20]	; (800414c <HAL_RTC_MspInit+0x28>)
 8004138:	2201      	movs	r2, #1
 800413a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800413c:	bf00      	nop
 800413e:	370c      	adds	r7, #12
 8004140:	46bd      	mov	sp, r7
 8004142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004146:	4770      	bx	lr
 8004148:	40002800 	.word	0x40002800
 800414c:	42470e3c 	.word	0x42470e3c

08004150 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b08c      	sub	sp, #48	; 0x30
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004158:	f107 031c 	add.w	r3, r7, #28
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	605a      	str	r2, [r3, #4]
 8004162:	609a      	str	r2, [r3, #8]
 8004164:	60da      	str	r2, [r3, #12]
 8004166:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a45      	ldr	r2, [pc, #276]	; (8004284 <HAL_SPI_MspInit+0x134>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d134      	bne.n	80041dc <HAL_SPI_MspInit+0x8c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004172:	2300      	movs	r3, #0
 8004174:	61bb      	str	r3, [r7, #24]
 8004176:	4b44      	ldr	r3, [pc, #272]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004178:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800417a:	4a43      	ldr	r2, [pc, #268]	; (8004288 <HAL_SPI_MspInit+0x138>)
 800417c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004180:	6453      	str	r3, [r2, #68]	; 0x44
 8004182:	4b41      	ldr	r3, [pc, #260]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004184:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004186:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800418a:	61bb      	str	r3, [r7, #24]
 800418c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800418e:	2300      	movs	r3, #0
 8004190:	617b      	str	r3, [r7, #20]
 8004192:	4b3d      	ldr	r3, [pc, #244]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004196:	4a3c      	ldr	r2, [pc, #240]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004198:	f043 0301 	orr.w	r3, r3, #1
 800419c:	6313      	str	r3, [r2, #48]	; 0x30
 800419e:	4b3a      	ldr	r3, [pc, #232]	; (8004288 <HAL_SPI_MspInit+0x138>)
 80041a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80041a2:	f003 0301 	and.w	r3, r3, #1
 80041a6:	617b      	str	r3, [r7, #20]
 80041a8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = ADF7242_SCK_Pin|ADF7242_MISO_Pin|ADF7242_MOSI_Pin;
 80041aa:	23e0      	movs	r3, #224	; 0xe0
 80041ac:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041ae:	2302      	movs	r3, #2
 80041b0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80041b2:	2300      	movs	r3, #0
 80041b4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041b6:	2303      	movs	r3, #3
 80041b8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80041ba:	2305      	movs	r3, #5
 80041bc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041be:	f107 031c 	add.w	r3, r7, #28
 80041c2:	4619      	mov	r1, r3
 80041c4:	4831      	ldr	r0, [pc, #196]	; (800428c <HAL_SPI_MspInit+0x13c>)
 80041c6:	f002 fa51 	bl	800666c <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 80041ca:	2200      	movs	r2, #0
 80041cc:	2100      	movs	r1, #0
 80041ce:	2023      	movs	r0, #35	; 0x23
 80041d0:	f001 fa29 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 80041d4:	2023      	movs	r0, #35	; 0x23
 80041d6:	f001 fa42 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80041da:	e04f      	b.n	800427c <HAL_SPI_MspInit+0x12c>
  else if(hspi->Instance==SPI2)
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	4a2b      	ldr	r2, [pc, #172]	; (8004290 <HAL_SPI_MspInit+0x140>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d14a      	bne.n	800427c <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80041e6:	2300      	movs	r3, #0
 80041e8:	613b      	str	r3, [r7, #16]
 80041ea:	4b27      	ldr	r3, [pc, #156]	; (8004288 <HAL_SPI_MspInit+0x138>)
 80041ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041ee:	4a26      	ldr	r2, [pc, #152]	; (8004288 <HAL_SPI_MspInit+0x138>)
 80041f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041f4:	6413      	str	r3, [r2, #64]	; 0x40
 80041f6:	4b24      	ldr	r3, [pc, #144]	; (8004288 <HAL_SPI_MspInit+0x138>)
 80041f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80041fe:	613b      	str	r3, [r7, #16]
 8004200:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004202:	2300      	movs	r3, #0
 8004204:	60fb      	str	r3, [r7, #12]
 8004206:	4b20      	ldr	r3, [pc, #128]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800420a:	4a1f      	ldr	r2, [pc, #124]	; (8004288 <HAL_SPI_MspInit+0x138>)
 800420c:	f043 0304 	orr.w	r3, r3, #4
 8004210:	6313      	str	r3, [r2, #48]	; 0x30
 8004212:	4b1d      	ldr	r3, [pc, #116]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004216:	f003 0304 	and.w	r3, r3, #4
 800421a:	60fb      	str	r3, [r7, #12]
 800421c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800421e:	2300      	movs	r3, #0
 8004220:	60bb      	str	r3, [r7, #8]
 8004222:	4b19      	ldr	r3, [pc, #100]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004224:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004226:	4a18      	ldr	r2, [pc, #96]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004228:	f043 0302 	orr.w	r3, r3, #2
 800422c:	6313      	str	r3, [r2, #48]	; 0x30
 800422e:	4b16      	ldr	r3, [pc, #88]	; (8004288 <HAL_SPI_MspInit+0x138>)
 8004230:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004232:	f003 0302 	and.w	r3, r3, #2
 8004236:	60bb      	str	r3, [r7, #8]
 8004238:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DPOT_MOSI_Pin;
 800423a:	2308      	movs	r3, #8
 800423c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800423e:	2302      	movs	r3, #2
 8004240:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004242:	2300      	movs	r3, #0
 8004244:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004246:	2303      	movs	r3, #3
 8004248:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800424a:	2305      	movs	r3, #5
 800424c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_MOSI_GPIO_Port, &GPIO_InitStruct);
 800424e:	f107 031c 	add.w	r3, r7, #28
 8004252:	4619      	mov	r1, r3
 8004254:	480f      	ldr	r0, [pc, #60]	; (8004294 <HAL_SPI_MspInit+0x144>)
 8004256:	f002 fa09 	bl	800666c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = DPOT_SCK_Pin;
 800425a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800425e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004260:	2302      	movs	r3, #2
 8004262:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004264:	2300      	movs	r3, #0
 8004266:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004268:	2303      	movs	r3, #3
 800426a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800426c:	2305      	movs	r3, #5
 800426e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(DPOT_SCK_GPIO_Port, &GPIO_InitStruct);
 8004270:	f107 031c 	add.w	r3, r7, #28
 8004274:	4619      	mov	r1, r3
 8004276:	4808      	ldr	r0, [pc, #32]	; (8004298 <HAL_SPI_MspInit+0x148>)
 8004278:	f002 f9f8 	bl	800666c <HAL_GPIO_Init>
}
 800427c:	bf00      	nop
 800427e:	3730      	adds	r7, #48	; 0x30
 8004280:	46bd      	mov	sp, r7
 8004282:	bd80      	pop	{r7, pc}
 8004284:	40013000 	.word	0x40013000
 8004288:	40023800 	.word	0x40023800
 800428c:	40020000 	.word	0x40020000
 8004290:	40003800 	.word	0x40003800
 8004294:	40020800 	.word	0x40020800
 8004298:	40020400 	.word	0x40020400

0800429c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b08a      	sub	sp, #40	; 0x28
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	4a62      	ldr	r2, [pc, #392]	; (8004434 <HAL_TIM_Base_MspInit+0x198>)
 80042aa:	4293      	cmp	r3, r2
 80042ac:	d126      	bne.n	80042fc <HAL_TIM_Base_MspInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80042ae:	2300      	movs	r3, #0
 80042b0:	627b      	str	r3, [r7, #36]	; 0x24
 80042b2:	4b61      	ldr	r3, [pc, #388]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80042b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042b6:	4a60      	ldr	r2, [pc, #384]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80042b8:	f043 0301 	orr.w	r3, r3, #1
 80042bc:	6453      	str	r3, [r2, #68]	; 0x44
 80042be:	4b5e      	ldr	r3, [pc, #376]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80042c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	627b      	str	r3, [r7, #36]	; 0x24
 80042c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80042ca:	2200      	movs	r2, #0
 80042cc:	2100      	movs	r1, #0
 80042ce:	2018      	movs	r0, #24
 80042d0:	f001 f9a9 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80042d4:	2018      	movs	r0, #24
 80042d6:	f001 f9c2 	bl	800565e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 80042da:	2200      	movs	r2, #0
 80042dc:	2100      	movs	r1, #0
 80042de:	2019      	movs	r0, #25
 80042e0:	f001 f9a1 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80042e4:	2019      	movs	r0, #25
 80042e6:	f001 f9ba 	bl	800565e <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 80042ea:	2200      	movs	r2, #0
 80042ec:	2101      	movs	r1, #1
 80042ee:	201a      	movs	r0, #26
 80042f0:	f001 f999 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80042f4:	201a      	movs	r0, #26
 80042f6:	f001 f9b2 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80042fa:	e096      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM2)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004304:	d116      	bne.n	8004334 <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004306:	2300      	movs	r3, #0
 8004308:	623b      	str	r3, [r7, #32]
 800430a:	4b4b      	ldr	r3, [pc, #300]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 800430c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800430e:	4a4a      	ldr	r2, [pc, #296]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004310:	f043 0301 	orr.w	r3, r3, #1
 8004314:	6413      	str	r3, [r2, #64]	; 0x40
 8004316:	4b48      	ldr	r3, [pc, #288]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800431a:	f003 0301 	and.w	r3, r3, #1
 800431e:	623b      	str	r3, [r7, #32]
 8004320:	6a3b      	ldr	r3, [r7, #32]
    HAL_NVIC_SetPriority(TIM2_IRQn, 3, 0);
 8004322:	2200      	movs	r2, #0
 8004324:	2103      	movs	r1, #3
 8004326:	201c      	movs	r0, #28
 8004328:	f001 f97d 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800432c:	201c      	movs	r0, #28
 800432e:	f001 f996 	bl	800565e <HAL_NVIC_EnableIRQ>
}
 8004332:	e07a      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM3)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4a40      	ldr	r2, [pc, #256]	; (800443c <HAL_TIM_Base_MspInit+0x1a0>)
 800433a:	4293      	cmp	r3, r2
 800433c:	d10e      	bne.n	800435c <HAL_TIM_Base_MspInit+0xc0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800433e:	2300      	movs	r3, #0
 8004340:	61fb      	str	r3, [r7, #28]
 8004342:	4b3d      	ldr	r3, [pc, #244]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004346:	4a3c      	ldr	r2, [pc, #240]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004348:	f043 0302 	orr.w	r3, r3, #2
 800434c:	6413      	str	r3, [r2, #64]	; 0x40
 800434e:	4b3a      	ldr	r3, [pc, #232]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	f003 0302 	and.w	r3, r3, #2
 8004356:	61fb      	str	r3, [r7, #28]
 8004358:	69fb      	ldr	r3, [r7, #28]
}
 800435a:	e066      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM5)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	4a37      	ldr	r2, [pc, #220]	; (8004440 <HAL_TIM_Base_MspInit+0x1a4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d116      	bne.n	8004394 <HAL_TIM_Base_MspInit+0xf8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004366:	2300      	movs	r3, #0
 8004368:	61bb      	str	r3, [r7, #24]
 800436a:	4b33      	ldr	r3, [pc, #204]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 800436c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800436e:	4a32      	ldr	r2, [pc, #200]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004370:	f043 0308 	orr.w	r3, r3, #8
 8004374:	6413      	str	r3, [r2, #64]	; 0x40
 8004376:	4b30      	ldr	r3, [pc, #192]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800437a:	f003 0308 	and.w	r3, r3, #8
 800437e:	61bb      	str	r3, [r7, #24]
 8004380:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 3, 0);
 8004382:	2200      	movs	r2, #0
 8004384:	2103      	movs	r1, #3
 8004386:	2032      	movs	r0, #50	; 0x32
 8004388:	f001 f94d 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800438c:	2032      	movs	r0, #50	; 0x32
 800438e:	f001 f966 	bl	800565e <HAL_NVIC_EnableIRQ>
}
 8004392:	e04a      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM7)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a2a      	ldr	r2, [pc, #168]	; (8004444 <HAL_TIM_Base_MspInit+0x1a8>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d10e      	bne.n	80043bc <HAL_TIM_Base_MspInit+0x120>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800439e:	2300      	movs	r3, #0
 80043a0:	617b      	str	r3, [r7, #20]
 80043a2:	4b25      	ldr	r3, [pc, #148]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a6:	4a24      	ldr	r2, [pc, #144]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043a8:	f043 0320 	orr.w	r3, r3, #32
 80043ac:	6413      	str	r3, [r2, #64]	; 0x40
 80043ae:	4b22      	ldr	r3, [pc, #136]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b2:	f003 0320 	and.w	r3, r3, #32
 80043b6:	617b      	str	r3, [r7, #20]
 80043b8:	697b      	ldr	r3, [r7, #20]
}
 80043ba:	e036      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM9)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a21      	ldr	r2, [pc, #132]	; (8004448 <HAL_TIM_Base_MspInit+0x1ac>)
 80043c2:	4293      	cmp	r3, r2
 80043c4:	d116      	bne.n	80043f4 <HAL_TIM_Base_MspInit+0x158>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80043c6:	2300      	movs	r3, #0
 80043c8:	613b      	str	r3, [r7, #16]
 80043ca:	4b1b      	ldr	r3, [pc, #108]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ce:	4a1a      	ldr	r2, [pc, #104]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80043d4:	6453      	str	r3, [r2, #68]	; 0x44
 80043d6:	4b18      	ldr	r3, [pc, #96]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 80043d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043de:	613b      	str	r3, [r7, #16]
 80043e0:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80043e2:	2200      	movs	r2, #0
 80043e4:	2100      	movs	r1, #0
 80043e6:	2018      	movs	r0, #24
 80043e8:	f001 f91d 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 80043ec:	2018      	movs	r0, #24
 80043ee:	f001 f936 	bl	800565e <HAL_NVIC_EnableIRQ>
}
 80043f2:	e01a      	b.n	800442a <HAL_TIM_Base_MspInit+0x18e>
  else if(htim_base->Instance==TIM11)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a14      	ldr	r2, [pc, #80]	; (800444c <HAL_TIM_Base_MspInit+0x1b0>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d115      	bne.n	800442a <HAL_TIM_Base_MspInit+0x18e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 80043fe:	2300      	movs	r3, #0
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	4b0d      	ldr	r3, [pc, #52]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004404:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004406:	4a0c      	ldr	r2, [pc, #48]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004408:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800440c:	6453      	str	r3, [r2, #68]	; 0x44
 800440e:	4b0a      	ldr	r3, [pc, #40]	; (8004438 <HAL_TIM_Base_MspInit+0x19c>)
 8004410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004412:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004416:	60fb      	str	r3, [r7, #12]
 8004418:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 1, 0);
 800441a:	2200      	movs	r2, #0
 800441c:	2101      	movs	r1, #1
 800441e:	201a      	movs	r0, #26
 8004420:	f001 f901 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8004424:	201a      	movs	r0, #26
 8004426:	f001 f91a 	bl	800565e <HAL_NVIC_EnableIRQ>
}
 800442a:	bf00      	nop
 800442c:	3728      	adds	r7, #40	; 0x28
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
 8004432:	bf00      	nop
 8004434:	40010000 	.word	0x40010000
 8004438:	40023800 	.word	0x40023800
 800443c:	40000400 	.word	0x40000400
 8004440:	40000c00 	.word	0x40000c00
 8004444:	40001400 	.word	0x40001400
 8004448:	40014000 	.word	0x40014000
 800444c:	40014800 	.word	0x40014800

08004450 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b08a      	sub	sp, #40	; 0x28
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004458:	f107 0314 	add.w	r3, r7, #20
 800445c:	2200      	movs	r2, #0
 800445e:	601a      	str	r2, [r3, #0]
 8004460:	605a      	str	r2, [r3, #4]
 8004462:	609a      	str	r2, [r3, #8]
 8004464:	60da      	str	r2, [r3, #12]
 8004466:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a25      	ldr	r2, [pc, #148]	; (8004504 <HAL_TIM_MspPostInit+0xb4>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d11f      	bne.n	80044b2 <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004472:	2300      	movs	r3, #0
 8004474:	613b      	str	r3, [r7, #16]
 8004476:	4b24      	ldr	r3, [pc, #144]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 8004478:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800447a:	4a23      	ldr	r2, [pc, #140]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 800447c:	f043 0301 	orr.w	r3, r3, #1
 8004480:	6313      	str	r3, [r2, #48]	; 0x30
 8004482:	4b21      	ldr	r3, [pc, #132]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 8004484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004486:	f003 0301 	and.w	r3, r3, #1
 800448a:	613b      	str	r3, [r7, #16]
 800448c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = LED_RGB_RED_Pin;
 800448e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004492:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004494:	2302      	movs	r3, #2
 8004496:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004498:	2300      	movs	r3, #0
 800449a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800449c:	2300      	movs	r3, #0
 800449e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80044a0:	2301      	movs	r3, #1
 80044a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(LED_RGB_RED_GPIO_Port, &GPIO_InitStruct);
 80044a4:	f107 0314 	add.w	r3, r7, #20
 80044a8:	4619      	mov	r1, r3
 80044aa:	4818      	ldr	r0, [pc, #96]	; (800450c <HAL_TIM_MspPostInit+0xbc>)
 80044ac:	f002 f8de 	bl	800666c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80044b0:	e023      	b.n	80044fa <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM3)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	4a16      	ldr	r2, [pc, #88]	; (8004510 <HAL_TIM_MspPostInit+0xc0>)
 80044b8:	4293      	cmp	r3, r2
 80044ba:	d11e      	bne.n	80044fa <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80044bc:	2300      	movs	r3, #0
 80044be:	60fb      	str	r3, [r7, #12]
 80044c0:	4b11      	ldr	r3, [pc, #68]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 80044c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c4:	4a10      	ldr	r2, [pc, #64]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 80044c6:	f043 0304 	orr.w	r3, r3, #4
 80044ca:	6313      	str	r3, [r2, #48]	; 0x30
 80044cc:	4b0e      	ldr	r3, [pc, #56]	; (8004508 <HAL_TIM_MspPostInit+0xb8>)
 80044ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LED_RGB_BLUE_Pin|LED_RGB_GREEN_Pin;
 80044d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80044dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044de:	2302      	movs	r3, #2
 80044e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044e2:	2300      	movs	r3, #0
 80044e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80044e6:	2300      	movs	r3, #0
 80044e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80044ea:	2302      	movs	r3, #2
 80044ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80044ee:	f107 0314 	add.w	r3, r7, #20
 80044f2:	4619      	mov	r1, r3
 80044f4:	4807      	ldr	r0, [pc, #28]	; (8004514 <HAL_TIM_MspPostInit+0xc4>)
 80044f6:	f002 f8b9 	bl	800666c <HAL_GPIO_Init>
}
 80044fa:	bf00      	nop
 80044fc:	3728      	adds	r7, #40	; 0x28
 80044fe:	46bd      	mov	sp, r7
 8004500:	bd80      	pop	{r7, pc}
 8004502:	bf00      	nop
 8004504:	40010000 	.word	0x40010000
 8004508:	40023800 	.word	0x40023800
 800450c:	40020000 	.word	0x40020000
 8004510:	40000400 	.word	0x40000400
 8004514:	40020800 	.word	0x40020800

08004518 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b08a      	sub	sp, #40	; 0x28
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004520:	f107 0314 	add.w	r3, r7, #20
 8004524:	2200      	movs	r2, #0
 8004526:	601a      	str	r2, [r3, #0]
 8004528:	605a      	str	r2, [r3, #4]
 800452a:	609a      	str	r2, [r3, #8]
 800452c:	60da      	str	r2, [r3, #12]
 800452e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART5)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	4a28      	ldr	r2, [pc, #160]	; (80045d8 <HAL_UART_MspInit+0xc0>)
 8004536:	4293      	cmp	r3, r2
 8004538:	d14a      	bne.n	80045d0 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 800453a:	2300      	movs	r3, #0
 800453c:	613b      	str	r3, [r7, #16]
 800453e:	4b27      	ldr	r3, [pc, #156]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004540:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004542:	4a26      	ldr	r2, [pc, #152]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004544:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004548:	6413      	str	r3, [r2, #64]	; 0x40
 800454a:	4b24      	ldr	r3, [pc, #144]	; (80045dc <HAL_UART_MspInit+0xc4>)
 800454c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800454e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004552:	613b      	str	r3, [r7, #16]
 8004554:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004556:	2300      	movs	r3, #0
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	4b20      	ldr	r3, [pc, #128]	; (80045dc <HAL_UART_MspInit+0xc4>)
 800455c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800455e:	4a1f      	ldr	r2, [pc, #124]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004560:	f043 0304 	orr.w	r3, r3, #4
 8004564:	6313      	str	r3, [r2, #48]	; 0x30
 8004566:	4b1d      	ldr	r3, [pc, #116]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800456a:	f003 0304 	and.w	r3, r3, #4
 800456e:	60fb      	str	r3, [r7, #12]
 8004570:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004572:	2300      	movs	r3, #0
 8004574:	60bb      	str	r3, [r7, #8]
 8004576:	4b19      	ldr	r3, [pc, #100]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800457a:	4a18      	ldr	r2, [pc, #96]	; (80045dc <HAL_UART_MspInit+0xc4>)
 800457c:	f043 0308 	orr.w	r3, r3, #8
 8004580:	6313      	str	r3, [r2, #48]	; 0x30
 8004582:	4b16      	ldr	r3, [pc, #88]	; (80045dc <HAL_UART_MspInit+0xc4>)
 8004584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004586:	f003 0308 	and.w	r3, r3, #8
 800458a:	60bb      	str	r3, [r7, #8]
 800458c:	68bb      	ldr	r3, [r7, #8]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800458e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004592:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004594:	2302      	movs	r3, #2
 8004596:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004598:	2301      	movs	r3, #1
 800459a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800459c:	2303      	movs	r3, #3
 800459e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80045a0:	2308      	movs	r3, #8
 80045a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80045a4:	f107 0314 	add.w	r3, r7, #20
 80045a8:	4619      	mov	r1, r3
 80045aa:	480d      	ldr	r0, [pc, #52]	; (80045e0 <HAL_UART_MspInit+0xc8>)
 80045ac:	f002 f85e 	bl	800666c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045b0:	2304      	movs	r3, #4
 80045b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045b4:	2302      	movs	r3, #2
 80045b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80045b8:	2301      	movs	r3, #1
 80045ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80045bc:	2303      	movs	r3, #3
 80045be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80045c0:	2308      	movs	r3, #8
 80045c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045c4:	f107 0314 	add.w	r3, r7, #20
 80045c8:	4619      	mov	r1, r3
 80045ca:	4806      	ldr	r0, [pc, #24]	; (80045e4 <HAL_UART_MspInit+0xcc>)
 80045cc:	f002 f84e 	bl	800666c <HAL_GPIO_Init>
  /* USER CODE BEGIN UART5_MspInit 1 */

  /* USER CODE END UART5_MspInit 1 */
  }

}
 80045d0:	bf00      	nop
 80045d2:	3728      	adds	r7, #40	; 0x28
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40005000 	.word	0x40005000
 80045dc:	40023800 	.word	0x40023800
 80045e0:	40020800 	.word	0x40020800
 80045e4:	40020c00 	.word	0x40020c00

080045e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80045ec:	f006 f930 	bl	800a850 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80045f0:	e7fe      	b.n	80045f0 <NMI_Handler+0x8>

080045f2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80045f2:	b480      	push	{r7}
 80045f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80045f6:	e7fe      	b.n	80045f6 <HardFault_Handler+0x4>

080045f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80045f8:	b480      	push	{r7}
 80045fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80045fc:	e7fe      	b.n	80045fc <MemManage_Handler+0x4>

080045fe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80045fe:	b480      	push	{r7}
 8004600:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004602:	e7fe      	b.n	8004602 <BusFault_Handler+0x4>

08004604 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004604:	b480      	push	{r7}
 8004606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004608:	e7fe      	b.n	8004608 <UsageFault_Handler+0x4>

0800460a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800460a:	b480      	push	{r7}
 800460c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800460e:	bf00      	nop
 8004610:	46bd      	mov	sp, r7
 8004612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004616:	4770      	bx	lr

08004618 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004618:	b480      	push	{r7}
 800461a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800461c:	bf00      	nop
 800461e:	46bd      	mov	sp, r7
 8004620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004624:	4770      	bx	lr

08004626 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004626:	b480      	push	{r7}
 8004628:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800462a:	bf00      	nop
 800462c:	46bd      	mov	sp, r7
 800462e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004632:	4770      	bx	lr

08004634 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004638:	f000 f9fc 	bl	8004a34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800463c:	bf00      	nop
 800463e:	bd80      	pop	{r7, pc}

08004640 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004640:	b580      	push	{r7, lr}
 8004642:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8004644:	2002      	movs	r0, #2
 8004646:	f002 f9dd 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800464a:	bf00      	nop
 800464c:	bd80      	pop	{r7, pc}

0800464e <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8004652:	2010      	movs	r0, #16
 8004654:	f002 f9d6 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8004658:	bf00      	nop
 800465a:	bd80      	pop	{r7, pc}

0800465c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004660:	4802      	ldr	r0, [pc, #8]	; (800466c <ADC_IRQHandler+0x10>)
 8004662:	f000 fb7a 	bl	8004d5a <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8004666:	bf00      	nop
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	20000820 	.word	0x20000820

08004670 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8004674:	2040      	movs	r0, #64	; 0x40
 8004676:	f002 f9c5 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 800467a:	2080      	movs	r0, #128	; 0x80
 800467c:	f002 f9c2 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8004680:	bf00      	nop
 8004682:	bd80      	pop	{r7, pc}

08004684 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004688:	4803      	ldr	r0, [pc, #12]	; (8004698 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 800468a:	f008 f8c1 	bl	800c810 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 800468e:	4803      	ldr	r0, [pc, #12]	; (800469c <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8004690:	f008 f8be 	bl	800c810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8004694:	bf00      	nop
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000914 	.word	0x20000914
 800469c:	20000954 	.word	0x20000954

080046a0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046a4:	4802      	ldr	r0, [pc, #8]	; (80046b0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80046a6:	f008 f8b3 	bl	800c810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80046aa:	bf00      	nop
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	20000914 	.word	0x20000914

080046b4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80046b8:	4803      	ldr	r0, [pc, #12]	; (80046c8 <TIM1_TRG_COM_TIM11_IRQHandler+0x14>)
 80046ba:	f008 f8a9 	bl	800c810 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim11);
 80046be:	4803      	ldr	r0, [pc, #12]	; (80046cc <TIM1_TRG_COM_TIM11_IRQHandler+0x18>)
 80046c0:	f008 f8a6 	bl	800c810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80046c4:	bf00      	nop
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	20000914 	.word	0x20000914
 80046cc:	2000086c 	.word	0x2000086c

080046d0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046d4:	4802      	ldr	r0, [pc, #8]	; (80046e0 <TIM2_IRQHandler+0x10>)
 80046d6:	f008 f89b 	bl	800c810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80046da:	bf00      	nop
 80046dc:	bd80      	pop	{r7, pc}
 80046de:	bf00      	nop
 80046e0:	20000a24 	.word	0x20000a24

080046e4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80046e8:	4802      	ldr	r0, [pc, #8]	; (80046f4 <I2C1_EV_IRQHandler+0x10>)
 80046ea:	f002 fbd5 	bl	8006e98 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	20000700 	.word	0x20000700

080046f8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80046fc:	4802      	ldr	r0, [pc, #8]	; (8004708 <I2C1_ER_IRQHandler+0x10>)
 80046fe:	f002 fd38 	bl	8007172 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004702:	bf00      	nop
 8004704:	bd80      	pop	{r7, pc}
 8004706:	bf00      	nop
 8004708:	20000700 	.word	0x20000700

0800470c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8004710:	4802      	ldr	r0, [pc, #8]	; (800471c <SPI1_IRQHandler+0x10>)
 8004712:	f007 f9f1 	bl	800baf8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8004716:	bf00      	nop
 8004718:	bd80      	pop	{r7, pc}
 800471a:	bf00      	nop
 800471c:	200009cc 	.word	0x200009cc

08004720 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_12);
 8004724:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8004728:	f002 f96c 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800472c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004730:	f002 f968 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_14);
 8004734:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8004738:	f002 f964 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800473c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004740:	f002 f960 	bl	8006a04 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004744:	bf00      	nop
 8004746:	bd80      	pop	{r7, pc}

08004748 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800474c:	4802      	ldr	r0, [pc, #8]	; (8004758 <TIM5_IRQHandler+0x10>)
 800474e:	f008 f85f 	bl	800c810 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004752:	bf00      	nop
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	20000760 	.word	0x20000760

0800475c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_DAC_IRQHandler(&hdac);
 8004760:	4802      	ldr	r0, [pc, #8]	; (800476c <TIM6_DAC_IRQHandler+0x10>)
 8004762:	f001 fe82 	bl	800646a <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004766:	bf00      	nop
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	200008ac 	.word	0x200008ac

08004770 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8004774:	4802      	ldr	r0, [pc, #8]	; (8004780 <OTG_FS_IRQHandler+0x10>)
 8004776:	f004 fbb1 	bl	8008edc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800477a:	bf00      	nop
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	20001fe8 	.word	0x20001fe8

08004784 <_getpid>:
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
 8004788:	2301      	movs	r3, #1
 800478a:	4618      	mov	r0, r3
 800478c:	46bd      	mov	sp, r7
 800478e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004792:	4770      	bx	lr

08004794 <_kill>:
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
 800479e:	f00c fff1 	bl	8011784 <__errno>
 80047a2:	4602      	mov	r2, r0
 80047a4:	2316      	movs	r3, #22
 80047a6:	6013      	str	r3, [r2, #0]
 80047a8:	f04f 33ff 	mov.w	r3, #4294967295
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <_exit>:
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	f04f 31ff 	mov.w	r1, #4294967295
 80047c0:	6878      	ldr	r0, [r7, #4]
 80047c2:	f7ff ffe7 	bl	8004794 <_kill>
 80047c6:	e7fe      	b.n	80047c6 <_exit+0x12>

080047c8 <_read>:
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b086      	sub	sp, #24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
 80047d4:	2300      	movs	r3, #0
 80047d6:	617b      	str	r3, [r7, #20]
 80047d8:	e00a      	b.n	80047f0 <_read+0x28>
 80047da:	f3af 8000 	nop.w
 80047de:	4601      	mov	r1, r0
 80047e0:	68bb      	ldr	r3, [r7, #8]
 80047e2:	1c5a      	adds	r2, r3, #1
 80047e4:	60ba      	str	r2, [r7, #8]
 80047e6:	b2ca      	uxtb	r2, r1
 80047e8:	701a      	strb	r2, [r3, #0]
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	3301      	adds	r3, #1
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	429a      	cmp	r2, r3
 80047f6:	dbf0      	blt.n	80047da <_read+0x12>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4618      	mov	r0, r3
 80047fc:	3718      	adds	r7, #24
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}

08004802 <_write>:
 8004802:	b580      	push	{r7, lr}
 8004804:	b086      	sub	sp, #24
 8004806:	af00      	add	r7, sp, #0
 8004808:	60f8      	str	r0, [r7, #12]
 800480a:	60b9      	str	r1, [r7, #8]
 800480c:	607a      	str	r2, [r7, #4]
 800480e:	2300      	movs	r3, #0
 8004810:	617b      	str	r3, [r7, #20]
 8004812:	e009      	b.n	8004828 <_write+0x26>
 8004814:	68bb      	ldr	r3, [r7, #8]
 8004816:	1c5a      	adds	r2, r3, #1
 8004818:	60ba      	str	r2, [r7, #8]
 800481a:	781b      	ldrb	r3, [r3, #0]
 800481c:	4618      	mov	r0, r3
 800481e:	f3af 8000 	nop.w
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	3301      	adds	r3, #1
 8004826:	617b      	str	r3, [r7, #20]
 8004828:	697a      	ldr	r2, [r7, #20]
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	429a      	cmp	r2, r3
 800482e:	dbf1      	blt.n	8004814 <_write+0x12>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4618      	mov	r0, r3
 8004834:	3718      	adds	r7, #24
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}

0800483a <_close>:
 800483a:	b480      	push	{r7}
 800483c:	b083      	sub	sp, #12
 800483e:	af00      	add	r7, sp, #0
 8004840:	6078      	str	r0, [r7, #4]
 8004842:	f04f 33ff 	mov.w	r3, #4294967295
 8004846:	4618      	mov	r0, r3
 8004848:	370c      	adds	r7, #12
 800484a:	46bd      	mov	sp, r7
 800484c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004850:	4770      	bx	lr

08004852 <_fstat>:
 8004852:	b480      	push	{r7}
 8004854:	b083      	sub	sp, #12
 8004856:	af00      	add	r7, sp, #0
 8004858:	6078      	str	r0, [r7, #4]
 800485a:	6039      	str	r1, [r7, #0]
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004862:	605a      	str	r2, [r3, #4]
 8004864:	2300      	movs	r3, #0
 8004866:	4618      	mov	r0, r3
 8004868:	370c      	adds	r7, #12
 800486a:	46bd      	mov	sp, r7
 800486c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004870:	4770      	bx	lr

08004872 <_isatty>:
 8004872:	b480      	push	{r7}
 8004874:	b083      	sub	sp, #12
 8004876:	af00      	add	r7, sp, #0
 8004878:	6078      	str	r0, [r7, #4]
 800487a:	2301      	movs	r3, #1
 800487c:	4618      	mov	r0, r3
 800487e:	370c      	adds	r7, #12
 8004880:	46bd      	mov	sp, r7
 8004882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004886:	4770      	bx	lr

08004888 <_lseek>:
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	60f8      	str	r0, [r7, #12]
 8004890:	60b9      	str	r1, [r7, #8]
 8004892:	607a      	str	r2, [r7, #4]
 8004894:	2300      	movs	r3, #0
 8004896:	4618      	mov	r0, r3
 8004898:	3714      	adds	r7, #20
 800489a:	46bd      	mov	sp, r7
 800489c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048a0:	4770      	bx	lr
	...

080048a4 <_sbrk>:
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	4a14      	ldr	r2, [pc, #80]	; (8004900 <_sbrk+0x5c>)
 80048ae:	4b15      	ldr	r3, [pc, #84]	; (8004904 <_sbrk+0x60>)
 80048b0:	1ad3      	subs	r3, r2, r3
 80048b2:	617b      	str	r3, [r7, #20]
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	613b      	str	r3, [r7, #16]
 80048b8:	4b13      	ldr	r3, [pc, #76]	; (8004908 <_sbrk+0x64>)
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d102      	bne.n	80048c6 <_sbrk+0x22>
 80048c0:	4b11      	ldr	r3, [pc, #68]	; (8004908 <_sbrk+0x64>)
 80048c2:	4a12      	ldr	r2, [pc, #72]	; (800490c <_sbrk+0x68>)
 80048c4:	601a      	str	r2, [r3, #0]
 80048c6:	4b10      	ldr	r3, [pc, #64]	; (8004908 <_sbrk+0x64>)
 80048c8:	681a      	ldr	r2, [r3, #0]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	4413      	add	r3, r2
 80048ce:	693a      	ldr	r2, [r7, #16]
 80048d0:	429a      	cmp	r2, r3
 80048d2:	d207      	bcs.n	80048e4 <_sbrk+0x40>
 80048d4:	f00c ff56 	bl	8011784 <__errno>
 80048d8:	4602      	mov	r2, r0
 80048da:	230c      	movs	r3, #12
 80048dc:	6013      	str	r3, [r2, #0]
 80048de:	f04f 33ff 	mov.w	r3, #4294967295
 80048e2:	e009      	b.n	80048f8 <_sbrk+0x54>
 80048e4:	4b08      	ldr	r3, [pc, #32]	; (8004908 <_sbrk+0x64>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	60fb      	str	r3, [r7, #12]
 80048ea:	4b07      	ldr	r3, [pc, #28]	; (8004908 <_sbrk+0x64>)
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	4413      	add	r3, r2
 80048f2:	4a05      	ldr	r2, [pc, #20]	; (8004908 <_sbrk+0x64>)
 80048f4:	6013      	str	r3, [r2, #0]
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	4618      	mov	r0, r3
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	20020000 	.word	0x20020000
 8004904:	00000400 	.word	0x00000400
 8004908:	20000690 	.word	0x20000690
 800490c:	200023f8 	.word	0x200023f8

08004910 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004910:	b480      	push	{r7}
 8004912:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004914:	4b08      	ldr	r3, [pc, #32]	; (8004938 <SystemInit+0x28>)
 8004916:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800491a:	4a07      	ldr	r2, [pc, #28]	; (8004938 <SystemInit+0x28>)
 800491c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004920:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004924:	4b04      	ldr	r3, [pc, #16]	; (8004938 <SystemInit+0x28>)
 8004926:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800492a:	609a      	str	r2, [r3, #8]
#endif
}
 800492c:	bf00      	nop
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	e000ed00 	.word	0xe000ed00

0800493c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800493c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004974 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004940:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004942:	e003      	b.n	800494c <LoopCopyDataInit>

08004944 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004944:	4b0c      	ldr	r3, [pc, #48]	; (8004978 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004946:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004948:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800494a:	3104      	adds	r1, #4

0800494c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800494c:	480b      	ldr	r0, [pc, #44]	; (800497c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800494e:	4b0c      	ldr	r3, [pc, #48]	; (8004980 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004950:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004952:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004954:	d3f6      	bcc.n	8004944 <CopyDataInit>
  ldr  r2, =_sbss
 8004956:	4a0b      	ldr	r2, [pc, #44]	; (8004984 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004958:	e002      	b.n	8004960 <LoopFillZerobss>

0800495a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800495a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800495c:	f842 3b04 	str.w	r3, [r2], #4

08004960 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004960:	4b09      	ldr	r3, [pc, #36]	; (8004988 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004962:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004964:	d3f9      	bcc.n	800495a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004966:	f7ff ffd3 	bl	8004910 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800496a:	f00c ff23 	bl	80117b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800496e:	f7fc feff 	bl	8001770 <main>
  bx  lr    
 8004972:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004974:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004978:	080133d8 	.word	0x080133d8
  ldr  r0, =_sdata
 800497c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004980:	20000250 	.word	0x20000250
  ldr  r2, =_sbss
 8004984:	20000250 	.word	0x20000250
  ldr  r3, = _ebss
 8004988:	200023f4 	.word	0x200023f4

0800498c <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800498c:	e7fe      	b.n	800498c <CAN1_RX0_IRQHandler>
	...

08004990 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004994:	4b0e      	ldr	r3, [pc, #56]	; (80049d0 <HAL_Init+0x40>)
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a0d      	ldr	r2, [pc, #52]	; (80049d0 <HAL_Init+0x40>)
 800499a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800499e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80049a0:	4b0b      	ldr	r3, [pc, #44]	; (80049d0 <HAL_Init+0x40>)
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a0a      	ldr	r2, [pc, #40]	; (80049d0 <HAL_Init+0x40>)
 80049a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80049aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80049ac:	4b08      	ldr	r3, [pc, #32]	; (80049d0 <HAL_Init+0x40>)
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a07      	ldr	r2, [pc, #28]	; (80049d0 <HAL_Init+0x40>)
 80049b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80049b8:	2003      	movs	r0, #3
 80049ba:	f000 fe29 	bl	8005610 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80049be:	2000      	movs	r0, #0
 80049c0:	f000 f808 	bl	80049d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80049c4:	f7ff fa74 	bl	8003eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	bd80      	pop	{r7, pc}
 80049ce:	bf00      	nop
 80049d0:	40023c00 	.word	0x40023c00

080049d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b082      	sub	sp, #8
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80049dc:	4b12      	ldr	r3, [pc, #72]	; (8004a28 <HAL_InitTick+0x54>)
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	4b12      	ldr	r3, [pc, #72]	; (8004a2c <HAL_InitTick+0x58>)
 80049e2:	781b      	ldrb	r3, [r3, #0]
 80049e4:	4619      	mov	r1, r3
 80049e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80049ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80049ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80049f2:	4618      	mov	r0, r3
 80049f4:	f000 fe41 	bl	800567a <HAL_SYSTICK_Config>
 80049f8:	4603      	mov	r3, r0
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d001      	beq.n	8004a02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80049fe:	2301      	movs	r3, #1
 8004a00:	e00e      	b.n	8004a20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b0f      	cmp	r3, #15
 8004a06:	d80a      	bhi.n	8004a1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004a08:	2200      	movs	r2, #0
 8004a0a:	6879      	ldr	r1, [r7, #4]
 8004a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a10:	f000 fe09 	bl	8005626 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004a14:	4a06      	ldr	r2, [pc, #24]	; (8004a30 <HAL_InitTick+0x5c>)
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	e000      	b.n	8004a20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004a1e:	2301      	movs	r3, #1
}
 8004a20:	4618      	mov	r0, r3
 8004a22:	3708      	adds	r7, #8
 8004a24:	46bd      	mov	sp, r7
 8004a26:	bd80      	pop	{r7, pc}
 8004a28:	2000006c 	.word	0x2000006c
 8004a2c:	20000074 	.word	0x20000074
 8004a30:	20000070 	.word	0x20000070

08004a34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004a34:	b480      	push	{r7}
 8004a36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004a38:	4b06      	ldr	r3, [pc, #24]	; (8004a54 <HAL_IncTick+0x20>)
 8004a3a:	781b      	ldrb	r3, [r3, #0]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	4b06      	ldr	r3, [pc, #24]	; (8004a58 <HAL_IncTick+0x24>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4413      	add	r3, r2
 8004a44:	4a04      	ldr	r2, [pc, #16]	; (8004a58 <HAL_IncTick+0x24>)
 8004a46:	6013      	str	r3, [r2, #0]
}
 8004a48:	bf00      	nop
 8004a4a:	46bd      	mov	sp, r7
 8004a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop
 8004a54:	20000074 	.word	0x20000074
 8004a58:	20000b0c 	.word	0x20000b0c

08004a5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	af00      	add	r7, sp, #0
  return uwTick;
 8004a60:	4b03      	ldr	r3, [pc, #12]	; (8004a70 <HAL_GetTick+0x14>)
 8004a62:	681b      	ldr	r3, [r3, #0]
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	46bd      	mov	sp, r7
 8004a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6c:	4770      	bx	lr
 8004a6e:	bf00      	nop
 8004a70:	20000b0c 	.word	0x20000b0c

08004a74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b084      	sub	sp, #16
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004a7c:	f7ff ffee 	bl	8004a5c <HAL_GetTick>
 8004a80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a8c:	d005      	beq.n	8004a9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004a8e:	4b09      	ldr	r3, [pc, #36]	; (8004ab4 <HAL_Delay+0x40>)
 8004a90:	781b      	ldrb	r3, [r3, #0]
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	4413      	add	r3, r2
 8004a98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004a9a:	bf00      	nop
 8004a9c:	f7ff ffde 	bl	8004a5c <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	68bb      	ldr	r3, [r7, #8]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	68fa      	ldr	r2, [r7, #12]
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d8f7      	bhi.n	8004a9c <HAL_Delay+0x28>
  {
  }
}
 8004aac:	bf00      	nop
 8004aae:	3710      	adds	r7, #16
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	20000074 	.word	0x20000074

08004ab8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b084      	sub	sp, #16
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d101      	bne.n	8004ace <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e033      	b.n	8004b36 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d109      	bne.n	8004aea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f7ff fa12 	bl	8003f00 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	2200      	movs	r2, #0
 8004ae0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aee:	f003 0310 	and.w	r3, r3, #16
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d118      	bne.n	8004b28 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004afa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004afe:	f023 0302 	bic.w	r3, r3, #2
 8004b02:	f043 0202 	orr.w	r2, r3, #2
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f000 fbaa 	bl	8005264 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2200      	movs	r2, #0
 8004b14:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b1a:	f023 0303 	bic.w	r3, r3, #3
 8004b1e:	f043 0201 	orr.w	r2, r3, #1
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	641a      	str	r2, [r3, #64]	; 0x40
 8004b26:	e001      	b.n	8004b2c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3710      	adds	r7, #16
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
	...

08004b40 <HAL_ADC_Start_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b52:	2b01      	cmp	r3, #1
 8004b54:	d101      	bne.n	8004b5a <HAL_ADC_Start_IT+0x1a>
 8004b56:	2302      	movs	r3, #2
 8004b58:	e0b0      	b.n	8004cbc <HAL_ADC_Start_IT+0x17c>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2201      	movs	r2, #1
 8004b5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	689b      	ldr	r3, [r3, #8]
 8004b68:	f003 0301 	and.w	r3, r3, #1
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d018      	beq.n	8004ba2 <HAL_ADC_Start_IT+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689a      	ldr	r2, [r3, #8]
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f042 0201 	orr.w	r2, r2, #1
 8004b7e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004b80:	4b51      	ldr	r3, [pc, #324]	; (8004cc8 <HAL_ADC_Start_IT+0x188>)
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	4a51      	ldr	r2, [pc, #324]	; (8004ccc <HAL_ADC_Start_IT+0x18c>)
 8004b86:	fba2 2303 	umull	r2, r3, r2, r3
 8004b8a:	0c9a      	lsrs	r2, r3, #18
 8004b8c:	4613      	mov	r3, r2
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	4413      	add	r3, r2
 8004b92:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004b94:	e002      	b.n	8004b9c <HAL_ADC_Start_IT+0x5c>
    {
      counter--;
 8004b96:	68bb      	ldr	r3, [r7, #8]
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d1f9      	bne.n	8004b96 <HAL_ADC_Start_IT+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b01      	cmp	r3, #1
 8004bae:	f040 8084 	bne.w	8004cba <HAL_ADC_Start_IT+0x17a>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bb6:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004bba:	f023 0301 	bic.w	r3, r3, #1
 8004bbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	685b      	ldr	r3, [r3, #4]
 8004bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d007      	beq.n	8004be4 <HAL_ADC_Start_IT+0xa4>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bd8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004bdc:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004bf0:	d106      	bne.n	8004c00 <HAL_ADC_Start_IT+0xc0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004bf6:	f023 0206 	bic.w	r2, r3, #6
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	645a      	str	r2, [r3, #68]	; 0x44
 8004bfe:	e002      	b.n	8004c06 <HAL_ADC_Start_IT+0xc6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2200      	movs	r2, #0
 8004c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004c0e:	4b30      	ldr	r3, [pc, #192]	; (8004cd0 <HAL_ADC_Start_IT+0x190>)
 8004c10:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004c1a:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	687a      	ldr	r2, [r7, #4]
 8004c24:	6812      	ldr	r2, [r2, #0]
 8004c26:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c2a:	f043 0320 	orr.w	r3, r3, #32
 8004c2e:	6053      	str	r3, [r2, #4]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f003 031f 	and.w	r3, r3, #31
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d12a      	bne.n	8004c92 <HAL_ADC_Start_IT+0x152>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	4a24      	ldr	r2, [pc, #144]	; (8004cd4 <HAL_ADC_Start_IT+0x194>)
 8004c42:	4293      	cmp	r3, r2
 8004c44:	d015      	beq.n	8004c72 <HAL_ADC_Start_IT+0x132>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a23      	ldr	r2, [pc, #140]	; (8004cd8 <HAL_ADC_Start_IT+0x198>)
 8004c4c:	4293      	cmp	r3, r2
 8004c4e:	d105      	bne.n	8004c5c <HAL_ADC_Start_IT+0x11c>
 8004c50:	4b1f      	ldr	r3, [pc, #124]	; (8004cd0 <HAL_ADC_Start_IT+0x190>)
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f003 031f 	and.w	r3, r3, #31
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d00a      	beq.n	8004c72 <HAL_ADC_Start_IT+0x132>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	4a1e      	ldr	r2, [pc, #120]	; (8004cdc <HAL_ADC_Start_IT+0x19c>)
 8004c62:	4293      	cmp	r3, r2
 8004c64:	d129      	bne.n	8004cba <HAL_ADC_Start_IT+0x17a>
 8004c66:	4b1a      	ldr	r3, [pc, #104]	; (8004cd0 <HAL_ADC_Start_IT+0x190>)
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f003 031f 	and.w	r3, r3, #31
 8004c6e:	2b0f      	cmp	r3, #15
 8004c70:	d823      	bhi.n	8004cba <HAL_ADC_Start_IT+0x17a>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d11c      	bne.n	8004cba <HAL_ADC_Start_IT+0x17a>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	689a      	ldr	r2, [r3, #8]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004c8e:	609a      	str	r2, [r3, #8]
 8004c90:	e013      	b.n	8004cba <HAL_ADC_Start_IT+0x17a>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4a0f      	ldr	r2, [pc, #60]	; (8004cd4 <HAL_ADC_Start_IT+0x194>)
 8004c98:	4293      	cmp	r3, r2
 8004c9a:	d10e      	bne.n	8004cba <HAL_ADC_Start_IT+0x17a>
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d107      	bne.n	8004cba <HAL_ADC_Start_IT+0x17a>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	689a      	ldr	r2, [r3, #8]
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004cb8:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8004cba:	2300      	movs	r3, #0
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc6:	4770      	bx	lr
 8004cc8:	2000006c 	.word	0x2000006c
 8004ccc:	431bde83 	.word	0x431bde83
 8004cd0:	40012300 	.word	0x40012300
 8004cd4:	40012000 	.word	0x40012000
 8004cd8:	40012100 	.word	0x40012100
 8004cdc:	40012200 	.word	0x40012200

08004ce0 <HAL_ADC_Stop_IT>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_IT(ADC_HandleTypeDef* hadc)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d101      	bne.n	8004cf6 <HAL_ADC_Stop_IT+0x16>
 8004cf2:	2302      	movs	r3, #2
 8004cf4:	e02b      	b.n	8004d4e <HAL_ADC_Stop_IT+0x6e>
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	2201      	movs	r2, #1
 8004cfa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	689a      	ldr	r2, [r3, #8]
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	681b      	ldr	r3, [r3, #0]
 8004d08:	f022 0201 	bic.w	r2, r2, #1
 8004d0c:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	689b      	ldr	r3, [r3, #8]
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d113      	bne.n	8004d44 <HAL_ADC_Stop_IT+0x64>
  {
  	/* Disable ADC end of conversion interrupt for regular group */
    __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_OVR));
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	6812      	ldr	r2, [r2, #0]
 8004d26:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004d2a:	f023 0320 	bic.w	r3, r3, #32
 8004d2e:	6053      	str	r3, [r2, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d34:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	f043 0201 	orr.w	r2, r3, #1
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	370c      	adds	r7, #12
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b084      	sub	sp, #16
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004d62:	2300      	movs	r3, #0
 8004d64:	60fb      	str	r3, [r7, #12]
 8004d66:	2300      	movs	r3, #0
 8004d68:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f003 0302 	and.w	r3, r3, #2
 8004d74:	2b02      	cmp	r3, #2
 8004d76:	bf0c      	ite	eq
 8004d78:	2301      	moveq	r3, #1
 8004d7a:	2300      	movne	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	685b      	ldr	r3, [r3, #4]
 8004d86:	f003 0320 	and.w	r3, r3, #32
 8004d8a:	2b20      	cmp	r3, #32
 8004d8c:	bf0c      	ite	eq
 8004d8e:	2301      	moveq	r3, #1
 8004d90:	2300      	movne	r3, #0
 8004d92:	b2db      	uxtb	r3, r3
 8004d94:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for regular channels */
  if(tmp1 && tmp2)
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d049      	beq.n	8004e30 <HAL_ADC_IRQHandler+0xd6>
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d046      	beq.n	8004e30 <HAL_ADC_IRQHandler+0xd6>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da6:	f003 0310 	and.w	r3, r3, #16
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d105      	bne.n	8004dba <HAL_ADC_IRQHandler+0x60>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004db2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	689b      	ldr	r3, [r3, #8]
 8004dc0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d12b      	bne.n	8004e20 <HAL_ADC_IRQHandler+0xc6>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004dcc:	2b00      	cmp	r3, #0
 8004dce:	d127      	bne.n	8004e20 <HAL_ADC_IRQHandler+0xc6>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d006      	beq.n	8004dec <HAL_ADC_IRQHandler+0x92>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d119      	bne.n	8004e20 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	685a      	ldr	r2, [r3, #4]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f022 0220 	bic.w	r2, r2, #32
 8004dfa:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e00:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e0c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d105      	bne.n	8004e20 <HAL_ADC_IRQHandler+0xc6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e18:	f043 0201 	orr.w	r2, r3, #1
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7fe f863 	bl	8002eec <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	f06f 0212 	mvn.w	r2, #18
 8004e2e:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	f003 0304 	and.w	r3, r3, #4
 8004e3a:	2b04      	cmp	r3, #4
 8004e3c:	bf0c      	ite	eq
 8004e3e:	2301      	moveq	r3, #1
 8004e40:	2300      	movne	r3, #0
 8004e42:	b2db      	uxtb	r3, r3
 8004e44:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC);                               
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e50:	2b80      	cmp	r3, #128	; 0x80
 8004e52:	bf0c      	ite	eq
 8004e54:	2301      	moveq	r3, #1
 8004e56:	2300      	movne	r3, #0
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	60bb      	str	r3, [r7, #8]
  /* Check End of conversion flag for injected channels */
  if(tmp1 && tmp2)
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d057      	beq.n	8004f12 <HAL_ADC_IRQHandler+0x1b8>
 8004e62:	68bb      	ldr	r3, [r7, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d054      	beq.n	8004f12 <HAL_ADC_IRQHandler+0x1b8>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e6c:	f003 0310 	and.w	r3, r3, #16
 8004e70:	2b00      	cmp	r3, #0
 8004e72:	d105      	bne.n	8004e80 <HAL_ADC_IRQHandler+0x126>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e78:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d139      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e94:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d006      	beq.n	8004eaa <HAL_ADC_IRQHandler+0x150>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d12b      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)    ) &&
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d124      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
       (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d11d      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
        (hadc->Init.ContinuousConvMode == DISABLE)   )       )   )
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	7e1b      	ldrb	r3, [r3, #24]
        (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d119      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	685a      	ldr	r2, [r3, #4]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004edc:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ee2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d105      	bne.n	8004f02 <HAL_ADC_IRQHandler+0x1a8>
      { 
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004efa:	f043 0201 	orr.w	r2, r3, #1
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */ 
    /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004f02:	6878      	ldr	r0, [r7, #4]
 8004f04:	f000 faaa 	bl	800545c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f06f 020c 	mvn.w	r2, #12
 8004f10:	601a      	str	r2, [r3, #0]
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	f003 0301 	and.w	r3, r3, #1
 8004f1c:	2b01      	cmp	r3, #1
 8004f1e:	bf0c      	ite	eq
 8004f20:	2301      	moveq	r3, #1
 8004f22:	2300      	movne	r3, #0
 8004f24:	b2db      	uxtb	r3, r3
 8004f26:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD);                          
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f32:	2b40      	cmp	r3, #64	; 0x40
 8004f34:	bf0c      	ite	eq
 8004f36:	2301      	moveq	r3, #1
 8004f38:	2300      	movne	r3, #0
 8004f3a:	b2db      	uxtb	r3, r3
 8004f3c:	60bb      	str	r3, [r7, #8]
  /* Check Analog watchdog flag */
  if(tmp1 && tmp2)
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d017      	beq.n	8004f74 <HAL_ADC_IRQHandler+0x21a>
 8004f44:	68bb      	ldr	r3, [r7, #8]
 8004f46:	2b00      	cmp	r3, #0
 8004f48:	d014      	beq.n	8004f74 <HAL_ADC_IRQHandler+0x21a>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f003 0301 	and.w	r3, r3, #1
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d10d      	bne.n	8004f74 <HAL_ADC_IRQHandler+0x21a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5c:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f846 	bl	8004ff6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f06f 0201 	mvn.w	r2, #1
 8004f72:	601a      	str	r2, [r3, #0]
    }
  }
  
  tmp1 = __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_OVR);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b20      	cmp	r3, #32
 8004f80:	bf0c      	ite	eq
 8004f82:	2301      	moveq	r3, #1
 8004f84:	2300      	movne	r3, #0
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	60fb      	str	r3, [r7, #12]
  tmp2 = __HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_OVR);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	685b      	ldr	r3, [r3, #4]
 8004f90:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f94:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f98:	bf0c      	ite	eq
 8004f9a:	2301      	moveq	r3, #1
 8004f9c:	2300      	movne	r3, #0
 8004f9e:	b2db      	uxtb	r3, r3
 8004fa0:	60bb      	str	r3, [r7, #8]
  /* Check Overrun flag */
  if(tmp1 && tmp2)
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d015      	beq.n	8004fd4 <HAL_ADC_IRQHandler+0x27a>
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d012      	beq.n	8004fd4 <HAL_ADC_IRQHandler+0x27a>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */
    
    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fb2:	f043 0202 	orr.w	r2, r3, #2
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f06f 0220 	mvn.w	r2, #32
 8004fc2:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f820 	bl	800500a <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    
    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f06f 0220 	mvn.w	r2, #32
 8004fd2:	601a      	str	r2, [r3, #0]
  }
}
 8004fd4:	bf00      	nop
 8004fd6:	3710      	adds	r7, #16
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	bd80      	pop	{r7, pc}

08004fdc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8004fdc:	b480      	push	{r7}
 8004fde:	b083      	sub	sp, #12
 8004fe0:	af00      	add	r7, sp, #0
 8004fe2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004fea:	4618      	mov	r0, r3
 8004fec:	370c      	adds	r7, #12
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff4:	4770      	bx	lr

08004ff6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8004ff6:	b480      	push	{r7}
 8004ff8:	b083      	sub	sp, #12
 8004ffa:	af00      	add	r7, sp, #0
 8004ffc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8004ffe:	bf00      	nop
 8005000:	370c      	adds	r7, #12
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr

0800500a <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800500a:	b480      	push	{r7}
 800500c:	b083      	sub	sp, #12
 800500e:	af00      	add	r7, sp, #0
 8005010:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005012:	bf00      	nop
 8005014:	370c      	adds	r7, #12
 8005016:	46bd      	mov	sp, r7
 8005018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501c:	4770      	bx	lr
	...

08005020 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005020:	b480      	push	{r7}
 8005022:	b085      	sub	sp, #20
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800502a:	2300      	movs	r3, #0
 800502c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005034:	2b01      	cmp	r3, #1
 8005036:	d101      	bne.n	800503c <HAL_ADC_ConfigChannel+0x1c>
 8005038:	2302      	movs	r3, #2
 800503a:	e105      	b.n	8005248 <HAL_ADC_ConfigChannel+0x228>
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2201      	movs	r2, #1
 8005040:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	2b09      	cmp	r3, #9
 800504a:	d925      	bls.n	8005098 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	68d9      	ldr	r1, [r3, #12]
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	b29b      	uxth	r3, r3
 8005058:	461a      	mov	r2, r3
 800505a:	4613      	mov	r3, r2
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	4413      	add	r3, r2
 8005060:	3b1e      	subs	r3, #30
 8005062:	2207      	movs	r2, #7
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43da      	mvns	r2, r3
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	400a      	ands	r2, r1
 8005070:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68d9      	ldr	r1, [r3, #12]
 8005078:	683b      	ldr	r3, [r7, #0]
 800507a:	689a      	ldr	r2, [r3, #8]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	b29b      	uxth	r3, r3
 8005082:	4618      	mov	r0, r3
 8005084:	4603      	mov	r3, r0
 8005086:	005b      	lsls	r3, r3, #1
 8005088:	4403      	add	r3, r0
 800508a:	3b1e      	subs	r3, #30
 800508c:	409a      	lsls	r2, r3
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	430a      	orrs	r2, r1
 8005094:	60da      	str	r2, [r3, #12]
 8005096:	e022      	b.n	80050de <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	6919      	ldr	r1, [r3, #16]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	4613      	mov	r3, r2
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	4413      	add	r3, r2
 80050ac:	2207      	movs	r2, #7
 80050ae:	fa02 f303 	lsl.w	r3, r2, r3
 80050b2:	43da      	mvns	r2, r3
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	400a      	ands	r2, r1
 80050ba:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	6919      	ldr	r1, [r3, #16]
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	689a      	ldr	r2, [r3, #8]
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	4618      	mov	r0, r3
 80050ce:	4603      	mov	r3, r0
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	4403      	add	r3, r0
 80050d4:	409a      	lsls	r2, r3
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	430a      	orrs	r2, r1
 80050dc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	2b06      	cmp	r3, #6
 80050e4:	d824      	bhi.n	8005130 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	685a      	ldr	r2, [r3, #4]
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	3b05      	subs	r3, #5
 80050f8:	221f      	movs	r2, #31
 80050fa:	fa02 f303 	lsl.w	r3, r2, r3
 80050fe:	43da      	mvns	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	400a      	ands	r2, r1
 8005106:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	b29b      	uxth	r3, r3
 8005114:	4618      	mov	r0, r3
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	685a      	ldr	r2, [r3, #4]
 800511a:	4613      	mov	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4413      	add	r3, r2
 8005120:	3b05      	subs	r3, #5
 8005122:	fa00 f203 	lsl.w	r2, r0, r3
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	430a      	orrs	r2, r1
 800512c:	635a      	str	r2, [r3, #52]	; 0x34
 800512e:	e04c      	b.n	80051ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	685b      	ldr	r3, [r3, #4]
 8005134:	2b0c      	cmp	r3, #12
 8005136:	d824      	bhi.n	8005182 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	4613      	mov	r3, r2
 8005144:	009b      	lsls	r3, r3, #2
 8005146:	4413      	add	r3, r2
 8005148:	3b23      	subs	r3, #35	; 0x23
 800514a:	221f      	movs	r2, #31
 800514c:	fa02 f303 	lsl.w	r3, r2, r3
 8005150:	43da      	mvns	r2, r3
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	400a      	ands	r2, r1
 8005158:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005160:	683b      	ldr	r3, [r7, #0]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	b29b      	uxth	r3, r3
 8005166:	4618      	mov	r0, r3
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
 800516c:	4613      	mov	r3, r2
 800516e:	009b      	lsls	r3, r3, #2
 8005170:	4413      	add	r3, r2
 8005172:	3b23      	subs	r3, #35	; 0x23
 8005174:	fa00 f203 	lsl.w	r2, r0, r3
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	430a      	orrs	r2, r1
 800517e:	631a      	str	r2, [r3, #48]	; 0x30
 8005180:	e023      	b.n	80051ca <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	685a      	ldr	r2, [r3, #4]
 800518c:	4613      	mov	r3, r2
 800518e:	009b      	lsls	r3, r3, #2
 8005190:	4413      	add	r3, r2
 8005192:	3b41      	subs	r3, #65	; 0x41
 8005194:	221f      	movs	r2, #31
 8005196:	fa02 f303 	lsl.w	r3, r2, r3
 800519a:	43da      	mvns	r2, r3
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	400a      	ands	r2, r1
 80051a2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	b29b      	uxth	r3, r3
 80051b0:	4618      	mov	r0, r3
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	4613      	mov	r3, r2
 80051b8:	009b      	lsls	r3, r3, #2
 80051ba:	4413      	add	r3, r2
 80051bc:	3b41      	subs	r3, #65	; 0x41
 80051be:	fa00 f203 	lsl.w	r2, r0, r3
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	430a      	orrs	r2, r1
 80051c8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80051ca:	4b22      	ldr	r3, [pc, #136]	; (8005254 <HAL_ADC_ConfigChannel+0x234>)
 80051cc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	4a21      	ldr	r2, [pc, #132]	; (8005258 <HAL_ADC_ConfigChannel+0x238>)
 80051d4:	4293      	cmp	r3, r2
 80051d6:	d109      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x1cc>
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2b12      	cmp	r3, #18
 80051de:	d105      	bne.n	80051ec <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4a19      	ldr	r2, [pc, #100]	; (8005258 <HAL_ADC_ConfigChannel+0x238>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d123      	bne.n	800523e <HAL_ADC_ConfigChannel+0x21e>
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	2b10      	cmp	r3, #16
 80051fc:	d003      	beq.n	8005206 <HAL_ADC_ConfigChannel+0x1e6>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	2b11      	cmp	r3, #17
 8005204:	d11b      	bne.n	800523e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	685b      	ldr	r3, [r3, #4]
 800520a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2b10      	cmp	r3, #16
 8005218:	d111      	bne.n	800523e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800521a:	4b10      	ldr	r3, [pc, #64]	; (800525c <HAL_ADC_ConfigChannel+0x23c>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a10      	ldr	r2, [pc, #64]	; (8005260 <HAL_ADC_ConfigChannel+0x240>)
 8005220:	fba2 2303 	umull	r2, r3, r2, r3
 8005224:	0c9a      	lsrs	r2, r3, #18
 8005226:	4613      	mov	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	005b      	lsls	r3, r3, #1
 800522e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005230:	e002      	b.n	8005238 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	3b01      	subs	r3, #1
 8005236:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005238:	68bb      	ldr	r3, [r7, #8]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d1f9      	bne.n	8005232 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2200      	movs	r2, #0
 8005242:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005246:	2300      	movs	r3, #0
}
 8005248:	4618      	mov	r0, r3
 800524a:	3714      	adds	r7, #20
 800524c:	46bd      	mov	sp, r7
 800524e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005252:	4770      	bx	lr
 8005254:	40012300 	.word	0x40012300
 8005258:	40012000 	.word	0x40012000
 800525c:	2000006c 	.word	0x2000006c
 8005260:	431bde83 	.word	0x431bde83

08005264 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005264:	b480      	push	{r7}
 8005266:	b085      	sub	sp, #20
 8005268:	af00      	add	r7, sp, #0
 800526a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800526c:	4b79      	ldr	r3, [pc, #484]	; (8005454 <ADC_Init+0x1f0>)
 800526e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	685b      	ldr	r3, [r3, #4]
 8005274:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	685a      	ldr	r2, [r3, #4]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	685b      	ldr	r3, [r3, #4]
 8005284:	431a      	orrs	r2, r3
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	685a      	ldr	r2, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005298:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	6859      	ldr	r1, [r3, #4]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	691b      	ldr	r3, [r3, #16]
 80052a4:	021a      	lsls	r2, r3, #8
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	430a      	orrs	r2, r1
 80052ac:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685a      	ldr	r2, [r3, #4]
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80052bc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	6859      	ldr	r1, [r3, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	689a      	ldr	r2, [r3, #8]
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	430a      	orrs	r2, r1
 80052ce:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	689a      	ldr	r2, [r3, #8]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80052de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6899      	ldr	r1, [r3, #8]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68da      	ldr	r2, [r3, #12]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	430a      	orrs	r2, r1
 80052f0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052f6:	4a58      	ldr	r2, [pc, #352]	; (8005458 <ADC_Init+0x1f4>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d022      	beq.n	8005342 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	689a      	ldr	r2, [r3, #8]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800530a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	6899      	ldr	r1, [r3, #8]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	689a      	ldr	r2, [r3, #8]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800532c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	6899      	ldr	r1, [r3, #8]
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	430a      	orrs	r2, r1
 800533e:	609a      	str	r2, [r3, #8]
 8005340:	e00f      	b.n	8005362 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005350:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	689a      	ldr	r2, [r3, #8]
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005360:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	689a      	ldr	r2, [r3, #8]
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f022 0202 	bic.w	r2, r2, #2
 8005370:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	6899      	ldr	r1, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	7e1b      	ldrb	r3, [r3, #24]
 800537c:	005a      	lsls	r2, r3, #1
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	f893 3020 	ldrb.w	r3, [r3, #32]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d01b      	beq.n	80053c8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	685a      	ldr	r2, [r3, #4]
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800539e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	685a      	ldr	r2, [r3, #4]
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053ae:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	6859      	ldr	r1, [r3, #4]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	3b01      	subs	r3, #1
 80053bc:	035a      	lsls	r2, r3, #13
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	605a      	str	r2, [r3, #4]
 80053c6:	e007      	b.n	80053d8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	685a      	ldr	r2, [r3, #4]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053d6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80053e6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	69db      	ldr	r3, [r3, #28]
 80053f2:	3b01      	subs	r3, #1
 80053f4:	051a      	lsls	r2, r3, #20
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	430a      	orrs	r2, r1
 80053fc:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	689a      	ldr	r2, [r3, #8]
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800540c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	6899      	ldr	r1, [r3, #8]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800541a:	025a      	lsls	r2, r3, #9
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	029a      	lsls	r2, r3, #10
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	609a      	str	r2, [r3, #8]
}
 8005448:	bf00      	nop
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr
 8005454:	40012300 	.word	0x40012300
 8005458:	0f000001 	.word	0x0f000001

0800545c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800545c:	b480      	push	{r7}
 800545e:	b083      	sub	sp, #12
 8005460:	af00      	add	r7, sp, #0
 8005462:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8005464:	bf00      	nop
 8005466:	370c      	adds	r7, #12
 8005468:	46bd      	mov	sp, r7
 800546a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546e:	4770      	bx	lr

08005470 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005470:	b480      	push	{r7}
 8005472:	b085      	sub	sp, #20
 8005474:	af00      	add	r7, sp, #0
 8005476:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f003 0307 	and.w	r3, r3, #7
 800547e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005480:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <__NVIC_SetPriorityGrouping+0x44>)
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005486:	68ba      	ldr	r2, [r7, #8]
 8005488:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800548c:	4013      	ands	r3, r2
 800548e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005494:	68bb      	ldr	r3, [r7, #8]
 8005496:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005498:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800549c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054a0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054a2:	4a04      	ldr	r2, [pc, #16]	; (80054b4 <__NVIC_SetPriorityGrouping+0x44>)
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	60d3      	str	r3, [r2, #12]
}
 80054a8:	bf00      	nop
 80054aa:	3714      	adds	r7, #20
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr
 80054b4:	e000ed00 	.word	0xe000ed00

080054b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054b8:	b480      	push	{r7}
 80054ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054bc:	4b04      	ldr	r3, [pc, #16]	; (80054d0 <__NVIC_GetPriorityGrouping+0x18>)
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	0a1b      	lsrs	r3, r3, #8
 80054c2:	f003 0307 	and.w	r3, r3, #7
}
 80054c6:	4618      	mov	r0, r3
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr
 80054d0:	e000ed00 	.word	0xe000ed00

080054d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80054d4:	b480      	push	{r7}
 80054d6:	b083      	sub	sp, #12
 80054d8:	af00      	add	r7, sp, #0
 80054da:	4603      	mov	r3, r0
 80054dc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80054de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	db0b      	blt.n	80054fe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80054e6:	79fb      	ldrb	r3, [r7, #7]
 80054e8:	f003 021f 	and.w	r2, r3, #31
 80054ec:	4907      	ldr	r1, [pc, #28]	; (800550c <__NVIC_EnableIRQ+0x38>)
 80054ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80054f2:	095b      	lsrs	r3, r3, #5
 80054f4:	2001      	movs	r0, #1
 80054f6:	fa00 f202 	lsl.w	r2, r0, r2
 80054fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80054fe:	bf00      	nop
 8005500:	370c      	adds	r7, #12
 8005502:	46bd      	mov	sp, r7
 8005504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005508:	4770      	bx	lr
 800550a:	bf00      	nop
 800550c:	e000e100 	.word	0xe000e100

08005510 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	4603      	mov	r3, r0
 8005518:	6039      	str	r1, [r7, #0]
 800551a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800551c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005520:	2b00      	cmp	r3, #0
 8005522:	db0a      	blt.n	800553a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	b2da      	uxtb	r2, r3
 8005528:	490c      	ldr	r1, [pc, #48]	; (800555c <__NVIC_SetPriority+0x4c>)
 800552a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552e:	0112      	lsls	r2, r2, #4
 8005530:	b2d2      	uxtb	r2, r2
 8005532:	440b      	add	r3, r1
 8005534:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005538:	e00a      	b.n	8005550 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	b2da      	uxtb	r2, r3
 800553e:	4908      	ldr	r1, [pc, #32]	; (8005560 <__NVIC_SetPriority+0x50>)
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	f003 030f 	and.w	r3, r3, #15
 8005546:	3b04      	subs	r3, #4
 8005548:	0112      	lsls	r2, r2, #4
 800554a:	b2d2      	uxtb	r2, r2
 800554c:	440b      	add	r3, r1
 800554e:	761a      	strb	r2, [r3, #24]
}
 8005550:	bf00      	nop
 8005552:	370c      	adds	r7, #12
 8005554:	46bd      	mov	sp, r7
 8005556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555a:	4770      	bx	lr
 800555c:	e000e100 	.word	0xe000e100
 8005560:	e000ed00 	.word	0xe000ed00

08005564 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005564:	b480      	push	{r7}
 8005566:	b089      	sub	sp, #36	; 0x24
 8005568:	af00      	add	r7, sp, #0
 800556a:	60f8      	str	r0, [r7, #12]
 800556c:	60b9      	str	r1, [r7, #8]
 800556e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f003 0307 	and.w	r3, r3, #7
 8005576:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005578:	69fb      	ldr	r3, [r7, #28]
 800557a:	f1c3 0307 	rsb	r3, r3, #7
 800557e:	2b04      	cmp	r3, #4
 8005580:	bf28      	it	cs
 8005582:	2304      	movcs	r3, #4
 8005584:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005586:	69fb      	ldr	r3, [r7, #28]
 8005588:	3304      	adds	r3, #4
 800558a:	2b06      	cmp	r3, #6
 800558c:	d902      	bls.n	8005594 <NVIC_EncodePriority+0x30>
 800558e:	69fb      	ldr	r3, [r7, #28]
 8005590:	3b03      	subs	r3, #3
 8005592:	e000      	b.n	8005596 <NVIC_EncodePriority+0x32>
 8005594:	2300      	movs	r3, #0
 8005596:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005598:	f04f 32ff 	mov.w	r2, #4294967295
 800559c:	69bb      	ldr	r3, [r7, #24]
 800559e:	fa02 f303 	lsl.w	r3, r2, r3
 80055a2:	43da      	mvns	r2, r3
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	401a      	ands	r2, r3
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055ac:	f04f 31ff 	mov.w	r1, #4294967295
 80055b0:	697b      	ldr	r3, [r7, #20]
 80055b2:	fa01 f303 	lsl.w	r3, r1, r3
 80055b6:	43d9      	mvns	r1, r3
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055bc:	4313      	orrs	r3, r2
         );
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3724      	adds	r7, #36	; 0x24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c8:	4770      	bx	lr
	...

080055cc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80055cc:	b580      	push	{r7, lr}
 80055ce:	b082      	sub	sp, #8
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	3b01      	subs	r3, #1
 80055d8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80055dc:	d301      	bcc.n	80055e2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80055de:	2301      	movs	r3, #1
 80055e0:	e00f      	b.n	8005602 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80055e2:	4a0a      	ldr	r2, [pc, #40]	; (800560c <SysTick_Config+0x40>)
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	3b01      	subs	r3, #1
 80055e8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80055ea:	210f      	movs	r1, #15
 80055ec:	f04f 30ff 	mov.w	r0, #4294967295
 80055f0:	f7ff ff8e 	bl	8005510 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80055f4:	4b05      	ldr	r3, [pc, #20]	; (800560c <SysTick_Config+0x40>)
 80055f6:	2200      	movs	r2, #0
 80055f8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80055fa:	4b04      	ldr	r3, [pc, #16]	; (800560c <SysTick_Config+0x40>)
 80055fc:	2207      	movs	r2, #7
 80055fe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	e000e010 	.word	0xe000e010

08005610 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b082      	sub	sp, #8
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f7ff ff29 	bl	8005470 <__NVIC_SetPriorityGrouping>
}
 800561e:	bf00      	nop
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005626:	b580      	push	{r7, lr}
 8005628:	b086      	sub	sp, #24
 800562a:	af00      	add	r7, sp, #0
 800562c:	4603      	mov	r3, r0
 800562e:	60b9      	str	r1, [r7, #8]
 8005630:	607a      	str	r2, [r7, #4]
 8005632:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005634:	2300      	movs	r3, #0
 8005636:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005638:	f7ff ff3e 	bl	80054b8 <__NVIC_GetPriorityGrouping>
 800563c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800563e:	687a      	ldr	r2, [r7, #4]
 8005640:	68b9      	ldr	r1, [r7, #8]
 8005642:	6978      	ldr	r0, [r7, #20]
 8005644:	f7ff ff8e 	bl	8005564 <NVIC_EncodePriority>
 8005648:	4602      	mov	r2, r0
 800564a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800564e:	4611      	mov	r1, r2
 8005650:	4618      	mov	r0, r3
 8005652:	f7ff ff5d 	bl	8005510 <__NVIC_SetPriority>
}
 8005656:	bf00      	nop
 8005658:	3718      	adds	r7, #24
 800565a:	46bd      	mov	sp, r7
 800565c:	bd80      	pop	{r7, pc}

0800565e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800565e:	b580      	push	{r7, lr}
 8005660:	b082      	sub	sp, #8
 8005662:	af00      	add	r7, sp, #0
 8005664:	4603      	mov	r3, r0
 8005666:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005668:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800566c:	4618      	mov	r0, r3
 800566e:	f7ff ff31 	bl	80054d4 <__NVIC_EnableIRQ>
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b082      	sub	sp, #8
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005682:	6878      	ldr	r0, [r7, #4]
 8005684:	f7ff ffa2 	bl	80055cc <SysTick_Config>
 8005688:	4603      	mov	r3, r0
}
 800568a:	4618      	mov	r0, r3
 800568c:	3708      	adds	r7, #8
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <HAL_CRYP_Init>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Init(CRYP_HandleTypeDef *hcryp)
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b082      	sub	sp, #8
 8005696:	af00      	add	r7, sp, #0
 8005698:	6078      	str	r0, [r7, #4]
  /* Check the CRYP handle allocation */
  if (hcryp == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_CRYP_Init+0x12>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e02a      	b.n	80056fa <HAL_CRYP_Init+0x68>

    /* Init the low level hardware */
    hcryp->MspInitCallback(hcryp);
  }
#else
  if (hcryp->State == HAL_CRYP_STATE_RESET)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 80056aa:	b2db      	uxtb	r3, r3
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d106      	bne.n	80056be <HAL_CRYP_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcryp->Lock = HAL_UNLOCKED;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	2200      	movs	r2, #0
 80056b4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /* Init the low level hardware */
    HAL_CRYP_MspInit(hcryp);
 80056b8:	6878      	ldr	r0, [r7, #4]
 80056ba:	f7fe fc6d 	bl	8003f98 <HAL_CRYP_MspInit>
#endif /* (USE_HAL_CRYP_REGISTER_CALLBACKS) */

  /* Set the key size(This bit field is dont care in the DES or TDES modes) data type and Algorithm */
#if defined (CRYP)

  MODIFY_REG(hcryp->Instance->CR, CRYP_CR_DATATYPE | CRYP_CR_KEYSIZE | CRYP_CR_ALGOMODE,
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80056c8:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 80056cc:	687a      	ldr	r2, [r7, #4]
 80056ce:	6851      	ldr	r1, [r2, #4]
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	6892      	ldr	r2, [r2, #8]
 80056d4:	4311      	orrs	r1, r2
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6952      	ldr	r2, [r2, #20]
 80056da:	4311      	orrs	r1, r2
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	6812      	ldr	r2, [r2, #0]
 80056e0:	430b      	orrs	r3, r1
 80056e2:	6013      	str	r3, [r2, #0]
             hcryp->Init.DataType | hcryp->Init.KeySize | hcryp->Init.Algorithm);

#endif  /* End AES or CRYP*/

  /* Reset Error Code field */
  hcryp->ErrorCode = HAL_CRYP_ERROR_NONE;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	2200      	movs	r2, #0
 80056e8:	651a      	str	r2, [r3, #80]	; 0x50

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	2201      	movs	r2, #1
 80056ee:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Set the default CRYP phase */
  hcryp->Phase = CRYP_PHASE_READY;
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	2201      	movs	r2, #1
 80056f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Return function status */
  return HAL_OK;
 80056f8:	2300      	movs	r3, #0
}
 80056fa:	4618      	mov	r0, r3
 80056fc:	3708      	adds	r7, #8
 80056fe:	46bd      	mov	sp, r7
 8005700:	bd80      	pop	{r7, pc}
	...

08005704 <HAL_CRYP_Encrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b086      	sub	sp, #24
 8005708:	af00      	add	r7, sp, #0
 800570a:	60f8      	str	r0, [r7, #12]
 800570c:	60b9      	str	r1, [r7, #8]
 800570e:	603b      	str	r3, [r7, #0]
 8005710:	4613      	mov	r3, r2
 8005712:	80fb      	strh	r3, [r7, #6]
  uint32_t algo;
  HAL_StatusTypeDef status;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800571a:	b2db      	uxtb	r3, r3
 800571c:	2b01      	cmp	r3, #1
 800571e:	f040 8114 	bne.w	800594a <HAL_CRYP_Encrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	2202      	movs	r2, #2
 8005726:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005730:	2b01      	cmp	r3, #1
 8005732:	d101      	bne.n	8005738 <HAL_CRYP_Encrypt+0x34>
 8005734:	2302      	movs	r3, #2
 8005736:	e111      	b.n	800595c <HAL_CRYP_Encrypt+0x258>
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr parameters*/
    hcryp->CrypInCount = 0U;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	2200      	movs	r2, #0
 8005744:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	2200      	movs	r2, #0
 800574a:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	68ba      	ldr	r2, [r7, #8]
 8005750:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	683a      	ldr	r2, [r7, #0]
 8005756:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575c:	2b00      	cmp	r3, #0
 800575e:	d105      	bne.n	800576c <HAL_CRYP_Encrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 8005760:	88fb      	ldrh	r3, [r7, #6]
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	87da      	strh	r2, [r3, #62]	; 0x3e
 800576a:	e002      	b.n	8005772 <HAL_CRYP_Encrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	88fa      	ldrh	r2, [r7, #6]
 8005770:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)
    /* Set Encryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_ENCRYPT);
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	681a      	ldr	r2, [r3, #0]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f022 0204 	bic.w	r2, r2, #4
 8005780:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	681a      	ldr	r2, [r3, #0]
 8005788:	4b76      	ldr	r3, [pc, #472]	; (8005964 <HAL_CRYP_Encrypt+0x260>)
 800578a:	4013      	ands	r3, r2
 800578c:	613b      	str	r3, [r7, #16]

    switch (algo)
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	2b30      	cmp	r3, #48	; 0x30
 8005792:	f200 80be 	bhi.w	8005912 <HAL_CRYP_Encrypt+0x20e>
 8005796:	a201      	add	r2, pc, #4	; (adr r2, 800579c <HAL_CRYP_Encrypt+0x98>)
 8005798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800579c:	08005861 	.word	0x08005861
 80057a0:	08005913 	.word	0x08005913
 80057a4:	08005913 	.word	0x08005913
 80057a8:	08005913 	.word	0x08005913
 80057ac:	08005913 	.word	0x08005913
 80057b0:	08005913 	.word	0x08005913
 80057b4:	08005913 	.word	0x08005913
 80057b8:	08005913 	.word	0x08005913
 80057bc:	08005861 	.word	0x08005861
 80057c0:	08005913 	.word	0x08005913
 80057c4:	08005913 	.word	0x08005913
 80057c8:	08005913 	.word	0x08005913
 80057cc:	08005913 	.word	0x08005913
 80057d0:	08005913 	.word	0x08005913
 80057d4:	08005913 	.word	0x08005913
 80057d8:	08005913 	.word	0x08005913
 80057dc:	08005861 	.word	0x08005861
 80057e0:	08005913 	.word	0x08005913
 80057e4:	08005913 	.word	0x08005913
 80057e8:	08005913 	.word	0x08005913
 80057ec:	08005913 	.word	0x08005913
 80057f0:	08005913 	.word	0x08005913
 80057f4:	08005913 	.word	0x08005913
 80057f8:	08005913 	.word	0x08005913
 80057fc:	08005861 	.word	0x08005861
 8005800:	08005913 	.word	0x08005913
 8005804:	08005913 	.word	0x08005913
 8005808:	08005913 	.word	0x08005913
 800580c:	08005913 	.word	0x08005913
 8005810:	08005913 	.word	0x08005913
 8005814:	08005913 	.word	0x08005913
 8005818:	08005913 	.word	0x08005913
 800581c:	08005905 	.word	0x08005905
 8005820:	08005913 	.word	0x08005913
 8005824:	08005913 	.word	0x08005913
 8005828:	08005913 	.word	0x08005913
 800582c:	08005913 	.word	0x08005913
 8005830:	08005913 	.word	0x08005913
 8005834:	08005913 	.word	0x08005913
 8005838:	08005913 	.word	0x08005913
 800583c:	08005905 	.word	0x08005905
 8005840:	08005913 	.word	0x08005913
 8005844:	08005913 	.word	0x08005913
 8005848:	08005913 	.word	0x08005913
 800584c:	08005913 	.word	0x08005913
 8005850:	08005913 	.word	0x08005913
 8005854:	08005913 	.word	0x08005913
 8005858:	08005913 	.word	0x08005913
 800585c:	08005905 	.word	0x08005905
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	68da      	ldr	r2, [r3, #12]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	6812      	ldr	r2, [r2, #0]
 800586a:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	68da      	ldr	r2, [r3, #12]
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6852      	ldr	r2, [r2, #4]
 8005876:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	695b      	ldr	r3, [r3, #20]
 800587c:	2b00      	cmp	r3, #0
 800587e:	d003      	beq.n	8005888 <HAL_CRYP_Encrypt+0x184>
 8005880:	68fb      	ldr	r3, [r7, #12]
 8005882:	695b      	ldr	r3, [r3, #20]
 8005884:	2b08      	cmp	r3, #8
 8005886:	d117      	bne.n	80058b8 <HAL_CRYP_Encrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	68da      	ldr	r2, [r3, #12]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	6892      	ldr	r2, [r2, #8]
 8005892:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	68da      	ldr	r2, [r3, #12]
 8005898:	68fb      	ldr	r3, [r7, #12]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	68d2      	ldr	r2, [r2, #12]
 800589e:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	68da      	ldr	r2, [r3, #12]
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	6912      	ldr	r2, [r2, #16]
 80058aa:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	68da      	ldr	r2, [r3, #12]
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	6952      	ldr	r2, [r2, #20]
 80058b6:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	695b      	ldr	r3, [r3, #20]
 80058bc:	2b18      	cmp	r3, #24
 80058be:	d003      	beq.n	80058c8 <HAL_CRYP_Encrypt+0x1c4>
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	695b      	ldr	r3, [r3, #20]
 80058c4:	2b08      	cmp	r3, #8
 80058c6:	d10b      	bne.n	80058e0 <HAL_CRYP_Encrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	691a      	ldr	r2, [r3, #16]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	6812      	ldr	r2, [r2, #0]
 80058d2:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	691a      	ldr	r2, [r3, #16]
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	6852      	ldr	r2, [r2, #4]
 80058de:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	68fb      	ldr	r3, [r7, #12]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80058ee:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 80058f0:	68fb      	ldr	r3, [r7, #12]
 80058f2:	2202      	movs	r2, #2
 80058f4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Statrt DES/TDES encryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 80058f6:	6a39      	ldr	r1, [r7, #32]
 80058f8:	68f8      	ldr	r0, [r7, #12]
 80058fa:	f000 f971 	bl	8005be0 <CRYP_TDES_Process>
 80058fe:	4603      	mov	r3, r0
 8005900:	75fb      	strb	r3, [r7, #23]
        break;
 8005902:	e016      	b.n	8005932 <HAL_CRYP_Encrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES encryption */
        status = CRYP_AES_Encrypt(hcryp, Timeout);
 8005904:	6a39      	ldr	r1, [r7, #32]
 8005906:	68f8      	ldr	r0, [r7, #12]
 8005908:	f000 fa41 	bl	8005d8e <CRYP_AES_Encrypt>
 800590c:	4603      	mov	r3, r0
 800590e:	75fb      	strb	r3, [r7, #23]
        break;
 8005910:	e00f      	b.n	8005932 <HAL_CRYP_Encrypt+0x22e>
        /* AES CCM encryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005916:	f043 0220 	orr.w	r2, r3, #32
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	2201      	movs	r2, #1
 8005922:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 800592e:	2301      	movs	r3, #1
 8005930:	e014      	b.n	800595c <HAL_CRYP_Encrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /*end AES or CRYP */

    if (status == HAL_OK)
 8005932:	7dfb      	ldrb	r3, [r7, #23]
 8005934:	2b00      	cmp	r3, #0
 8005936:	d110      	bne.n	800595a <HAL_CRYP_Encrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2201      	movs	r2, #1
 800593c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2200      	movs	r2, #0
 8005944:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005948:	e007      	b.n	800595a <HAL_CRYP_Encrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800594e:	f043 0208 	orr.w	r2, r3, #8
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e000      	b.n	800595c <HAL_CRYP_Encrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 800595a:	2300      	movs	r3, #0
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	00080038 	.word	0x00080038

08005968 <HAL_CRYP_Decrypt>:
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRYP_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t *Input, uint16_t Size, uint32_t *Output,
                                   uint32_t Timeout)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	60f8      	str	r0, [r7, #12]
 8005970:	60b9      	str	r1, [r7, #8]
 8005972:	603b      	str	r3, [r7, #0]
 8005974:	4613      	mov	r3, r2
 8005976:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;
  uint32_t algo;

  if (hcryp->State == HAL_CRYP_STATE_READY)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 800597e:	b2db      	uxtb	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	f040 8114 	bne.w	8005bae <HAL_CRYP_Decrypt+0x246>
  {
    /* Change state Busy */
    hcryp->State = HAL_CRYP_STATE_BUSY;
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2202      	movs	r2, #2
 800598a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process locked */
    __HAL_LOCK(hcryp);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8005994:	2b01      	cmp	r3, #1
 8005996:	d101      	bne.n	800599c <HAL_CRYP_Decrypt+0x34>
 8005998:	2302      	movs	r3, #2
 800599a:	e111      	b.n	8005bc0 <HAL_CRYP_Decrypt+0x258>
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	2201      	movs	r2, #1
 80059a0:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

    /*  Reset CrypInCount, CrypOutCount and Initialize pCrypInBuffPtr and pCrypOutBuffPtr  parameters*/
    hcryp->CrypInCount = 0U;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2200      	movs	r2, #0
 80059a8:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->CrypOutCount = 0U;
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	2200      	movs	r2, #0
 80059ae:	879a      	strh	r2, [r3, #60]	; 0x3c
    hcryp->pCrypInBuffPtr = Input;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	68ba      	ldr	r2, [r7, #8]
 80059b4:	631a      	str	r2, [r3, #48]	; 0x30
    hcryp->pCrypOutBuffPtr = Output;
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	683a      	ldr	r2, [r7, #0]
 80059ba:	635a      	str	r2, [r3, #52]	; 0x34

    /*  Calculate Size parameter in Byte*/
    if (hcryp->Init.DataWidthUnit == CRYP_DATAWIDTHUNIT_WORD)
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d105      	bne.n	80059d0 <HAL_CRYP_Decrypt+0x68>
    {
      hcryp->Size = Size * 4U;
 80059c4:	88fb      	ldrh	r3, [r7, #6]
 80059c6:	009b      	lsls	r3, r3, #2
 80059c8:	b29a      	uxth	r2, r3
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059ce:	e002      	b.n	80059d6 <HAL_CRYP_Decrypt+0x6e>
    }
    else
    {
      hcryp->Size = Size;
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	88fa      	ldrh	r2, [r7, #6]
 80059d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    }

#if defined (CRYP)

    /* Set Decryption operating mode*/
    MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGODIR, CRYP_OPERATINGMODE_DECRYPT);
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f042 0204 	orr.w	r2, r2, #4
 80059e4:	601a      	str	r2, [r3, #0]

    /* algo get algorithm selected */
    algo = hcryp->Instance->CR & CRYP_CR_ALGOMODE;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	4b76      	ldr	r3, [pc, #472]	; (8005bc8 <HAL_CRYP_Decrypt+0x260>)
 80059ee:	4013      	ands	r3, r2
 80059f0:	613b      	str	r3, [r7, #16]

    switch (algo)
 80059f2:	693b      	ldr	r3, [r7, #16]
 80059f4:	2b30      	cmp	r3, #48	; 0x30
 80059f6:	f200 80be 	bhi.w	8005b76 <HAL_CRYP_Decrypt+0x20e>
 80059fa:	a201      	add	r2, pc, #4	; (adr r2, 8005a00 <HAL_CRYP_Decrypt+0x98>)
 80059fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a00:	08005ac5 	.word	0x08005ac5
 8005a04:	08005b77 	.word	0x08005b77
 8005a08:	08005b77 	.word	0x08005b77
 8005a0c:	08005b77 	.word	0x08005b77
 8005a10:	08005b77 	.word	0x08005b77
 8005a14:	08005b77 	.word	0x08005b77
 8005a18:	08005b77 	.word	0x08005b77
 8005a1c:	08005b77 	.word	0x08005b77
 8005a20:	08005ac5 	.word	0x08005ac5
 8005a24:	08005b77 	.word	0x08005b77
 8005a28:	08005b77 	.word	0x08005b77
 8005a2c:	08005b77 	.word	0x08005b77
 8005a30:	08005b77 	.word	0x08005b77
 8005a34:	08005b77 	.word	0x08005b77
 8005a38:	08005b77 	.word	0x08005b77
 8005a3c:	08005b77 	.word	0x08005b77
 8005a40:	08005ac5 	.word	0x08005ac5
 8005a44:	08005b77 	.word	0x08005b77
 8005a48:	08005b77 	.word	0x08005b77
 8005a4c:	08005b77 	.word	0x08005b77
 8005a50:	08005b77 	.word	0x08005b77
 8005a54:	08005b77 	.word	0x08005b77
 8005a58:	08005b77 	.word	0x08005b77
 8005a5c:	08005b77 	.word	0x08005b77
 8005a60:	08005ac5 	.word	0x08005ac5
 8005a64:	08005b77 	.word	0x08005b77
 8005a68:	08005b77 	.word	0x08005b77
 8005a6c:	08005b77 	.word	0x08005b77
 8005a70:	08005b77 	.word	0x08005b77
 8005a74:	08005b77 	.word	0x08005b77
 8005a78:	08005b77 	.word	0x08005b77
 8005a7c:	08005b77 	.word	0x08005b77
 8005a80:	08005b69 	.word	0x08005b69
 8005a84:	08005b77 	.word	0x08005b77
 8005a88:	08005b77 	.word	0x08005b77
 8005a8c:	08005b77 	.word	0x08005b77
 8005a90:	08005b77 	.word	0x08005b77
 8005a94:	08005b77 	.word	0x08005b77
 8005a98:	08005b77 	.word	0x08005b77
 8005a9c:	08005b77 	.word	0x08005b77
 8005aa0:	08005b69 	.word	0x08005b69
 8005aa4:	08005b77 	.word	0x08005b77
 8005aa8:	08005b77 	.word	0x08005b77
 8005aac:	08005b77 	.word	0x08005b77
 8005ab0:	08005b77 	.word	0x08005b77
 8005ab4:	08005b77 	.word	0x08005b77
 8005ab8:	08005b77 	.word	0x08005b77
 8005abc:	08005b77 	.word	0x08005b77
 8005ac0:	08005b69 	.word	0x08005b69
      case CRYP_DES_CBC:
      case CRYP_TDES_ECB:
      case CRYP_TDES_CBC:

        /*Set Key */
        hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	68da      	ldr	r2, [r3, #12]
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	6812      	ldr	r2, [r2, #0]
 8005ace:	629a      	str	r2, [r3, #40]	; 0x28
        hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	68da      	ldr	r2, [r3, #12]
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	6852      	ldr	r2, [r2, #4]
 8005ada:	62da      	str	r2, [r3, #44]	; 0x2c
        if ((hcryp->Init.Algorithm == CRYP_TDES_ECB) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	695b      	ldr	r3, [r3, #20]
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d003      	beq.n	8005aec <HAL_CRYP_Decrypt+0x184>
 8005ae4:	68fb      	ldr	r3, [r7, #12]
 8005ae6:	695b      	ldr	r3, [r3, #20]
 8005ae8:	2b08      	cmp	r3, #8
 8005aea:	d117      	bne.n	8005b1c <HAL_CRYP_Decrypt+0x1b4>
        {
          hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8005aec:	68fb      	ldr	r3, [r7, #12]
 8005aee:	68da      	ldr	r2, [r3, #12]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	6892      	ldr	r2, [r2, #8]
 8005af6:	631a      	str	r2, [r3, #48]	; 0x30
          hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8005af8:	68fb      	ldr	r3, [r7, #12]
 8005afa:	68da      	ldr	r2, [r3, #12]
 8005afc:	68fb      	ldr	r3, [r7, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	68d2      	ldr	r2, [r2, #12]
 8005b02:	635a      	str	r2, [r3, #52]	; 0x34
          hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	68da      	ldr	r2, [r3, #12]
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	6912      	ldr	r2, [r2, #16]
 8005b0e:	639a      	str	r2, [r3, #56]	; 0x38
          hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	68da      	ldr	r2, [r3, #12]
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	6952      	ldr	r2, [r2, #20]
 8005b1a:	63da      	str	r2, [r3, #60]	; 0x3c
        }

        /*Set Initialization Vector (IV)*/
        if ((hcryp->Init.Algorithm == CRYP_DES_CBC) || (hcryp->Init.Algorithm == CRYP_TDES_CBC))
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	695b      	ldr	r3, [r3, #20]
 8005b20:	2b18      	cmp	r3, #24
 8005b22:	d003      	beq.n	8005b2c <HAL_CRYP_Decrypt+0x1c4>
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	695b      	ldr	r3, [r3, #20]
 8005b28:	2b08      	cmp	r3, #8
 8005b2a:	d10b      	bne.n	8005b44 <HAL_CRYP_Decrypt+0x1dc>
        {
          hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	691a      	ldr	r2, [r3, #16]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	6812      	ldr	r2, [r2, #0]
 8005b36:	641a      	str	r2, [r3, #64]	; 0x40
          hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	691a      	ldr	r2, [r3, #16]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	6852      	ldr	r2, [r2, #4]
 8005b42:	645a      	str	r2, [r3, #68]	; 0x44
        }

        /* Flush FIFO */
        HAL_CRYP_FIFO_FLUSH(hcryp);
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b52:	601a      	str	r2, [r3, #0]

        /* Set the phase */
        hcryp->Phase = CRYP_PHASE_PROCESS;
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	2202      	movs	r2, #2
 8005b58:	641a      	str	r2, [r3, #64]	; 0x40

        /* Start DES/TDES decryption process */
        status = CRYP_TDES_Process(hcryp, Timeout);
 8005b5a:	6a39      	ldr	r1, [r7, #32]
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 f83f 	bl	8005be0 <CRYP_TDES_Process>
 8005b62:	4603      	mov	r3, r0
 8005b64:	75fb      	strb	r3, [r7, #23]

        break;
 8005b66:	e016      	b.n	8005b96 <HAL_CRYP_Decrypt+0x22e>
      case CRYP_AES_ECB:
      case CRYP_AES_CBC:
      case CRYP_AES_CTR:

        /* AES decryption */
        status = CRYP_AES_Decrypt(hcryp, Timeout);
 8005b68:	6a39      	ldr	r1, [r7, #32]
 8005b6a:	68f8      	ldr	r0, [r7, #12]
 8005b6c:	f000 f980 	bl	8005e70 <CRYP_AES_Decrypt>
 8005b70:	4603      	mov	r3, r0
 8005b72:	75fb      	strb	r3, [r7, #23]
        break;
 8005b74:	e00f      	b.n	8005b96 <HAL_CRYP_Decrypt+0x22e>
        /* AES CCM decryption */
        status = CRYP_AESCCM_Process(hcryp, Timeout);
        break;
        #endif /* GCM CCM defined*/
      default:
        hcryp->ErrorCode |= HAL_CRYP_ERROR_NOT_SUPPORTED;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005b7a:	f043 0220 	orr.w	r2, r3, #32
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	651a      	str	r2, [r3, #80]	; 0x50
        /* Change the CRYP peripheral state */
        hcryp->State = HAL_CRYP_STATE_READY;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	2200      	movs	r2, #0
 8005b8e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005b92:	2301      	movs	r3, #1
 8005b94:	e014      	b.n	8005bc0 <HAL_CRYP_Decrypt+0x258>
        __HAL_UNLOCK(hcryp);
        return HAL_ERROR;
    }
#endif /* End AES or CRYP */

    if (status == HAL_OK)
 8005b96:	7dfb      	ldrb	r3, [r7, #23]
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d110      	bne.n	8005bbe <HAL_CRYP_Decrypt+0x256>
    {
      /* Change the CRYP peripheral state */
      hcryp->State = HAL_CRYP_STATE_READY;
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8005bac:	e007      	b.n	8005bbe <HAL_CRYP_Decrypt+0x256>
    }
  }
  else
  {
    /* Busy error code field */
    hcryp->ErrorCode |= HAL_CRYP_ERROR_BUSY;
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bb2:	f043 0208 	orr.w	r2, r3, #8
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	651a      	str	r2, [r3, #80]	; 0x50
    return HAL_ERROR;
 8005bba:	2301      	movs	r3, #1
 8005bbc:	e000      	b.n	8005bc0 <HAL_CRYP_Decrypt+0x258>
  }

  /* Return function status */
  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3718      	adds	r7, #24
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bd80      	pop	{r7, pc}
 8005bc8:	00080038 	.word	0x00080038

08005bcc <HAL_CRYP_ErrorCallback>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure that contains
  *         the configuration information for CRYP module.
  * @retval None
  */
__weak void HAL_CRYP_ErrorCallback(CRYP_HandleTypeDef *hcryp)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(hcryp);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CRYP_ErrorCallback could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <CRYP_TDES_Process>:
  *         the configuration information for CRYP module
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_TDES_Process(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b088      	sub	sp, #32
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
 8005be8:	6039      	str	r1, [r7, #0]
  uint16_t incount; /* Temporary CrypInCount Value */
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t i;

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	681a      	ldr	r2, [r3, #0]
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005bf8:	601a      	str	r2, [r3, #0]
  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005bfe:	83fb      	strh	r3, [r7, #30]

  /*Start processing*/
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005c00:	e0a3      	b.n	8005d4a <CRYP_TDES_Process+0x16a>
  {
    /* Temporary CrypInCount Value */
    incount = hcryp->CrypInCount;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c06:	82fb      	strh	r3, [r7, #22]
    /* Write plain data and get cipher data */
    if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	685b      	ldr	r3, [r3, #4]
 8005c0e:	f003 0302 	and.w	r3, r3, #2
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d02a      	beq.n	8005c6c <CRYP_TDES_Process+0x8c>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005c1a:	089b      	lsrs	r3, r3, #2
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	8afa      	ldrh	r2, [r7, #22]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d223      	bcs.n	8005c6c <CRYP_TDES_Process+0x8c>
    {
      /* Write the input block in the IN FIFO */
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c2c:	b29b      	uxth	r3, r3
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	441a      	add	r2, r3
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	6812      	ldr	r2, [r2, #0]
 8005c38:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c3e:	b29b      	uxth	r3, r3
 8005c40:	3301      	adds	r3, #1
 8005c42:	b29a      	uxth	r2, r3
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	875a      	strh	r2, [r3, #58]	; 0x3a
      hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c50:	b29b      	uxth	r3, r3
 8005c52:	009b      	lsls	r3, r3, #2
 8005c54:	441a      	add	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	6812      	ldr	r2, [r2, #0]
 8005c5c:	609a      	str	r2, [r3, #8]
      hcryp->CrypInCount++;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	3301      	adds	r3, #1
 8005c66:	b29a      	uxth	r2, r3
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	875a      	strh	r2, [r3, #58]	; 0x3a
    }

    /* Wait for OFNE flag to be raised */
    if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 8005c6c:	6839      	ldr	r1, [r7, #0]
 8005c6e:	6878      	ldr	r0, [r7, #4]
 8005c70:	f000 fb32 	bl	80062d8 <CRYP_WaitOnOFNEFlag>
 8005c74:	4603      	mov	r3, r0
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d018      	beq.n	8005cac <CRYP_TDES_Process+0xcc>
    {
      /* Disable the CRYP peripheral clock */
      __HAL_CRYP_DISABLE(hcryp);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	681b      	ldr	r3, [r3, #0]
 8005c84:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005c88:	601a      	str	r2, [r3, #0]

      /* Change state & errorCode*/
      hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c8e:	f043 0210 	orr.w	r2, r3, #16
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	651a      	str	r2, [r3, #80]	; 0x50
      hcryp->State = HAL_CRYP_STATE_READY;
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

      /* Process unlocked */
      __HAL_UNLOCK(hcryp);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
      /*Call registered error callback*/
      hcryp->ErrorCallback(hcryp);
#else
      /*Call legacy weak error callback*/
      HAL_CRYP_ErrorCallback(hcryp);
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff ff90 	bl	8005bcc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
    }

    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005cb0:	83fb      	strh	r3, [r7, #30]

    if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	f003 0304 	and.w	r3, r3, #4
 8005cbc:	2b00      	cmp	r3, #0
 8005cbe:	d041      	beq.n	8005d44 <CRYP_TDES_Process+0x164>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005cc4:	089b      	lsrs	r3, r3, #2
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	8bfa      	ldrh	r2, [r7, #30]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d23a      	bcs.n	8005d44 <CRYP_TDES_Process+0x164>
    {
      /* Read the output block from the Output FIFO and put them in temporary Buffer then get CrypOutBuff from temporary buffer  */
      for (i = 0U; i < 2U; i++)
 8005cce:	2300      	movs	r3, #0
 8005cd0:	61bb      	str	r3, [r7, #24]
 8005cd2:	e00c      	b.n	8005cee <CRYP_TDES_Process+0x10e>
      {
        temp[i] = hcryp->Instance->DOUT;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	68da      	ldr	r2, [r3, #12]
 8005cda:	69bb      	ldr	r3, [r7, #24]
 8005cdc:	009b      	lsls	r3, r3, #2
 8005cde:	f107 0120 	add.w	r1, r7, #32
 8005ce2:	440b      	add	r3, r1
 8005ce4:	f843 2c14 	str.w	r2, [r3, #-20]
      for (i = 0U; i < 2U; i++)
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	3301      	adds	r3, #1
 8005cec:	61bb      	str	r3, [r7, #24]
 8005cee:	69bb      	ldr	r3, [r7, #24]
 8005cf0:	2b01      	cmp	r3, #1
 8005cf2:	d9ef      	bls.n	8005cd4 <CRYP_TDES_Process+0xf4>
      }
      i = 0U;
 8005cf4:	2300      	movs	r3, #0
 8005cf6:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005cf8:	e018      	b.n	8005d2c <CRYP_TDES_Process+0x14c>
      {
        *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d02:	b29b      	uxth	r3, r3
 8005d04:	009b      	lsls	r3, r3, #2
 8005d06:	441a      	add	r2, r3
 8005d08:	69bb      	ldr	r3, [r7, #24]
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	f107 0120 	add.w	r1, r7, #32
 8005d10:	440b      	add	r3, r1
 8005d12:	f853 3c14 	ldr.w	r3, [r3, #-20]
 8005d16:	6013      	str	r3, [r2, #0]
        hcryp->CrypOutCount++;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	3301      	adds	r3, #1
 8005d20:	b29a      	uxth	r2, r3
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	879a      	strh	r2, [r3, #60]	; 0x3c
        i++;
 8005d26:	69bb      	ldr	r3, [r7, #24]
 8005d28:	3301      	adds	r3, #1
 8005d2a:	61bb      	str	r3, [r7, #24]
      while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 2U))
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d30:	b29a      	uxth	r2, r3
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d36:	089b      	lsrs	r3, r3, #2
 8005d38:	b29b      	uxth	r3, r3
 8005d3a:	429a      	cmp	r2, r3
 8005d3c:	d202      	bcs.n	8005d44 <CRYP_TDES_Process+0x164>
 8005d3e:	69bb      	ldr	r3, [r7, #24]
 8005d40:	2b01      	cmp	r3, #1
 8005d42:	d9da      	bls.n	8005cfa <CRYP_TDES_Process+0x11a>
      }
    }
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005d48:	83fb      	strh	r3, [r7, #30]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005d4e:	b29a      	uxth	r2, r3
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d54:	089b      	lsrs	r3, r3, #2
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	429a      	cmp	r2, r3
 8005d5a:	d207      	bcs.n	8005d6c <CRYP_TDES_Process+0x18c>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005d60:	089b      	lsrs	r3, r3, #2
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	8bfa      	ldrh	r2, [r7, #30]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	f4ff af4b 	bcc.w	8005c02 <CRYP_TDES_Process+0x22>
  }
  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d7a:	601a      	str	r2, [r3, #0]
  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2201      	movs	r2, #1
 8005d80:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005d84:	2300      	movs	r3, #0
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	3720      	adds	r7, #32
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bd80      	pop	{r7, pc}

08005d8e <CRYP_AES_Encrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Encrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005d8e:	b580      	push	{r7, lr}
 8005d90:	b084      	sub	sp, #16
 8005d92:	af00      	add	r7, sp, #0
 8005d94:	6078      	str	r0, [r7, #4]
 8005d96:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005d98:	2301      	movs	r3, #1
 8005d9a:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005da0:	2b01      	cmp	r3, #1
 8005da2:	d109      	bne.n	8005db8 <CRYP_AES_Encrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005da8:	2b01      	cmp	r3, #1
 8005daa:	d102      	bne.n	8005db2 <CRYP_AES_Encrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005dac:	2300      	movs	r3, #0
 8005dae:	60bb      	str	r3, [r7, #8]
 8005db0:	e002      	b.n	8005db8 <CRYP_AES_Encrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2201      	movs	r2, #1
 8005db6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005db8:	68bb      	ldr	r3, [r7, #8]
 8005dba:	2b01      	cmp	r3, #1
 8005dbc:	d121      	bne.n	8005e02 <CRYP_AES_Encrypt+0x74>
  {

    /*  Set the Key*/
    CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	4619      	mov	r1, r3
 8005dc4:	6878      	ldr	r0, [r7, #4]
 8005dc6:	f000 f9dd 	bl	8006184 <CRYP_SetKey>

    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	695b      	ldr	r3, [r3, #20]
 8005dce:	2b20      	cmp	r3, #32
 8005dd0:	d017      	beq.n	8005e02 <CRYP_AES_Encrypt+0x74>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	691a      	ldr	r2, [r3, #16]
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	6812      	ldr	r2, [r2, #0]
 8005ddc:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	691a      	ldr	r2, [r3, #16]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	6852      	ldr	r2, [r2, #4]
 8005de8:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	691a      	ldr	r2, [r3, #16]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	6892      	ldr	r2, [r2, #8]
 8005df4:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	691a      	ldr	r2, [r3, #16]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	68d2      	ldr	r2, [r2, #12]
 8005e00:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */

  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005e16:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e1c:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005e1e:	e006      	b.n	8005e2e <CRYP_AES_Encrypt+0xa0>
  {
    /* Write plain Ddta and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005e20:	6839      	ldr	r1, [r7, #0]
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f8e0 	bl	8005fe8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005e2c:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e38:	089b      	lsrs	r3, r3, #2
 8005e3a:	b29b      	uxth	r3, r3
 8005e3c:	429a      	cmp	r2, r3
 8005e3e:	d206      	bcs.n	8005e4e <CRYP_AES_Encrypt+0xc0>
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005e44:	089b      	lsrs	r3, r3, #2
 8005e46:	b29b      	uxth	r3, r3
 8005e48:	89fa      	ldrh	r2, [r7, #14]
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d3e8      	bcc.n	8005e20 <CRYP_AES_Encrypt+0x92>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	681a      	ldr	r2, [r3, #0]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005e5c:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005e66:	2300      	movs	r3, #0
}
 8005e68:	4618      	mov	r0, r3
 8005e6a:	3710      	adds	r7, #16
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	bd80      	pop	{r7, pc}

08005e70 <CRYP_AES_Decrypt>:
  * @param  hcryp: pointer to a CRYP_HandleTypeDef structure
  * @param  Timeout: Specify Timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_AES_Decrypt(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b084      	sub	sp, #16
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
 8005e78:	6039      	str	r1, [r7, #0]
  uint16_t outcount;  /* Temporary CrypOutCount Value */
  uint32_t DoKeyIVConfig = 1U; /* By default, carry out peripheral Key and IV configuration */
 8005e7a:	2301      	movs	r3, #1
 8005e7c:	60bb      	str	r3, [r7, #8]

  if (hcryp->Init.KeyIVConfigSkip == CRYP_KEYIVCONFIG_ONCE)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e82:	2b01      	cmp	r3, #1
 8005e84:	d109      	bne.n	8005e9a <CRYP_AES_Decrypt+0x2a>
  {
    if (hcryp->KeyIVConfig == 1U)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e8a:	2b01      	cmp	r3, #1
 8005e8c:	d102      	bne.n	8005e94 <CRYP_AES_Decrypt+0x24>
    {
      /* If the Key and IV configuration has to be done only once
      and if it has already been done, skip it */
      DoKeyIVConfig = 0U;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	60bb      	str	r3, [r7, #8]
 8005e92:	e002      	b.n	8005e9a <CRYP_AES_Decrypt+0x2a>
    else
    {
      /* If the Key and IV configuration has to be done only once
      and if it has not been done already, do it and set KeyIVConfig
      to keep track it won't have to be done again next time */
      hcryp->KeyIVConfig = 1U;
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	2201      	movs	r2, #1
 8005e98:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }

  if (DoKeyIVConfig == 1U)
 8005e9a:	68bb      	ldr	r3, [r7, #8]
 8005e9c:	2b01      	cmp	r3, #1
 8005e9e:	d16c      	bne.n	8005f7a <CRYP_AES_Decrypt+0x10a>
  {
    /*  Key preparation for ECB/CBC */
    if (hcryp->Init.Algorithm != CRYP_AES_CTR)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	695b      	ldr	r3, [r3, #20]
 8005ea4:	2b30      	cmp	r3, #48	; 0x30
 8005ea6:	d046      	beq.n	8005f36 <CRYP_AES_Decrypt+0xc6>
        /* Set decryption & Key preparation operating mode*/
        MODIFY_REG(hcryp->Instance->CR, AES_CR_MODE, CRYP_OPERATINGMODE_KEYDERIVATION_DECRYPT);
      }
#else /* CRYP */
      /* change ALGOMODE to key preparation for decryption*/
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, CRYP_CR_ALGOMODE_AES_KEY);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005eb2:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005eb6:	687a      	ldr	r2, [r7, #4]
 8005eb8:	6812      	ldr	r2, [r2, #0]
 8005eba:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 8005ebe:	6013      	str	r3, [r2, #0]

      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	4619      	mov	r1, r3
 8005ec6:	6878      	ldr	r0, [r7, #4]
 8005ec8:	f000 f95c 	bl	8006184 <CRYP_SetKey>

      /* Enable CRYP */
      __HAL_CRYP_ENABLE(hcryp);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681a      	ldr	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005eda:	601a      	str	r2, [r3, #0]

      /* Wait for BUSY flag to be raised */
      if (CRYP_WaitOnBUSYFlag(hcryp, Timeout) != HAL_OK)
 8005edc:	6839      	ldr	r1, [r7, #0]
 8005ede:	6878      	ldr	r0, [r7, #4]
 8005ee0:	f000 f9d4 	bl	800628c <CRYP_WaitOnBUSYFlag>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d017      	beq.n	8005f1a <CRYP_AES_Decrypt+0xaa>
      {
        /* Disable the CRYP peripheral clock */
        __HAL_CRYP_DISABLE(hcryp);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	681a      	ldr	r2, [r3, #0]
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005ef8:	601a      	str	r2, [r3, #0]

        /* Change state */
        hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005efe:	f043 0210 	orr.w	r2, r3, #16
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	651a      	str	r2, [r3, #80]	; 0x50
        hcryp->State = HAL_CRYP_STATE_READY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

        /* Process unlocked */
        __HAL_UNLOCK(hcryp);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        return HAL_ERROR;
 8005f16:	2301      	movs	r3, #1
 8005f18:	e062      	b.n	8005fe0 <CRYP_AES_Decrypt+0x170>
      }
      /* Turn back to ALGOMODE of the configuration */
      MODIFY_REG(hcryp->Instance->CR, CRYP_CR_ALGOMODE, hcryp->Init.Algorithm);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8005f24:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6951      	ldr	r1, [r2, #20]
 8005f2c:	687a      	ldr	r2, [r7, #4]
 8005f2e:	6812      	ldr	r2, [r2, #0]
 8005f30:	430b      	orrs	r3, r1
 8005f32:	6013      	str	r3, [r2, #0]
 8005f34:	e005      	b.n	8005f42 <CRYP_AES_Decrypt+0xd2>
#endif /* End AES or CRYP  */
    }
    else  /*Algorithm CTR */
    {
      /*  Set the Key*/
      CRYP_SetKey(hcryp, hcryp->Init.KeySize);
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	f000 f921 	bl	8006184 <CRYP_SetKey>
    }

    /* Set IV */
    if (hcryp->Init.Algorithm != CRYP_AES_ECB)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	695b      	ldr	r3, [r3, #20]
 8005f46:	2b20      	cmp	r3, #32
 8005f48:	d017      	beq.n	8005f7a <CRYP_AES_Decrypt+0x10a>
      hcryp->Instance->IVR3 = *(uint32_t *)(hcryp->Init.pInitVect);
      hcryp->Instance->IVR2 = *(uint32_t *)(hcryp->Init.pInitVect + 1);
      hcryp->Instance->IVR1 = *(uint32_t *)(hcryp->Init.pInitVect + 2);
      hcryp->Instance->IVR0 = *(uint32_t *)(hcryp->Init.pInitVect + 3);
#else /* CRYP */
      hcryp->Instance->IV0LR = *(uint32_t *)(hcryp->Init.pInitVect);
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	691a      	ldr	r2, [r3, #16]
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	6812      	ldr	r2, [r2, #0]
 8005f54:	641a      	str	r2, [r3, #64]	; 0x40
      hcryp->Instance->IV0RR = *(uint32_t *)(hcryp->Init.pInitVect + 1);
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	691a      	ldr	r2, [r3, #16]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	6852      	ldr	r2, [r2, #4]
 8005f60:	645a      	str	r2, [r3, #68]	; 0x44
      hcryp->Instance->IV1LR = *(uint32_t *)(hcryp->Init.pInitVect + 2);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	691a      	ldr	r2, [r3, #16]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6892      	ldr	r2, [r2, #8]
 8005f6c:	649a      	str	r2, [r3, #72]	; 0x48
      hcryp->Instance->IV1RR = *(uint32_t *)(hcryp->Init.pInitVect + 3);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	691a      	ldr	r2, [r3, #16]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68d2      	ldr	r2, [r2, #12]
 8005f78:	64da      	str	r2, [r3, #76]	; 0x4c
#endif /* End AES or CRYP */
    }
  } /* if (DoKeyIVConfig == 1U) */
  /* Set the phase */
  hcryp->Phase = CRYP_PHASE_PROCESS;
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	2202      	movs	r2, #2
 8005f7e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Enable CRYP */
  __HAL_CRYP_ENABLE(hcryp);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681a      	ldr	r2, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005f8e:	601a      	str	r2, [r3, #0]

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005f94:	81fb      	strh	r3, [r7, #14]

  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005f96:	e006      	b.n	8005fa6 <CRYP_AES_Decrypt+0x136>
  {
    /* Write plain data and get cipher data */
    CRYP_AES_ProcessData(hcryp, Timeout);
 8005f98:	6839      	ldr	r1, [r7, #0]
 8005f9a:	6878      	ldr	r0, [r7, #4]
 8005f9c:	f000 f824 	bl	8005fe8 <CRYP_AES_ProcessData>
    /*Temporary CrypOutCount Value*/
    outcount = hcryp->CrypOutCount;
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8005fa4:	81fb      	strh	r3, [r7, #14]
  while ((hcryp->CrypInCount < (hcryp->Size / 4U)) && (outcount < (hcryp->Size / 4U)))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005faa:	b29a      	uxth	r2, r3
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fb0:	089b      	lsrs	r3, r3, #2
 8005fb2:	b29b      	uxth	r3, r3
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d206      	bcs.n	8005fc6 <CRYP_AES_Decrypt+0x156>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fbc:	089b      	lsrs	r3, r3, #2
 8005fbe:	b29b      	uxth	r3, r3
 8005fc0:	89fa      	ldrh	r2, [r7, #14]
 8005fc2:	429a      	cmp	r2, r3
 8005fc4:	d3e8      	bcc.n	8005f98 <CRYP_AES_Decrypt+0x128>
  }

  /* Disable CRYP */
  __HAL_CRYP_DISABLE(hcryp);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	681a      	ldr	r2, [r3, #0]
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005fd4:	601a      	str	r2, [r3, #0]

  /* Change the CRYP state */
  hcryp->State = HAL_CRYP_STATE_READY;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	2201      	movs	r2, #1
 8005fda:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

  /* Return function status */
  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <CRYP_AES_ProcessData>:
  *         the configuration information for CRYP module
  * @param  Timeout: Specify Timeout value
  * @retval None
  */
static void CRYP_AES_ProcessData(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b088      	sub	sp, #32
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	6039      	str	r1, [r7, #0]
#endif

#if defined (CRYP)

  /*Temporary CrypOutCount Value*/
  incount = hcryp->CrypInCount;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8005ff6:	837b      	strh	r3, [r7, #26]

  if (((hcryp->Instance->SR & CRYP_FLAG_IFNF) != 0x0U) && (incount < (hcryp->Size / 4U)))
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	685b      	ldr	r3, [r3, #4]
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d04e      	beq.n	80060a4 <CRYP_AES_ProcessData+0xbc>
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800600a:	089b      	lsrs	r3, r3, #2
 800600c:	b29b      	uxth	r3, r3
 800600e:	8b7a      	ldrh	r2, [r7, #26]
 8006010:	429a      	cmp	r2, r3
 8006012:	d247      	bcs.n	80060a4 <CRYP_AES_ProcessData+0xbc>
  {
    /* Write the input block in the IN FIFO */
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800601c:	b29b      	uxth	r3, r3
 800601e:	009b      	lsls	r3, r3, #2
 8006020:	441a      	add	r2, r3
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6812      	ldr	r2, [r2, #0]
 8006028:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800602e:	b29b      	uxth	r3, r3
 8006030:	3301      	adds	r3, #1
 8006032:	b29a      	uxth	r2, r3
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006040:	b29b      	uxth	r3, r3
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	441a      	add	r2, r3
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	6812      	ldr	r2, [r2, #0]
 800604c:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006052:	b29b      	uxth	r3, r3
 8006054:	3301      	adds	r3, #1
 8006056:	b29a      	uxth	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006064:	b29b      	uxth	r3, r3
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	441a      	add	r2, r3
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6812      	ldr	r2, [r2, #0]
 8006070:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006076:	b29b      	uxth	r3, r3
 8006078:	3301      	adds	r3, #1
 800607a:	b29a      	uxth	r2, r3
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	875a      	strh	r2, [r3, #58]	; 0x3a
    hcryp->Instance->DIN  = *(uint32_t *)(hcryp->pCrypInBuffPtr + hcryp->CrypInCount);
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8006088:	b29b      	uxth	r3, r3
 800608a:	009b      	lsls	r3, r3, #2
 800608c:	441a      	add	r2, r3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6812      	ldr	r2, [r2, #0]
 8006094:	609a      	str	r2, [r3, #8]
    hcryp->CrypInCount++;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800609a:	b29b      	uxth	r3, r3
 800609c:	3301      	adds	r3, #1
 800609e:	b29a      	uxth	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	875a      	strh	r2, [r3, #58]	; 0x3a
  }

  /* Wait for OFNE flag to be raised */
  if (CRYP_WaitOnOFNEFlag(hcryp, Timeout) != HAL_OK)
 80060a4:	6839      	ldr	r1, [r7, #0]
 80060a6:	6878      	ldr	r0, [r7, #4]
 80060a8:	f000 f916 	bl	80062d8 <CRYP_WaitOnOFNEFlag>
 80060ac:	4603      	mov	r3, r0
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d018      	beq.n	80060e4 <CRYP_AES_ProcessData+0xfc>
  {
    /* Disable the CRYP peripheral clock */
    __HAL_CRYP_DISABLE(hcryp);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80060c0:	601a      	str	r2, [r3, #0]

    /* Change state & error code*/
    hcryp->ErrorCode |= HAL_CRYP_ERROR_TIMEOUT;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80060c6:	f043 0210 	orr.w	r2, r3, #16
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	651a      	str	r2, [r3, #80]	; 0x50
    hcryp->State = HAL_CRYP_STATE_READY;
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	2201      	movs	r2, #1
 80060d2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d

    /* Process unlocked */
    __HAL_UNLOCK(hcryp);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	2200      	movs	r2, #0
 80060da:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
#if (USE_HAL_CRYP_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hcryp->ErrorCallback(hcryp);
#else
    /*Call legacy weak error callback*/
    HAL_CRYP_ErrorCallback(hcryp);
 80060de:	6878      	ldr	r0, [r7, #4]
 80060e0:	f7ff fd74 	bl	8005bcc <HAL_CRYP_ErrorCallback>
#endif /* USE_HAL_CRYP_REGISTER_CALLBACKS */
  }

  /*Temporary CrypOutCount Value*/
  outcount = hcryp->CrypOutCount;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80060e8:	833b      	strh	r3, [r7, #24]

  if (((hcryp->Instance->SR & CRYP_FLAG_OFNE) != 0x0U) && (outcount < (hcryp->Size / 4U)))
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	685b      	ldr	r3, [r3, #4]
 80060f0:	f003 0304 	and.w	r3, r3, #4
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d041      	beq.n	800617c <CRYP_AES_ProcessData+0x194>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060fc:	089b      	lsrs	r3, r3, #2
 80060fe:	b29b      	uxth	r3, r3
 8006100:	8b3a      	ldrh	r2, [r7, #24]
 8006102:	429a      	cmp	r2, r3
 8006104:	d23a      	bcs.n	800617c <CRYP_AES_ProcessData+0x194>
  {
    /* Read the output block from the Output FIFO and put them in temporary buffer then get CrypOutBuff from temporary buffer  */
    for (i = 0U; i < 4U; i++)
 8006106:	2300      	movs	r3, #0
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	e00c      	b.n	8006126 <CRYP_AES_ProcessData+0x13e>
    {
      temp[i] = hcryp->Instance->DOUT;
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	68da      	ldr	r2, [r3, #12]
 8006112:	69fb      	ldr	r3, [r7, #28]
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	f107 0120 	add.w	r1, r7, #32
 800611a:	440b      	add	r3, r1
 800611c:	f843 2c18 	str.w	r2, [r3, #-24]
    for (i = 0U; i < 4U; i++)
 8006120:	69fb      	ldr	r3, [r7, #28]
 8006122:	3301      	adds	r3, #1
 8006124:	61fb      	str	r3, [r7, #28]
 8006126:	69fb      	ldr	r3, [r7, #28]
 8006128:	2b03      	cmp	r3, #3
 800612a:	d9ef      	bls.n	800610c <CRYP_AES_ProcessData+0x124>
    }
    i = 0U;
 800612c:	2300      	movs	r3, #0
 800612e:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006130:	e018      	b.n	8006164 <CRYP_AES_ProcessData+0x17c>
    {
      *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800613a:	b29b      	uxth	r3, r3
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	441a      	add	r2, r3
 8006140:	69fb      	ldr	r3, [r7, #28]
 8006142:	009b      	lsls	r3, r3, #2
 8006144:	f107 0120 	add.w	r1, r7, #32
 8006148:	440b      	add	r3, r1
 800614a:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800614e:	6013      	str	r3, [r2, #0]
      hcryp->CrypOutCount++;
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006154:	b29b      	uxth	r3, r3
 8006156:	3301      	adds	r3, #1
 8006158:	b29a      	uxth	r2, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	879a      	strh	r2, [r3, #60]	; 0x3c
      i++;
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	3301      	adds	r3, #1
 8006162:	61fb      	str	r3, [r7, #28]
    while (((hcryp->CrypOutCount < ((hcryp->Size) / 4U))) && (i < 4U))
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8006168:	b29a      	uxth	r2, r3
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800616e:	089b      	lsrs	r3, r3, #2
 8006170:	b29b      	uxth	r3, r3
 8006172:	429a      	cmp	r2, r3
 8006174:	d202      	bcs.n	800617c <CRYP_AES_ProcessData+0x194>
 8006176:	69fb      	ldr	r3, [r7, #28]
 8006178:	2b03      	cmp	r3, #3
 800617a:	d9da      	bls.n	8006132 <CRYP_AES_ProcessData+0x14a>
    *(uint32_t *)(hcryp->pCrypOutBuffPtr + hcryp->CrypOutCount) = temp[i];
    hcryp->CrypOutCount++;
    i++;
  }
#endif /* End AES or CRYP */
}
 800617c:	bf00      	nop
 800617e:	3720      	adds	r7, #32
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}

08006184 <CRYP_SetKey>:
  *         the configuration information for CRYP module
  * @param  KeySize: Size of Key
  * @retval None
  */
static void CRYP_SetKey(CRYP_HandleTypeDef *hcryp, uint32_t KeySize)
{
 8006184:	b480      	push	{r7}
 8006186:	b083      	sub	sp, #12
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
#if defined (CRYP)

  switch (KeySize)
 800618e:	683b      	ldr	r3, [r7, #0]
 8006190:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006194:	d036      	beq.n	8006204 <CRYP_SetKey+0x80>
 8006196:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800619a:	d002      	beq.n	80061a2 <CRYP_SetKey+0x1e>
 800619c:	2b00      	cmp	r3, #0
 800619e:	d056      	beq.n	800624e <CRYP_SetKey+0xca>
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);

      break;
    default:
      break;
 80061a0:	e06e      	b.n	8006280 <CRYP_SetKey+0xfc>
      hcryp->Instance->K0LR = *(uint32_t *)(hcryp->Init.pKey);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	68da      	ldr	r2, [r3, #12]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	6812      	ldr	r2, [r2, #0]
 80061ac:	621a      	str	r2, [r3, #32]
      hcryp->Instance->K0RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	68da      	ldr	r2, [r3, #12]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	6852      	ldr	r2, [r2, #4]
 80061b8:	625a      	str	r2, [r3, #36]	; 0x24
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	68da      	ldr	r2, [r3, #12]
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	6892      	ldr	r2, [r2, #8]
 80061c4:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	68da      	ldr	r2, [r3, #12]
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68d2      	ldr	r2, [r2, #12]
 80061d0:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	68da      	ldr	r2, [r3, #12]
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6912      	ldr	r2, [r2, #16]
 80061dc:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	68da      	ldr	r2, [r3, #12]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	6952      	ldr	r2, [r2, #20]
 80061e8:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 6);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	68da      	ldr	r2, [r3, #12]
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	6992      	ldr	r2, [r2, #24]
 80061f4:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 7);
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	68da      	ldr	r2, [r3, #12]
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	69d2      	ldr	r2, [r2, #28]
 8006200:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 8006202:	e03d      	b.n	8006280 <CRYP_SetKey+0xfc>
      hcryp->Instance->K1LR = *(uint32_t *)(hcryp->Init.pKey);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	6812      	ldr	r2, [r2, #0]
 800620e:	629a      	str	r2, [r3, #40]	; 0x28
      hcryp->Instance->K1RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68da      	ldr	r2, [r3, #12]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6852      	ldr	r2, [r2, #4]
 800621a:	62da      	str	r2, [r3, #44]	; 0x2c
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	68da      	ldr	r2, [r3, #12]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	6892      	ldr	r2, [r2, #8]
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	68da      	ldr	r2, [r3, #12]
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	68d2      	ldr	r2, [r2, #12]
 8006232:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 4);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	68da      	ldr	r2, [r3, #12]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6912      	ldr	r2, [r2, #16]
 800623e:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 5);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68da      	ldr	r2, [r3, #12]
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	6952      	ldr	r2, [r2, #20]
 800624a:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800624c:	e018      	b.n	8006280 <CRYP_SetKey+0xfc>
      hcryp->Instance->K2LR = *(uint32_t *)(hcryp->Init.pKey);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	6812      	ldr	r2, [r2, #0]
 8006258:	631a      	str	r2, [r3, #48]	; 0x30
      hcryp->Instance->K2RR = *(uint32_t *)(hcryp->Init.pKey + 1);
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	68da      	ldr	r2, [r3, #12]
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	6852      	ldr	r2, [r2, #4]
 8006264:	635a      	str	r2, [r3, #52]	; 0x34
      hcryp->Instance->K3LR = *(uint32_t *)(hcryp->Init.pKey + 2);
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	68da      	ldr	r2, [r3, #12]
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	6892      	ldr	r2, [r2, #8]
 8006270:	639a      	str	r2, [r3, #56]	; 0x38
      hcryp->Instance->K3RR = *(uint32_t *)(hcryp->Init.pKey + 3);
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68da      	ldr	r2, [r3, #12]
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68d2      	ldr	r2, [r2, #12]
 800627c:	63da      	str	r2, [r3, #60]	; 0x3c
      break;
 800627e:	bf00      	nop
      break;
    default:
      break;
  }
#endif /* End AES or CRYP  */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <CRYP_WaitOnBUSYFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnBUSYFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b084      	sub	sp, #16
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 8006296:	f7fe fbe1 	bl	8004a5c <HAL_GetTick>
 800629a:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 800629c:	e010      	b.n	80062c0 <CRYP_WaitOnBUSYFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800629e:	683b      	ldr	r3, [r7, #0]
 80062a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062a4:	d00c      	beq.n	80062c0 <CRYP_WaitOnBUSYFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80062a6:	f7fe fbd9 	bl	8004a5c <HAL_GetTick>
 80062aa:	4602      	mov	r2, r0
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	1ad3      	subs	r3, r2, r3
 80062b0:	683a      	ldr	r2, [r7, #0]
 80062b2:	429a      	cmp	r2, r3
 80062b4:	d302      	bcc.n	80062bc <CRYP_WaitOnBUSYFlag+0x30>
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d101      	bne.n	80062c0 <CRYP_WaitOnBUSYFlag+0x34>
      {
        return HAL_ERROR;
 80062bc:	2301      	movs	r3, #1
 80062be:	e007      	b.n	80062d0 <CRYP_WaitOnBUSYFlag+0x44>
  while (HAL_IS_BIT_SET(hcryp->Instance->SR, CRYP_FLAG_BUSY))
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	685b      	ldr	r3, [r3, #4]
 80062c6:	f003 0310 	and.w	r3, r3, #16
 80062ca:	2b10      	cmp	r3, #16
 80062cc:	d0e7      	beq.n	800629e <CRYP_WaitOnBUSYFlag+0x12>
      }
    }
  }
  return HAL_OK;
 80062ce:	2300      	movs	r3, #0
}
 80062d0:	4618      	mov	r0, r3
 80062d2:	3710      	adds	r7, #16
 80062d4:	46bd      	mov	sp, r7
 80062d6:	bd80      	pop	{r7, pc}

080062d8 <CRYP_WaitOnOFNEFlag>:
  *         the configuration information for CRYP module.
  * @param  Timeout: Timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef CRYP_WaitOnOFNEFlag(CRYP_HandleTypeDef *hcryp, uint32_t Timeout)
{
 80062d8:	b580      	push	{r7, lr}
 80062da:	b084      	sub	sp, #16
 80062dc:	af00      	add	r7, sp, #0
 80062de:	6078      	str	r0, [r7, #4]
 80062e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Get timeout */
  tickstart = HAL_GetTick();
 80062e2:	f7fe fbbb 	bl	8004a5c <HAL_GetTick>
 80062e6:	60f8      	str	r0, [r7, #12]

  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 80062e8:	e010      	b.n	800630c <CRYP_WaitOnOFNEFlag+0x34>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062f0:	d00c      	beq.n	800630c <CRYP_WaitOnOFNEFlag+0x34>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80062f2:	f7fe fbb3 	bl	8004a5c <HAL_GetTick>
 80062f6:	4602      	mov	r2, r0
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	1ad3      	subs	r3, r2, r3
 80062fc:	683a      	ldr	r2, [r7, #0]
 80062fe:	429a      	cmp	r2, r3
 8006300:	d302      	bcc.n	8006308 <CRYP_WaitOnOFNEFlag+0x30>
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	2b00      	cmp	r3, #0
 8006306:	d101      	bne.n	800630c <CRYP_WaitOnOFNEFlag+0x34>
      {
        return HAL_ERROR;
 8006308:	2301      	movs	r3, #1
 800630a:	e007      	b.n	800631c <CRYP_WaitOnOFNEFlag+0x44>
  while (HAL_IS_BIT_CLR(hcryp->Instance->SR, CRYP_FLAG_OFNE))
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	f003 0304 	and.w	r3, r3, #4
 8006316:	2b00      	cmp	r3, #0
 8006318:	d0e7      	beq.n	80062ea <CRYP_WaitOnOFNEFlag+0x12>
      }
    }
  }
  return HAL_OK;
 800631a:	2300      	movs	r3, #0
}
 800631c:	4618      	mov	r0, r3
 800631e:	3710      	adds	r7, #16
 8006320:	46bd      	mov	sp, r7
 8006322:	bd80      	pop	{r7, pc}

08006324 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8006324:	b580      	push	{r7, lr}
 8006326:	b082      	sub	sp, #8
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	2b00      	cmp	r3, #0
 8006330:	d101      	bne.n	8006336 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	e014      	b.n	8006360 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	791b      	ldrb	r3, [r3, #4]
 800633a:	b2db      	uxtb	r3, r3
 800633c:	2b00      	cmp	r3, #0
 800633e:	d105      	bne.n	800634c <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2200      	movs	r2, #0
 8006344:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006346:	6878      	ldr	r0, [r7, #4]
 8006348:	f7fd fe48 	bl	8003fdc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800634c:	687b      	ldr	r3, [r7, #4]
 800634e:	2202      	movs	r2, #2
 8006350:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	2200      	movs	r2, #0
 8006356:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2201      	movs	r2, #1
 800635c:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800635e:	2300      	movs	r3, #0
}
 8006360:	4618      	mov	r0, r3
 8006362:	3708      	adds	r7, #8
 8006364:	46bd      	mov	sp, r7
 8006366:	bd80      	pop	{r7, pc}

08006368 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006368:	b480      	push	{r7}
 800636a:	b085      	sub	sp, #20
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
 8006370:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8006372:	2300      	movs	r3, #0
 8006374:	60fb      	str	r3, [r7, #12]
 8006376:	2300      	movs	r3, #0
 8006378:	60bb      	str	r3, [r7, #8]
  
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	795b      	ldrb	r3, [r3, #5]
 800637e:	2b01      	cmp	r3, #1
 8006380:	d101      	bne.n	8006386 <HAL_DAC_Start+0x1e>
 8006382:	2302      	movs	r3, #2
 8006384:	e050      	b.n	8006428 <HAL_DAC_Start+0xc0>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	2201      	movs	r2, #1
 800638a:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2202      	movs	r2, #2
 8006390:	711a      	strb	r2, [r3, #4]
  
  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	6819      	ldr	r1, [r3, #0]
 8006398:	2201      	movs	r2, #1
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	409a      	lsls	r2, r3
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	430a      	orrs	r2, r1
 80063a4:	601a      	str	r2, [r3, #0]
  
  if(Channel == DAC_CHANNEL_1)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d11a      	bne.n	80063e2 <HAL_DAC_Start+0x7a>
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN1;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	f003 0304 	and.w	r3, r3, #4
 80063b6:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL1;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	681b      	ldr	r3, [r3, #0]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80063c2:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 ==  DAC_CR_TEN1) && (tmp2 ==  DAC_CR_TSEL1))
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2b04      	cmp	r3, #4
 80063c8:	d127      	bne.n	800641a <HAL_DAC_Start+0xb2>
 80063ca:	68bb      	ldr	r3, [r7, #8]
 80063cc:	2b38      	cmp	r3, #56	; 0x38
 80063ce:	d124      	bne.n	800641a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion */
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG1;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685a      	ldr	r2, [r3, #4]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	605a      	str	r2, [r3, #4]
 80063e0:	e01b      	b.n	800641a <HAL_DAC_Start+0xb2>
    }
  }
  else
  {
    tmp1 = hdac->Instance->CR & DAC_CR_TEN2;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80063ec:	60fb      	str	r3, [r7, #12]
    tmp2 = hdac->Instance->CR & DAC_CR_TSEL2;    
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f403 1360 	and.w	r3, r3, #3670016	; 0x380000
 80063f8:	60bb      	str	r3, [r7, #8]
    /* Check if software trigger enabled */
    if((tmp1 == DAC_CR_TEN2) && (tmp2 == DAC_CR_TSEL2))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006400:	d10b      	bne.n	800641a <HAL_DAC_Start+0xb2>
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	f5b3 1f60 	cmp.w	r3, #3670016	; 0x380000
 8006408:	d107      	bne.n	800641a <HAL_DAC_Start+0xb2>
    {
      /* Enable the selected DAC software conversion*/
      hdac->Instance->SWTRIGR |= (uint32_t)DAC_SWTRIGR_SWTRIG2;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	685a      	ldr	r2, [r3, #4]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f042 0202 	orr.w	r2, r2, #2
 8006418:	605a      	str	r2, [r3, #4]
    }
  }
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	2201      	movs	r2, #1
 800641e:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	715a      	strb	r2, [r3, #5]
    
  /* Return function status */
  return HAL_OK;
 8006426:	2300      	movs	r3, #0
}
 8006428:	4618      	mov	r0, r3
 800642a:	3714      	adds	r7, #20
 800642c:	46bd      	mov	sp, r7
 800642e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006432:	4770      	bx	lr

08006434 <HAL_DAC_Stop>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8006434:	b480      	push	{r7}
 8006436:	b083      	sub	sp, #12
 8006438:	af00      	add	r7, sp, #0
 800643a:	6078      	str	r0, [r7, #4]
 800643c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	6819      	ldr	r1, [r3, #0]
 8006444:	2201      	movs	r2, #1
 8006446:	683b      	ldr	r3, [r7, #0]
 8006448:	fa02 f303 	lsl.w	r3, r2, r3
 800644c:	43da      	mvns	r2, r3
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	400a      	ands	r2, r1
 8006454:	601a      	str	r2, [r3, #0]
 
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2201      	movs	r2, #1
 800645a:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 800645c:	2300      	movs	r3, #0
}
 800645e:	4618      	mov	r0, r3
 8006460:	370c      	adds	r7, #12
 8006462:	46bd      	mov	sp, r7
 8006464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006468:	4770      	bx	lr

0800646a <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef* hdac)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b082      	sub	sp, #8
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  /* Check underrun channel 1 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR1))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006478:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800647c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006480:	d118      	bne.n	80064b4 <HAL_DAC_IRQHandler+0x4a>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2204      	movs	r2, #4
 8006486:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel1 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH1;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	691b      	ldr	r3, [r3, #16]
 800648c:	f043 0201 	orr.w	r2, r3, #1
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR1);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800649c:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN1;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80064ac:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
    HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 80064ae:	6878      	ldr	r0, [r7, #4]
 80064b0:	f000 f825 	bl	80064fe <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  /* Check underrun channel 2 flag */
  if(__HAL_DAC_GET_FLAG(hdac, DAC_FLAG_DMAUDR2))
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064ba:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80064be:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80064c2:	d118      	bne.n	80064f6 <HAL_DAC_IRQHandler+0x8c>
  {
    /* Change DAC state to error state */
    hdac->State = HAL_DAC_STATE_ERROR;
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2204      	movs	r2, #4
 80064c8:	711a      	strb	r2, [r3, #4]
    
    /* Set DAC error code to channel2 DMA underrun error */
    hdac->ErrorCode |= HAL_DAC_ERROR_DMAUNDERRUNCH2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	691b      	ldr	r3, [r3, #16]
 80064ce:	f043 0202 	orr.w	r2, r3, #2
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	611a      	str	r2, [r3, #16]
    
    /* Clear the underrun flag */
    __HAL_DAC_CLEAR_FLAG(hdac,DAC_FLAG_DMAUDR2);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 80064de:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Disable the selected DAC channel1 DMA request */
    hdac->Instance->CR &= ~DAC_CR_DMAEN2;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681a      	ldr	r2, [r3, #0]
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 80064ee:	601a      	str	r2, [r3, #0]
    
    /* Error callback */ 
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
    HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f880 	bl	80065f6 <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80064fe:	b480      	push	{r7}
 8006500:	b083      	sub	sp, #12
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8006506:	bf00      	nop
 8006508:	370c      	adds	r7, #12
 800650a:	46bd      	mov	sp, r7
 800650c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006510:	4770      	bx	lr

08006512 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8006512:	b480      	push	{r7}
 8006514:	b087      	sub	sp, #28
 8006516:	af00      	add	r7, sp, #0
 8006518:	60f8      	str	r0, [r7, #12]
 800651a:	60b9      	str	r1, [r7, #8]
 800651c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 800651e:	2300      	movs	r3, #0
 8006520:	617b      	str	r3, [r7, #20]
 8006522:	2300      	movs	r3, #0
 8006524:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	795b      	ldrb	r3, [r3, #5]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d101      	bne.n	8006532 <HAL_DAC_ConfigChannel+0x20>
 800652e:	2302      	movs	r3, #2
 8006530:	e036      	b.n	80065a0 <HAL_DAC_ConfigChannel+0x8e>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2201      	movs	r2, #1
 8006536:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	2202      	movs	r2, #2
 800653c:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8006546:	f640 72fe 	movw	r2, #4094	; 0xffe
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	fa02 f303 	lsl.w	r3, r2, r3
 8006550:	43db      	mvns	r3, r3
 8006552:	697a      	ldr	r2, [r7, #20]
 8006554:	4013      	ands	r3, r2
 8006556:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	685b      	ldr	r3, [r3, #4]
 8006560:	4313      	orrs	r3, r2
 8006562:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8006564:	693a      	ldr	r2, [r7, #16]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	fa02 f303 	lsl.w	r3, r2, r3
 800656c:	697a      	ldr	r2, [r7, #20]
 800656e:	4313      	orrs	r3, r2
 8006570:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	697a      	ldr	r2, [r7, #20]
 8006578:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	6819      	ldr	r1, [r3, #0]
 8006580:	22c0      	movs	r2, #192	; 0xc0
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	fa02 f303 	lsl.w	r3, r2, r3
 8006588:	43da      	mvns	r2, r3
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	681b      	ldr	r3, [r3, #0]
 800658e:	400a      	ands	r2, r1
 8006590:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2200      	movs	r2, #0
 800659c:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 800659e:	2300      	movs	r3, #0
}
 80065a0:	4618      	mov	r0, r3
 80065a2:	371c      	adds	r7, #28
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{  
 80065ac:	b480      	push	{r7}
 80065ae:	b087      	sub	sp, #28
 80065b0:	af00      	add	r7, sp, #0
 80065b2:	60f8      	str	r0, [r7, #12]
 80065b4:	60b9      	str	r1, [r7, #8]
 80065b6:	607a      	str	r2, [r7, #4]
 80065b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0U;
 80065ba:	2300      	movs	r3, #0
 80065bc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)hdac->Instance; 
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	681b      	ldr	r3, [r3, #0]
 80065c2:	617b      	str	r3, [r7, #20]
  if(Channel == DAC_CHANNEL_1)
 80065c4:	68bb      	ldr	r3, [r7, #8]
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d105      	bne.n	80065d6 <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	4413      	add	r3, r2
 80065d0:	3308      	adds	r3, #8
 80065d2:	617b      	str	r3, [r7, #20]
 80065d4:	e004      	b.n	80065e0 <HAL_DAC_SetValue+0x34>
  }
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80065d6:	697a      	ldr	r2, [r7, #20]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	4413      	add	r3, r2
 80065dc:	3314      	adds	r3, #20
 80065de:	617b      	str	r3, [r7, #20]
  }

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	461a      	mov	r2, r3
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	6013      	str	r3, [r2, #0]
  
  /* Return function status */
  return HAL_OK;
 80065e8:	2300      	movs	r3, #0
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	371c      	adds	r7, #28
 80065ee:	46bd      	mov	sp, r7
 80065f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f4:	4770      	bx	lr

080065f6 <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80065f6:	b480      	push	{r7}
 80065f8:	b083      	sub	sp, #12
 80065fa:	af00      	add	r7, sp, #0
 80065fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdac);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 80065fe:	bf00      	nop
 8006600:	370c      	adds	r7, #12
 8006602:	46bd      	mov	sp, r7
 8006604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006608:	4770      	bx	lr

0800660a <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800660a:	b480      	push	{r7}
 800660c:	b083      	sub	sp, #12
 800660e:	af00      	add	r7, sp, #0
 8006610:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006618:	b2db      	uxtb	r3, r3
 800661a:	2b02      	cmp	r3, #2
 800661c:	d004      	beq.n	8006628 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	2280      	movs	r2, #128	; 0x80
 8006622:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8006624:	2301      	movs	r3, #1
 8006626:	e00c      	b.n	8006642 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2205      	movs	r2, #5
 800662c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	681a      	ldr	r2, [r3, #0]
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	f022 0201 	bic.w	r2, r2, #1
 800663e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8006640:	2300      	movs	r3, #0
}
 8006642:	4618      	mov	r0, r3
 8006644:	370c      	adds	r7, #12
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 800664e:	b480      	push	{r7}
 8006650:	b083      	sub	sp, #12
 8006652:	af00      	add	r7, sp, #0
 8006654:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800665c:	b2db      	uxtb	r3, r3
}
 800665e:	4618      	mov	r0, r3
 8006660:	370c      	adds	r7, #12
 8006662:	46bd      	mov	sp, r7
 8006664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006668:	4770      	bx	lr
	...

0800666c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800666c:	b480      	push	{r7}
 800666e:	b089      	sub	sp, #36	; 0x24
 8006670:	af00      	add	r7, sp, #0
 8006672:	6078      	str	r0, [r7, #4]
 8006674:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006676:	2300      	movs	r3, #0
 8006678:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800667a:	2300      	movs	r3, #0
 800667c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800667e:	2300      	movs	r3, #0
 8006680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006682:	2300      	movs	r3, #0
 8006684:	61fb      	str	r3, [r7, #28]
 8006686:	e16b      	b.n	8006960 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006688:	2201      	movs	r2, #1
 800668a:	69fb      	ldr	r3, [r7, #28]
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006692:	683b      	ldr	r3, [r7, #0]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	697a      	ldr	r2, [r7, #20]
 8006698:	4013      	ands	r3, r2
 800669a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800669c:	693a      	ldr	r2, [r7, #16]
 800669e:	697b      	ldr	r3, [r7, #20]
 80066a0:	429a      	cmp	r2, r3
 80066a2:	f040 815a 	bne.w	800695a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80066a6:	683b      	ldr	r3, [r7, #0]
 80066a8:	685b      	ldr	r3, [r3, #4]
 80066aa:	2b01      	cmp	r3, #1
 80066ac:	d00b      	beq.n	80066c6 <HAL_GPIO_Init+0x5a>
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	2b02      	cmp	r3, #2
 80066b4:	d007      	beq.n	80066c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80066ba:	2b11      	cmp	r3, #17
 80066bc:	d003      	beq.n	80066c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	685b      	ldr	r3, [r3, #4]
 80066c2:	2b12      	cmp	r3, #18
 80066c4:	d130      	bne.n	8006728 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	689b      	ldr	r3, [r3, #8]
 80066ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	005b      	lsls	r3, r3, #1
 80066d0:	2203      	movs	r2, #3
 80066d2:	fa02 f303 	lsl.w	r3, r2, r3
 80066d6:	43db      	mvns	r3, r3
 80066d8:	69ba      	ldr	r2, [r7, #24]
 80066da:	4013      	ands	r3, r2
 80066dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80066de:	683b      	ldr	r3, [r7, #0]
 80066e0:	68da      	ldr	r2, [r3, #12]
 80066e2:	69fb      	ldr	r3, [r7, #28]
 80066e4:	005b      	lsls	r3, r3, #1
 80066e6:	fa02 f303 	lsl.w	r3, r2, r3
 80066ea:	69ba      	ldr	r2, [r7, #24]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	69ba      	ldr	r2, [r7, #24]
 80066f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80066fc:	2201      	movs	r2, #1
 80066fe:	69fb      	ldr	r3, [r7, #28]
 8006700:	fa02 f303 	lsl.w	r3, r2, r3
 8006704:	43db      	mvns	r3, r3
 8006706:	69ba      	ldr	r2, [r7, #24]
 8006708:	4013      	ands	r3, r2
 800670a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	685b      	ldr	r3, [r3, #4]
 8006710:	091b      	lsrs	r3, r3, #4
 8006712:	f003 0201 	and.w	r2, r3, #1
 8006716:	69fb      	ldr	r3, [r7, #28]
 8006718:	fa02 f303 	lsl.w	r3, r2, r3
 800671c:	69ba      	ldr	r2, [r7, #24]
 800671e:	4313      	orrs	r3, r2
 8006720:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	69ba      	ldr	r2, [r7, #24]
 8006726:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	68db      	ldr	r3, [r3, #12]
 800672c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	005b      	lsls	r3, r3, #1
 8006732:	2203      	movs	r2, #3
 8006734:	fa02 f303 	lsl.w	r3, r2, r3
 8006738:	43db      	mvns	r3, r3
 800673a:	69ba      	ldr	r2, [r7, #24]
 800673c:	4013      	ands	r3, r2
 800673e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006740:	683b      	ldr	r3, [r7, #0]
 8006742:	689a      	ldr	r2, [r3, #8]
 8006744:	69fb      	ldr	r3, [r7, #28]
 8006746:	005b      	lsls	r3, r3, #1
 8006748:	fa02 f303 	lsl.w	r3, r2, r3
 800674c:	69ba      	ldr	r2, [r7, #24]
 800674e:	4313      	orrs	r3, r2
 8006750:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	69ba      	ldr	r2, [r7, #24]
 8006756:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006758:	683b      	ldr	r3, [r7, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	2b02      	cmp	r3, #2
 800675e:	d003      	beq.n	8006768 <HAL_GPIO_Init+0xfc>
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	2b12      	cmp	r3, #18
 8006766:	d123      	bne.n	80067b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006768:	69fb      	ldr	r3, [r7, #28]
 800676a:	08da      	lsrs	r2, r3, #3
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	3208      	adds	r2, #8
 8006770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006774:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006776:	69fb      	ldr	r3, [r7, #28]
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	009b      	lsls	r3, r3, #2
 800677e:	220f      	movs	r2, #15
 8006780:	fa02 f303 	lsl.w	r3, r2, r3
 8006784:	43db      	mvns	r3, r3
 8006786:	69ba      	ldr	r2, [r7, #24]
 8006788:	4013      	ands	r3, r2
 800678a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	691a      	ldr	r2, [r3, #16]
 8006790:	69fb      	ldr	r3, [r7, #28]
 8006792:	f003 0307 	and.w	r3, r3, #7
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	fa02 f303 	lsl.w	r3, r2, r3
 800679c:	69ba      	ldr	r2, [r7, #24]
 800679e:	4313      	orrs	r3, r2
 80067a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80067a2:	69fb      	ldr	r3, [r7, #28]
 80067a4:	08da      	lsrs	r2, r3, #3
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	3208      	adds	r2, #8
 80067aa:	69b9      	ldr	r1, [r7, #24]
 80067ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80067b6:	69fb      	ldr	r3, [r7, #28]
 80067b8:	005b      	lsls	r3, r3, #1
 80067ba:	2203      	movs	r2, #3
 80067bc:	fa02 f303 	lsl.w	r3, r2, r3
 80067c0:	43db      	mvns	r3, r3
 80067c2:	69ba      	ldr	r2, [r7, #24]
 80067c4:	4013      	ands	r3, r2
 80067c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	685b      	ldr	r3, [r3, #4]
 80067cc:	f003 0203 	and.w	r2, r3, #3
 80067d0:	69fb      	ldr	r3, [r7, #28]
 80067d2:	005b      	lsls	r3, r3, #1
 80067d4:	fa02 f303 	lsl.w	r3, r2, r3
 80067d8:	69ba      	ldr	r2, [r7, #24]
 80067da:	4313      	orrs	r3, r2
 80067dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69ba      	ldr	r2, [r7, #24]
 80067e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80067e4:	683b      	ldr	r3, [r7, #0]
 80067e6:	685b      	ldr	r3, [r3, #4]
 80067e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	f000 80b4 	beq.w	800695a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80067f2:	2300      	movs	r3, #0
 80067f4:	60fb      	str	r3, [r7, #12]
 80067f6:	4b5f      	ldr	r3, [pc, #380]	; (8006974 <HAL_GPIO_Init+0x308>)
 80067f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067fa:	4a5e      	ldr	r2, [pc, #376]	; (8006974 <HAL_GPIO_Init+0x308>)
 80067fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006800:	6453      	str	r3, [r2, #68]	; 0x44
 8006802:	4b5c      	ldr	r3, [pc, #368]	; (8006974 <HAL_GPIO_Init+0x308>)
 8006804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006806:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800680a:	60fb      	str	r3, [r7, #12]
 800680c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800680e:	4a5a      	ldr	r2, [pc, #360]	; (8006978 <HAL_GPIO_Init+0x30c>)
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	089b      	lsrs	r3, r3, #2
 8006814:	3302      	adds	r3, #2
 8006816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800681a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800681c:	69fb      	ldr	r3, [r7, #28]
 800681e:	f003 0303 	and.w	r3, r3, #3
 8006822:	009b      	lsls	r3, r3, #2
 8006824:	220f      	movs	r2, #15
 8006826:	fa02 f303 	lsl.w	r3, r2, r3
 800682a:	43db      	mvns	r3, r3
 800682c:	69ba      	ldr	r2, [r7, #24]
 800682e:	4013      	ands	r3, r2
 8006830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a51      	ldr	r2, [pc, #324]	; (800697c <HAL_GPIO_Init+0x310>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d02b      	beq.n	8006892 <HAL_GPIO_Init+0x226>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a50      	ldr	r2, [pc, #320]	; (8006980 <HAL_GPIO_Init+0x314>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d025      	beq.n	800688e <HAL_GPIO_Init+0x222>
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	4a4f      	ldr	r2, [pc, #316]	; (8006984 <HAL_GPIO_Init+0x318>)
 8006846:	4293      	cmp	r3, r2
 8006848:	d01f      	beq.n	800688a <HAL_GPIO_Init+0x21e>
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	4a4e      	ldr	r2, [pc, #312]	; (8006988 <HAL_GPIO_Init+0x31c>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d019      	beq.n	8006886 <HAL_GPIO_Init+0x21a>
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	4a4d      	ldr	r2, [pc, #308]	; (800698c <HAL_GPIO_Init+0x320>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d013      	beq.n	8006882 <HAL_GPIO_Init+0x216>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	4a4c      	ldr	r2, [pc, #304]	; (8006990 <HAL_GPIO_Init+0x324>)
 800685e:	4293      	cmp	r3, r2
 8006860:	d00d      	beq.n	800687e <HAL_GPIO_Init+0x212>
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	4a4b      	ldr	r2, [pc, #300]	; (8006994 <HAL_GPIO_Init+0x328>)
 8006866:	4293      	cmp	r3, r2
 8006868:	d007      	beq.n	800687a <HAL_GPIO_Init+0x20e>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	4a4a      	ldr	r2, [pc, #296]	; (8006998 <HAL_GPIO_Init+0x32c>)
 800686e:	4293      	cmp	r3, r2
 8006870:	d101      	bne.n	8006876 <HAL_GPIO_Init+0x20a>
 8006872:	2307      	movs	r3, #7
 8006874:	e00e      	b.n	8006894 <HAL_GPIO_Init+0x228>
 8006876:	2308      	movs	r3, #8
 8006878:	e00c      	b.n	8006894 <HAL_GPIO_Init+0x228>
 800687a:	2306      	movs	r3, #6
 800687c:	e00a      	b.n	8006894 <HAL_GPIO_Init+0x228>
 800687e:	2305      	movs	r3, #5
 8006880:	e008      	b.n	8006894 <HAL_GPIO_Init+0x228>
 8006882:	2304      	movs	r3, #4
 8006884:	e006      	b.n	8006894 <HAL_GPIO_Init+0x228>
 8006886:	2303      	movs	r3, #3
 8006888:	e004      	b.n	8006894 <HAL_GPIO_Init+0x228>
 800688a:	2302      	movs	r3, #2
 800688c:	e002      	b.n	8006894 <HAL_GPIO_Init+0x228>
 800688e:	2301      	movs	r3, #1
 8006890:	e000      	b.n	8006894 <HAL_GPIO_Init+0x228>
 8006892:	2300      	movs	r3, #0
 8006894:	69fa      	ldr	r2, [r7, #28]
 8006896:	f002 0203 	and.w	r2, r2, #3
 800689a:	0092      	lsls	r2, r2, #2
 800689c:	4093      	lsls	r3, r2
 800689e:	69ba      	ldr	r2, [r7, #24]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80068a4:	4934      	ldr	r1, [pc, #208]	; (8006978 <HAL_GPIO_Init+0x30c>)
 80068a6:	69fb      	ldr	r3, [r7, #28]
 80068a8:	089b      	lsrs	r3, r3, #2
 80068aa:	3302      	adds	r3, #2
 80068ac:	69ba      	ldr	r2, [r7, #24]
 80068ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80068b2:	4b3a      	ldr	r3, [pc, #232]	; (800699c <HAL_GPIO_Init+0x330>)
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	43db      	mvns	r3, r3
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	4013      	ands	r3, r2
 80068c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	685b      	ldr	r3, [r3, #4]
 80068c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d003      	beq.n	80068d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80068ce:	69ba      	ldr	r2, [r7, #24]
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	4313      	orrs	r3, r2
 80068d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80068d6:	4a31      	ldr	r2, [pc, #196]	; (800699c <HAL_GPIO_Init+0x330>)
 80068d8:	69bb      	ldr	r3, [r7, #24]
 80068da:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80068dc:	4b2f      	ldr	r3, [pc, #188]	; (800699c <HAL_GPIO_Init+0x330>)
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	43db      	mvns	r3, r3
 80068e6:	69ba      	ldr	r2, [r7, #24]
 80068e8:	4013      	ands	r3, r2
 80068ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80068ec:	683b      	ldr	r3, [r7, #0]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d003      	beq.n	8006900 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80068f8:	69ba      	ldr	r2, [r7, #24]
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006900:	4a26      	ldr	r2, [pc, #152]	; (800699c <HAL_GPIO_Init+0x330>)
 8006902:	69bb      	ldr	r3, [r7, #24]
 8006904:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006906:	4b25      	ldr	r3, [pc, #148]	; (800699c <HAL_GPIO_Init+0x330>)
 8006908:	689b      	ldr	r3, [r3, #8]
 800690a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	43db      	mvns	r3, r3
 8006910:	69ba      	ldr	r2, [r7, #24]
 8006912:	4013      	ands	r3, r2
 8006914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800691e:	2b00      	cmp	r3, #0
 8006920:	d003      	beq.n	800692a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	4313      	orrs	r3, r2
 8006928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800692a:	4a1c      	ldr	r2, [pc, #112]	; (800699c <HAL_GPIO_Init+0x330>)
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006930:	4b1a      	ldr	r3, [pc, #104]	; (800699c <HAL_GPIO_Init+0x330>)
 8006932:	68db      	ldr	r3, [r3, #12]
 8006934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	43db      	mvns	r3, r3
 800693a:	69ba      	ldr	r2, [r7, #24]
 800693c:	4013      	ands	r3, r2
 800693e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	685b      	ldr	r3, [r3, #4]
 8006944:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006948:	2b00      	cmp	r3, #0
 800694a:	d003      	beq.n	8006954 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800694c:	69ba      	ldr	r2, [r7, #24]
 800694e:	693b      	ldr	r3, [r7, #16]
 8006950:	4313      	orrs	r3, r2
 8006952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006954:	4a11      	ldr	r2, [pc, #68]	; (800699c <HAL_GPIO_Init+0x330>)
 8006956:	69bb      	ldr	r3, [r7, #24]
 8006958:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800695a:	69fb      	ldr	r3, [r7, #28]
 800695c:	3301      	adds	r3, #1
 800695e:	61fb      	str	r3, [r7, #28]
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	2b0f      	cmp	r3, #15
 8006964:	f67f ae90 	bls.w	8006688 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8006968:	bf00      	nop
 800696a:	3724      	adds	r7, #36	; 0x24
 800696c:	46bd      	mov	sp, r7
 800696e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006972:	4770      	bx	lr
 8006974:	40023800 	.word	0x40023800
 8006978:	40013800 	.word	0x40013800
 800697c:	40020000 	.word	0x40020000
 8006980:	40020400 	.word	0x40020400
 8006984:	40020800 	.word	0x40020800
 8006988:	40020c00 	.word	0x40020c00
 800698c:	40021000 	.word	0x40021000
 8006990:	40021400 	.word	0x40021400
 8006994:	40021800 	.word	0x40021800
 8006998:	40021c00 	.word	0x40021c00
 800699c:	40013c00 	.word	0x40013c00

080069a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b085      	sub	sp, #20
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
 80069a8:	460b      	mov	r3, r1
 80069aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	691a      	ldr	r2, [r3, #16]
 80069b0:	887b      	ldrh	r3, [r7, #2]
 80069b2:	4013      	ands	r3, r2
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d002      	beq.n	80069be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80069b8:	2301      	movs	r3, #1
 80069ba:	73fb      	strb	r3, [r7, #15]
 80069bc:	e001      	b.n	80069c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80069be:	2300      	movs	r3, #0
 80069c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80069c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80069c4:	4618      	mov	r0, r3
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ce:	4770      	bx	lr

080069d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80069d0:	b480      	push	{r7}
 80069d2:	b083      	sub	sp, #12
 80069d4:	af00      	add	r7, sp, #0
 80069d6:	6078      	str	r0, [r7, #4]
 80069d8:	460b      	mov	r3, r1
 80069da:	807b      	strh	r3, [r7, #2]
 80069dc:	4613      	mov	r3, r2
 80069de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80069e0:	787b      	ldrb	r3, [r7, #1]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d003      	beq.n	80069ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80069e6:	887a      	ldrh	r2, [r7, #2]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80069ec:	e003      	b.n	80069f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80069ee:	887b      	ldrh	r3, [r7, #2]
 80069f0:	041a      	lsls	r2, r3, #16
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	619a      	str	r2, [r3, #24]
}
 80069f6:	bf00      	nop
 80069f8:	370c      	adds	r7, #12
 80069fa:	46bd      	mov	sp, r7
 80069fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a00:	4770      	bx	lr
	...

08006a04 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b082      	sub	sp, #8
 8006a08:	af00      	add	r7, sp, #0
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006a0e:	4b08      	ldr	r3, [pc, #32]	; (8006a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a10:	695a      	ldr	r2, [r3, #20]
 8006a12:	88fb      	ldrh	r3, [r7, #6]
 8006a14:	4013      	ands	r3, r2
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d006      	beq.n	8006a28 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006a1a:	4a05      	ldr	r2, [pc, #20]	; (8006a30 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006a1c:	88fb      	ldrh	r3, [r7, #6]
 8006a1e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006a20:	88fb      	ldrh	r3, [r7, #6]
 8006a22:	4618      	mov	r0, r3
 8006a24:	f7fc f842 	bl	8002aac <HAL_GPIO_EXTI_Callback>
  }
}
 8006a28:	bf00      	nop
 8006a2a:	3708      	adds	r7, #8
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bd80      	pop	{r7, pc}
 8006a30:	40013c00 	.word	0x40013c00

08006a34 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d101      	bne.n	8006a46 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006a42:	2301      	movs	r3, #1
 8006a44:	e11f      	b.n	8006c86 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a4c:	b2db      	uxtb	r3, r3
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d106      	bne.n	8006a60 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	2200      	movs	r2, #0
 8006a56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006a5a:	6878      	ldr	r0, [r7, #4]
 8006a5c:	f7fd fb0a 	bl	8004074 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	2224      	movs	r2, #36	; 0x24
 8006a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	681a      	ldr	r2, [r3, #0]
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	681b      	ldr	r3, [r3, #0]
 8006a72:	f022 0201 	bic.w	r2, r2, #1
 8006a76:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	681a      	ldr	r2, [r3, #0]
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a86:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681a      	ldr	r2, [r3, #0]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a96:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006a98:	f003 feb2 	bl	800a800 <HAL_RCC_GetPCLK1Freq>
 8006a9c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	4a7b      	ldr	r2, [pc, #492]	; (8006c90 <HAL_I2C_Init+0x25c>)
 8006aa4:	4293      	cmp	r3, r2
 8006aa6:	d807      	bhi.n	8006ab8 <HAL_I2C_Init+0x84>
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	4a7a      	ldr	r2, [pc, #488]	; (8006c94 <HAL_I2C_Init+0x260>)
 8006aac:	4293      	cmp	r3, r2
 8006aae:	bf94      	ite	ls
 8006ab0:	2301      	movls	r3, #1
 8006ab2:	2300      	movhi	r3, #0
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	e006      	b.n	8006ac6 <HAL_I2C_Init+0x92>
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	4a77      	ldr	r2, [pc, #476]	; (8006c98 <HAL_I2C_Init+0x264>)
 8006abc:	4293      	cmp	r3, r2
 8006abe:	bf94      	ite	ls
 8006ac0:	2301      	movls	r3, #1
 8006ac2:	2300      	movhi	r3, #0
 8006ac4:	b2db      	uxtb	r3, r3
 8006ac6:	2b00      	cmp	r3, #0
 8006ac8:	d001      	beq.n	8006ace <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e0db      	b.n	8006c86 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	4a72      	ldr	r2, [pc, #456]	; (8006c9c <HAL_I2C_Init+0x268>)
 8006ad2:	fba2 2303 	umull	r2, r3, r2, r3
 8006ad6:	0c9b      	lsrs	r3, r3, #18
 8006ad8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68ba      	ldr	r2, [r7, #8]
 8006aea:	430a      	orrs	r2, r1
 8006aec:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	6a1b      	ldr	r3, [r3, #32]
 8006af4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	685b      	ldr	r3, [r3, #4]
 8006afc:	4a64      	ldr	r2, [pc, #400]	; (8006c90 <HAL_I2C_Init+0x25c>)
 8006afe:	4293      	cmp	r3, r2
 8006b00:	d802      	bhi.n	8006b08 <HAL_I2C_Init+0xd4>
 8006b02:	68bb      	ldr	r3, [r7, #8]
 8006b04:	3301      	adds	r3, #1
 8006b06:	e009      	b.n	8006b1c <HAL_I2C_Init+0xe8>
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8006b0e:	fb02 f303 	mul.w	r3, r2, r3
 8006b12:	4a63      	ldr	r2, [pc, #396]	; (8006ca0 <HAL_I2C_Init+0x26c>)
 8006b14:	fba2 2303 	umull	r2, r3, r2, r3
 8006b18:	099b      	lsrs	r3, r3, #6
 8006b1a:	3301      	adds	r3, #1
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	6812      	ldr	r2, [r2, #0]
 8006b20:	430b      	orrs	r3, r1
 8006b22:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8006b2e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	4956      	ldr	r1, [pc, #344]	; (8006c90 <HAL_I2C_Init+0x25c>)
 8006b38:	428b      	cmp	r3, r1
 8006b3a:	d80d      	bhi.n	8006b58 <HAL_I2C_Init+0x124>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	1e59      	subs	r1, r3, #1
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	685b      	ldr	r3, [r3, #4]
 8006b44:	005b      	lsls	r3, r3, #1
 8006b46:	fbb1 f3f3 	udiv	r3, r1, r3
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b50:	2b04      	cmp	r3, #4
 8006b52:	bf38      	it	cc
 8006b54:	2304      	movcc	r3, #4
 8006b56:	e04f      	b.n	8006bf8 <HAL_I2C_Init+0x1c4>
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d111      	bne.n	8006b84 <HAL_I2C_Init+0x150>
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	1e58      	subs	r0, r3, #1
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	6859      	ldr	r1, [r3, #4]
 8006b68:	460b      	mov	r3, r1
 8006b6a:	005b      	lsls	r3, r3, #1
 8006b6c:	440b      	add	r3, r1
 8006b6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b72:	3301      	adds	r3, #1
 8006b74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	bf0c      	ite	eq
 8006b7c:	2301      	moveq	r3, #1
 8006b7e:	2300      	movne	r3, #0
 8006b80:	b2db      	uxtb	r3, r3
 8006b82:	e012      	b.n	8006baa <HAL_I2C_Init+0x176>
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	1e58      	subs	r0, r3, #1
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6859      	ldr	r1, [r3, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	440b      	add	r3, r1
 8006b92:	0099      	lsls	r1, r3, #2
 8006b94:	440b      	add	r3, r1
 8006b96:	fbb0 f3f3 	udiv	r3, r0, r3
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	bf0c      	ite	eq
 8006ba4:	2301      	moveq	r3, #1
 8006ba6:	2300      	movne	r3, #0
 8006ba8:	b2db      	uxtb	r3, r3
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d001      	beq.n	8006bb2 <HAL_I2C_Init+0x17e>
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e022      	b.n	8006bf8 <HAL_I2C_Init+0x1c4>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	689b      	ldr	r3, [r3, #8]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d10e      	bne.n	8006bd8 <HAL_I2C_Init+0x1a4>
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	1e58      	subs	r0, r3, #1
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6859      	ldr	r1, [r3, #4]
 8006bc2:	460b      	mov	r3, r1
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	440b      	add	r3, r1
 8006bc8:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bcc:	3301      	adds	r3, #1
 8006bce:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bd2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bd6:	e00f      	b.n	8006bf8 <HAL_I2C_Init+0x1c4>
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	1e58      	subs	r0, r3, #1
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	6859      	ldr	r1, [r3, #4]
 8006be0:	460b      	mov	r3, r1
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	440b      	add	r3, r1
 8006be6:	0099      	lsls	r1, r3, #2
 8006be8:	440b      	add	r3, r1
 8006bea:	fbb0 f3f3 	udiv	r3, r0, r3
 8006bee:	3301      	adds	r3, #1
 8006bf0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006bf4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006bf8:	6879      	ldr	r1, [r7, #4]
 8006bfa:	6809      	ldr	r1, [r1, #0]
 8006bfc:	4313      	orrs	r3, r2
 8006bfe:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	69da      	ldr	r2, [r3, #28]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	431a      	orrs	r2, r3
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	430a      	orrs	r2, r1
 8006c1a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	689b      	ldr	r3, [r3, #8]
 8006c22:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8006c26:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	6911      	ldr	r1, [r2, #16]
 8006c2e:	687a      	ldr	r2, [r7, #4]
 8006c30:	68d2      	ldr	r2, [r2, #12]
 8006c32:	4311      	orrs	r1, r2
 8006c34:	687a      	ldr	r2, [r7, #4]
 8006c36:	6812      	ldr	r2, [r2, #0]
 8006c38:	430b      	orrs	r3, r1
 8006c3a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68db      	ldr	r3, [r3, #12]
 8006c42:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	695a      	ldr	r2, [r3, #20]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	430a      	orrs	r2, r1
 8006c56:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	681a      	ldr	r2, [r3, #0]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f042 0201 	orr.w	r2, r2, #1
 8006c66:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2200      	movs	r2, #0
 8006c6c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2220      	movs	r2, #32
 8006c72:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8006c76:	687b      	ldr	r3, [r7, #4]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c84:	2300      	movs	r3, #0
}
 8006c86:	4618      	mov	r0, r3
 8006c88:	3710      	adds	r7, #16
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	000186a0 	.word	0x000186a0
 8006c94:	001e847f 	.word	0x001e847f
 8006c98:	003d08ff 	.word	0x003d08ff
 8006c9c:	431bde83 	.word	0x431bde83
 8006ca0:	10624dd3 	.word	0x10624dd3

08006ca4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	b088      	sub	sp, #32
 8006ca8:	af02      	add	r7, sp, #8
 8006caa:	60f8      	str	r0, [r7, #12]
 8006cac:	4608      	mov	r0, r1
 8006cae:	4611      	mov	r1, r2
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	4603      	mov	r3, r0
 8006cb4:	817b      	strh	r3, [r7, #10]
 8006cb6:	460b      	mov	r3, r1
 8006cb8:	813b      	strh	r3, [r7, #8]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8006cbe:	f7fd fecd 	bl	8004a5c <HAL_GetTick>
 8006cc2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cca:	b2db      	uxtb	r3, r3
 8006ccc:	2b20      	cmp	r3, #32
 8006cce:	f040 80d9 	bne.w	8006e84 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006cd2:	697b      	ldr	r3, [r7, #20]
 8006cd4:	9300      	str	r3, [sp, #0]
 8006cd6:	2319      	movs	r3, #25
 8006cd8:	2201      	movs	r2, #1
 8006cda:	496d      	ldr	r1, [pc, #436]	; (8006e90 <HAL_I2C_Mem_Write+0x1ec>)
 8006cdc:	68f8      	ldr	r0, [r7, #12]
 8006cde:	f001 fdd9 	bl	8008894 <I2C_WaitOnFlagUntilTimeout>
 8006ce2:	4603      	mov	r3, r0
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d001      	beq.n	8006cec <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8006ce8:	2302      	movs	r3, #2
 8006cea:	e0cc      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d101      	bne.n	8006cfa <HAL_I2C_Mem_Write+0x56>
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	e0c5      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0301 	and.w	r3, r3, #1
 8006d0c:	2b01      	cmp	r3, #1
 8006d0e:	d007      	beq.n	8006d20 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	681a      	ldr	r2, [r3, #0]
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	f042 0201 	orr.w	r2, r2, #1
 8006d1e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	681a      	ldr	r2, [r3, #0]
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006d2e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	2221      	movs	r2, #33	; 0x21
 8006d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	2240      	movs	r2, #64	; 0x40
 8006d3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	2200      	movs	r2, #0
 8006d44:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	6a3a      	ldr	r2, [r7, #32]
 8006d4a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8006d4c:	68fb      	ldr	r3, [r7, #12]
 8006d4e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d50:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006d56:	b29a      	uxth	r2, r3
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	4a4d      	ldr	r2, [pc, #308]	; (8006e94 <HAL_I2C_Mem_Write+0x1f0>)
 8006d60:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d62:	88f8      	ldrh	r0, [r7, #6]
 8006d64:	893a      	ldrh	r2, [r7, #8]
 8006d66:	8979      	ldrh	r1, [r7, #10]
 8006d68:	697b      	ldr	r3, [r7, #20]
 8006d6a:	9301      	str	r3, [sp, #4]
 8006d6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d6e:	9300      	str	r3, [sp, #0]
 8006d70:	4603      	mov	r3, r0
 8006d72:	68f8      	ldr	r0, [r7, #12]
 8006d74:	f001 fc50 	bl	8008618 <I2C_RequestMemoryWrite>
 8006d78:	4603      	mov	r3, r0
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d052      	beq.n	8006e24 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e081      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006d82:	697a      	ldr	r2, [r7, #20]
 8006d84:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d86:	68f8      	ldr	r0, [r7, #12]
 8006d88:	f001 fe5a 	bl	8008a40 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d8c:	4603      	mov	r3, r0
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d00d      	beq.n	8006dae <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d96:	2b04      	cmp	r3, #4
 8006d98:	d107      	bne.n	8006daa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681a      	ldr	r2, [r3, #0]
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006da8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8006daa:	2301      	movs	r3, #1
 8006dac:	e06b      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006db2:	781a      	ldrb	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006dbe:	1c5a      	adds	r2, r3, #1
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	b29a      	uxth	r2, r3
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	3b01      	subs	r3, #1
 8006dd8:	b29a      	uxth	r2, r3
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	695b      	ldr	r3, [r3, #20]
 8006de4:	f003 0304 	and.w	r3, r3, #4
 8006de8:	2b04      	cmp	r3, #4
 8006dea:	d11b      	bne.n	8006e24 <HAL_I2C_Mem_Write+0x180>
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d017      	beq.n	8006e24 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006df8:	781a      	ldrb	r2, [r3, #0]
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e04:	1c5a      	adds	r2, r3, #1
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e0e:	3b01      	subs	r3, #1
 8006e10:	b29a      	uxth	r2, r3
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e1a:	b29b      	uxth	r3, r3
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	b29a      	uxth	r2, r3
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d1aa      	bne.n	8006d82 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e30:	68f8      	ldr	r0, [r7, #12]
 8006e32:	f001 fe46 	bl	8008ac2 <I2C_WaitOnBTFFlagUntilTimeout>
 8006e36:	4603      	mov	r3, r0
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d00d      	beq.n	8006e58 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006e40:	2b04      	cmp	r3, #4
 8006e42:	d107      	bne.n	8006e54 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	681a      	ldr	r2, [r3, #0]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e52:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006e54:	2301      	movs	r3, #1
 8006e56:	e016      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	2220      	movs	r2, #32
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	2200      	movs	r2, #0
 8006e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	2200      	movs	r2, #0
 8006e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8006e80:	2300      	movs	r3, #0
 8006e82:	e000      	b.n	8006e86 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8006e84:	2302      	movs	r3, #2
  }
}
 8006e86:	4618      	mov	r0, r3
 8006e88:	3718      	adds	r7, #24
 8006e8a:	46bd      	mov	sp, r7
 8006e8c:	bd80      	pop	{r7, pc}
 8006e8e:	bf00      	nop
 8006e90:	00100002 	.word	0x00100002
 8006e94:	ffff0000 	.word	0xffff0000

08006e98 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b088      	sub	sp, #32
 8006e9c:	af00      	add	r7, sp, #0
 8006e9e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	685b      	ldr	r3, [r3, #4]
 8006eaa:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eb0:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006eb8:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ec0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006ec2:	7bfb      	ldrb	r3, [r7, #15]
 8006ec4:	2b10      	cmp	r3, #16
 8006ec6:	d003      	beq.n	8006ed0 <HAL_I2C_EV_IRQHandler+0x38>
 8006ec8:	7bfb      	ldrb	r3, [r7, #15]
 8006eca:	2b40      	cmp	r3, #64	; 0x40
 8006ecc:	f040 80bd 	bne.w	800704a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	699b      	ldr	r3, [r3, #24]
 8006ed6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	695b      	ldr	r3, [r3, #20]
 8006ede:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006ee0:	69fb      	ldr	r3, [r7, #28]
 8006ee2:	f003 0301 	and.w	r3, r3, #1
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10d      	bne.n	8006f06 <HAL_I2C_EV_IRQHandler+0x6e>
 8006eea:	693b      	ldr	r3, [r7, #16]
 8006eec:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8006ef0:	d003      	beq.n	8006efa <HAL_I2C_EV_IRQHandler+0x62>
 8006ef2:	693b      	ldr	r3, [r7, #16]
 8006ef4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8006ef8:	d101      	bne.n	8006efe <HAL_I2C_EV_IRQHandler+0x66>
 8006efa:	2301      	movs	r3, #1
 8006efc:	e000      	b.n	8006f00 <HAL_I2C_EV_IRQHandler+0x68>
 8006efe:	2300      	movs	r3, #0
 8006f00:	2b01      	cmp	r3, #1
 8006f02:	f000 812e 	beq.w	8007162 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f06:	69fb      	ldr	r3, [r7, #28]
 8006f08:	f003 0301 	and.w	r3, r3, #1
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d00c      	beq.n	8006f2a <HAL_I2C_EV_IRQHandler+0x92>
 8006f10:	697b      	ldr	r3, [r7, #20]
 8006f12:	0a5b      	lsrs	r3, r3, #9
 8006f14:	f003 0301 	and.w	r3, r3, #1
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d006      	beq.n	8006f2a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f001 fe72 	bl	8008c06 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 fd62 	bl	80079ec <I2C_Master_SB>
 8006f28:	e08e      	b.n	8007048 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f2a:	69fb      	ldr	r3, [r7, #28]
 8006f2c:	08db      	lsrs	r3, r3, #3
 8006f2e:	f003 0301 	and.w	r3, r3, #1
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d009      	beq.n	8006f4a <HAL_I2C_EV_IRQHandler+0xb2>
 8006f36:	697b      	ldr	r3, [r7, #20]
 8006f38:	0a5b      	lsrs	r3, r3, #9
 8006f3a:	f003 0301 	and.w	r3, r3, #1
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	d003      	beq.n	8006f4a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 fdd8 	bl	8007af8 <I2C_Master_ADD10>
 8006f48:	e07e      	b.n	8007048 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006f4a:	69fb      	ldr	r3, [r7, #28]
 8006f4c:	085b      	lsrs	r3, r3, #1
 8006f4e:	f003 0301 	and.w	r3, r3, #1
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d009      	beq.n	8006f6a <HAL_I2C_EV_IRQHandler+0xd2>
 8006f56:	697b      	ldr	r3, [r7, #20]
 8006f58:	0a5b      	lsrs	r3, r3, #9
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d003      	beq.n	8006f6a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fdf2 	bl	8007b4c <I2C_Master_ADDR>
 8006f68:	e06e      	b.n	8007048 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	089b      	lsrs	r3, r3, #2
 8006f6e:	f003 0301 	and.w	r3, r3, #1
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d037      	beq.n	8006fe6 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	685b      	ldr	r3, [r3, #4]
 8006f7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006f80:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006f84:	f000 80ef 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006f88:	69fb      	ldr	r3, [r7, #28]
 8006f8a:	09db      	lsrs	r3, r3, #7
 8006f8c:	f003 0301 	and.w	r3, r3, #1
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d00f      	beq.n	8006fb4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	0a9b      	lsrs	r3, r3, #10
 8006f98:	f003 0301 	and.w	r3, r3, #1
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d009      	beq.n	8006fb4 <HAL_I2C_EV_IRQHandler+0x11c>
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	089b      	lsrs	r3, r3, #2
 8006fa4:	f003 0301 	and.w	r3, r3, #1
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d103      	bne.n	8006fb4 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8006fac:	6878      	ldr	r0, [r7, #4]
 8006fae:	f000 f9ef 	bl	8007390 <I2C_MasterTransmit_TXE>
 8006fb2:	e049      	b.n	8007048 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fb4:	69fb      	ldr	r3, [r7, #28]
 8006fb6:	089b      	lsrs	r3, r3, #2
 8006fb8:	f003 0301 	and.w	r3, r3, #1
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	f000 80d2 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	0a5b      	lsrs	r3, r3, #9
 8006fc6:	f003 0301 	and.w	r3, r3, #1
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 80cb 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8006fd0:	7bfb      	ldrb	r3, [r7, #15]
 8006fd2:	2b10      	cmp	r3, #16
 8006fd4:	d103      	bne.n	8006fde <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8006fd6:	6878      	ldr	r0, [r7, #4]
 8006fd8:	f000 fa76 	bl	80074c8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fdc:	e0c3      	b.n	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 fada 	bl	8007598 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006fe4:	e0bf      	b.n	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ff0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ff4:	f000 80b7 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006ff8:	69fb      	ldr	r3, [r7, #28]
 8006ffa:	099b      	lsrs	r3, r3, #6
 8006ffc:	f003 0301 	and.w	r3, r3, #1
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00f      	beq.n	8007024 <HAL_I2C_EV_IRQHandler+0x18c>
 8007004:	697b      	ldr	r3, [r7, #20]
 8007006:	0a9b      	lsrs	r3, r3, #10
 8007008:	f003 0301 	and.w	r3, r3, #1
 800700c:	2b00      	cmp	r3, #0
 800700e:	d009      	beq.n	8007024 <HAL_I2C_EV_IRQHandler+0x18c>
 8007010:	69fb      	ldr	r3, [r7, #28]
 8007012:	089b      	lsrs	r3, r3, #2
 8007014:	f003 0301 	and.w	r3, r3, #1
 8007018:	2b00      	cmp	r3, #0
 800701a:	d103      	bne.n	8007024 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 800701c:	6878      	ldr	r0, [r7, #4]
 800701e:	f000 fb4a 	bl	80076b6 <I2C_MasterReceive_RXNE>
 8007022:	e011      	b.n	8007048 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007024:	69fb      	ldr	r3, [r7, #28]
 8007026:	089b      	lsrs	r3, r3, #2
 8007028:	f003 0301 	and.w	r3, r3, #1
 800702c:	2b00      	cmp	r3, #0
 800702e:	f000 809a 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	0a5b      	lsrs	r3, r3, #9
 8007036:	f003 0301 	and.w	r3, r3, #1
 800703a:	2b00      	cmp	r3, #0
 800703c:	f000 8093 	beq.w	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 fbe9 	bl	8007818 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007046:	e08e      	b.n	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
 8007048:	e08d      	b.n	8007166 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704e:	2b00      	cmp	r3, #0
 8007050:	d004      	beq.n	800705c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	695b      	ldr	r3, [r3, #20]
 8007058:	61fb      	str	r3, [r7, #28]
 800705a:	e007      	b.n	800706c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	699b      	ldr	r3, [r3, #24]
 8007062:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	681b      	ldr	r3, [r3, #0]
 8007068:	695b      	ldr	r3, [r3, #20]
 800706a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800706c:	69fb      	ldr	r3, [r7, #28]
 800706e:	085b      	lsrs	r3, r3, #1
 8007070:	f003 0301 	and.w	r3, r3, #1
 8007074:	2b00      	cmp	r3, #0
 8007076:	d012      	beq.n	800709e <HAL_I2C_EV_IRQHandler+0x206>
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	0a5b      	lsrs	r3, r3, #9
 800707c:	f003 0301 	and.w	r3, r3, #1
 8007080:	2b00      	cmp	r3, #0
 8007082:	d00c      	beq.n	800709e <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	699b      	ldr	r3, [r3, #24]
 8007092:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8007094:	69b9      	ldr	r1, [r7, #24]
 8007096:	6878      	ldr	r0, [r7, #4]
 8007098:	f000 ffa7 	bl	8007fea <I2C_Slave_ADDR>
 800709c:	e066      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800709e:	69fb      	ldr	r3, [r7, #28]
 80070a0:	091b      	lsrs	r3, r3, #4
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	d009      	beq.n	80070be <HAL_I2C_EV_IRQHandler+0x226>
 80070aa:	697b      	ldr	r3, [r7, #20]
 80070ac:	0a5b      	lsrs	r3, r3, #9
 80070ae:	f003 0301 	and.w	r3, r3, #1
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d003      	beq.n	80070be <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 80070b6:	6878      	ldr	r0, [r7, #4]
 80070b8:	f000 ffdc 	bl	8008074 <I2C_Slave_STOPF>
 80070bc:	e056      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80070be:	7bbb      	ldrb	r3, [r7, #14]
 80070c0:	2b21      	cmp	r3, #33	; 0x21
 80070c2:	d002      	beq.n	80070ca <HAL_I2C_EV_IRQHandler+0x232>
 80070c4:	7bbb      	ldrb	r3, [r7, #14]
 80070c6:	2b29      	cmp	r3, #41	; 0x29
 80070c8:	d125      	bne.n	8007116 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80070ca:	69fb      	ldr	r3, [r7, #28]
 80070cc:	09db      	lsrs	r3, r3, #7
 80070ce:	f003 0301 	and.w	r3, r3, #1
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d00f      	beq.n	80070f6 <HAL_I2C_EV_IRQHandler+0x25e>
 80070d6:	697b      	ldr	r3, [r7, #20]
 80070d8:	0a9b      	lsrs	r3, r3, #10
 80070da:	f003 0301 	and.w	r3, r3, #1
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d009      	beq.n	80070f6 <HAL_I2C_EV_IRQHandler+0x25e>
 80070e2:	69fb      	ldr	r3, [r7, #28]
 80070e4:	089b      	lsrs	r3, r3, #2
 80070e6:	f003 0301 	and.w	r3, r3, #1
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	d103      	bne.n	80070f6 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f000 febd 	bl	8007e6e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80070f4:	e039      	b.n	800716a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80070f6:	69fb      	ldr	r3, [r7, #28]
 80070f8:	089b      	lsrs	r3, r3, #2
 80070fa:	f003 0301 	and.w	r3, r3, #1
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d033      	beq.n	800716a <HAL_I2C_EV_IRQHandler+0x2d2>
 8007102:	697b      	ldr	r3, [r7, #20]
 8007104:	0a5b      	lsrs	r3, r3, #9
 8007106:	f003 0301 	and.w	r3, r3, #1
 800710a:	2b00      	cmp	r3, #0
 800710c:	d02d      	beq.n	800716a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800710e:	6878      	ldr	r0, [r7, #4]
 8007110:	f000 feea 	bl	8007ee8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007114:	e029      	b.n	800716a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8007116:	69fb      	ldr	r3, [r7, #28]
 8007118:	099b      	lsrs	r3, r3, #6
 800711a:	f003 0301 	and.w	r3, r3, #1
 800711e:	2b00      	cmp	r3, #0
 8007120:	d00f      	beq.n	8007142 <HAL_I2C_EV_IRQHandler+0x2aa>
 8007122:	697b      	ldr	r3, [r7, #20]
 8007124:	0a9b      	lsrs	r3, r3, #10
 8007126:	f003 0301 	and.w	r3, r3, #1
 800712a:	2b00      	cmp	r3, #0
 800712c:	d009      	beq.n	8007142 <HAL_I2C_EV_IRQHandler+0x2aa>
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	089b      	lsrs	r3, r3, #2
 8007132:	f003 0301 	and.w	r3, r3, #1
 8007136:	2b00      	cmp	r3, #0
 8007138:	d103      	bne.n	8007142 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800713a:	6878      	ldr	r0, [r7, #4]
 800713c:	f000 fef5 	bl	8007f2a <I2C_SlaveReceive_RXNE>
 8007140:	e014      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	089b      	lsrs	r3, r3, #2
 8007146:	f003 0301 	and.w	r3, r3, #1
 800714a:	2b00      	cmp	r3, #0
 800714c:	d00e      	beq.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	0a5b      	lsrs	r3, r3, #9
 8007152:	f003 0301 	and.w	r3, r3, #1
 8007156:	2b00      	cmp	r3, #0
 8007158:	d008      	beq.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800715a:	6878      	ldr	r0, [r7, #4]
 800715c:	f000 ff23 	bl	8007fa6 <I2C_SlaveReceive_BTF>
 8007160:	e004      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8007162:	bf00      	nop
 8007164:	e002      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8007166:	bf00      	nop
 8007168:	e000      	b.n	800716c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800716a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800716c:	3720      	adds	r7, #32
 800716e:	46bd      	mov	sp, r7
 8007170:	bd80      	pop	{r7, pc}

08007172 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007172:	b580      	push	{r7, lr}
 8007174:	b08a      	sub	sp, #40	; 0x28
 8007176:	af00      	add	r7, sp, #0
 8007178:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	695b      	ldr	r3, [r3, #20]
 8007180:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	685b      	ldr	r3, [r3, #4]
 8007188:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800718a:	2300      	movs	r3, #0
 800718c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007194:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007196:	6a3b      	ldr	r3, [r7, #32]
 8007198:	0a1b      	lsrs	r3, r3, #8
 800719a:	f003 0301 	and.w	r3, r3, #1
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00e      	beq.n	80071c0 <HAL_I2C_ER_IRQHandler+0x4e>
 80071a2:	69fb      	ldr	r3, [r7, #28]
 80071a4:	0a1b      	lsrs	r3, r3, #8
 80071a6:	f003 0301 	and.w	r3, r3, #1
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d008      	beq.n	80071c0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80071ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071b0:	f043 0301 	orr.w	r3, r3, #1
 80071b4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80071be:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80071c0:	6a3b      	ldr	r3, [r7, #32]
 80071c2:	0a5b      	lsrs	r3, r3, #9
 80071c4:	f003 0301 	and.w	r3, r3, #1
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d00e      	beq.n	80071ea <HAL_I2C_ER_IRQHandler+0x78>
 80071cc:	69fb      	ldr	r3, [r7, #28]
 80071ce:	0a1b      	lsrs	r3, r3, #8
 80071d0:	f003 0301 	and.w	r3, r3, #1
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d008      	beq.n	80071ea <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80071d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071da:	f043 0302 	orr.w	r3, r3, #2
 80071de:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80071e8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80071ea:	6a3b      	ldr	r3, [r7, #32]
 80071ec:	0a9b      	lsrs	r3, r3, #10
 80071ee:	f003 0301 	and.w	r3, r3, #1
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d03f      	beq.n	8007276 <HAL_I2C_ER_IRQHandler+0x104>
 80071f6:	69fb      	ldr	r3, [r7, #28]
 80071f8:	0a1b      	lsrs	r3, r3, #8
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d039      	beq.n	8007276 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8007202:	7efb      	ldrb	r3, [r7, #27]
 8007204:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800720a:	b29b      	uxth	r3, r3
 800720c:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007214:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800721a:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 800721c:	7ebb      	ldrb	r3, [r7, #26]
 800721e:	2b20      	cmp	r3, #32
 8007220:	d112      	bne.n	8007248 <HAL_I2C_ER_IRQHandler+0xd6>
 8007222:	697b      	ldr	r3, [r7, #20]
 8007224:	2b00      	cmp	r3, #0
 8007226:	d10f      	bne.n	8007248 <HAL_I2C_ER_IRQHandler+0xd6>
 8007228:	7cfb      	ldrb	r3, [r7, #19]
 800722a:	2b21      	cmp	r3, #33	; 0x21
 800722c:	d008      	beq.n	8007240 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800722e:	7cfb      	ldrb	r3, [r7, #19]
 8007230:	2b29      	cmp	r3, #41	; 0x29
 8007232:	d005      	beq.n	8007240 <HAL_I2C_ER_IRQHandler+0xce>
 8007234:	7cfb      	ldrb	r3, [r7, #19]
 8007236:	2b28      	cmp	r3, #40	; 0x28
 8007238:	d106      	bne.n	8007248 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800723a:	68fb      	ldr	r3, [r7, #12]
 800723c:	2b21      	cmp	r3, #33	; 0x21
 800723e:	d103      	bne.n	8007248 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f001 f847 	bl	80082d4 <I2C_Slave_AF>
 8007246:	e016      	b.n	8007276 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007250:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8007252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007254:	f043 0304 	orr.w	r3, r3, #4
 8007258:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800725a:	7efb      	ldrb	r3, [r7, #27]
 800725c:	2b10      	cmp	r3, #16
 800725e:	d002      	beq.n	8007266 <HAL_I2C_ER_IRQHandler+0xf4>
 8007260:	7efb      	ldrb	r3, [r7, #27]
 8007262:	2b40      	cmp	r3, #64	; 0x40
 8007264:	d107      	bne.n	8007276 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007274:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8007276:	6a3b      	ldr	r3, [r7, #32]
 8007278:	0adb      	lsrs	r3, r3, #11
 800727a:	f003 0301 	and.w	r3, r3, #1
 800727e:	2b00      	cmp	r3, #0
 8007280:	d00e      	beq.n	80072a0 <HAL_I2C_ER_IRQHandler+0x12e>
 8007282:	69fb      	ldr	r3, [r7, #28]
 8007284:	0a1b      	lsrs	r3, r3, #8
 8007286:	f003 0301 	and.w	r3, r3, #1
 800728a:	2b00      	cmp	r3, #0
 800728c:	d008      	beq.n	80072a0 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800728e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007290:	f043 0308 	orr.w	r3, r3, #8
 8007294:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800729e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80072a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d008      	beq.n	80072b8 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80072aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ac:	431a      	orrs	r2, r3
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f001 f87e 	bl	80083b4 <I2C_ITError>
  }
}
 80072b8:	bf00      	nop
 80072ba:	3728      	adds	r7, #40	; 0x28
 80072bc:	46bd      	mov	sp, r7
 80072be:	bd80      	pop	{r7, pc}

080072c0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072c0:	b480      	push	{r7}
 80072c2:	b083      	sub	sp, #12
 80072c4:	af00      	add	r7, sp, #0
 80072c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80072c8:	bf00      	nop
 80072ca:	370c      	adds	r7, #12
 80072cc:	46bd      	mov	sp, r7
 80072ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d2:	4770      	bx	lr

080072d4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b083      	sub	sp, #12
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80072dc:	bf00      	nop
 80072de:	370c      	adds	r7, #12
 80072e0:	46bd      	mov	sp, r7
 80072e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072e6:	4770      	bx	lr

080072e8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80072f0:	bf00      	nop
 80072f2:	370c      	adds	r7, #12
 80072f4:	46bd      	mov	sp, r7
 80072f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fa:	4770      	bx	lr

080072fc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007304:	bf00      	nop
 8007306:	370c      	adds	r7, #12
 8007308:	46bd      	mov	sp, r7
 800730a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800730e:	4770      	bx	lr

08007310 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8007310:	b480      	push	{r7}
 8007312:	b083      	sub	sp, #12
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	460b      	mov	r3, r1
 800731a:	70fb      	strb	r3, [r7, #3]
 800731c:	4613      	mov	r3, r2
 800731e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8007320:	bf00      	nop
 8007322:	370c      	adds	r7, #12
 8007324:	46bd      	mov	sp, r7
 8007326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800732a:	4770      	bx	lr

0800732c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800732c:	b480      	push	{r7}
 800732e:	b083      	sub	sp, #12
 8007330:	af00      	add	r7, sp, #0
 8007332:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8007334:	bf00      	nop
 8007336:	370c      	adds	r7, #12
 8007338:	46bd      	mov	sp, r7
 800733a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733e:	4770      	bx	lr

08007340 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007340:	b480      	push	{r7}
 8007342:	b083      	sub	sp, #12
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr

08007354 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007354:	b480      	push	{r7}
 8007356:	b083      	sub	sp, #12
 8007358:	af00      	add	r7, sp, #0
 800735a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800735c:	bf00      	nop
 800735e:	370c      	adds	r7, #12
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr

08007368 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007368:	b480      	push	{r7}
 800736a:	b083      	sub	sp, #12
 800736c:	af00      	add	r7, sp, #0
 800736e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8007384:	bf00      	nop
 8007386:	370c      	adds	r7, #12
 8007388:	46bd      	mov	sp, r7
 800738a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800738e:	4770      	bx	lr

08007390 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007390:	b580      	push	{r7, lr}
 8007392:	b084      	sub	sp, #16
 8007394:	af00      	add	r7, sp, #0
 8007396:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800739e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073a6:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80073ac:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d150      	bne.n	8007458 <I2C_MasterTransmit_TXE+0xc8>
 80073b6:	7bfb      	ldrb	r3, [r7, #15]
 80073b8:	2b21      	cmp	r3, #33	; 0x21
 80073ba:	d14d      	bne.n	8007458 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80073bc:	68bb      	ldr	r3, [r7, #8]
 80073be:	2b08      	cmp	r3, #8
 80073c0:	d01d      	beq.n	80073fe <I2C_MasterTransmit_TXE+0x6e>
 80073c2:	68bb      	ldr	r3, [r7, #8]
 80073c4:	2b20      	cmp	r3, #32
 80073c6:	d01a      	beq.n	80073fe <I2C_MasterTransmit_TXE+0x6e>
 80073c8:	68bb      	ldr	r3, [r7, #8]
 80073ca:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80073ce:	d016      	beq.n	80073fe <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	685a      	ldr	r2, [r3, #4]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80073de:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2211      	movs	r2, #17
 80073e4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	2200      	movs	r2, #0
 80073ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	2220      	movs	r2, #32
 80073f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	f7ff ff62 	bl	80072c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80073fc:	e060      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	685a      	ldr	r2, [r3, #4]
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800740c:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681a      	ldr	r2, [r3, #0]
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800741c:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	2200      	movs	r2, #0
 8007422:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2220      	movs	r2, #32
 8007428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007432:	b2db      	uxtb	r3, r3
 8007434:	2b40      	cmp	r3, #64	; 0x40
 8007436:	d107      	bne.n	8007448 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2200      	movs	r2, #0
 800743c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8007440:	6878      	ldr	r0, [r7, #4]
 8007442:	f7ff ff7d 	bl	8007340 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007446:	e03b      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2200      	movs	r2, #0
 800744c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8007450:	6878      	ldr	r0, [r7, #4]
 8007452:	f7ff ff35 	bl	80072c0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007456:	e033      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8007458:	7bfb      	ldrb	r3, [r7, #15]
 800745a:	2b21      	cmp	r3, #33	; 0x21
 800745c:	d005      	beq.n	800746a <I2C_MasterTransmit_TXE+0xda>
 800745e:	7bbb      	ldrb	r3, [r7, #14]
 8007460:	2b40      	cmp	r3, #64	; 0x40
 8007462:	d12d      	bne.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8007464:	7bfb      	ldrb	r3, [r7, #15]
 8007466:	2b22      	cmp	r3, #34	; 0x22
 8007468:	d12a      	bne.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800746e:	b29b      	uxth	r3, r3
 8007470:	2b00      	cmp	r3, #0
 8007472:	d108      	bne.n	8007486 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	685a      	ldr	r2, [r3, #4]
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007482:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007484:	e01c      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800748c:	b2db      	uxtb	r3, r3
 800748e:	2b40      	cmp	r3, #64	; 0x40
 8007490:	d103      	bne.n	800749a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8007492:	6878      	ldr	r0, [r7, #4]
 8007494:	f000 f880 	bl	8007598 <I2C_MemoryTransmit_TXE_BTF>
}
 8007498:	e012      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749e:	781a      	ldrb	r2, [r3, #0]
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074aa:	1c5a      	adds	r2, r3, #1
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	3b01      	subs	r3, #1
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80074be:	e7ff      	b.n	80074c0 <I2C_MasterTransmit_TXE+0x130>
 80074c0:	bf00      	nop
 80074c2:	3710      	adds	r7, #16
 80074c4:	46bd      	mov	sp, r7
 80074c6:	bd80      	pop	{r7, pc}

080074c8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074d4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80074dc:	b2db      	uxtb	r3, r3
 80074de:	2b21      	cmp	r3, #33	; 0x21
 80074e0:	d156      	bne.n	8007590 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074e6:	b29b      	uxth	r3, r3
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d012      	beq.n	8007512 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f0:	781a      	ldrb	r2, [r3, #0]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fc:	1c5a      	adds	r2, r3, #1
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007506:	b29b      	uxth	r3, r3
 8007508:	3b01      	subs	r3, #1
 800750a:	b29a      	uxth	r2, r3
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8007510:	e03e      	b.n	8007590 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2b08      	cmp	r3, #8
 8007516:	d01d      	beq.n	8007554 <I2C_MasterTransmit_BTF+0x8c>
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	2b20      	cmp	r3, #32
 800751c:	d01a      	beq.n	8007554 <I2C_MasterTransmit_BTF+0x8c>
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007524:	d016      	beq.n	8007554 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	685a      	ldr	r2, [r3, #4]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007534:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2211      	movs	r2, #17
 800753a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	2200      	movs	r2, #0
 8007540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2220      	movs	r2, #32
 8007548:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f7ff feb7 	bl	80072c0 <HAL_I2C_MasterTxCpltCallback>
}
 8007552:	e01d      	b.n	8007590 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	685a      	ldr	r2, [r3, #4]
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007562:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	681a      	ldr	r2, [r3, #0]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007572:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	2200      	movs	r2, #0
 8007578:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	2220      	movs	r2, #32
 800757e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2200      	movs	r2, #0
 8007586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800758a:	6878      	ldr	r0, [r7, #4]
 800758c:	f7ff fe98 	bl	80072c0 <HAL_I2C_MasterTxCpltCallback>
}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	b084      	sub	sp, #16
 800759c:	af00      	add	r7, sp, #0
 800759e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075a6:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d11d      	bne.n	80075ec <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d10b      	bne.n	80075d0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075bc:	b2da      	uxtb	r2, r3
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075c8:	1c9a      	adds	r2, r3, #2
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80075ce:	e06e      	b.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075d4:	b29b      	uxth	r3, r3
 80075d6:	121b      	asrs	r3, r3, #8
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	651a      	str	r2, [r3, #80]	; 0x50
}
 80075ea:	e060      	b.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d10b      	bne.n	800760c <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80075f8:	b2da      	uxtb	r2, r3
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007604:	1c5a      	adds	r2, r3, #1
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	651a      	str	r2, [r3, #80]	; 0x50
}
 800760a:	e050      	b.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007610:	2b02      	cmp	r3, #2
 8007612:	d14c      	bne.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8007614:	7bfb      	ldrb	r3, [r7, #15]
 8007616:	2b22      	cmp	r3, #34	; 0x22
 8007618:	d108      	bne.n	800762c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	681a      	ldr	r2, [r3, #0]
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	681b      	ldr	r3, [r3, #0]
 8007624:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007628:	601a      	str	r2, [r3, #0]
}
 800762a:	e040      	b.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007630:	b29b      	uxth	r3, r3
 8007632:	2b00      	cmp	r3, #0
 8007634:	d015      	beq.n	8007662 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8007636:	7bfb      	ldrb	r3, [r7, #15]
 8007638:	2b21      	cmp	r3, #33	; 0x21
 800763a:	d112      	bne.n	8007662 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007640:	781a      	ldrb	r2, [r3, #0]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764c:	1c5a      	adds	r2, r3, #1
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007656:	b29b      	uxth	r3, r3
 8007658:	3b01      	subs	r3, #1
 800765a:	b29a      	uxth	r2, r3
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8007660:	e025      	b.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007666:	b29b      	uxth	r3, r3
 8007668:	2b00      	cmp	r3, #0
 800766a:	d120      	bne.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
 800766c:	7bfb      	ldrb	r3, [r7, #15]
 800766e:	2b21      	cmp	r3, #33	; 0x21
 8007670:	d11d      	bne.n	80076ae <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	681b      	ldr	r3, [r3, #0]
 8007676:	685a      	ldr	r2, [r3, #4]
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8007680:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681a      	ldr	r2, [r3, #0]
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007690:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2200      	movs	r2, #0
 80076a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 80076a8:	6878      	ldr	r0, [r7, #4]
 80076aa:	f7ff fe49 	bl	8007340 <HAL_I2C_MemTxCpltCallback>
}
 80076ae:	bf00      	nop
 80076b0:	3710      	adds	r7, #16
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}

080076b6 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80076b6:	b580      	push	{r7, lr}
 80076b8:	b084      	sub	sp, #16
 80076ba:	af00      	add	r7, sp, #0
 80076bc:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80076c4:	b2db      	uxtb	r3, r3
 80076c6:	2b22      	cmp	r3, #34	; 0x22
 80076c8:	f040 80a2 	bne.w	8007810 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076d0:	b29b      	uxth	r3, r3
 80076d2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	2b03      	cmp	r3, #3
 80076d8:	d921      	bls.n	800771e <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	691a      	ldr	r2, [r3, #16]
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e4:	b2d2      	uxtb	r2, r2
 80076e6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ec:	1c5a      	adds	r2, r3, #1
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	3b01      	subs	r3, #1
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	2b03      	cmp	r3, #3
 8007708:	f040 8082 	bne.w	8007810 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	685a      	ldr	r2, [r3, #4]
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800771a:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 800771c:	e078      	b.n	8007810 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007722:	2b02      	cmp	r3, #2
 8007724:	d074      	beq.n	8007810 <I2C_MasterReceive_RXNE+0x15a>
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	2b01      	cmp	r3, #1
 800772a:	d002      	beq.n	8007732 <I2C_MasterReceive_RXNE+0x7c>
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d16e      	bne.n	8007810 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f001 fa06 	bl	8008b44 <I2C_WaitOnSTOPRequestThroughIT>
 8007738:	4603      	mov	r3, r0
 800773a:	2b00      	cmp	r3, #0
 800773c:	d142      	bne.n	80077c4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	681a      	ldr	r2, [r3, #0]
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800774c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	685a      	ldr	r2, [r3, #4]
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800775c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	691a      	ldr	r2, [r3, #16]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007770:	1c5a      	adds	r2, r3, #1
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800777a:	b29b      	uxth	r3, r3
 800777c:	3b01      	subs	r3, #1
 800777e:	b29a      	uxth	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2220      	movs	r2, #32
 8007788:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007792:	b2db      	uxtb	r3, r3
 8007794:	2b40      	cmp	r3, #64	; 0x40
 8007796:	d10a      	bne.n	80077ae <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2200      	movs	r2, #0
 80077a4:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80077a6:	6878      	ldr	r0, [r7, #4]
 80077a8:	f7ff fdd4 	bl	8007354 <HAL_I2C_MemRxCpltCallback>
}
 80077ac:	e030      	b.n	8007810 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2212      	movs	r2, #18
 80077ba:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80077bc:	6878      	ldr	r0, [r7, #4]
 80077be:	f7ff fd89 	bl	80072d4 <HAL_I2C_MasterRxCpltCallback>
}
 80077c2:	e025      	b.n	8007810 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	685a      	ldr	r2, [r3, #4]
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	681b      	ldr	r3, [r3, #0]
 80077ce:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80077d2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	691a      	ldr	r2, [r3, #16]
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077de:	b2d2      	uxtb	r2, r2
 80077e0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e6:	1c5a      	adds	r2, r3, #1
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	3b01      	subs	r3, #1
 80077f4:	b29a      	uxth	r2, r3
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2220      	movs	r2, #32
 80077fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	2200      	movs	r2, #0
 8007806:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800780a:	6878      	ldr	r0, [r7, #4]
 800780c:	f7ff fdac 	bl	8007368 <HAL_I2C_ErrorCallback>
}
 8007810:	bf00      	nop
 8007812:	3710      	adds	r7, #16
 8007814:	46bd      	mov	sp, r7
 8007816:	bd80      	pop	{r7, pc}

08007818 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	b084      	sub	sp, #16
 800781c:	af00      	add	r7, sp, #0
 800781e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007824:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800782a:	b29b      	uxth	r3, r3
 800782c:	2b04      	cmp	r3, #4
 800782e:	d11b      	bne.n	8007868 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	681b      	ldr	r3, [r3, #0]
 8007834:	685a      	ldr	r2, [r3, #4]
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800783e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	691a      	ldr	r2, [r3, #16]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	b2d2      	uxtb	r2, r2
 800784c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007852:	1c5a      	adds	r2, r3, #1
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800785c:	b29b      	uxth	r3, r3
 800785e:	3b01      	subs	r3, #1
 8007860:	b29a      	uxth	r2, r3
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8007866:	e0bd      	b.n	80079e4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800786c:	b29b      	uxth	r3, r3
 800786e:	2b03      	cmp	r3, #3
 8007870:	d129      	bne.n	80078c6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007880:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	2b04      	cmp	r3, #4
 8007886:	d00a      	beq.n	800789e <I2C_MasterReceive_BTF+0x86>
 8007888:	68fb      	ldr	r3, [r7, #12]
 800788a:	2b02      	cmp	r3, #2
 800788c:	d007      	beq.n	800789e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	681a      	ldr	r2, [r3, #0]
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800789c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	691a      	ldr	r2, [r3, #16]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078a8:	b2d2      	uxtb	r2, r2
 80078aa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078b0:	1c5a      	adds	r2, r3, #1
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ba:	b29b      	uxth	r3, r3
 80078bc:	3b01      	subs	r3, #1
 80078be:	b29a      	uxth	r2, r3
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80078c4:	e08e      	b.n	80079e4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078ca:	b29b      	uxth	r3, r3
 80078cc:	2b02      	cmp	r3, #2
 80078ce:	d176      	bne.n	80079be <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d002      	beq.n	80078dc <I2C_MasterReceive_BTF+0xc4>
 80078d6:	68fb      	ldr	r3, [r7, #12]
 80078d8:	2b10      	cmp	r3, #16
 80078da:	d108      	bne.n	80078ee <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	681a      	ldr	r2, [r3, #0]
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80078ea:	601a      	str	r2, [r3, #0]
 80078ec:	e019      	b.n	8007922 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2b04      	cmp	r3, #4
 80078f2:	d002      	beq.n	80078fa <I2C_MasterReceive_BTF+0xe2>
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2b02      	cmp	r3, #2
 80078f8:	d108      	bne.n	800790c <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	e00a      	b.n	8007922 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	2b10      	cmp	r3, #16
 8007910:	d007      	beq.n	8007922 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007920:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	691a      	ldr	r2, [r3, #16]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792c:	b2d2      	uxtb	r2, r2
 800792e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007934:	1c5a      	adds	r2, r3, #1
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800793e:	b29b      	uxth	r3, r3
 8007940:	3b01      	subs	r3, #1
 8007942:	b29a      	uxth	r2, r3
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	691a      	ldr	r2, [r3, #16]
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007952:	b2d2      	uxtb	r2, r2
 8007954:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795a:	1c5a      	adds	r2, r3, #1
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007964:	b29b      	uxth	r3, r3
 8007966:	3b01      	subs	r3, #1
 8007968:	b29a      	uxth	r2, r3
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	685a      	ldr	r2, [r3, #4]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800797c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800798c:	b2db      	uxtb	r3, r3
 800798e:	2b40      	cmp	r3, #64	; 0x40
 8007990:	d10a      	bne.n	80079a8 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	2200      	movs	r2, #0
 8007996:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2200      	movs	r2, #0
 800799e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f7ff fcd7 	bl	8007354 <HAL_I2C_MemRxCpltCallback>
}
 80079a6:	e01d      	b.n	80079e4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	2212      	movs	r2, #18
 80079b4:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f7ff fc8c 	bl	80072d4 <HAL_I2C_MasterRxCpltCallback>
}
 80079bc:	e012      	b.n	80079e4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	691a      	ldr	r2, [r3, #16]
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079c8:	b2d2      	uxtb	r2, r2
 80079ca:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079d0:	1c5a      	adds	r2, r3, #1
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80079da:	b29b      	uxth	r3, r3
 80079dc:	3b01      	subs	r3, #1
 80079de:	b29a      	uxth	r2, r3
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80079e4:	bf00      	nop
 80079e6:	3710      	adds	r7, #16
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}

080079ec <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079fa:	b2db      	uxtb	r3, r3
 80079fc:	2b40      	cmp	r3, #64	; 0x40
 80079fe:	d117      	bne.n	8007a30 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	d109      	bne.n	8007a1c <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a0c:	b2db      	uxtb	r3, r3
 8007a0e:	461a      	mov	r2, r3
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a18:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8007a1a:	e067      	b.n	8007aec <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a20:	b2db      	uxtb	r3, r3
 8007a22:	f043 0301 	orr.w	r3, r3, #1
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	611a      	str	r2, [r3, #16]
}
 8007a2e:	e05d      	b.n	8007aec <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	691b      	ldr	r3, [r3, #16]
 8007a34:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007a38:	d133      	bne.n	8007aa2 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	2b21      	cmp	r3, #33	; 0x21
 8007a44:	d109      	bne.n	8007a5a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8007a56:	611a      	str	r2, [r3, #16]
 8007a58:	e008      	b.n	8007a6c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	f043 0301 	orr.w	r3, r3, #1
 8007a64:	b2da      	uxtb	r2, r3
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d004      	beq.n	8007a7e <I2C_Master_SB+0x92>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007a78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d108      	bne.n	8007a90 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d032      	beq.n	8007aec <I2C_Master_SB+0x100>
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007a8a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d02d      	beq.n	8007aec <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	685a      	ldr	r2, [r3, #4]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a9e:	605a      	str	r2, [r3, #4]
}
 8007aa0:	e024      	b.n	8007aec <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10e      	bne.n	8007ac8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007aae:	b29b      	uxth	r3, r3
 8007ab0:	11db      	asrs	r3, r3, #7
 8007ab2:	b2db      	uxtb	r3, r3
 8007ab4:	f003 0306 	and.w	r3, r3, #6
 8007ab8:	b2db      	uxtb	r3, r3
 8007aba:	f063 030f 	orn	r3, r3, #15
 8007abe:	b2da      	uxtb	r2, r3
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	611a      	str	r2, [r3, #16]
}
 8007ac6:	e011      	b.n	8007aec <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d10d      	bne.n	8007aec <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ad4:	b29b      	uxth	r3, r3
 8007ad6:	11db      	asrs	r3, r3, #7
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	f003 0306 	and.w	r3, r3, #6
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	f063 030e 	orn	r3, r3, #14
 8007ae4:	b2da      	uxtb	r2, r3
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	611a      	str	r2, [r3, #16]
}
 8007aec:	bf00      	nop
 8007aee:	370c      	adds	r7, #12
 8007af0:	46bd      	mov	sp, r7
 8007af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007af6:	4770      	bx	lr

08007af8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8007af8:	b480      	push	{r7}
 8007afa:	b083      	sub	sp, #12
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007b04:	b2da      	uxtb	r2, r3
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d103      	bne.n	8007b1c <I2C_Master_ADD10+0x24>
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b18:	2b00      	cmp	r3, #0
 8007b1a:	d011      	beq.n	8007b40 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007b20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d104      	bne.n	8007b30 <I2C_Master_ADD10+0x38>
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d007      	beq.n	8007b40 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	685a      	ldr	r2, [r3, #4]
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007b3e:	605a      	str	r2, [r3, #4]
    }
  }
}
 8007b40:	bf00      	nop
 8007b42:	370c      	adds	r7, #12
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b091      	sub	sp, #68	; 0x44
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b5a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b62:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b68:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	2b22      	cmp	r3, #34	; 0x22
 8007b74:	f040 8169 	bne.w	8007e4a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d10f      	bne.n	8007ba0 <I2C_Master_ADDR+0x54>
 8007b80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8007b84:	2b40      	cmp	r3, #64	; 0x40
 8007b86:	d10b      	bne.n	8007ba0 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b88:	2300      	movs	r3, #0
 8007b8a:	633b      	str	r3, [r7, #48]	; 0x30
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	695b      	ldr	r3, [r3, #20]
 8007b92:	633b      	str	r3, [r7, #48]	; 0x30
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	699b      	ldr	r3, [r3, #24]
 8007b9a:	633b      	str	r3, [r7, #48]	; 0x30
 8007b9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007b9e:	e160      	b.n	8007e62 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d11d      	bne.n	8007be4 <I2C_Master_ADDR+0x98>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	691b      	ldr	r3, [r3, #16]
 8007bac:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8007bb0:	d118      	bne.n	8007be4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	695b      	ldr	r3, [r3, #20]
 8007bbc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	699b      	ldr	r3, [r3, #24]
 8007bc4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007bc6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	681a      	ldr	r2, [r3, #0]
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007bd6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007bdc:	1c5a      	adds	r2, r3, #1
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	651a      	str	r2, [r3, #80]	; 0x50
 8007be2:	e13e      	b.n	8007e62 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007be8:	b29b      	uxth	r3, r3
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d113      	bne.n	8007c16 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007bee:	2300      	movs	r3, #0
 8007bf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	695b      	ldr	r3, [r3, #20]
 8007bf8:	62bb      	str	r3, [r7, #40]	; 0x28
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8007c02:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	681a      	ldr	r2, [r3, #0]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c12:	601a      	str	r2, [r3, #0]
 8007c14:	e115      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007c1a:	b29b      	uxth	r3, r3
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	f040 808a 	bne.w	8007d36 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8007c22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c24:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007c28:	d137      	bne.n	8007c9a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	681b      	ldr	r3, [r3, #0]
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c38:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c48:	d113      	bne.n	8007c72 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007c58:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c5a:	2300      	movs	r3, #0
 8007c5c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	695b      	ldr	r3, [r3, #20]
 8007c64:	627b      	str	r3, [r7, #36]	; 0x24
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	699b      	ldr	r3, [r3, #24]
 8007c6c:	627b      	str	r3, [r7, #36]	; 0x24
 8007c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c70:	e0e7      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007c72:	2300      	movs	r3, #0
 8007c74:	623b      	str	r3, [r7, #32]
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	695b      	ldr	r3, [r3, #20]
 8007c7c:	623b      	str	r3, [r7, #32]
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	699b      	ldr	r3, [r3, #24]
 8007c84:	623b      	str	r3, [r7, #32]
 8007c86:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c96:	601a      	str	r2, [r3, #0]
 8007c98:	e0d3      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8007c9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007c9c:	2b08      	cmp	r3, #8
 8007c9e:	d02e      	beq.n	8007cfe <I2C_Master_ADDR+0x1b2>
 8007ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007ca2:	2b20      	cmp	r3, #32
 8007ca4:	d02b      	beq.n	8007cfe <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8007ca6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007ca8:	2b12      	cmp	r3, #18
 8007caa:	d102      	bne.n	8007cb2 <I2C_Master_ADDR+0x166>
 8007cac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cae:	2b01      	cmp	r3, #1
 8007cb0:	d125      	bne.n	8007cfe <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007cb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cb4:	2b04      	cmp	r3, #4
 8007cb6:	d00e      	beq.n	8007cd6 <I2C_Master_ADDR+0x18a>
 8007cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cba:	2b02      	cmp	r3, #2
 8007cbc:	d00b      	beq.n	8007cd6 <I2C_Master_ADDR+0x18a>
 8007cbe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cc0:	2b10      	cmp	r3, #16
 8007cc2:	d008      	beq.n	8007cd6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	681a      	ldr	r2, [r3, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007cd2:	601a      	str	r2, [r3, #0]
 8007cd4:	e007      	b.n	8007ce6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	681a      	ldr	r2, [r3, #0]
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007ce4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007ce6:	2300      	movs	r3, #0
 8007ce8:	61fb      	str	r3, [r7, #28]
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	695b      	ldr	r3, [r3, #20]
 8007cf0:	61fb      	str	r3, [r7, #28]
 8007cf2:	687b      	ldr	r3, [r7, #4]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	699b      	ldr	r3, [r3, #24]
 8007cf8:	61fb      	str	r3, [r7, #28]
 8007cfa:	69fb      	ldr	r3, [r7, #28]
 8007cfc:	e0a1      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	681a      	ldr	r2, [r3, #0]
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d0c:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d0e:	2300      	movs	r3, #0
 8007d10:	61bb      	str	r3, [r7, #24]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	695b      	ldr	r3, [r3, #20]
 8007d18:	61bb      	str	r3, [r7, #24]
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	699b      	ldr	r3, [r3, #24]
 8007d20:	61bb      	str	r3, [r7, #24]
 8007d22:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	681a      	ldr	r2, [r3, #0]
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007d32:	601a      	str	r2, [r3, #0]
 8007d34:	e085      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	2b02      	cmp	r3, #2
 8007d3e:	d14d      	bne.n	8007ddc <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8007d40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d42:	2b04      	cmp	r3, #4
 8007d44:	d016      	beq.n	8007d74 <I2C_Master_ADDR+0x228>
 8007d46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d48:	2b02      	cmp	r3, #2
 8007d4a:	d013      	beq.n	8007d74 <I2C_Master_ADDR+0x228>
 8007d4c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d4e:	2b10      	cmp	r3, #16
 8007d50:	d010      	beq.n	8007d74 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	681a      	ldr	r2, [r3, #0]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007d60:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	681b      	ldr	r3, [r3, #0]
 8007d66:	681a      	ldr	r2, [r3, #0]
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007d70:	601a      	str	r2, [r3, #0]
 8007d72:	e007      	b.n	8007d84 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007d82:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007d8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d92:	d117      	bne.n	8007dc4 <I2C_Master_ADDR+0x278>
 8007d94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d96:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007d9a:	d00b      	beq.n	8007db4 <I2C_Master_ADDR+0x268>
 8007d9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d008      	beq.n	8007db4 <I2C_Master_ADDR+0x268>
 8007da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007da4:	2b08      	cmp	r3, #8
 8007da6:	d005      	beq.n	8007db4 <I2C_Master_ADDR+0x268>
 8007da8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007daa:	2b10      	cmp	r3, #16
 8007dac:	d002      	beq.n	8007db4 <I2C_Master_ADDR+0x268>
 8007dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007db0:	2b20      	cmp	r3, #32
 8007db2:	d107      	bne.n	8007dc4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	685a      	ldr	r2, [r3, #4]
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007dc2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007dc4:	2300      	movs	r3, #0
 8007dc6:	617b      	str	r3, [r7, #20]
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	695b      	ldr	r3, [r3, #20]
 8007dce:	617b      	str	r3, [r7, #20]
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	617b      	str	r3, [r7, #20]
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	e032      	b.n	8007e42 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	681a      	ldr	r2, [r3, #0]
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007dea:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	685b      	ldr	r3, [r3, #4]
 8007df2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007df6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007dfa:	d117      	bne.n	8007e2c <I2C_Master_ADDR+0x2e0>
 8007dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007dfe:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007e02:	d00b      	beq.n	8007e1c <I2C_Master_ADDR+0x2d0>
 8007e04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e06:	2b01      	cmp	r3, #1
 8007e08:	d008      	beq.n	8007e1c <I2C_Master_ADDR+0x2d0>
 8007e0a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e0c:	2b08      	cmp	r3, #8
 8007e0e:	d005      	beq.n	8007e1c <I2C_Master_ADDR+0x2d0>
 8007e10:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e12:	2b10      	cmp	r3, #16
 8007e14:	d002      	beq.n	8007e1c <I2C_Master_ADDR+0x2d0>
 8007e16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007e18:	2b20      	cmp	r3, #32
 8007e1a:	d107      	bne.n	8007e2c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8007e1c:	687b      	ldr	r3, [r7, #4]
 8007e1e:	681b      	ldr	r3, [r3, #0]
 8007e20:	685a      	ldr	r2, [r3, #4]
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8007e2a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	613b      	str	r3, [r7, #16]
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	613b      	str	r3, [r7, #16]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	699b      	ldr	r3, [r3, #24]
 8007e3e:	613b      	str	r3, [r7, #16]
 8007e40:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8007e48:	e00b      	b.n	8007e62 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007e4a:	2300      	movs	r3, #0
 8007e4c:	60fb      	str	r3, [r7, #12]
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	695b      	ldr	r3, [r3, #20]
 8007e54:	60fb      	str	r3, [r7, #12]
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	699b      	ldr	r3, [r3, #24]
 8007e5c:	60fb      	str	r3, [r7, #12]
 8007e5e:	68fb      	ldr	r3, [r7, #12]
}
 8007e60:	e7ff      	b.n	8007e62 <I2C_Master_ADDR+0x316>
 8007e62:	bf00      	nop
 8007e64:	3744      	adds	r7, #68	; 0x44
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007e6e:	b580      	push	{r7, lr}
 8007e70:	b084      	sub	sp, #16
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007e7c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d02b      	beq.n	8007ee0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e8c:	781a      	ldrb	r2, [r3, #0]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e98:	1c5a      	adds	r2, r3, #1
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ea2:	b29b      	uxth	r3, r3
 8007ea4:	3b01      	subs	r3, #1
 8007ea6:	b29a      	uxth	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d114      	bne.n	8007ee0 <I2C_SlaveTransmit_TXE+0x72>
 8007eb6:	7bfb      	ldrb	r3, [r7, #15]
 8007eb8:	2b29      	cmp	r3, #41	; 0x29
 8007eba:	d111      	bne.n	8007ee0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	685a      	ldr	r2, [r3, #4]
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007eca:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2221      	movs	r2, #33	; 0x21
 8007ed0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	2228      	movs	r2, #40	; 0x28
 8007ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f7ff fa04 	bl	80072e8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007ee0:	bf00      	nop
 8007ee2:	3710      	adds	r7, #16
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007ef4:	b29b      	uxth	r3, r3
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d011      	beq.n	8007f1e <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efe:	781a      	ldrb	r2, [r3, #0]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0a:	1c5a      	adds	r2, r3, #1
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	3b01      	subs	r3, #1
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007f1e:	bf00      	nop
 8007f20:	370c      	adds	r7, #12
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8007f2a:	b580      	push	{r7, lr}
 8007f2c:	b084      	sub	sp, #16
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f38:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f3e:	b29b      	uxth	r3, r3
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d02c      	beq.n	8007f9e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	691a      	ldr	r2, [r3, #16]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f4e:	b2d2      	uxtb	r2, r2
 8007f50:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f60:	b29b      	uxth	r3, r3
 8007f62:	3b01      	subs	r3, #1
 8007f64:	b29a      	uxth	r2, r3
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007f6e:	b29b      	uxth	r3, r3
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d114      	bne.n	8007f9e <I2C_SlaveReceive_RXNE+0x74>
 8007f74:	7bfb      	ldrb	r3, [r7, #15]
 8007f76:	2b2a      	cmp	r3, #42	; 0x2a
 8007f78:	d111      	bne.n	8007f9e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	685a      	ldr	r2, [r3, #4]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f88:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	2222      	movs	r2, #34	; 0x22
 8007f8e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	2228      	movs	r2, #40	; 0x28
 8007f94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007f98:	6878      	ldr	r0, [r7, #4]
 8007f9a:	f7ff f9af 	bl	80072fc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007f9e:	bf00      	nop
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8007fa6:	b480      	push	{r7}
 8007fa8:	b083      	sub	sp, #12
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	2b00      	cmp	r3, #0
 8007fb6:	d012      	beq.n	8007fde <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	691a      	ldr	r2, [r3, #16]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fc2:	b2d2      	uxtb	r2, r2
 8007fc4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fca:	1c5a      	adds	r2, r3, #1
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	3b01      	subs	r3, #1
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8007fde:	bf00      	nop
 8007fe0:	370c      	adds	r7, #12
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007fea:	b580      	push	{r7, lr}
 8007fec:	b084      	sub	sp, #16
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ffe:	b2db      	uxtb	r3, r3
 8008000:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008004:	2b28      	cmp	r3, #40	; 0x28
 8008006:	d127      	bne.n	8008058 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	685a      	ldr	r2, [r3, #4]
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	681b      	ldr	r3, [r3, #0]
 8008012:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008016:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	089b      	lsrs	r3, r3, #2
 800801c:	f003 0301 	and.w	r3, r3, #1
 8008020:	2b00      	cmp	r3, #0
 8008022:	d101      	bne.n	8008028 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8008024:	2301      	movs	r3, #1
 8008026:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	09db      	lsrs	r3, r3, #7
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d103      	bne.n	800803c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	68db      	ldr	r3, [r3, #12]
 8008038:	81bb      	strh	r3, [r7, #12]
 800803a:	e002      	b.n	8008042 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	699b      	ldr	r3, [r3, #24]
 8008040:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 800804a:	89ba      	ldrh	r2, [r7, #12]
 800804c:	7bfb      	ldrb	r3, [r7, #15]
 800804e:	4619      	mov	r1, r3
 8008050:	6878      	ldr	r0, [r7, #4]
 8008052:	f7ff f95d 	bl	8007310 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8008056:	e008      	b.n	800806a <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	f06f 0202 	mvn.w	r2, #2
 8008060:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	2200      	movs	r2, #0
 8008066:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 800806a:	bf00      	nop
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
	...

08008074 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8008074:	b580      	push	{r7, lr}
 8008076:	b084      	sub	sp, #16
 8008078:	af00      	add	r7, sp, #0
 800807a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008082:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	685a      	ldr	r2, [r3, #4]
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008092:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8008094:	2300      	movs	r3, #0
 8008096:	60bb      	str	r3, [r7, #8]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	695b      	ldr	r3, [r3, #20]
 800809e:	60bb      	str	r3, [r7, #8]
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	681a      	ldr	r2, [r3, #0]
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	f042 0201 	orr.w	r2, r2, #1
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080c0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80080cc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80080d0:	d172      	bne.n	80081b8 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80080d2:	7bfb      	ldrb	r3, [r7, #15]
 80080d4:	2b22      	cmp	r3, #34	; 0x22
 80080d6:	d002      	beq.n	80080de <I2C_Slave_STOPF+0x6a>
 80080d8:	7bfb      	ldrb	r3, [r7, #15]
 80080da:	2b2a      	cmp	r3, #42	; 0x2a
 80080dc:	d135      	bne.n	800814a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	685b      	ldr	r3, [r3, #4]
 80080e6:	b29a      	uxth	r2, r3
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080f0:	b29b      	uxth	r3, r3
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d005      	beq.n	8008102 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80080fa:	f043 0204 	orr.w	r2, r3, #4
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	685a      	ldr	r2, [r3, #4]
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008110:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008116:	4618      	mov	r0, r3
 8008118:	f7fe fa99 	bl	800664e <HAL_DMA_GetState>
 800811c:	4603      	mov	r3, r0
 800811e:	2b01      	cmp	r3, #1
 8008120:	d049      	beq.n	80081b6 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008126:	4a69      	ldr	r2, [pc, #420]	; (80082cc <I2C_Slave_STOPF+0x258>)
 8008128:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800812e:	4618      	mov	r0, r3
 8008130:	f7fe fa6b 	bl	800660a <HAL_DMA_Abort_IT>
 8008134:	4603      	mov	r3, r0
 8008136:	2b00      	cmp	r3, #0
 8008138:	d03d      	beq.n	80081b6 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800813e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008140:	687a      	ldr	r2, [r7, #4]
 8008142:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008144:	4610      	mov	r0, r2
 8008146:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8008148:	e035      	b.n	80081b6 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	685b      	ldr	r3, [r3, #4]
 8008152:	b29a      	uxth	r2, r3
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800815c:	b29b      	uxth	r3, r3
 800815e:	2b00      	cmp	r3, #0
 8008160:	d005      	beq.n	800816e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008166:	f043 0204 	orr.w	r2, r3, #4
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	685a      	ldr	r2, [r3, #4]
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	681b      	ldr	r3, [r3, #0]
 8008178:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800817c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008182:	4618      	mov	r0, r3
 8008184:	f7fe fa63 	bl	800664e <HAL_DMA_GetState>
 8008188:	4603      	mov	r3, r0
 800818a:	2b01      	cmp	r3, #1
 800818c:	d014      	beq.n	80081b8 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008192:	4a4e      	ldr	r2, [pc, #312]	; (80082cc <I2C_Slave_STOPF+0x258>)
 8008194:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800819a:	4618      	mov	r0, r3
 800819c:	f7fe fa35 	bl	800660a <HAL_DMA_Abort_IT>
 80081a0:	4603      	mov	r3, r0
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d008      	beq.n	80081b8 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081ac:	687a      	ldr	r2, [r7, #4]
 80081ae:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081b0:	4610      	mov	r0, r2
 80081b2:	4798      	blx	r3
 80081b4:	e000      	b.n	80081b8 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80081b6:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081bc:	b29b      	uxth	r3, r3
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d03e      	beq.n	8008240 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	695b      	ldr	r3, [r3, #20]
 80081c8:	f003 0304 	and.w	r3, r3, #4
 80081cc:	2b04      	cmp	r3, #4
 80081ce:	d112      	bne.n	80081f6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691a      	ldr	r2, [r3, #16]
 80081d6:	687b      	ldr	r3, [r7, #4]
 80081d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081da:	b2d2      	uxtb	r2, r2
 80081dc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e2:	1c5a      	adds	r2, r3, #1
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80081ec:	b29b      	uxth	r3, r3
 80081ee:	3b01      	subs	r3, #1
 80081f0:	b29a      	uxth	r2, r3
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	695b      	ldr	r3, [r3, #20]
 80081fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008200:	2b40      	cmp	r3, #64	; 0x40
 8008202:	d112      	bne.n	800822a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	691a      	ldr	r2, [r3, #16]
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800820e:	b2d2      	uxtb	r2, r2
 8008210:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008216:	1c5a      	adds	r2, r3, #1
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008220:	b29b      	uxth	r3, r3
 8008222:	3b01      	subs	r3, #1
 8008224:	b29a      	uxth	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800822e:	b29b      	uxth	r3, r3
 8008230:	2b00      	cmp	r3, #0
 8008232:	d005      	beq.n	8008240 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008238:	f043 0204 	orr.w	r2, r3, #4
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008244:	2b00      	cmp	r3, #0
 8008246:	d003      	beq.n	8008250 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 f8b3 	bl	80083b4 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 800824e:	e039      	b.n	80082c4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8008250:	7bfb      	ldrb	r3, [r7, #15]
 8008252:	2b2a      	cmp	r3, #42	; 0x2a
 8008254:	d109      	bne.n	800826a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	2200      	movs	r2, #0
 800825a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2228      	movs	r2, #40	; 0x28
 8008260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	f7ff f849 	bl	80072fc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008270:	b2db      	uxtb	r3, r3
 8008272:	2b28      	cmp	r3, #40	; 0x28
 8008274:	d111      	bne.n	800829a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	4a15      	ldr	r2, [pc, #84]	; (80082d0 <I2C_Slave_STOPF+0x25c>)
 800827a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2200      	movs	r2, #0
 8008280:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	2220      	movs	r2, #32
 8008286:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8008292:	6878      	ldr	r0, [r7, #4]
 8008294:	f7ff f84a 	bl	800732c <HAL_I2C_ListenCpltCallback>
}
 8008298:	e014      	b.n	80082c4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800829e:	2b22      	cmp	r3, #34	; 0x22
 80082a0:	d002      	beq.n	80082a8 <I2C_Slave_STOPF+0x234>
 80082a2:	7bfb      	ldrb	r3, [r7, #15]
 80082a4:	2b22      	cmp	r3, #34	; 0x22
 80082a6:	d10d      	bne.n	80082c4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	2200      	movs	r2, #0
 80082ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	2220      	movs	r2, #32
 80082b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7ff f81c 	bl	80072fc <HAL_I2C_SlaveRxCpltCallback>
}
 80082c4:	bf00      	nop
 80082c6:	3710      	adds	r7, #16
 80082c8:	46bd      	mov	sp, r7
 80082ca:	bd80      	pop	{r7, pc}
 80082cc:	08008745 	.word	0x08008745
 80082d0:	ffff0000 	.word	0xffff0000

080082d4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	b084      	sub	sp, #16
 80082d8:	af00      	add	r7, sp, #0
 80082da:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80082e2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80082e8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80082ea:	68bb      	ldr	r3, [r7, #8]
 80082ec:	2b08      	cmp	r3, #8
 80082ee:	d002      	beq.n	80082f6 <I2C_Slave_AF+0x22>
 80082f0:	68bb      	ldr	r3, [r7, #8]
 80082f2:	2b20      	cmp	r3, #32
 80082f4:	d129      	bne.n	800834a <I2C_Slave_AF+0x76>
 80082f6:	7bfb      	ldrb	r3, [r7, #15]
 80082f8:	2b28      	cmp	r3, #40	; 0x28
 80082fa:	d126      	bne.n	800834a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	4a2c      	ldr	r2, [pc, #176]	; (80083b0 <I2C_Slave_AF+0xdc>)
 8008300:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	685a      	ldr	r2, [r3, #4]
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8008310:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800831a:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681a      	ldr	r2, [r3, #0]
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800832a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2200      	movs	r2, #0
 8008330:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2220      	movs	r2, #32
 8008336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2200      	movs	r2, #0
 800833e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	f7fe fff2 	bl	800732c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8008348:	e02e      	b.n	80083a8 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800834a:	7bfb      	ldrb	r3, [r7, #15]
 800834c:	2b21      	cmp	r3, #33	; 0x21
 800834e:	d126      	bne.n	800839e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	4a17      	ldr	r2, [pc, #92]	; (80083b0 <I2C_Slave_AF+0xdc>)
 8008354:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	2221      	movs	r2, #33	; 0x21
 800835a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	2220      	movs	r2, #32
 8008360:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2200      	movs	r2, #0
 8008368:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	685a      	ldr	r2, [r3, #4]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800837a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008384:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	681a      	ldr	r2, [r3, #0]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008394:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8008396:	6878      	ldr	r0, [r7, #4]
 8008398:	f7fe ffa6 	bl	80072e8 <HAL_I2C_SlaveTxCpltCallback>
}
 800839c:	e004      	b.n	80083a8 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80083a6:	615a      	str	r2, [r3, #20]
}
 80083a8:	bf00      	nop
 80083aa:	3710      	adds	r7, #16
 80083ac:	46bd      	mov	sp, r7
 80083ae:	bd80      	pop	{r7, pc}
 80083b0:	ffff0000 	.word	0xffff0000

080083b4 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b084      	sub	sp, #16
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083c2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083ca:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80083cc:	7bbb      	ldrb	r3, [r7, #14]
 80083ce:	2b10      	cmp	r3, #16
 80083d0:	d002      	beq.n	80083d8 <I2C_ITError+0x24>
 80083d2:	7bbb      	ldrb	r3, [r7, #14]
 80083d4:	2b40      	cmp	r3, #64	; 0x40
 80083d6:	d10a      	bne.n	80083ee <I2C_ITError+0x3a>
 80083d8:	7bfb      	ldrb	r3, [r7, #15]
 80083da:	2b22      	cmp	r3, #34	; 0x22
 80083dc:	d107      	bne.n	80083ee <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	681a      	ldr	r2, [r3, #0]
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80083ec:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80083ee:	7bfb      	ldrb	r3, [r7, #15]
 80083f0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80083f4:	2b28      	cmp	r3, #40	; 0x28
 80083f6:	d107      	bne.n	8008408 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	2200      	movs	r2, #0
 80083fc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2228      	movs	r2, #40	; 0x28
 8008402:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8008406:	e015      	b.n	8008434 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	685b      	ldr	r3, [r3, #4]
 800840e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008412:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008416:	d00a      	beq.n	800842e <I2C_ITError+0x7a>
 8008418:	7bfb      	ldrb	r3, [r7, #15]
 800841a:	2b60      	cmp	r3, #96	; 0x60
 800841c:	d007      	beq.n	800842e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	2220      	movs	r2, #32
 8008422:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	2200      	movs	r2, #0
 800842a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2200      	movs	r2, #0
 8008432:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800843e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008442:	d162      	bne.n	800850a <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	685a      	ldr	r2, [r3, #4]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008452:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008458:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800845c:	b2db      	uxtb	r3, r3
 800845e:	2b01      	cmp	r3, #1
 8008460:	d020      	beq.n	80084a4 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008466:	4a6a      	ldr	r2, [pc, #424]	; (8008610 <I2C_ITError+0x25c>)
 8008468:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800846e:	4618      	mov	r0, r3
 8008470:	f7fe f8cb 	bl	800660a <HAL_DMA_Abort_IT>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	f000 8089 	beq.w	800858e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	681a      	ldr	r2, [r3, #0]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f022 0201 	bic.w	r2, r2, #1
 800848a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	2220      	movs	r2, #32
 8008490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008498:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800849a:	687a      	ldr	r2, [r7, #4]
 800849c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800849e:	4610      	mov	r0, r2
 80084a0:	4798      	blx	r3
 80084a2:	e074      	b.n	800858e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084a8:	4a59      	ldr	r2, [pc, #356]	; (8008610 <I2C_ITError+0x25c>)
 80084aa:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084b0:	4618      	mov	r0, r3
 80084b2:	f7fe f8aa 	bl	800660a <HAL_DMA_Abort_IT>
 80084b6:	4603      	mov	r3, r0
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d068      	beq.n	800858e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	695b      	ldr	r3, [r3, #20]
 80084c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80084c6:	2b40      	cmp	r3, #64	; 0x40
 80084c8:	d10b      	bne.n	80084e2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	691a      	ldr	r2, [r3, #16]
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d4:	b2d2      	uxtb	r2, r2
 80084d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084dc:	1c5a      	adds	r2, r3, #1
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681a      	ldr	r2, [r3, #0]
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	f022 0201 	bic.w	r2, r2, #1
 80084f0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	2220      	movs	r2, #32
 80084f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008500:	687a      	ldr	r2, [r7, #4]
 8008502:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008504:	4610      	mov	r0, r2
 8008506:	4798      	blx	r3
 8008508:	e041      	b.n	800858e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008510:	b2db      	uxtb	r3, r3
 8008512:	2b60      	cmp	r3, #96	; 0x60
 8008514:	d125      	bne.n	8008562 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	2220      	movs	r2, #32
 800851a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	2200      	movs	r2, #0
 8008522:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	695b      	ldr	r3, [r3, #20]
 800852a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800852e:	2b40      	cmp	r3, #64	; 0x40
 8008530:	d10b      	bne.n	800854a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	691a      	ldr	r2, [r3, #16]
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800853c:	b2d2      	uxtb	r2, r2
 800853e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008544:	1c5a      	adds	r2, r3, #1
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	681a      	ldr	r2, [r3, #0]
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	f022 0201 	bic.w	r2, r2, #1
 8008558:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800855a:	6878      	ldr	r0, [r7, #4]
 800855c:	f7fe ff0e 	bl	800737c <HAL_I2C_AbortCpltCallback>
 8008560:	e015      	b.n	800858e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	695b      	ldr	r3, [r3, #20]
 8008568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800856c:	2b40      	cmp	r3, #64	; 0x40
 800856e:	d10b      	bne.n	8008588 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	691a      	ldr	r2, [r3, #16]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800857a:	b2d2      	uxtb	r2, r2
 800857c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008582:	1c5a      	adds	r2, r3, #1
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8008588:	6878      	ldr	r0, [r7, #4]
 800858a:	f7fe feed 	bl	8007368 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008592:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	f003 0301 	and.w	r3, r3, #1
 800859a:	2b00      	cmp	r3, #0
 800859c:	d10e      	bne.n	80085bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d109      	bne.n	80085bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d104      	bne.n	80085bc <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80085b2:	68bb      	ldr	r3, [r7, #8]
 80085b4:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d007      	beq.n	80085cc <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	685a      	ldr	r2, [r3, #4]
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80085ca:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085d2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085d8:	f003 0304 	and.w	r3, r3, #4
 80085dc:	2b04      	cmp	r3, #4
 80085de:	d113      	bne.n	8008608 <I2C_ITError+0x254>
 80085e0:	7bfb      	ldrb	r3, [r7, #15]
 80085e2:	2b28      	cmp	r3, #40	; 0x28
 80085e4:	d110      	bne.n	8008608 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	4a0a      	ldr	r2, [pc, #40]	; (8008614 <I2C_ITError+0x260>)
 80085ea:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	2200      	movs	r2, #0
 80085f0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	2220      	movs	r2, #32
 80085f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	2200      	movs	r2, #0
 80085fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8008602:	6878      	ldr	r0, [r7, #4]
 8008604:	f7fe fe92 	bl	800732c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008608:	bf00      	nop
 800860a:	3710      	adds	r7, #16
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	08008745 	.word	0x08008745
 8008614:	ffff0000 	.word	0xffff0000

08008618 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008618:	b580      	push	{r7, lr}
 800861a:	b088      	sub	sp, #32
 800861c:	af02      	add	r7, sp, #8
 800861e:	60f8      	str	r0, [r7, #12]
 8008620:	4608      	mov	r0, r1
 8008622:	4611      	mov	r1, r2
 8008624:	461a      	mov	r2, r3
 8008626:	4603      	mov	r3, r0
 8008628:	817b      	strh	r3, [r7, #10]
 800862a:	460b      	mov	r3, r1
 800862c:	813b      	strh	r3, [r7, #8]
 800862e:	4613      	mov	r3, r2
 8008630:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	681a      	ldr	r2, [r3, #0]
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008640:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008644:	9300      	str	r3, [sp, #0]
 8008646:	6a3b      	ldr	r3, [r7, #32]
 8008648:	2200      	movs	r2, #0
 800864a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800864e:	68f8      	ldr	r0, [r7, #12]
 8008650:	f000 f920 	bl	8008894 <I2C_WaitOnFlagUntilTimeout>
 8008654:	4603      	mov	r3, r0
 8008656:	2b00      	cmp	r3, #0
 8008658:	d00d      	beq.n	8008676 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008664:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008668:	d103      	bne.n	8008672 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008670:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008672:	2303      	movs	r3, #3
 8008674:	e05f      	b.n	8008736 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008676:	897b      	ldrh	r3, [r7, #10]
 8008678:	b2db      	uxtb	r3, r3
 800867a:	461a      	mov	r2, r3
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008684:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	6a3a      	ldr	r2, [r7, #32]
 800868a:	492d      	ldr	r1, [pc, #180]	; (8008740 <I2C_RequestMemoryWrite+0x128>)
 800868c:	68f8      	ldr	r0, [r7, #12]
 800868e:	f000 f958 	bl	8008942 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008692:	4603      	mov	r3, r0
 8008694:	2b00      	cmp	r3, #0
 8008696:	d001      	beq.n	800869c <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008698:	2301      	movs	r3, #1
 800869a:	e04c      	b.n	8008736 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800869c:	2300      	movs	r3, #0
 800869e:	617b      	str	r3, [r7, #20]
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	617b      	str	r3, [r7, #20]
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	699b      	ldr	r3, [r3, #24]
 80086ae:	617b      	str	r3, [r7, #20]
 80086b0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80086b4:	6a39      	ldr	r1, [r7, #32]
 80086b6:	68f8      	ldr	r0, [r7, #12]
 80086b8:	f000 f9c2 	bl	8008a40 <I2C_WaitOnTXEFlagUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d00d      	beq.n	80086de <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086c6:	2b04      	cmp	r3, #4
 80086c8:	d107      	bne.n	80086da <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086d8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80086da:	2301      	movs	r3, #1
 80086dc:	e02b      	b.n	8008736 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80086de:	88fb      	ldrh	r3, [r7, #6]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d105      	bne.n	80086f0 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80086e4:	893b      	ldrh	r3, [r7, #8]
 80086e6:	b2da      	uxtb	r2, r3
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	611a      	str	r2, [r3, #16]
 80086ee:	e021      	b.n	8008734 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80086f0:	893b      	ldrh	r3, [r7, #8]
 80086f2:	0a1b      	lsrs	r3, r3, #8
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	b2da      	uxtb	r2, r3
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80086fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008700:	6a39      	ldr	r1, [r7, #32]
 8008702:	68f8      	ldr	r0, [r7, #12]
 8008704:	f000 f99c 	bl	8008a40 <I2C_WaitOnTXEFlagUntilTimeout>
 8008708:	4603      	mov	r3, r0
 800870a:	2b00      	cmp	r3, #0
 800870c:	d00d      	beq.n	800872a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008712:	2b04      	cmp	r3, #4
 8008714:	d107      	bne.n	8008726 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008716:	68fb      	ldr	r3, [r7, #12]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	681a      	ldr	r2, [r3, #0]
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008724:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008726:	2301      	movs	r3, #1
 8008728:	e005      	b.n	8008736 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800872a:	893b      	ldrh	r3, [r7, #8]
 800872c:	b2da      	uxtb	r2, r3
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008734:	2300      	movs	r3, #0
}
 8008736:	4618      	mov	r0, r3
 8008738:	3718      	adds	r7, #24
 800873a:	46bd      	mov	sp, r7
 800873c:	bd80      	pop	{r7, pc}
 800873e:	bf00      	nop
 8008740:	00010002 	.word	0x00010002

08008744 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8008744:	b580      	push	{r7, lr}
 8008746:	b086      	sub	sp, #24
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800874c:	2300      	movs	r3, #0
 800874e:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008754:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8008756:	697b      	ldr	r3, [r7, #20]
 8008758:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800875c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800875e:	4b4b      	ldr	r3, [pc, #300]	; (800888c <I2C_DMAAbort+0x148>)
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	08db      	lsrs	r3, r3, #3
 8008764:	4a4a      	ldr	r2, [pc, #296]	; (8008890 <I2C_DMAAbort+0x14c>)
 8008766:	fba2 2303 	umull	r2, r3, r2, r3
 800876a:	0a1a      	lsrs	r2, r3, #8
 800876c:	4613      	mov	r3, r2
 800876e:	009b      	lsls	r3, r3, #2
 8008770:	4413      	add	r3, r2
 8008772:	00da      	lsls	r2, r3, #3
 8008774:	1ad3      	subs	r3, r2, r3
 8008776:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8008778:	68fb      	ldr	r3, [r7, #12]
 800877a:	2b00      	cmp	r3, #0
 800877c:	d106      	bne.n	800878c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800877e:	697b      	ldr	r3, [r7, #20]
 8008780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008782:	f043 0220 	orr.w	r2, r3, #32
 8008786:	697b      	ldr	r3, [r7, #20]
 8008788:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800878a:	e00a      	b.n	80087a2 <I2C_DMAAbort+0x5e>
    }
    count--;
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	3b01      	subs	r3, #1
 8008790:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800879c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80087a0:	d0ea      	beq.n	8008778 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d003      	beq.n	80087b2 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80087aa:	697b      	ldr	r3, [r7, #20]
 80087ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087ae:	2200      	movs	r2, #0
 80087b0:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d003      	beq.n	80087c2 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80087ba:	697b      	ldr	r3, [r7, #20]
 80087bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087be:	2200      	movs	r2, #0
 80087c0:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	681a      	ldr	r2, [r3, #0]
 80087c8:	697b      	ldr	r3, [r7, #20]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80087d0:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	2200      	movs	r2, #0
 80087d6:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80087d8:	697b      	ldr	r3, [r7, #20]
 80087da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d003      	beq.n	80087e8 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80087e0:	697b      	ldr	r3, [r7, #20]
 80087e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80087e4:	2200      	movs	r2, #0
 80087e6:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 80087e8:	697b      	ldr	r3, [r7, #20]
 80087ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087ec:	2b00      	cmp	r3, #0
 80087ee:	d003      	beq.n	80087f8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80087f0:	697b      	ldr	r3, [r7, #20]
 80087f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087f4:	2200      	movs	r2, #0
 80087f6:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80087f8:	697b      	ldr	r3, [r7, #20]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681a      	ldr	r2, [r3, #0]
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f022 0201 	bic.w	r2, r2, #1
 8008806:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800880e:	b2db      	uxtb	r3, r3
 8008810:	2b60      	cmp	r3, #96	; 0x60
 8008812:	d10e      	bne.n	8008832 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	2220      	movs	r2, #32
 8008818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	2200      	movs	r2, #0
 8008820:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8008824:	697b      	ldr	r3, [r7, #20]
 8008826:	2200      	movs	r2, #0
 8008828:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800882a:	6978      	ldr	r0, [r7, #20]
 800882c:	f7fe fda6 	bl	800737c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8008830:	e027      	b.n	8008882 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8008832:	7cfb      	ldrb	r3, [r7, #19]
 8008834:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8008838:	2b28      	cmp	r3, #40	; 0x28
 800883a:	d117      	bne.n	800886c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 800883c:	697b      	ldr	r3, [r7, #20]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681a      	ldr	r2, [r3, #0]
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f042 0201 	orr.w	r2, r2, #1
 800884a:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	681a      	ldr	r2, [r3, #0]
 8008852:	697b      	ldr	r3, [r7, #20]
 8008854:	681b      	ldr	r3, [r3, #0]
 8008856:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800885a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800885c:	697b      	ldr	r3, [r7, #20]
 800885e:	2200      	movs	r2, #0
 8008860:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	2228      	movs	r2, #40	; 0x28
 8008866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800886a:	e007      	b.n	800887c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800886c:	697b      	ldr	r3, [r7, #20]
 800886e:	2220      	movs	r2, #32
 8008870:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800887c:	6978      	ldr	r0, [r7, #20]
 800887e:	f7fe fd73 	bl	8007368 <HAL_I2C_ErrorCallback>
}
 8008882:	bf00      	nop
 8008884:	3718      	adds	r7, #24
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}
 800888a:	bf00      	nop
 800888c:	2000006c 	.word	0x2000006c
 8008890:	14f8b589 	.word	0x14f8b589

08008894 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008894:	b580      	push	{r7, lr}
 8008896:	b084      	sub	sp, #16
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	603b      	str	r3, [r7, #0]
 80088a0:	4613      	mov	r3, r2
 80088a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088a4:	e025      	b.n	80088f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ac:	d021      	beq.n	80088f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088ae:	f7fc f8d5 	bl	8004a5c <HAL_GetTick>
 80088b2:	4602      	mov	r2, r0
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	1ad3      	subs	r3, r2, r3
 80088b8:	683a      	ldr	r2, [r7, #0]
 80088ba:	429a      	cmp	r2, r3
 80088bc:	d302      	bcc.n	80088c4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d116      	bne.n	80088f2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80088c4:	68fb      	ldr	r3, [r7, #12]
 80088c6:	2200      	movs	r2, #0
 80088c8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	2220      	movs	r2, #32
 80088ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	2200      	movs	r2, #0
 80088d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80088de:	f043 0220 	orr.w	r2, r3, #32
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80088ee:	2301      	movs	r3, #1
 80088f0:	e023      	b.n	800893a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80088f2:	68bb      	ldr	r3, [r7, #8]
 80088f4:	0c1b      	lsrs	r3, r3, #16
 80088f6:	b2db      	uxtb	r3, r3
 80088f8:	2b01      	cmp	r3, #1
 80088fa:	d10d      	bne.n	8008918 <I2C_WaitOnFlagUntilTimeout+0x84>
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	695b      	ldr	r3, [r3, #20]
 8008902:	43da      	mvns	r2, r3
 8008904:	68bb      	ldr	r3, [r7, #8]
 8008906:	4013      	ands	r3, r2
 8008908:	b29b      	uxth	r3, r3
 800890a:	2b00      	cmp	r3, #0
 800890c:	bf0c      	ite	eq
 800890e:	2301      	moveq	r3, #1
 8008910:	2300      	movne	r3, #0
 8008912:	b2db      	uxtb	r3, r3
 8008914:	461a      	mov	r2, r3
 8008916:	e00c      	b.n	8008932 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	699b      	ldr	r3, [r3, #24]
 800891e:	43da      	mvns	r2, r3
 8008920:	68bb      	ldr	r3, [r7, #8]
 8008922:	4013      	ands	r3, r2
 8008924:	b29b      	uxth	r3, r3
 8008926:	2b00      	cmp	r3, #0
 8008928:	bf0c      	ite	eq
 800892a:	2301      	moveq	r3, #1
 800892c:	2300      	movne	r3, #0
 800892e:	b2db      	uxtb	r3, r3
 8008930:	461a      	mov	r2, r3
 8008932:	79fb      	ldrb	r3, [r7, #7]
 8008934:	429a      	cmp	r2, r3
 8008936:	d0b6      	beq.n	80088a6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008938:	2300      	movs	r3, #0
}
 800893a:	4618      	mov	r0, r3
 800893c:	3710      	adds	r7, #16
 800893e:	46bd      	mov	sp, r7
 8008940:	bd80      	pop	{r7, pc}

08008942 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008942:	b580      	push	{r7, lr}
 8008944:	b084      	sub	sp, #16
 8008946:	af00      	add	r7, sp, #0
 8008948:	60f8      	str	r0, [r7, #12]
 800894a:	60b9      	str	r1, [r7, #8]
 800894c:	607a      	str	r2, [r7, #4]
 800894e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008950:	e051      	b.n	80089f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008952:	68fb      	ldr	r3, [r7, #12]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	695b      	ldr	r3, [r3, #20]
 8008958:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800895c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008960:	d123      	bne.n	80089aa <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008962:	68fb      	ldr	r3, [r7, #12]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	681a      	ldr	r2, [r3, #0]
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	681b      	ldr	r3, [r3, #0]
 800896c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008970:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800897a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2200      	movs	r2, #0
 8008980:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	2220      	movs	r2, #32
 8008986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	2200      	movs	r2, #0
 800898e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008996:	f043 0204 	orr.w	r2, r3, #4
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	2200      	movs	r2, #0
 80089a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80089a6:	2301      	movs	r3, #1
 80089a8:	e046      	b.n	8008a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b0:	d021      	beq.n	80089f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80089b2:	f7fc f853 	bl	8004a5c <HAL_GetTick>
 80089b6:	4602      	mov	r2, r0
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	687a      	ldr	r2, [r7, #4]
 80089be:	429a      	cmp	r2, r3
 80089c0:	d302      	bcc.n	80089c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d116      	bne.n	80089f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2200      	movs	r2, #0
 80089cc:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	2220      	movs	r2, #32
 80089d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	2200      	movs	r2, #0
 80089da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80089de:	68fb      	ldr	r3, [r7, #12]
 80089e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089e2:	f043 0220 	orr.w	r2, r3, #32
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	2200      	movs	r2, #0
 80089ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80089f2:	2301      	movs	r3, #1
 80089f4:	e020      	b.n	8008a38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80089f6:	68bb      	ldr	r3, [r7, #8]
 80089f8:	0c1b      	lsrs	r3, r3, #16
 80089fa:	b2db      	uxtb	r3, r3
 80089fc:	2b01      	cmp	r3, #1
 80089fe:	d10c      	bne.n	8008a1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008a00:	68fb      	ldr	r3, [r7, #12]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	43da      	mvns	r2, r3
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	4013      	ands	r3, r2
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	bf14      	ite	ne
 8008a12:	2301      	movne	r3, #1
 8008a14:	2300      	moveq	r3, #0
 8008a16:	b2db      	uxtb	r3, r3
 8008a18:	e00b      	b.n	8008a32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	699b      	ldr	r3, [r3, #24]
 8008a20:	43da      	mvns	r2, r3
 8008a22:	68bb      	ldr	r3, [r7, #8]
 8008a24:	4013      	ands	r3, r2
 8008a26:	b29b      	uxth	r3, r3
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	bf14      	ite	ne
 8008a2c:	2301      	movne	r3, #1
 8008a2e:	2300      	moveq	r3, #0
 8008a30:	b2db      	uxtb	r3, r3
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d18d      	bne.n	8008952 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008a36:	2300      	movs	r3, #0
}
 8008a38:	4618      	mov	r0, r3
 8008a3a:	3710      	adds	r7, #16
 8008a3c:	46bd      	mov	sp, r7
 8008a3e:	bd80      	pop	{r7, pc}

08008a40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a40:	b580      	push	{r7, lr}
 8008a42:	b084      	sub	sp, #16
 8008a44:	af00      	add	r7, sp, #0
 8008a46:	60f8      	str	r0, [r7, #12]
 8008a48:	60b9      	str	r1, [r7, #8]
 8008a4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008a4c:	e02d      	b.n	8008aaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008a4e:	68f8      	ldr	r0, [r7, #12]
 8008a50:	f000 f8aa 	bl	8008ba8 <I2C_IsAcknowledgeFailed>
 8008a54:	4603      	mov	r3, r0
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d001      	beq.n	8008a5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	e02d      	b.n	8008aba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a5e:	68bb      	ldr	r3, [r7, #8]
 8008a60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a64:	d021      	beq.n	8008aaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a66:	f7fb fff9 	bl	8004a5c <HAL_GetTick>
 8008a6a:	4602      	mov	r2, r0
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	1ad3      	subs	r3, r2, r3
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	429a      	cmp	r2, r3
 8008a74:	d302      	bcc.n	8008a7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d116      	bne.n	8008aaa <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	2200      	movs	r2, #0
 8008a80:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008a82:	68fb      	ldr	r3, [r7, #12]
 8008a84:	2220      	movs	r2, #32
 8008a86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	2200      	movs	r2, #0
 8008a8e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a96:	f043 0220 	orr.w	r2, r3, #32
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008aa6:	2301      	movs	r3, #1
 8008aa8:	e007      	b.n	8008aba <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	695b      	ldr	r3, [r3, #20]
 8008ab0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008ab4:	2b80      	cmp	r3, #128	; 0x80
 8008ab6:	d1ca      	bne.n	8008a4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008ab8:	2300      	movs	r3, #0
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}

08008ac2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ac2:	b580      	push	{r7, lr}
 8008ac4:	b084      	sub	sp, #16
 8008ac6:	af00      	add	r7, sp, #0
 8008ac8:	60f8      	str	r0, [r7, #12]
 8008aca:	60b9      	str	r1, [r7, #8]
 8008acc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008ace:	e02d      	b.n	8008b2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ad0:	68f8      	ldr	r0, [r7, #12]
 8008ad2:	f000 f869 	bl	8008ba8 <I2C_IsAcknowledgeFailed>
 8008ad6:	4603      	mov	r3, r0
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d001      	beq.n	8008ae0 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008adc:	2301      	movs	r3, #1
 8008ade:	e02d      	b.n	8008b3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ae0:	68bb      	ldr	r3, [r7, #8]
 8008ae2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae6:	d021      	beq.n	8008b2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ae8:	f7fb ffb8 	bl	8004a5c <HAL_GetTick>
 8008aec:	4602      	mov	r2, r0
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	1ad3      	subs	r3, r2, r3
 8008af2:	68ba      	ldr	r2, [r7, #8]
 8008af4:	429a      	cmp	r2, r3
 8008af6:	d302      	bcc.n	8008afe <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008af8:	68bb      	ldr	r3, [r7, #8]
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d116      	bne.n	8008b2c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b04:	68fb      	ldr	r3, [r7, #12]
 8008b06:	2220      	movs	r2, #32
 8008b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2200      	movs	r2, #0
 8008b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b18:	f043 0220 	orr.w	r2, r3, #32
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b20:	68fb      	ldr	r3, [r7, #12]
 8008b22:	2200      	movs	r2, #0
 8008b24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008b28:	2301      	movs	r3, #1
 8008b2a:	e007      	b.n	8008b3c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	695b      	ldr	r3, [r3, #20]
 8008b32:	f003 0304 	and.w	r3, r3, #4
 8008b36:	2b04      	cmp	r3, #4
 8008b38:	d1ca      	bne.n	8008ad0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b3a:	2300      	movs	r3, #0
}
 8008b3c:	4618      	mov	r0, r3
 8008b3e:	3710      	adds	r7, #16
 8008b40:	46bd      	mov	sp, r7
 8008b42:	bd80      	pop	{r7, pc}

08008b44 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008b44:	b480      	push	{r7}
 8008b46:	b085      	sub	sp, #20
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008b4c:	2300      	movs	r3, #0
 8008b4e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008b50:	4b13      	ldr	r3, [pc, #76]	; (8008ba0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	08db      	lsrs	r3, r3, #3
 8008b56:	4a13      	ldr	r2, [pc, #76]	; (8008ba4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008b58:	fba2 2303 	umull	r2, r3, r2, r3
 8008b5c:	0a1a      	lsrs	r2, r3, #8
 8008b5e:	4613      	mov	r3, r2
 8008b60:	009b      	lsls	r3, r3, #2
 8008b62:	4413      	add	r3, r2
 8008b64:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	3b01      	subs	r3, #1
 8008b6a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d107      	bne.n	8008b82 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b76:	f043 0220 	orr.w	r2, r3, #32
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	e008      	b.n	8008b94 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008b8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b90:	d0e9      	beq.n	8008b66 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr
 8008ba0:	2000006c 	.word	0x2000006c
 8008ba4:	14f8b589 	.word	0x14f8b589

08008ba8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008ba8:	b480      	push	{r7}
 8008baa:	b083      	sub	sp, #12
 8008bac:	af00      	add	r7, sp, #0
 8008bae:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	695b      	ldr	r3, [r3, #20]
 8008bb6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bbe:	d11b      	bne.n	8008bf8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008bc8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	2200      	movs	r2, #0
 8008bce:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2220      	movs	r2, #32
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	2200      	movs	r2, #0
 8008bdc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008be4:	f043 0204 	orr.w	r2, r3, #4
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008bec:	687b      	ldr	r3, [r7, #4]
 8008bee:	2200      	movs	r2, #0
 8008bf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8008bf4:	2301      	movs	r3, #1
 8008bf6:	e000      	b.n	8008bfa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	370c      	adds	r7, #12
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr

08008c06 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8008c06:	b480      	push	{r7}
 8008c08:	b083      	sub	sp, #12
 8008c0a:	af00      	add	r7, sp, #0
 8008c0c:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c12:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8008c16:	d103      	bne.n	8008c20 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008c1e:	e007      	b.n	8008c30 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c24:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8008c28:	d102      	bne.n	8008c30 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2208      	movs	r2, #8
 8008c2e:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8008c30:	bf00      	nop
 8008c32:	370c      	adds	r7, #12
 8008c34:	46bd      	mov	sp, r7
 8008c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3a:	4770      	bx	lr

08008c3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8008c3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008c3e:	b08f      	sub	sp, #60	; 0x3c
 8008c40:	af0a      	add	r7, sp, #40	; 0x28
 8008c42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d101      	bne.n	8008c4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e10f      	b.n	8008e6e <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8008c54:	687b      	ldr	r3, [r7, #4]
 8008c56:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8008c5a:	b2db      	uxtb	r3, r3
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d106      	bne.n	8008c6e <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2200      	movs	r2, #0
 8008c64:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8008c68:	6878      	ldr	r0, [r7, #4]
 8008c6a:	f008 fa63 	bl	8011134 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	2203      	movs	r2, #3
 8008c72:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8008c76:	68bb      	ldr	r3, [r7, #8]
 8008c78:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008c7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d102      	bne.n	8008c88 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	2200      	movs	r2, #0
 8008c86:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4618      	mov	r0, r3
 8008c8e:	f005 f99e 	bl	800dfce <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	603b      	str	r3, [r7, #0]
 8008c98:	687e      	ldr	r6, [r7, #4]
 8008c9a:	466d      	mov	r5, sp
 8008c9c:	f106 0410 	add.w	r4, r6, #16
 8008ca0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008ca2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008ca4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008ca6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008ca8:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008cac:	e885 0003 	stmia.w	r5, {r0, r1}
 8008cb0:	1d33      	adds	r3, r6, #4
 8008cb2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008cb4:	6838      	ldr	r0, [r7, #0]
 8008cb6:	f005 f875 	bl	800dda4 <USB_CoreInit>
 8008cba:	4603      	mov	r3, r0
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d005      	beq.n	8008ccc <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2202      	movs	r2, #2
 8008cc4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008cc8:	2301      	movs	r3, #1
 8008cca:	e0d0      	b.n	8008e6e <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	2100      	movs	r1, #0
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	f005 f98c 	bl	800dff0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008cd8:	2300      	movs	r3, #0
 8008cda:	73fb      	strb	r3, [r7, #15]
 8008cdc:	e04a      	b.n	8008d74 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8008cde:	7bfa      	ldrb	r2, [r7, #15]
 8008ce0:	6879      	ldr	r1, [r7, #4]
 8008ce2:	4613      	mov	r3, r2
 8008ce4:	00db      	lsls	r3, r3, #3
 8008ce6:	1a9b      	subs	r3, r3, r2
 8008ce8:	009b      	lsls	r3, r3, #2
 8008cea:	440b      	add	r3, r1
 8008cec:	333d      	adds	r3, #61	; 0x3d
 8008cee:	2201      	movs	r2, #1
 8008cf0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8008cf2:	7bfa      	ldrb	r2, [r7, #15]
 8008cf4:	6879      	ldr	r1, [r7, #4]
 8008cf6:	4613      	mov	r3, r2
 8008cf8:	00db      	lsls	r3, r3, #3
 8008cfa:	1a9b      	subs	r3, r3, r2
 8008cfc:	009b      	lsls	r3, r3, #2
 8008cfe:	440b      	add	r3, r1
 8008d00:	333c      	adds	r3, #60	; 0x3c
 8008d02:	7bfa      	ldrb	r2, [r7, #15]
 8008d04:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8008d06:	7bfa      	ldrb	r2, [r7, #15]
 8008d08:	7bfb      	ldrb	r3, [r7, #15]
 8008d0a:	b298      	uxth	r0, r3
 8008d0c:	6879      	ldr	r1, [r7, #4]
 8008d0e:	4613      	mov	r3, r2
 8008d10:	00db      	lsls	r3, r3, #3
 8008d12:	1a9b      	subs	r3, r3, r2
 8008d14:	009b      	lsls	r3, r3, #2
 8008d16:	440b      	add	r3, r1
 8008d18:	3342      	adds	r3, #66	; 0x42
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8008d1e:	7bfa      	ldrb	r2, [r7, #15]
 8008d20:	6879      	ldr	r1, [r7, #4]
 8008d22:	4613      	mov	r3, r2
 8008d24:	00db      	lsls	r3, r3, #3
 8008d26:	1a9b      	subs	r3, r3, r2
 8008d28:	009b      	lsls	r3, r3, #2
 8008d2a:	440b      	add	r3, r1
 8008d2c:	333f      	adds	r3, #63	; 0x3f
 8008d2e:	2200      	movs	r2, #0
 8008d30:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8008d32:	7bfa      	ldrb	r2, [r7, #15]
 8008d34:	6879      	ldr	r1, [r7, #4]
 8008d36:	4613      	mov	r3, r2
 8008d38:	00db      	lsls	r3, r3, #3
 8008d3a:	1a9b      	subs	r3, r3, r2
 8008d3c:	009b      	lsls	r3, r3, #2
 8008d3e:	440b      	add	r3, r1
 8008d40:	3344      	adds	r3, #68	; 0x44
 8008d42:	2200      	movs	r2, #0
 8008d44:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8008d46:	7bfa      	ldrb	r2, [r7, #15]
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	4613      	mov	r3, r2
 8008d4c:	00db      	lsls	r3, r3, #3
 8008d4e:	1a9b      	subs	r3, r3, r2
 8008d50:	009b      	lsls	r3, r3, #2
 8008d52:	440b      	add	r3, r1
 8008d54:	3348      	adds	r3, #72	; 0x48
 8008d56:	2200      	movs	r2, #0
 8008d58:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8008d5a:	7bfa      	ldrb	r2, [r7, #15]
 8008d5c:	6879      	ldr	r1, [r7, #4]
 8008d5e:	4613      	mov	r3, r2
 8008d60:	00db      	lsls	r3, r3, #3
 8008d62:	1a9b      	subs	r3, r3, r2
 8008d64:	009b      	lsls	r3, r3, #2
 8008d66:	440b      	add	r3, r1
 8008d68:	3350      	adds	r3, #80	; 0x50
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d6e:	7bfb      	ldrb	r3, [r7, #15]
 8008d70:	3301      	adds	r3, #1
 8008d72:	73fb      	strb	r3, [r7, #15]
 8008d74:	7bfa      	ldrb	r2, [r7, #15]
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	429a      	cmp	r2, r3
 8008d7c:	d3af      	bcc.n	8008cde <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008d7e:	2300      	movs	r3, #0
 8008d80:	73fb      	strb	r3, [r7, #15]
 8008d82:	e044      	b.n	8008e0e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8008d84:	7bfa      	ldrb	r2, [r7, #15]
 8008d86:	6879      	ldr	r1, [r7, #4]
 8008d88:	4613      	mov	r3, r2
 8008d8a:	00db      	lsls	r3, r3, #3
 8008d8c:	1a9b      	subs	r3, r3, r2
 8008d8e:	009b      	lsls	r3, r3, #2
 8008d90:	440b      	add	r3, r1
 8008d92:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 8008d96:	2200      	movs	r2, #0
 8008d98:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8008d9a:	7bfa      	ldrb	r2, [r7, #15]
 8008d9c:	6879      	ldr	r1, [r7, #4]
 8008d9e:	4613      	mov	r3, r2
 8008da0:	00db      	lsls	r3, r3, #3
 8008da2:	1a9b      	subs	r3, r3, r2
 8008da4:	009b      	lsls	r3, r3, #2
 8008da6:	440b      	add	r3, r1
 8008da8:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8008dac:	7bfa      	ldrb	r2, [r7, #15]
 8008dae:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8008db0:	7bfa      	ldrb	r2, [r7, #15]
 8008db2:	6879      	ldr	r1, [r7, #4]
 8008db4:	4613      	mov	r3, r2
 8008db6:	00db      	lsls	r3, r3, #3
 8008db8:	1a9b      	subs	r3, r3, r2
 8008dba:	009b      	lsls	r3, r3, #2
 8008dbc:	440b      	add	r3, r1
 8008dbe:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8008dc2:	2200      	movs	r2, #0
 8008dc4:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8008dc6:	7bfa      	ldrb	r2, [r7, #15]
 8008dc8:	6879      	ldr	r1, [r7, #4]
 8008dca:	4613      	mov	r3, r2
 8008dcc:	00db      	lsls	r3, r3, #3
 8008dce:	1a9b      	subs	r3, r3, r2
 8008dd0:	009b      	lsls	r3, r3, #2
 8008dd2:	440b      	add	r3, r1
 8008dd4:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8008dd8:	2200      	movs	r2, #0
 8008dda:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8008ddc:	7bfa      	ldrb	r2, [r7, #15]
 8008dde:	6879      	ldr	r1, [r7, #4]
 8008de0:	4613      	mov	r3, r2
 8008de2:	00db      	lsls	r3, r3, #3
 8008de4:	1a9b      	subs	r3, r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	440b      	add	r3, r1
 8008dea:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8008dee:	2200      	movs	r2, #0
 8008df0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8008df2:	7bfa      	ldrb	r2, [r7, #15]
 8008df4:	6879      	ldr	r1, [r7, #4]
 8008df6:	4613      	mov	r3, r2
 8008df8:	00db      	lsls	r3, r3, #3
 8008dfa:	1a9b      	subs	r3, r3, r2
 8008dfc:	009b      	lsls	r3, r3, #2
 8008dfe:	440b      	add	r3, r1
 8008e00:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8008e04:	2200      	movs	r2, #0
 8008e06:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8008e08:	7bfb      	ldrb	r3, [r7, #15]
 8008e0a:	3301      	adds	r3, #1
 8008e0c:	73fb      	strb	r3, [r7, #15]
 8008e0e:	7bfa      	ldrb	r2, [r7, #15]
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	685b      	ldr	r3, [r3, #4]
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d3b5      	bcc.n	8008d84 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	603b      	str	r3, [r7, #0]
 8008e1e:	687e      	ldr	r6, [r7, #4]
 8008e20:	466d      	mov	r5, sp
 8008e22:	f106 0410 	add.w	r4, r6, #16
 8008e26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e2a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8008e2c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8008e2e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8008e32:	e885 0003 	stmia.w	r5, {r0, r1}
 8008e36:	1d33      	adds	r3, r6, #4
 8008e38:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008e3a:	6838      	ldr	r0, [r7, #0]
 8008e3c:	f005 f902 	bl	800e044 <USB_DevInit>
 8008e40:	4603      	mov	r3, r0
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d005      	beq.n	8008e52 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2202      	movs	r2, #2
 8008e4a:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e00d      	b.n	8008e6e <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	2200      	movs	r2, #0
 8008e56:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2201      	movs	r2, #1
 8008e5e:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	4618      	mov	r0, r3
 8008e68:	f006 f94a 	bl	800f100 <USB_DevDisconnect>

  return HAL_OK;
 8008e6c:	2300      	movs	r3, #0
}
 8008e6e:	4618      	mov	r0, r3
 8008e70:	3714      	adds	r7, #20
 8008e72:	46bd      	mov	sp, r7
 8008e74:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008e76 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008e76:	b580      	push	{r7, lr}
 8008e78:	b084      	sub	sp, #16
 8008e7a:	af00      	add	r7, sp, #0
 8008e7c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8008e8a:	2b01      	cmp	r3, #1
 8008e8c:	d101      	bne.n	8008e92 <HAL_PCD_Start+0x1c>
 8008e8e:	2302      	movs	r3, #2
 8008e90:	e020      	b.n	8008ed4 <HAL_PCD_Start+0x5e>
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	2201      	movs	r2, #1
 8008e96:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008e9e:	2b01      	cmp	r3, #1
 8008ea0:	d109      	bne.n	8008eb6 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8008ea6:	2b01      	cmp	r3, #1
 8008ea8:	d005      	beq.n	8008eb6 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008eae:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	681b      	ldr	r3, [r3, #0]
 8008eba:	4618      	mov	r0, r3
 8008ebc:	f005 f876 	bl	800dfac <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f006 f8fa 	bl	800f0be <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8008ed2:	2300      	movs	r3, #0
}
 8008ed4:	4618      	mov	r0, r3
 8008ed6:	3710      	adds	r7, #16
 8008ed8:	46bd      	mov	sp, r7
 8008eda:	bd80      	pop	{r7, pc}

08008edc <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008edc:	b590      	push	{r4, r7, lr}
 8008ede:	b08d      	sub	sp, #52	; 0x34
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eea:	6a3b      	ldr	r3, [r7, #32]
 8008eec:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	f006 f9b8 	bl	800f268 <USB_GetMode>
 8008ef8:	4603      	mov	r3, r0
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f040 839d 	bne.w	800963a <HAL_PCD_IRQHandler+0x75e>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	4618      	mov	r0, r3
 8008f06:	f006 f91c 	bl	800f142 <USB_ReadInterrupts>
 8008f0a:	4603      	mov	r3, r0
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	f000 8393 	beq.w	8009638 <HAL_PCD_IRQHandler+0x75c>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	4618      	mov	r0, r3
 8008f18:	f006 f913 	bl	800f142 <USB_ReadInterrupts>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	f003 0302 	and.w	r3, r3, #2
 8008f22:	2b02      	cmp	r3, #2
 8008f24:	d107      	bne.n	8008f36 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	695a      	ldr	r2, [r3, #20]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f002 0202 	and.w	r2, r2, #2
 8008f34:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	4618      	mov	r0, r3
 8008f3c:	f006 f901 	bl	800f142 <USB_ReadInterrupts>
 8008f40:	4603      	mov	r3, r0
 8008f42:	f003 0310 	and.w	r3, r3, #16
 8008f46:	2b10      	cmp	r3, #16
 8008f48:	d161      	bne.n	800900e <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	699a      	ldr	r2, [r3, #24]
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f022 0210 	bic.w	r2, r2, #16
 8008f58:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 8008f5a:	6a3b      	ldr	r3, [r7, #32]
 8008f5c:	6a1b      	ldr	r3, [r3, #32]
 8008f5e:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 8008f60:	69bb      	ldr	r3, [r7, #24]
 8008f62:	f003 020f 	and.w	r2, r3, #15
 8008f66:	4613      	mov	r3, r2
 8008f68:	00db      	lsls	r3, r3, #3
 8008f6a:	1a9b      	subs	r3, r3, r2
 8008f6c:	009b      	lsls	r3, r3, #2
 8008f6e:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	4413      	add	r3, r2
 8008f76:	3304      	adds	r3, #4
 8008f78:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8008f7a:	69bb      	ldr	r3, [r7, #24]
 8008f7c:	0c5b      	lsrs	r3, r3, #17
 8008f7e:	f003 030f 	and.w	r3, r3, #15
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	d124      	bne.n	8008fd0 <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8008f86:	69ba      	ldr	r2, [r7, #24]
 8008f88:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8008f8c:	4013      	ands	r3, r2
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d035      	beq.n	8008ffe <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	091b      	lsrs	r3, r3, #4
 8008f9a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8008f9c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	6a38      	ldr	r0, [r7, #32]
 8008fa6:	f005 ff67 	bl	800ee78 <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	68da      	ldr	r2, [r3, #12]
 8008fae:	69bb      	ldr	r3, [r7, #24]
 8008fb0:	091b      	lsrs	r3, r3, #4
 8008fb2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008fb6:	441a      	add	r2, r3
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008fbc:	697b      	ldr	r3, [r7, #20]
 8008fbe:	699a      	ldr	r2, [r3, #24]
 8008fc0:	69bb      	ldr	r3, [r7, #24]
 8008fc2:	091b      	lsrs	r3, r3, #4
 8008fc4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008fc8:	441a      	add	r2, r3
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	619a      	str	r2, [r3, #24]
 8008fce:	e016      	b.n	8008ffe <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8008fd0:	69bb      	ldr	r3, [r7, #24]
 8008fd2:	0c5b      	lsrs	r3, r3, #17
 8008fd4:	f003 030f 	and.w	r3, r3, #15
 8008fd8:	2b06      	cmp	r3, #6
 8008fda:	d110      	bne.n	8008ffe <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8008fe2:	2208      	movs	r2, #8
 8008fe4:	4619      	mov	r1, r3
 8008fe6:	6a38      	ldr	r0, [r7, #32]
 8008fe8:	f005 ff46 	bl	800ee78 <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8008fec:	697b      	ldr	r3, [r7, #20]
 8008fee:	699a      	ldr	r2, [r3, #24]
 8008ff0:	69bb      	ldr	r3, [r7, #24]
 8008ff2:	091b      	lsrs	r3, r3, #4
 8008ff4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8008ff8:	441a      	add	r2, r3
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	699a      	ldr	r2, [r3, #24]
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	f042 0210 	orr.w	r2, r2, #16
 800900c:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	681b      	ldr	r3, [r3, #0]
 8009012:	4618      	mov	r0, r3
 8009014:	f006 f895 	bl	800f142 <USB_ReadInterrupts>
 8009018:	4603      	mov	r3, r0
 800901a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800901e:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8009022:	d16e      	bne.n	8009102 <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 8009024:	2300      	movs	r3, #0
 8009026:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	4618      	mov	r0, r3
 800902e:	f006 f89b 	bl	800f168 <USB_ReadDevAllOutEpInterrupt>
 8009032:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8009034:	e062      	b.n	80090fc <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 8009036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009038:	f003 0301 	and.w	r3, r3, #1
 800903c:	2b00      	cmp	r3, #0
 800903e:	d057      	beq.n	80090f0 <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009046:	b2d2      	uxtb	r2, r2
 8009048:	4611      	mov	r1, r2
 800904a:	4618      	mov	r0, r3
 800904c:	f006 f8c0 	bl	800f1d0 <USB_ReadDevOutEPInterrupt>
 8009050:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	f003 0301 	and.w	r3, r3, #1
 8009058:	2b00      	cmp	r3, #0
 800905a:	d00c      	beq.n	8009076 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800905c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800905e:	015a      	lsls	r2, r3, #5
 8009060:	69fb      	ldr	r3, [r7, #28]
 8009062:	4413      	add	r3, r2
 8009064:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009068:	461a      	mov	r2, r3
 800906a:	2301      	movs	r3, #1
 800906c:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800906e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009070:	6878      	ldr	r0, [r7, #4]
 8009072:	f000 fdb1 	bl	8009bd8 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8009076:	693b      	ldr	r3, [r7, #16]
 8009078:	f003 0308 	and.w	r3, r3, #8
 800907c:	2b00      	cmp	r3, #0
 800907e:	d00c      	beq.n	800909a <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8009080:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009082:	015a      	lsls	r2, r3, #5
 8009084:	69fb      	ldr	r3, [r7, #28]
 8009086:	4413      	add	r3, r2
 8009088:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800908c:	461a      	mov	r2, r3
 800908e:	2308      	movs	r3, #8
 8009090:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8009092:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009094:	6878      	ldr	r0, [r7, #4]
 8009096:	f000 feab 	bl	8009df0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800909a:	693b      	ldr	r3, [r7, #16]
 800909c:	f003 0310 	and.w	r3, r3, #16
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d008      	beq.n	80090b6 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80090a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a6:	015a      	lsls	r2, r3, #5
 80090a8:	69fb      	ldr	r3, [r7, #28]
 80090aa:	4413      	add	r3, r2
 80090ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b0:	461a      	mov	r2, r3
 80090b2:	2310      	movs	r3, #16
 80090b4:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	f003 0320 	and.w	r3, r3, #32
 80090bc:	2b00      	cmp	r3, #0
 80090be:	d008      	beq.n	80090d2 <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80090c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090c2:	015a      	lsls	r2, r3, #5
 80090c4:	69fb      	ldr	r3, [r7, #28]
 80090c6:	4413      	add	r3, r2
 80090c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090cc:	461a      	mov	r2, r3
 80090ce:	2320      	movs	r3, #32
 80090d0:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80090d2:	693b      	ldr	r3, [r7, #16]
 80090d4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80090d8:	2b00      	cmp	r3, #0
 80090da:	d009      	beq.n	80090f0 <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80090dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090de:	015a      	lsls	r2, r3, #5
 80090e0:	69fb      	ldr	r3, [r7, #28]
 80090e2:	4413      	add	r3, r2
 80090e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090e8:	461a      	mov	r2, r3
 80090ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80090ee:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80090f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f2:	3301      	adds	r3, #1
 80090f4:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80090f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090f8:	085b      	lsrs	r3, r3, #1
 80090fa:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80090fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d199      	bne.n	8009036 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	4618      	mov	r0, r3
 8009108:	f006 f81b 	bl	800f142 <USB_ReadInterrupts>
 800910c:	4603      	mov	r3, r0
 800910e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009112:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8009116:	f040 80c0 	bne.w	800929a <HAL_PCD_IRQHandler+0x3be>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	4618      	mov	r0, r3
 8009120:	f006 f83c 	bl	800f19c <USB_ReadDevAllInEpInterrupt>
 8009124:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8009126:	2300      	movs	r3, #0
 8009128:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800912a:	e0b2      	b.n	8009292 <HAL_PCD_IRQHandler+0x3b6>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800912c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800912e:	f003 0301 	and.w	r3, r3, #1
 8009132:	2b00      	cmp	r3, #0
 8009134:	f000 80a7 	beq.w	8009286 <HAL_PCD_IRQHandler+0x3aa>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800913e:	b2d2      	uxtb	r2, r2
 8009140:	4611      	mov	r1, r2
 8009142:	4618      	mov	r0, r3
 8009144:	f006 f862 	bl	800f20c <USB_ReadDevInEPInterrupt>
 8009148:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800914a:	693b      	ldr	r3, [r7, #16]
 800914c:	f003 0301 	and.w	r3, r3, #1
 8009150:	2b00      	cmp	r3, #0
 8009152:	d057      	beq.n	8009204 <HAL_PCD_IRQHandler+0x328>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009156:	f003 030f 	and.w	r3, r3, #15
 800915a:	2201      	movs	r2, #1
 800915c:	fa02 f303 	lsl.w	r3, r2, r3
 8009160:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009162:	69fb      	ldr	r3, [r7, #28]
 8009164:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009168:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	43db      	mvns	r3, r3
 800916e:	69f9      	ldr	r1, [r7, #28]
 8009170:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009174:	4013      	ands	r3, r2
 8009176:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8009178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800917a:	015a      	lsls	r2, r3, #5
 800917c:	69fb      	ldr	r3, [r7, #28]
 800917e:	4413      	add	r3, r2
 8009180:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009184:	461a      	mov	r2, r3
 8009186:	2301      	movs	r3, #1
 8009188:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	691b      	ldr	r3, [r3, #16]
 800918e:	2b01      	cmp	r3, #1
 8009190:	d132      	bne.n	80091f8 <HAL_PCD_IRQHandler+0x31c>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8009192:	6879      	ldr	r1, [r7, #4]
 8009194:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009196:	4613      	mov	r3, r2
 8009198:	00db      	lsls	r3, r3, #3
 800919a:	1a9b      	subs	r3, r3, r2
 800919c:	009b      	lsls	r3, r3, #2
 800919e:	440b      	add	r3, r1
 80091a0:	3348      	adds	r3, #72	; 0x48
 80091a2:	6819      	ldr	r1, [r3, #0]
 80091a4:	6878      	ldr	r0, [r7, #4]
 80091a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091a8:	4613      	mov	r3, r2
 80091aa:	00db      	lsls	r3, r3, #3
 80091ac:	1a9b      	subs	r3, r3, r2
 80091ae:	009b      	lsls	r3, r3, #2
 80091b0:	4403      	add	r3, r0
 80091b2:	3344      	adds	r3, #68	; 0x44
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	4419      	add	r1, r3
 80091b8:	6878      	ldr	r0, [r7, #4]
 80091ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091bc:	4613      	mov	r3, r2
 80091be:	00db      	lsls	r3, r3, #3
 80091c0:	1a9b      	subs	r3, r3, r2
 80091c2:	009b      	lsls	r3, r3, #2
 80091c4:	4403      	add	r3, r0
 80091c6:	3348      	adds	r3, #72	; 0x48
 80091c8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80091ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d113      	bne.n	80091f8 <HAL_PCD_IRQHandler+0x31c>
 80091d0:	6879      	ldr	r1, [r7, #4]
 80091d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091d4:	4613      	mov	r3, r2
 80091d6:	00db      	lsls	r3, r3, #3
 80091d8:	1a9b      	subs	r3, r3, r2
 80091da:	009b      	lsls	r3, r3, #2
 80091dc:	440b      	add	r3, r1
 80091de:	3350      	adds	r3, #80	; 0x50
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d108      	bne.n	80091f8 <HAL_PCD_IRQHandler+0x31c>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	6818      	ldr	r0, [r3, #0]
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80091f0:	461a      	mov	r2, r3
 80091f2:	2101      	movs	r1, #1
 80091f4:	f006 f86a 	bl	800f2cc <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80091f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091fa:	b2db      	uxtb	r3, r3
 80091fc:	4619      	mov	r1, r3
 80091fe:	6878      	ldr	r0, [r7, #4]
 8009200:	f008 f827 	bl	8011252 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8009204:	693b      	ldr	r3, [r7, #16]
 8009206:	f003 0308 	and.w	r3, r3, #8
 800920a:	2b00      	cmp	r3, #0
 800920c:	d008      	beq.n	8009220 <HAL_PCD_IRQHandler+0x344>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800920e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009210:	015a      	lsls	r2, r3, #5
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	4413      	add	r3, r2
 8009216:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800921a:	461a      	mov	r2, r3
 800921c:	2308      	movs	r3, #8
 800921e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8009220:	693b      	ldr	r3, [r7, #16]
 8009222:	f003 0310 	and.w	r3, r3, #16
 8009226:	2b00      	cmp	r3, #0
 8009228:	d008      	beq.n	800923c <HAL_PCD_IRQHandler+0x360>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800922a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800922c:	015a      	lsls	r2, r3, #5
 800922e:	69fb      	ldr	r3, [r7, #28]
 8009230:	4413      	add	r3, r2
 8009232:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009236:	461a      	mov	r2, r3
 8009238:	2310      	movs	r3, #16
 800923a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009242:	2b00      	cmp	r3, #0
 8009244:	d008      	beq.n	8009258 <HAL_PCD_IRQHandler+0x37c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8009246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009248:	015a      	lsls	r2, r3, #5
 800924a:	69fb      	ldr	r3, [r7, #28]
 800924c:	4413      	add	r3, r2
 800924e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009252:	461a      	mov	r2, r3
 8009254:	2340      	movs	r3, #64	; 0x40
 8009256:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	f003 0302 	and.w	r3, r3, #2
 800925e:	2b00      	cmp	r3, #0
 8009260:	d008      	beq.n	8009274 <HAL_PCD_IRQHandler+0x398>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8009262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009264:	015a      	lsls	r2, r3, #5
 8009266:	69fb      	ldr	r3, [r7, #28]
 8009268:	4413      	add	r3, r2
 800926a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800926e:	461a      	mov	r2, r3
 8009270:	2302      	movs	r3, #2
 8009272:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8009274:	693b      	ldr	r3, [r7, #16]
 8009276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800927a:	2b00      	cmp	r3, #0
 800927c:	d003      	beq.n	8009286 <HAL_PCD_IRQHandler+0x3aa>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800927e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009280:	6878      	ldr	r0, [r7, #4]
 8009282:	f000 fc1b 	bl	8009abc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8009286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009288:	3301      	adds	r3, #1
 800928a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800928c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800928e:	085b      	lsrs	r3, r3, #1
 8009290:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8009292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009294:	2b00      	cmp	r3, #0
 8009296:	f47f af49 	bne.w	800912c <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	4618      	mov	r0, r3
 80092a0:	f005 ff4f 	bl	800f142 <USB_ReadInterrupts>
 80092a4:	4603      	mov	r3, r0
 80092a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092ae:	d122      	bne.n	80092f6 <HAL_PCD_IRQHandler+0x41a>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80092b0:	69fb      	ldr	r3, [r7, #28]
 80092b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092b6:	685b      	ldr	r3, [r3, #4]
 80092b8:	69fa      	ldr	r2, [r7, #28]
 80092ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80092be:	f023 0301 	bic.w	r3, r3, #1
 80092c2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 80092ca:	2b01      	cmp	r3, #1
 80092cc:	d108      	bne.n	80092e0 <HAL_PCD_IRQHandler+0x404>
      {
        hpcd->LPM_State = LPM_L0;
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	2200      	movs	r2, #0
 80092d2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80092d6:	2100      	movs	r1, #0
 80092d8:	6878      	ldr	r0, [r7, #4]
 80092da:	f000 fe27 	bl	8009f2c <HAL_PCDEx_LPM_Callback>
 80092de:	e002      	b.n	80092e6 <HAL_PCD_IRQHandler+0x40a>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80092e0:	6878      	ldr	r0, [r7, #4]
 80092e2:	f008 f82d 	bl	8011340 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	695a      	ldr	r2, [r3, #20]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80092f4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	4618      	mov	r0, r3
 80092fc:	f005 ff21 	bl	800f142 <USB_ReadInterrupts>
 8009300:	4603      	mov	r3, r0
 8009302:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009306:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800930a:	d112      	bne.n	8009332 <HAL_PCD_IRQHandler+0x456>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800930c:	69fb      	ldr	r3, [r7, #28]
 800930e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009312:	689b      	ldr	r3, [r3, #8]
 8009314:	f003 0301 	and.w	r3, r3, #1
 8009318:	2b01      	cmp	r3, #1
 800931a:	d102      	bne.n	8009322 <HAL_PCD_IRQHandler+0x446>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800931c:	6878      	ldr	r0, [r7, #4]
 800931e:	f007 ffe9 	bl	80112f4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	695a      	ldr	r2, [r3, #20]
 8009328:	687b      	ldr	r3, [r7, #4]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8009330:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	4618      	mov	r0, r3
 8009338:	f005 ff03 	bl	800f142 <USB_ReadInterrupts>
 800933c:	4603      	mov	r3, r0
 800933e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009346:	f040 80c7 	bne.w	80094d8 <HAL_PCD_IRQHandler+0x5fc>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800934a:	69fb      	ldr	r3, [r7, #28]
 800934c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009350:	685b      	ldr	r3, [r3, #4]
 8009352:	69fa      	ldr	r2, [r7, #28]
 8009354:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009358:	f023 0301 	bic.w	r3, r3, #1
 800935c:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	2110      	movs	r1, #16
 8009364:	4618      	mov	r0, r3
 8009366:	f004 ffd1 	bl	800e30c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800936a:	2300      	movs	r3, #0
 800936c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800936e:	e056      	b.n	800941e <HAL_PCD_IRQHandler+0x542>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8009370:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009372:	015a      	lsls	r2, r3, #5
 8009374:	69fb      	ldr	r3, [r7, #28]
 8009376:	4413      	add	r3, r2
 8009378:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800937c:	461a      	mov	r2, r3
 800937e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009382:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009384:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009386:	015a      	lsls	r2, r3, #5
 8009388:	69fb      	ldr	r3, [r7, #28]
 800938a:	4413      	add	r3, r2
 800938c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009394:	0151      	lsls	r1, r2, #5
 8009396:	69fa      	ldr	r2, [r7, #28]
 8009398:	440a      	add	r2, r1
 800939a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800939e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093a2:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 80093a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a6:	015a      	lsls	r2, r3, #5
 80093a8:	69fb      	ldr	r3, [r7, #28]
 80093aa:	4413      	add	r3, r2
 80093ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093b4:	0151      	lsls	r1, r2, #5
 80093b6:	69fa      	ldr	r2, [r7, #28]
 80093b8:	440a      	add	r2, r1
 80093ba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80093be:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80093c2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80093c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093c6:	015a      	lsls	r2, r3, #5
 80093c8:	69fb      	ldr	r3, [r7, #28]
 80093ca:	4413      	add	r3, r2
 80093cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093d0:	461a      	mov	r2, r3
 80093d2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80093d6:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80093d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093da:	015a      	lsls	r2, r3, #5
 80093dc:	69fb      	ldr	r3, [r7, #28]
 80093de:	4413      	add	r3, r2
 80093e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80093e8:	0151      	lsls	r1, r2, #5
 80093ea:	69fa      	ldr	r2, [r7, #28]
 80093ec:	440a      	add	r2, r1
 80093ee:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80093f6:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80093f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093fa:	015a      	lsls	r2, r3, #5
 80093fc:	69fb      	ldr	r3, [r7, #28]
 80093fe:	4413      	add	r3, r2
 8009400:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009408:	0151      	lsls	r1, r2, #5
 800940a:	69fa      	ldr	r2, [r7, #28]
 800940c:	440a      	add	r2, r1
 800940e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009412:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009416:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8009418:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800941a:	3301      	adds	r3, #1
 800941c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	685b      	ldr	r3, [r3, #4]
 8009422:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009424:	429a      	cmp	r2, r3
 8009426:	d3a3      	bcc.n	8009370 <HAL_PCD_IRQHandler+0x494>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8009428:	69fb      	ldr	r3, [r7, #28]
 800942a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800942e:	69db      	ldr	r3, [r3, #28]
 8009430:	69fa      	ldr	r2, [r7, #28]
 8009432:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009436:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 800943a:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009440:	2b00      	cmp	r3, #0
 8009442:	d016      	beq.n	8009472 <HAL_PCD_IRQHandler+0x596>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8009444:	69fb      	ldr	r3, [r7, #28]
 8009446:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800944a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800944e:	69fa      	ldr	r2, [r7, #28]
 8009450:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009454:	f043 030b 	orr.w	r3, r3, #11
 8009458:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800945c:	69fb      	ldr	r3, [r7, #28]
 800945e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009462:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009464:	69fa      	ldr	r2, [r7, #28]
 8009466:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800946a:	f043 030b 	orr.w	r3, r3, #11
 800946e:	6453      	str	r3, [r2, #68]	; 0x44
 8009470:	e015      	b.n	800949e <HAL_PCD_IRQHandler+0x5c2>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8009472:	69fb      	ldr	r3, [r7, #28]
 8009474:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009478:	695b      	ldr	r3, [r3, #20]
 800947a:	69fa      	ldr	r2, [r7, #28]
 800947c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009480:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009484:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8009488:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800948a:	69fb      	ldr	r3, [r7, #28]
 800948c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009490:	691b      	ldr	r3, [r3, #16]
 8009492:	69fa      	ldr	r2, [r7, #28]
 8009494:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009498:	f043 030b 	orr.w	r3, r3, #11
 800949c:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800949e:	69fb      	ldr	r3, [r7, #28]
 80094a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	69fa      	ldr	r2, [r7, #28]
 80094a8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80094ac:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 80094b0:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6818      	ldr	r0, [r3, #0]
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	691b      	ldr	r3, [r3, #16]
 80094ba:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80094c2:	461a      	mov	r2, r3
 80094c4:	f005 ff02 	bl	800f2cc <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	695a      	ldr	r2, [r3, #20]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 80094d6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4618      	mov	r0, r3
 80094de:	f005 fe30 	bl	800f142 <USB_ReadInterrupts>
 80094e2:	4603      	mov	r3, r0
 80094e4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80094e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80094ec:	d124      	bne.n	8009538 <HAL_PCD_IRQHandler+0x65c>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	4618      	mov	r0, r3
 80094f4:	f005 fec6 	bl	800f284 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80094f8:	687b      	ldr	r3, [r7, #4]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	4618      	mov	r0, r3
 80094fe:	f004 ff66 	bl	800e3ce <USB_GetDevSpeed>
 8009502:	4603      	mov	r3, r0
 8009504:	461a      	mov	r2, r3
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681c      	ldr	r4, [r3, #0]
 800950e:	f001 f96b 	bl	800a7e8 <HAL_RCC_GetHCLKFreq>
 8009512:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8009518:	b2db      	uxtb	r3, r3
 800951a:	461a      	mov	r2, r3
 800951c:	4620      	mov	r0, r4
 800951e:	f004 fca3 	bl	800de68 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8009522:	6878      	ldr	r0, [r7, #4]
 8009524:	f007 febd 	bl	80112a2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	695a      	ldr	r2, [r3, #20]
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8009536:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	4618      	mov	r0, r3
 800953e:	f005 fe00 	bl	800f142 <USB_ReadInterrupts>
 8009542:	4603      	mov	r3, r0
 8009544:	f003 0308 	and.w	r3, r3, #8
 8009548:	2b08      	cmp	r3, #8
 800954a:	d10a      	bne.n	8009562 <HAL_PCD_IRQHandler+0x686>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800954c:	6878      	ldr	r0, [r7, #4]
 800954e:	f007 fe9a 	bl	8011286 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	695a      	ldr	r2, [r3, #20]
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	f002 0208 	and.w	r2, r2, #8
 8009560:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	4618      	mov	r0, r3
 8009568:	f005 fdeb 	bl	800f142 <USB_ReadInterrupts>
 800956c:	4603      	mov	r3, r0
 800956e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009572:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009576:	d10f      	bne.n	8009598 <HAL_PCD_IRQHandler+0x6bc>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8009578:	2300      	movs	r3, #0
 800957a:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800957c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957e:	b2db      	uxtb	r3, r3
 8009580:	4619      	mov	r1, r3
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f007 fefc 	bl	8011380 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	695a      	ldr	r2, [r3, #20]
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8009596:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	681b      	ldr	r3, [r3, #0]
 800959c:	4618      	mov	r0, r3
 800959e:	f005 fdd0 	bl	800f142 <USB_ReadInterrupts>
 80095a2:	4603      	mov	r3, r0
 80095a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80095a8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80095ac:	d10f      	bne.n	80095ce <HAL_PCD_IRQHandler+0x6f2>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80095ae:	2300      	movs	r3, #0
 80095b0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80095b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095b4:	b2db      	uxtb	r3, r3
 80095b6:	4619      	mov	r1, r3
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	f007 fecf 	bl	801135c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	695a      	ldr	r2, [r3, #20]
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 80095cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	4618      	mov	r0, r3
 80095d4:	f005 fdb5 	bl	800f142 <USB_ReadInterrupts>
 80095d8:	4603      	mov	r3, r0
 80095da:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80095de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80095e2:	d10a      	bne.n	80095fa <HAL_PCD_IRQHandler+0x71e>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80095e4:	6878      	ldr	r0, [r7, #4]
 80095e6:	f007 fedd 	bl	80113a4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	695a      	ldr	r2, [r3, #20]
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80095f8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80095fa:	687b      	ldr	r3, [r7, #4]
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	4618      	mov	r0, r3
 8009600:	f005 fd9f 	bl	800f142 <USB_ReadInterrupts>
 8009604:	4603      	mov	r3, r0
 8009606:	f003 0304 	and.w	r3, r3, #4
 800960a:	2b04      	cmp	r3, #4
 800960c:	d115      	bne.n	800963a <HAL_PCD_IRQHandler+0x75e>
    {
      temp = hpcd->Instance->GOTGINT;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	685b      	ldr	r3, [r3, #4]
 8009614:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8009616:	69bb      	ldr	r3, [r7, #24]
 8009618:	f003 0304 	and.w	r3, r3, #4
 800961c:	2b00      	cmp	r3, #0
 800961e:	d002      	beq.n	8009626 <HAL_PCD_IRQHandler+0x74a>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8009620:	6878      	ldr	r0, [r7, #4]
 8009622:	f007 fecd 	bl	80113c0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	6859      	ldr	r1, [r3, #4]
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	69ba      	ldr	r2, [r7, #24]
 8009632:	430a      	orrs	r2, r1
 8009634:	605a      	str	r2, [r3, #4]
 8009636:	e000      	b.n	800963a <HAL_PCD_IRQHandler+0x75e>
      return;
 8009638:	bf00      	nop
    }
  }
}
 800963a:	3734      	adds	r7, #52	; 0x34
 800963c:	46bd      	mov	sp, r7
 800963e:	bd90      	pop	{r4, r7, pc}

08009640 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
 8009648:	460b      	mov	r3, r1
 800964a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009652:	2b01      	cmp	r3, #1
 8009654:	d101      	bne.n	800965a <HAL_PCD_SetAddress+0x1a>
 8009656:	2302      	movs	r3, #2
 8009658:	e013      	b.n	8009682 <HAL_PCD_SetAddress+0x42>
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	2201      	movs	r2, #1
 800965e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	78fa      	ldrb	r2, [r7, #3]
 8009666:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	681b      	ldr	r3, [r3, #0]
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	4611      	mov	r1, r2
 8009672:	4618      	mov	r0, r3
 8009674:	f005 fcfd 	bl	800f072 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009680:	2300      	movs	r3, #0
}
 8009682:	4618      	mov	r0, r3
 8009684:	3708      	adds	r7, #8
 8009686:	46bd      	mov	sp, r7
 8009688:	bd80      	pop	{r7, pc}

0800968a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800968a:	b580      	push	{r7, lr}
 800968c:	b084      	sub	sp, #16
 800968e:	af00      	add	r7, sp, #0
 8009690:	6078      	str	r0, [r7, #4]
 8009692:	4608      	mov	r0, r1
 8009694:	4611      	mov	r1, r2
 8009696:	461a      	mov	r2, r3
 8009698:	4603      	mov	r3, r0
 800969a:	70fb      	strb	r3, [r7, #3]
 800969c:	460b      	mov	r3, r1
 800969e:	803b      	strh	r3, [r7, #0]
 80096a0:	4613      	mov	r3, r2
 80096a2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80096a4:	2300      	movs	r3, #0
 80096a6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80096a8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	da0f      	bge.n	80096d0 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80096b0:	78fb      	ldrb	r3, [r7, #3]
 80096b2:	f003 020f 	and.w	r2, r3, #15
 80096b6:	4613      	mov	r3, r2
 80096b8:	00db      	lsls	r3, r3, #3
 80096ba:	1a9b      	subs	r3, r3, r2
 80096bc:	009b      	lsls	r3, r3, #2
 80096be:	3338      	adds	r3, #56	; 0x38
 80096c0:	687a      	ldr	r2, [r7, #4]
 80096c2:	4413      	add	r3, r2
 80096c4:	3304      	adds	r3, #4
 80096c6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	2201      	movs	r2, #1
 80096cc:	705a      	strb	r2, [r3, #1]
 80096ce:	e00f      	b.n	80096f0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80096d0:	78fb      	ldrb	r3, [r7, #3]
 80096d2:	f003 020f 	and.w	r2, r3, #15
 80096d6:	4613      	mov	r3, r2
 80096d8:	00db      	lsls	r3, r3, #3
 80096da:	1a9b      	subs	r3, r3, r2
 80096dc:	009b      	lsls	r3, r3, #2
 80096de:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80096e2:	687a      	ldr	r2, [r7, #4]
 80096e4:	4413      	add	r3, r2
 80096e6:	3304      	adds	r3, #4
 80096e8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2200      	movs	r2, #0
 80096ee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80096f0:	78fb      	ldrb	r3, [r7, #3]
 80096f2:	f003 030f 	and.w	r3, r3, #15
 80096f6:	b2da      	uxtb	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80096fc:	883a      	ldrh	r2, [r7, #0]
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	78ba      	ldrb	r2, [r7, #2]
 8009706:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	785b      	ldrb	r3, [r3, #1]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d004      	beq.n	800971a <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	781b      	ldrb	r3, [r3, #0]
 8009714:	b29a      	uxth	r2, r3
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800971a:	78bb      	ldrb	r3, [r7, #2]
 800971c:	2b02      	cmp	r3, #2
 800971e:	d102      	bne.n	8009726 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	2200      	movs	r2, #0
 8009724:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800972c:	2b01      	cmp	r3, #1
 800972e:	d101      	bne.n	8009734 <HAL_PCD_EP_Open+0xaa>
 8009730:	2302      	movs	r3, #2
 8009732:	e00e      	b.n	8009752 <HAL_PCD_EP_Open+0xc8>
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	2201      	movs	r2, #1
 8009738:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	68f9      	ldr	r1, [r7, #12]
 8009742:	4618      	mov	r0, r3
 8009744:	f004 fe68 	bl	800e418 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	2200      	movs	r2, #0
 800974c:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8009750:	7afb      	ldrb	r3, [r7, #11]
}
 8009752:	4618      	mov	r0, r3
 8009754:	3710      	adds	r7, #16
 8009756:	46bd      	mov	sp, r7
 8009758:	bd80      	pop	{r7, pc}

0800975a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800975a:	b580      	push	{r7, lr}
 800975c:	b084      	sub	sp, #16
 800975e:	af00      	add	r7, sp, #0
 8009760:	6078      	str	r0, [r7, #4]
 8009762:	460b      	mov	r3, r1
 8009764:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8009766:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800976a:	2b00      	cmp	r3, #0
 800976c:	da0f      	bge.n	800978e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800976e:	78fb      	ldrb	r3, [r7, #3]
 8009770:	f003 020f 	and.w	r2, r3, #15
 8009774:	4613      	mov	r3, r2
 8009776:	00db      	lsls	r3, r3, #3
 8009778:	1a9b      	subs	r3, r3, r2
 800977a:	009b      	lsls	r3, r3, #2
 800977c:	3338      	adds	r3, #56	; 0x38
 800977e:	687a      	ldr	r2, [r7, #4]
 8009780:	4413      	add	r3, r2
 8009782:	3304      	adds	r3, #4
 8009784:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009786:	68fb      	ldr	r3, [r7, #12]
 8009788:	2201      	movs	r2, #1
 800978a:	705a      	strb	r2, [r3, #1]
 800978c:	e00f      	b.n	80097ae <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800978e:	78fb      	ldrb	r3, [r7, #3]
 8009790:	f003 020f 	and.w	r2, r3, #15
 8009794:	4613      	mov	r3, r2
 8009796:	00db      	lsls	r3, r3, #3
 8009798:	1a9b      	subs	r3, r3, r2
 800979a:	009b      	lsls	r3, r3, #2
 800979c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80097a0:	687a      	ldr	r2, [r7, #4]
 80097a2:	4413      	add	r3, r2
 80097a4:	3304      	adds	r3, #4
 80097a6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	2200      	movs	r2, #0
 80097ac:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80097ae:	78fb      	ldrb	r3, [r7, #3]
 80097b0:	f003 030f 	and.w	r3, r3, #15
 80097b4:	b2da      	uxtb	r2, r3
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80097c0:	2b01      	cmp	r3, #1
 80097c2:	d101      	bne.n	80097c8 <HAL_PCD_EP_Close+0x6e>
 80097c4:	2302      	movs	r3, #2
 80097c6:	e00e      	b.n	80097e6 <HAL_PCD_EP_Close+0x8c>
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	2201      	movs	r2, #1
 80097cc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68f9      	ldr	r1, [r7, #12]
 80097d6:	4618      	mov	r0, r3
 80097d8:	f004 fea6 	bl	800e528 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80097dc:	687b      	ldr	r3, [r7, #4]
 80097de:	2200      	movs	r2, #0
 80097e0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80097e4:	2300      	movs	r3, #0
}
 80097e6:	4618      	mov	r0, r3
 80097e8:	3710      	adds	r7, #16
 80097ea:	46bd      	mov	sp, r7
 80097ec:	bd80      	pop	{r7, pc}

080097ee <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80097ee:	b580      	push	{r7, lr}
 80097f0:	b086      	sub	sp, #24
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	60f8      	str	r0, [r7, #12]
 80097f6:	607a      	str	r2, [r7, #4]
 80097f8:	603b      	str	r3, [r7, #0]
 80097fa:	460b      	mov	r3, r1
 80097fc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80097fe:	7afb      	ldrb	r3, [r7, #11]
 8009800:	f003 020f 	and.w	r2, r3, #15
 8009804:	4613      	mov	r3, r2
 8009806:	00db      	lsls	r3, r3, #3
 8009808:	1a9b      	subs	r3, r3, r2
 800980a:	009b      	lsls	r3, r3, #2
 800980c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009810:	68fa      	ldr	r2, [r7, #12]
 8009812:	4413      	add	r3, r2
 8009814:	3304      	adds	r3, #4
 8009816:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8009818:	697b      	ldr	r3, [r7, #20]
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800981e:	697b      	ldr	r3, [r7, #20]
 8009820:	683a      	ldr	r2, [r7, #0]
 8009822:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	2200      	movs	r2, #0
 8009828:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 800982a:	697b      	ldr	r3, [r7, #20]
 800982c:	2200      	movs	r2, #0
 800982e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009830:	7afb      	ldrb	r3, [r7, #11]
 8009832:	f003 030f 	and.w	r3, r3, #15
 8009836:	b2da      	uxtb	r2, r3
 8009838:	697b      	ldr	r3, [r7, #20]
 800983a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	691b      	ldr	r3, [r3, #16]
 8009840:	2b01      	cmp	r3, #1
 8009842:	d102      	bne.n	800984a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009844:	687a      	ldr	r2, [r7, #4]
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800984a:	7afb      	ldrb	r3, [r7, #11]
 800984c:	f003 030f 	and.w	r3, r3, #15
 8009850:	2b00      	cmp	r3, #0
 8009852:	d109      	bne.n	8009868 <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	6818      	ldr	r0, [r3, #0]
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	b2db      	uxtb	r3, r3
 800985e:	461a      	mov	r2, r3
 8009860:	6979      	ldr	r1, [r7, #20]
 8009862:	f005 f981 	bl	800eb68 <USB_EP0StartXfer>
 8009866:	e008      	b.n	800987a <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	6818      	ldr	r0, [r3, #0]
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	691b      	ldr	r3, [r3, #16]
 8009870:	b2db      	uxtb	r3, r3
 8009872:	461a      	mov	r2, r3
 8009874:	6979      	ldr	r1, [r7, #20]
 8009876:	f004 ff33 	bl	800e6e0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800987a:	2300      	movs	r3, #0
}
 800987c:	4618      	mov	r0, r3
 800987e:	3718      	adds	r7, #24
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}

08009884 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
 800988a:	6078      	str	r0, [r7, #4]
 800988c:	460b      	mov	r3, r1
 800988e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8009890:	78fb      	ldrb	r3, [r7, #3]
 8009892:	f003 020f 	and.w	r2, r3, #15
 8009896:	6879      	ldr	r1, [r7, #4]
 8009898:	4613      	mov	r3, r2
 800989a:	00db      	lsls	r3, r3, #3
 800989c:	1a9b      	subs	r3, r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	440b      	add	r3, r1
 80098a2:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80098a6:	681b      	ldr	r3, [r3, #0]
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b086      	sub	sp, #24
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	607a      	str	r2, [r7, #4]
 80098be:	603b      	str	r3, [r7, #0]
 80098c0:	460b      	mov	r3, r1
 80098c2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80098c4:	7afb      	ldrb	r3, [r7, #11]
 80098c6:	f003 020f 	and.w	r2, r3, #15
 80098ca:	4613      	mov	r3, r2
 80098cc:	00db      	lsls	r3, r3, #3
 80098ce:	1a9b      	subs	r3, r3, r2
 80098d0:	009b      	lsls	r3, r3, #2
 80098d2:	3338      	adds	r3, #56	; 0x38
 80098d4:	68fa      	ldr	r2, [r7, #12]
 80098d6:	4413      	add	r3, r2
 80098d8:	3304      	adds	r3, #4
 80098da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	683a      	ldr	r2, [r7, #0]
 80098e6:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	2200      	movs	r2, #0
 80098ec:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 80098ee:	697b      	ldr	r3, [r7, #20]
 80098f0:	2201      	movs	r2, #1
 80098f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80098f4:	7afb      	ldrb	r3, [r7, #11]
 80098f6:	f003 030f 	and.w	r3, r3, #15
 80098fa:	b2da      	uxtb	r2, r3
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	2b01      	cmp	r3, #1
 8009906:	d102      	bne.n	800990e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	697b      	ldr	r3, [r7, #20]
 800990c:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800990e:	7afb      	ldrb	r3, [r7, #11]
 8009910:	f003 030f 	and.w	r3, r3, #15
 8009914:	2b00      	cmp	r3, #0
 8009916:	d109      	bne.n	800992c <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	6818      	ldr	r0, [r3, #0]
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	691b      	ldr	r3, [r3, #16]
 8009920:	b2db      	uxtb	r3, r3
 8009922:	461a      	mov	r2, r3
 8009924:	6979      	ldr	r1, [r7, #20]
 8009926:	f005 f91f 	bl	800eb68 <USB_EP0StartXfer>
 800992a:	e008      	b.n	800993e <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	6818      	ldr	r0, [r3, #0]
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	691b      	ldr	r3, [r3, #16]
 8009934:	b2db      	uxtb	r3, r3
 8009936:	461a      	mov	r2, r3
 8009938:	6979      	ldr	r1, [r7, #20]
 800993a:	f004 fed1 	bl	800e6e0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800993e:	2300      	movs	r3, #0
}
 8009940:	4618      	mov	r0, r3
 8009942:	3718      	adds	r7, #24
 8009944:	46bd      	mov	sp, r7
 8009946:	bd80      	pop	{r7, pc}

08009948 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b084      	sub	sp, #16
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
 8009950:	460b      	mov	r3, r1
 8009952:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8009954:	78fb      	ldrb	r3, [r7, #3]
 8009956:	f003 020f 	and.w	r2, r3, #15
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	685b      	ldr	r3, [r3, #4]
 800995e:	429a      	cmp	r2, r3
 8009960:	d901      	bls.n	8009966 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8009962:	2301      	movs	r3, #1
 8009964:	e050      	b.n	8009a08 <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009966:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800996a:	2b00      	cmp	r3, #0
 800996c:	da0f      	bge.n	800998e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800996e:	78fb      	ldrb	r3, [r7, #3]
 8009970:	f003 020f 	and.w	r2, r3, #15
 8009974:	4613      	mov	r3, r2
 8009976:	00db      	lsls	r3, r3, #3
 8009978:	1a9b      	subs	r3, r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	3338      	adds	r3, #56	; 0x38
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	4413      	add	r3, r2
 8009982:	3304      	adds	r3, #4
 8009984:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009986:	68fb      	ldr	r3, [r7, #12]
 8009988:	2201      	movs	r2, #1
 800998a:	705a      	strb	r2, [r3, #1]
 800998c:	e00d      	b.n	80099aa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800998e:	78fa      	ldrb	r2, [r7, #3]
 8009990:	4613      	mov	r3, r2
 8009992:	00db      	lsls	r3, r3, #3
 8009994:	1a9b      	subs	r3, r3, r2
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800999c:	687a      	ldr	r2, [r7, #4]
 800999e:	4413      	add	r3, r2
 80099a0:	3304      	adds	r3, #4
 80099a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80099a4:	68fb      	ldr	r3, [r7, #12]
 80099a6:	2200      	movs	r2, #0
 80099a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80099aa:	68fb      	ldr	r3, [r7, #12]
 80099ac:	2201      	movs	r2, #1
 80099ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80099b0:	78fb      	ldrb	r3, [r7, #3]
 80099b2:	f003 030f 	and.w	r3, r3, #15
 80099b6:	b2da      	uxtb	r2, r3
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80099c2:	2b01      	cmp	r3, #1
 80099c4:	d101      	bne.n	80099ca <HAL_PCD_EP_SetStall+0x82>
 80099c6:	2302      	movs	r3, #2
 80099c8:	e01e      	b.n	8009a08 <HAL_PCD_EP_SetStall+0xc0>
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	2201      	movs	r2, #1
 80099ce:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	68f9      	ldr	r1, [r7, #12]
 80099d8:	4618      	mov	r0, r3
 80099da:	f005 fa76 	bl	800eeca <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80099de:	78fb      	ldrb	r3, [r7, #3]
 80099e0:	f003 030f 	and.w	r3, r3, #15
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d10a      	bne.n	80099fe <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	6818      	ldr	r0, [r3, #0]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	691b      	ldr	r3, [r3, #16]
 80099f0:	b2d9      	uxtb	r1, r3
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80099f8:	461a      	mov	r2, r3
 80099fa:	f005 fc67 	bl	800f2cc <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2200      	movs	r2, #0
 8009a02:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009a06:	2300      	movs	r3, #0
}
 8009a08:	4618      	mov	r0, r3
 8009a0a:	3710      	adds	r7, #16
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bd80      	pop	{r7, pc}

08009a10 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8009a10:	b580      	push	{r7, lr}
 8009a12:	b084      	sub	sp, #16
 8009a14:	af00      	add	r7, sp, #0
 8009a16:	6078      	str	r0, [r7, #4]
 8009a18:	460b      	mov	r3, r1
 8009a1a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8009a1c:	78fb      	ldrb	r3, [r7, #3]
 8009a1e:	f003 020f 	and.w	r2, r3, #15
 8009a22:	687b      	ldr	r3, [r7, #4]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	429a      	cmp	r2, r3
 8009a28:	d901      	bls.n	8009a2e <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e042      	b.n	8009ab4 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8009a2e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	da0f      	bge.n	8009a56 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8009a36:	78fb      	ldrb	r3, [r7, #3]
 8009a38:	f003 020f 	and.w	r2, r3, #15
 8009a3c:	4613      	mov	r3, r2
 8009a3e:	00db      	lsls	r3, r3, #3
 8009a40:	1a9b      	subs	r3, r3, r2
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	3338      	adds	r3, #56	; 0x38
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	4413      	add	r3, r2
 8009a4a:	3304      	adds	r3, #4
 8009a4c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	2201      	movs	r2, #1
 8009a52:	705a      	strb	r2, [r3, #1]
 8009a54:	e00f      	b.n	8009a76 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8009a56:	78fb      	ldrb	r3, [r7, #3]
 8009a58:	f003 020f 	and.w	r2, r3, #15
 8009a5c:	4613      	mov	r3, r2
 8009a5e:	00db      	lsls	r3, r3, #3
 8009a60:	1a9b      	subs	r3, r3, r2
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	4413      	add	r3, r2
 8009a6c:	3304      	adds	r3, #4
 8009a6e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	2200      	movs	r2, #0
 8009a74:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2200      	movs	r2, #0
 8009a7a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8009a7c:	78fb      	ldrb	r3, [r7, #3]
 8009a7e:	f003 030f 	and.w	r3, r3, #15
 8009a82:	b2da      	uxtb	r2, r3
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8009a8e:	2b01      	cmp	r3, #1
 8009a90:	d101      	bne.n	8009a96 <HAL_PCD_EP_ClrStall+0x86>
 8009a92:	2302      	movs	r3, #2
 8009a94:	e00e      	b.n	8009ab4 <HAL_PCD_EP_ClrStall+0xa4>
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2201      	movs	r2, #1
 8009a9a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	68f9      	ldr	r1, [r7, #12]
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	f005 fa7e 	bl	800efa6 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8009ab2:	2300      	movs	r3, #0
}
 8009ab4:	4618      	mov	r0, r3
 8009ab6:	3710      	adds	r7, #16
 8009ab8:	46bd      	mov	sp, r7
 8009aba:	bd80      	pop	{r7, pc}

08009abc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b08a      	sub	sp, #40	; 0x28
 8009ac0:	af02      	add	r7, sp, #8
 8009ac2:	6078      	str	r0, [r7, #4]
 8009ac4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009acc:	697b      	ldr	r3, [r7, #20]
 8009ace:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	4613      	mov	r3, r2
 8009ad4:	00db      	lsls	r3, r3, #3
 8009ad6:	1a9b      	subs	r3, r3, r2
 8009ad8:	009b      	lsls	r3, r3, #2
 8009ada:	3338      	adds	r3, #56	; 0x38
 8009adc:	687a      	ldr	r2, [r7, #4]
 8009ade:	4413      	add	r3, r2
 8009ae0:	3304      	adds	r3, #4
 8009ae2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	699a      	ldr	r2, [r3, #24]
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	695b      	ldr	r3, [r3, #20]
 8009aec:	429a      	cmp	r2, r3
 8009aee:	d901      	bls.n	8009af4 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8009af0:	2301      	movs	r3, #1
 8009af2:	e06c      	b.n	8009bce <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	695a      	ldr	r2, [r3, #20]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	699b      	ldr	r3, [r3, #24]
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8009b00:	68fb      	ldr	r3, [r7, #12]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	69fa      	ldr	r2, [r7, #28]
 8009b06:	429a      	cmp	r2, r3
 8009b08:	d902      	bls.n	8009b10 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	689b      	ldr	r3, [r3, #8]
 8009b0e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	3303      	adds	r3, #3
 8009b14:	089b      	lsrs	r3, r3, #2
 8009b16:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b18:	e02b      	b.n	8009b72 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8009b1a:	68fb      	ldr	r3, [r7, #12]
 8009b1c:	695a      	ldr	r2, [r3, #20]
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	699b      	ldr	r3, [r3, #24]
 8009b22:	1ad3      	subs	r3, r2, r3
 8009b24:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	69fa      	ldr	r2, [r7, #28]
 8009b2c:	429a      	cmp	r2, r3
 8009b2e:	d902      	bls.n	8009b36 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8009b36:	69fb      	ldr	r3, [r7, #28]
 8009b38:	3303      	adds	r3, #3
 8009b3a:	089b      	lsrs	r3, r3, #2
 8009b3c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	68d9      	ldr	r1, [r3, #12]
 8009b42:	683b      	ldr	r3, [r7, #0]
 8009b44:	b2da      	uxtb	r2, r3
 8009b46:	69fb      	ldr	r3, [r7, #28]
 8009b48:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8009b4e:	b2db      	uxtb	r3, r3
 8009b50:	9300      	str	r3, [sp, #0]
 8009b52:	4603      	mov	r3, r0
 8009b54:	6978      	ldr	r0, [r7, #20]
 8009b56:	f005 f95a 	bl	800ee0e <USB_WritePacket>

    ep->xfer_buff  += len;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	68da      	ldr	r2, [r3, #12]
 8009b5e:	69fb      	ldr	r3, [r7, #28]
 8009b60:	441a      	add	r2, r3
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	699a      	ldr	r2, [r3, #24]
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	441a      	add	r2, r3
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	015a      	lsls	r2, r3, #5
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	4413      	add	r3, r2
 8009b7a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009b7e:	699b      	ldr	r3, [r3, #24]
 8009b80:	b29b      	uxth	r3, r3
 8009b82:	69ba      	ldr	r2, [r7, #24]
 8009b84:	429a      	cmp	r2, r3
 8009b86:	d809      	bhi.n	8009b9c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	699a      	ldr	r2, [r3, #24]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8009b90:	429a      	cmp	r2, r3
 8009b92:	d203      	bcs.n	8009b9c <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	695b      	ldr	r3, [r3, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d1be      	bne.n	8009b1a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	695a      	ldr	r2, [r3, #20]
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	699b      	ldr	r3, [r3, #24]
 8009ba4:	429a      	cmp	r2, r3
 8009ba6:	d811      	bhi.n	8009bcc <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8009ba8:	683b      	ldr	r3, [r7, #0]
 8009baa:	f003 030f 	and.w	r3, r3, #15
 8009bae:	2201      	movs	r2, #1
 8009bb0:	fa02 f303 	lsl.w	r3, r2, r3
 8009bb4:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009bbc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	43db      	mvns	r3, r3
 8009bc2:	6939      	ldr	r1, [r7, #16]
 8009bc4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009bc8:	4013      	ands	r3, r2
 8009bca:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8009bcc:	2300      	movs	r3, #0
}
 8009bce:	4618      	mov	r0, r3
 8009bd0:	3720      	adds	r7, #32
 8009bd2:	46bd      	mov	sp, r7
 8009bd4:	bd80      	pop	{r7, pc}
	...

08009bd8 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009bd8:	b580      	push	{r7, lr}
 8009bda:	b086      	sub	sp, #24
 8009bdc:	af00      	add	r7, sp, #0
 8009bde:	6078      	str	r0, [r7, #4]
 8009be0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009bec:	697b      	ldr	r3, [r7, #20]
 8009bee:	333c      	adds	r3, #60	; 0x3c
 8009bf0:	3304      	adds	r3, #4
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	015a      	lsls	r2, r3, #5
 8009bfa:	693b      	ldr	r3, [r7, #16]
 8009bfc:	4413      	add	r3, r2
 8009bfe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	691b      	ldr	r3, [r3, #16]
 8009c0a:	2b01      	cmp	r3, #1
 8009c0c:	f040 80a0 	bne.w	8009d50 <PCD_EP_OutXfrComplete_int+0x178>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8009c10:	68bb      	ldr	r3, [r7, #8]
 8009c12:	f003 0308 	and.w	r3, r3, #8
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	d015      	beq.n	8009c46 <PCD_EP_OutXfrComplete_int+0x6e>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	4a72      	ldr	r2, [pc, #456]	; (8009de8 <PCD_EP_OutXfrComplete_int+0x210>)
 8009c1e:	4293      	cmp	r3, r2
 8009c20:	f240 80dd 	bls.w	8009dde <PCD_EP_OutXfrComplete_int+0x206>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c24:	68bb      	ldr	r3, [r7, #8]
 8009c26:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	f000 80d7 	beq.w	8009dde <PCD_EP_OutXfrComplete_int+0x206>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c30:	683b      	ldr	r3, [r7, #0]
 8009c32:	015a      	lsls	r2, r3, #5
 8009c34:	693b      	ldr	r3, [r7, #16]
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c3c:	461a      	mov	r2, r3
 8009c3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c42:	6093      	str	r3, [r2, #8]
 8009c44:	e0cb      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8009c46:	68bb      	ldr	r3, [r7, #8]
 8009c48:	f003 0320 	and.w	r3, r3, #32
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d009      	beq.n	8009c64 <PCD_EP_OutXfrComplete_int+0x8c>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009c50:	683b      	ldr	r3, [r7, #0]
 8009c52:	015a      	lsls	r2, r3, #5
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	4413      	add	r3, r2
 8009c58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	2320      	movs	r3, #32
 8009c60:	6093      	str	r3, [r2, #8]
 8009c62:	e0bc      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8009c64:	68bb      	ldr	r3, [r7, #8]
 8009c66:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	f040 80b7 	bne.w	8009dde <PCD_EP_OutXfrComplete_int+0x206>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c70:	68fb      	ldr	r3, [r7, #12]
 8009c72:	4a5d      	ldr	r2, [pc, #372]	; (8009de8 <PCD_EP_OutXfrComplete_int+0x210>)
 8009c74:	4293      	cmp	r3, r2
 8009c76:	d90f      	bls.n	8009c98 <PCD_EP_OutXfrComplete_int+0xc0>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d00a      	beq.n	8009c98 <PCD_EP_OutXfrComplete_int+0xc0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009c82:	683b      	ldr	r3, [r7, #0]
 8009c84:	015a      	lsls	r2, r3, #5
 8009c86:	693b      	ldr	r3, [r7, #16]
 8009c88:	4413      	add	r3, r2
 8009c8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009c8e:	461a      	mov	r2, r3
 8009c90:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009c94:	6093      	str	r3, [r2, #8]
 8009c96:	e0a2      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8009c98:	6879      	ldr	r1, [r7, #4]
 8009c9a:	683a      	ldr	r2, [r7, #0]
 8009c9c:	4613      	mov	r3, r2
 8009c9e:	00db      	lsls	r3, r3, #3
 8009ca0:	1a9b      	subs	r3, r3, r2
 8009ca2:	009b      	lsls	r3, r3, #2
 8009ca4:	440b      	add	r3, r1
 8009ca6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009caa:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8009cac:	683b      	ldr	r3, [r7, #0]
 8009cae:	0159      	lsls	r1, r3, #5
 8009cb0:	693b      	ldr	r3, [r7, #16]
 8009cb2:	440b      	add	r3, r1
 8009cb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009cb8:	691b      	ldr	r3, [r3, #16]
 8009cba:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8009cbe:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	683a      	ldr	r2, [r7, #0]
 8009cc4:	4613      	mov	r3, r2
 8009cc6:	00db      	lsls	r3, r3, #3
 8009cc8:	1a9b      	subs	r3, r3, r2
 8009cca:	009b      	lsls	r3, r3, #2
 8009ccc:	4403      	add	r3, r0
 8009cce:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8009cd2:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 8009cd4:	6879      	ldr	r1, [r7, #4]
 8009cd6:	683a      	ldr	r2, [r7, #0]
 8009cd8:	4613      	mov	r3, r2
 8009cda:	00db      	lsls	r3, r3, #3
 8009cdc:	1a9b      	subs	r3, r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	440b      	add	r3, r1
 8009ce2:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009ce6:	6819      	ldr	r1, [r3, #0]
 8009ce8:	6878      	ldr	r0, [r7, #4]
 8009cea:	683a      	ldr	r2, [r7, #0]
 8009cec:	4613      	mov	r3, r2
 8009cee:	00db      	lsls	r3, r3, #3
 8009cf0:	1a9b      	subs	r3, r3, r2
 8009cf2:	009b      	lsls	r3, r3, #2
 8009cf4:	4403      	add	r3, r0
 8009cf6:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	4419      	add	r1, r3
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	683a      	ldr	r2, [r7, #0]
 8009d02:	4613      	mov	r3, r2
 8009d04:	00db      	lsls	r3, r3, #3
 8009d06:	1a9b      	subs	r3, r3, r2
 8009d08:	009b      	lsls	r3, r3, #2
 8009d0a:	4403      	add	r3, r0
 8009d0c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8009d10:	6019      	str	r1, [r3, #0]

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009d12:	683b      	ldr	r3, [r7, #0]
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	d114      	bne.n	8009d42 <PCD_EP_OutXfrComplete_int+0x16a>
 8009d18:	6879      	ldr	r1, [r7, #4]
 8009d1a:	683a      	ldr	r2, [r7, #0]
 8009d1c:	4613      	mov	r3, r2
 8009d1e:	00db      	lsls	r3, r3, #3
 8009d20:	1a9b      	subs	r3, r3, r2
 8009d22:	009b      	lsls	r3, r3, #2
 8009d24:	440b      	add	r3, r1
 8009d26:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d108      	bne.n	8009d42 <PCD_EP_OutXfrComplete_int+0x16a>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	6818      	ldr	r0, [r3, #0]
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009d3a:	461a      	mov	r2, r3
 8009d3c:	2101      	movs	r1, #1
 8009d3e:	f005 fac5 	bl	800f2cc <USB_EP0_OutStart>
        }
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	b2db      	uxtb	r3, r3
 8009d46:	4619      	mov	r1, r3
 8009d48:	6878      	ldr	r0, [r7, #4]
 8009d4a:	f007 fa67 	bl	801121c <HAL_PCD_DataOutStageCallback>
 8009d4e:	e046      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	4a26      	ldr	r2, [pc, #152]	; (8009dec <PCD_EP_OutXfrComplete_int+0x214>)
 8009d54:	4293      	cmp	r3, r2
 8009d56:	d124      	bne.n	8009da2 <PCD_EP_OutXfrComplete_int+0x1ca>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d00a      	beq.n	8009d78 <PCD_EP_OutXfrComplete_int+0x1a0>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009d62:	683b      	ldr	r3, [r7, #0]
 8009d64:	015a      	lsls	r2, r3, #5
 8009d66:	693b      	ldr	r3, [r7, #16]
 8009d68:	4413      	add	r3, r2
 8009d6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d6e:	461a      	mov	r2, r3
 8009d70:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d74:	6093      	str	r3, [r2, #8]
 8009d76:	e032      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	f003 0320 	and.w	r3, r3, #32
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d008      	beq.n	8009d94 <PCD_EP_OutXfrComplete_int+0x1bc>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	015a      	lsls	r2, r3, #5
 8009d86:	693b      	ldr	r3, [r7, #16]
 8009d88:	4413      	add	r3, r2
 8009d8a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009d8e:	461a      	mov	r2, r3
 8009d90:	2320      	movs	r3, #32
 8009d92:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	4619      	mov	r1, r3
 8009d9a:	6878      	ldr	r0, [r7, #4]
 8009d9c:	f007 fa3e 	bl	801121c <HAL_PCD_DataOutStageCallback>
 8009da0:	e01d      	b.n	8009dde <PCD_EP_OutXfrComplete_int+0x206>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8009da2:	683b      	ldr	r3, [r7, #0]
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d114      	bne.n	8009dd2 <PCD_EP_OutXfrComplete_int+0x1fa>
 8009da8:	6879      	ldr	r1, [r7, #4]
 8009daa:	683a      	ldr	r2, [r7, #0]
 8009dac:	4613      	mov	r3, r2
 8009dae:	00db      	lsls	r3, r3, #3
 8009db0:	1a9b      	subs	r3, r3, r2
 8009db2:	009b      	lsls	r3, r3, #2
 8009db4:	440b      	add	r3, r1
 8009db6:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d108      	bne.n	8009dd2 <PCD_EP_OutXfrComplete_int+0x1fa>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	6818      	ldr	r0, [r3, #0]
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009dca:	461a      	mov	r2, r3
 8009dcc:	2100      	movs	r1, #0
 8009dce:	f005 fa7d 	bl	800f2cc <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8009dd2:	683b      	ldr	r3, [r7, #0]
 8009dd4:	b2db      	uxtb	r3, r3
 8009dd6:	4619      	mov	r1, r3
 8009dd8:	6878      	ldr	r0, [r7, #4]
 8009dda:	f007 fa1f 	bl	801121c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8009dde:	2300      	movs	r3, #0
}
 8009de0:	4618      	mov	r0, r3
 8009de2:	3718      	adds	r7, #24
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bd80      	pop	{r7, pc}
 8009de8:	4f54300a 	.word	0x4f54300a
 8009dec:	4f54310a 	.word	0x4f54310a

08009df0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8009df0:	b580      	push	{r7, lr}
 8009df2:	b086      	sub	sp, #24
 8009df4:	af00      	add	r7, sp, #0
 8009df6:	6078      	str	r0, [r7, #4]
 8009df8:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	333c      	adds	r3, #60	; 0x3c
 8009e08:	3304      	adds	r3, #4
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8009e0e:	683b      	ldr	r3, [r7, #0]
 8009e10:	015a      	lsls	r2, r3, #5
 8009e12:	693b      	ldr	r3, [r7, #16]
 8009e14:	4413      	add	r3, r2
 8009e16:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	4a15      	ldr	r2, [pc, #84]	; (8009e78 <PCD_EP_OutSetupPacket_int+0x88>)
 8009e22:	4293      	cmp	r3, r2
 8009e24:	d90e      	bls.n	8009e44 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8009e26:	68bb      	ldr	r3, [r7, #8]
 8009e28:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d009      	beq.n	8009e44 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8009e30:	683b      	ldr	r3, [r7, #0]
 8009e32:	015a      	lsls	r2, r3, #5
 8009e34:	693b      	ldr	r3, [r7, #16]
 8009e36:	4413      	add	r3, r2
 8009e38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009e3c:	461a      	mov	r2, r3
 8009e3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009e42:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8009e44:	6878      	ldr	r0, [r7, #4]
 8009e46:	f007 f9d7 	bl	80111f8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	4a0a      	ldr	r2, [pc, #40]	; (8009e78 <PCD_EP_OutSetupPacket_int+0x88>)
 8009e4e:	4293      	cmp	r3, r2
 8009e50:	d90c      	bls.n	8009e6c <PCD_EP_OutSetupPacket_int+0x7c>
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	691b      	ldr	r3, [r3, #16]
 8009e56:	2b01      	cmp	r3, #1
 8009e58:	d108      	bne.n	8009e6c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	6818      	ldr	r0, [r3, #0]
 8009e5e:	687b      	ldr	r3, [r7, #4]
 8009e60:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8009e64:	461a      	mov	r2, r3
 8009e66:	2101      	movs	r1, #1
 8009e68:	f005 fa30 	bl	800f2cc <USB_EP0_OutStart>
  }

  return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3718      	adds	r7, #24
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	4f54300a 	.word	0x4f54300a

08009e7c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b085      	sub	sp, #20
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	460b      	mov	r3, r1
 8009e86:	70fb      	strb	r3, [r7, #3]
 8009e88:	4613      	mov	r3, r2
 8009e8a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009e92:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8009e94:	78fb      	ldrb	r3, [r7, #3]
 8009e96:	2b00      	cmp	r3, #0
 8009e98:	d107      	bne.n	8009eaa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8009e9a:	883b      	ldrh	r3, [r7, #0]
 8009e9c:	0419      	lsls	r1, r3, #16
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	68ba      	ldr	r2, [r7, #8]
 8009ea4:	430a      	orrs	r2, r1
 8009ea6:	629a      	str	r2, [r3, #40]	; 0x28
 8009ea8:	e028      	b.n	8009efc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009eb0:	0c1b      	lsrs	r3, r3, #16
 8009eb2:	68ba      	ldr	r2, [r7, #8]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009eb8:	2300      	movs	r3, #0
 8009eba:	73fb      	strb	r3, [r7, #15]
 8009ebc:	e00d      	b.n	8009eda <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681a      	ldr	r2, [r3, #0]
 8009ec2:	7bfb      	ldrb	r3, [r7, #15]
 8009ec4:	3340      	adds	r3, #64	; 0x40
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	685b      	ldr	r3, [r3, #4]
 8009ecc:	0c1b      	lsrs	r3, r3, #16
 8009ece:	68ba      	ldr	r2, [r7, #8]
 8009ed0:	4413      	add	r3, r2
 8009ed2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8009ed4:	7bfb      	ldrb	r3, [r7, #15]
 8009ed6:	3301      	adds	r3, #1
 8009ed8:	73fb      	strb	r3, [r7, #15]
 8009eda:	7bfa      	ldrb	r2, [r7, #15]
 8009edc:	78fb      	ldrb	r3, [r7, #3]
 8009ede:	3b01      	subs	r3, #1
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	d3ec      	bcc.n	8009ebe <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8009ee4:	883b      	ldrh	r3, [r7, #0]
 8009ee6:	0418      	lsls	r0, r3, #16
 8009ee8:	687b      	ldr	r3, [r7, #4]
 8009eea:	6819      	ldr	r1, [r3, #0]
 8009eec:	78fb      	ldrb	r3, [r7, #3]
 8009eee:	3b01      	subs	r3, #1
 8009ef0:	68ba      	ldr	r2, [r7, #8]
 8009ef2:	4302      	orrs	r2, r0
 8009ef4:	3340      	adds	r3, #64	; 0x40
 8009ef6:	009b      	lsls	r3, r3, #2
 8009ef8:	440b      	add	r3, r1
 8009efa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8009efc:	2300      	movs	r3, #0
}
 8009efe:	4618      	mov	r0, r3
 8009f00:	3714      	adds	r7, #20
 8009f02:	46bd      	mov	sp, r7
 8009f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f08:	4770      	bx	lr

08009f0a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8009f0a:	b480      	push	{r7}
 8009f0c:	b083      	sub	sp, #12
 8009f0e:	af00      	add	r7, sp, #0
 8009f10:	6078      	str	r0, [r7, #4]
 8009f12:	460b      	mov	r3, r1
 8009f14:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	887a      	ldrh	r2, [r7, #2]
 8009f1c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8009f1e:	2300      	movs	r3, #0
}
 8009f20:	4618      	mov	r0, r3
 8009f22:	370c      	adds	r7, #12
 8009f24:	46bd      	mov	sp, r7
 8009f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f2a:	4770      	bx	lr

08009f2c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8009f2c:	b480      	push	{r7}
 8009f2e:	b083      	sub	sp, #12
 8009f30:	af00      	add	r7, sp, #0
 8009f32:	6078      	str	r0, [r7, #4]
 8009f34:	460b      	mov	r3, r1
 8009f36:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8009f38:	bf00      	nop
 8009f3a:	370c      	adds	r7, #12
 8009f3c:	46bd      	mov	sp, r7
 8009f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f42:	4770      	bx	lr

08009f44 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8009f4c:	4b05      	ldr	r3, [pc, #20]	; (8009f64 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009f4e:	685a      	ldr	r2, [r3, #4]
 8009f50:	4904      	ldr	r1, [pc, #16]	; (8009f64 <HAL_PWR_EnableWakeUpPin+0x20>)
 8009f52:	687b      	ldr	r3, [r7, #4]
 8009f54:	4313      	orrs	r3, r2
 8009f56:	604b      	str	r3, [r1, #4]
}
 8009f58:	bf00      	nop
 8009f5a:	370c      	adds	r7, #12
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f62:	4770      	bx	lr
 8009f64:	40007000 	.word	0x40007000

08009f68 <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	b083      	sub	sp, #12
 8009f6c:	af00      	add	r7, sp, #0
 8009f6e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 8009f70:	4b06      	ldr	r3, [pc, #24]	; (8009f8c <HAL_PWR_DisableWakeUpPin+0x24>)
 8009f72:	685a      	ldr	r2, [r3, #4]
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	43db      	mvns	r3, r3
 8009f78:	4904      	ldr	r1, [pc, #16]	; (8009f8c <HAL_PWR_DisableWakeUpPin+0x24>)
 8009f7a:	4013      	ands	r3, r2
 8009f7c:	604b      	str	r3, [r1, #4]
}
 8009f7e:	bf00      	nop
 8009f80:	370c      	adds	r7, #12
 8009f82:	46bd      	mov	sp, r7
 8009f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f88:	4770      	bx	lr
 8009f8a:	bf00      	nop
 8009f8c:	40007000 	.word	0x40007000

08009f90 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8009f90:	b480      	push	{r7}
 8009f92:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8009f94:	4b08      	ldr	r3, [pc, #32]	; (8009fb8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	4a07      	ldr	r2, [pc, #28]	; (8009fb8 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8009f9a:	f043 0302 	orr.w	r3, r3, #2
 8009f9e:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8009fa0:	4b06      	ldr	r3, [pc, #24]	; (8009fbc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009fa2:	691b      	ldr	r3, [r3, #16]
 8009fa4:	4a05      	ldr	r2, [pc, #20]	; (8009fbc <HAL_PWR_EnterSTANDBYMode+0x2c>)
 8009fa6:	f043 0304 	orr.w	r3, r3, #4
 8009faa:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8009fac:	bf30      	wfi
}
 8009fae:	bf00      	nop
 8009fb0:	46bd      	mov	sp, r7
 8009fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb6:	4770      	bx	lr
 8009fb8:	40007000 	.word	0x40007000
 8009fbc:	e000ed00 	.word	0xe000ed00

08009fc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009fc0:	b580      	push	{r7, lr}
 8009fc2:	b086      	sub	sp, #24
 8009fc4:	af00      	add	r7, sp, #0
 8009fc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d101      	bne.n	8009fd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009fce:	2301      	movs	r3, #1
 8009fd0:	e25b      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f003 0301 	and.w	r3, r3, #1
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d075      	beq.n	800a0ca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009fde:	4ba3      	ldr	r3, [pc, #652]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 8009fe0:	689b      	ldr	r3, [r3, #8]
 8009fe2:	f003 030c 	and.w	r3, r3, #12
 8009fe6:	2b04      	cmp	r3, #4
 8009fe8:	d00c      	beq.n	800a004 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009fea:	4ba0      	ldr	r3, [pc, #640]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 8009fec:	689b      	ldr	r3, [r3, #8]
 8009fee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009ff2:	2b08      	cmp	r3, #8
 8009ff4:	d112      	bne.n	800a01c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009ff6:	4b9d      	ldr	r3, [pc, #628]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 8009ff8:	685b      	ldr	r3, [r3, #4]
 8009ffa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009ffe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a002:	d10b      	bne.n	800a01c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a004:	4b99      	ldr	r3, [pc, #612]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a006:	681b      	ldr	r3, [r3, #0]
 800a008:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a00c:	2b00      	cmp	r3, #0
 800a00e:	d05b      	beq.n	800a0c8 <HAL_RCC_OscConfig+0x108>
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	685b      	ldr	r3, [r3, #4]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d157      	bne.n	800a0c8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800a018:	2301      	movs	r3, #1
 800a01a:	e236      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	685b      	ldr	r3, [r3, #4]
 800a020:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800a024:	d106      	bne.n	800a034 <HAL_RCC_OscConfig+0x74>
 800a026:	4b91      	ldr	r3, [pc, #580]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	4a90      	ldr	r2, [pc, #576]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a02c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a030:	6013      	str	r3, [r2, #0]
 800a032:	e01d      	b.n	800a070 <HAL_RCC_OscConfig+0xb0>
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800a03c:	d10c      	bne.n	800a058 <HAL_RCC_OscConfig+0x98>
 800a03e:	4b8b      	ldr	r3, [pc, #556]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	4a8a      	ldr	r2, [pc, #552]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a044:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a048:	6013      	str	r3, [r2, #0]
 800a04a:	4b88      	ldr	r3, [pc, #544]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	4a87      	ldr	r2, [pc, #540]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a050:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a054:	6013      	str	r3, [r2, #0]
 800a056:	e00b      	b.n	800a070 <HAL_RCC_OscConfig+0xb0>
 800a058:	4b84      	ldr	r3, [pc, #528]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	4a83      	ldr	r2, [pc, #524]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a05e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800a062:	6013      	str	r3, [r2, #0]
 800a064:	4b81      	ldr	r3, [pc, #516]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	4a80      	ldr	r2, [pc, #512]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a06a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800a06e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	685b      	ldr	r3, [r3, #4]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d013      	beq.n	800a0a0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a078:	f7fa fcf0 	bl	8004a5c <HAL_GetTick>
 800a07c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a07e:	e008      	b.n	800a092 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a080:	f7fa fcec 	bl	8004a5c <HAL_GetTick>
 800a084:	4602      	mov	r2, r0
 800a086:	693b      	ldr	r3, [r7, #16]
 800a088:	1ad3      	subs	r3, r2, r3
 800a08a:	2b64      	cmp	r3, #100	; 0x64
 800a08c:	d901      	bls.n	800a092 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800a08e:	2303      	movs	r3, #3
 800a090:	e1fb      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a092:	4b76      	ldr	r3, [pc, #472]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d0f0      	beq.n	800a080 <HAL_RCC_OscConfig+0xc0>
 800a09e:	e014      	b.n	800a0ca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a0a0:	f7fa fcdc 	bl	8004a5c <HAL_GetTick>
 800a0a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0a6:	e008      	b.n	800a0ba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800a0a8:	f7fa fcd8 	bl	8004a5c <HAL_GetTick>
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	693b      	ldr	r3, [r7, #16]
 800a0b0:	1ad3      	subs	r3, r2, r3
 800a0b2:	2b64      	cmp	r3, #100	; 0x64
 800a0b4:	d901      	bls.n	800a0ba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800a0b6:	2303      	movs	r3, #3
 800a0b8:	e1e7      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800a0ba:	4b6c      	ldr	r3, [pc, #432]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d1f0      	bne.n	800a0a8 <HAL_RCC_OscConfig+0xe8>
 800a0c6:	e000      	b.n	800a0ca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800a0c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	681b      	ldr	r3, [r3, #0]
 800a0ce:	f003 0302 	and.w	r3, r3, #2
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d063      	beq.n	800a19e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a0d6:	4b65      	ldr	r3, [pc, #404]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a0d8:	689b      	ldr	r3, [r3, #8]
 800a0da:	f003 030c 	and.w	r3, r3, #12
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d00b      	beq.n	800a0fa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0e2:	4b62      	ldr	r3, [pc, #392]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a0e4:	689b      	ldr	r3, [r3, #8]
 800a0e6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800a0ea:	2b08      	cmp	r3, #8
 800a0ec:	d11c      	bne.n	800a128 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800a0ee:	4b5f      	ldr	r3, [pc, #380]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a0f0:	685b      	ldr	r3, [r3, #4]
 800a0f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d116      	bne.n	800a128 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a0fa:	4b5c      	ldr	r3, [pc, #368]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a0fc:	681b      	ldr	r3, [r3, #0]
 800a0fe:	f003 0302 	and.w	r3, r3, #2
 800a102:	2b00      	cmp	r3, #0
 800a104:	d005      	beq.n	800a112 <HAL_RCC_OscConfig+0x152>
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	68db      	ldr	r3, [r3, #12]
 800a10a:	2b01      	cmp	r3, #1
 800a10c:	d001      	beq.n	800a112 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800a10e:	2301      	movs	r3, #1
 800a110:	e1bb      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a112:	4b56      	ldr	r3, [pc, #344]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	691b      	ldr	r3, [r3, #16]
 800a11e:	00db      	lsls	r3, r3, #3
 800a120:	4952      	ldr	r1, [pc, #328]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a122:	4313      	orrs	r3, r2
 800a124:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800a126:	e03a      	b.n	800a19e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	68db      	ldr	r3, [r3, #12]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d020      	beq.n	800a172 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a130:	4b4f      	ldr	r3, [pc, #316]	; (800a270 <HAL_RCC_OscConfig+0x2b0>)
 800a132:	2201      	movs	r2, #1
 800a134:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a136:	f7fa fc91 	bl	8004a5c <HAL_GetTick>
 800a13a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a13c:	e008      	b.n	800a150 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a13e:	f7fa fc8d 	bl	8004a5c <HAL_GetTick>
 800a142:	4602      	mov	r2, r0
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	1ad3      	subs	r3, r2, r3
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d901      	bls.n	800a150 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800a14c:	2303      	movs	r3, #3
 800a14e:	e19c      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a150:	4b46      	ldr	r3, [pc, #280]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a152:	681b      	ldr	r3, [r3, #0]
 800a154:	f003 0302 	and.w	r3, r3, #2
 800a158:	2b00      	cmp	r3, #0
 800a15a:	d0f0      	beq.n	800a13e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a15c:	4b43      	ldr	r3, [pc, #268]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	691b      	ldr	r3, [r3, #16]
 800a168:	00db      	lsls	r3, r3, #3
 800a16a:	4940      	ldr	r1, [pc, #256]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a16c:	4313      	orrs	r3, r2
 800a16e:	600b      	str	r3, [r1, #0]
 800a170:	e015      	b.n	800a19e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a172:	4b3f      	ldr	r3, [pc, #252]	; (800a270 <HAL_RCC_OscConfig+0x2b0>)
 800a174:	2200      	movs	r2, #0
 800a176:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a178:	f7fa fc70 	bl	8004a5c <HAL_GetTick>
 800a17c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a17e:	e008      	b.n	800a192 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800a180:	f7fa fc6c 	bl	8004a5c <HAL_GetTick>
 800a184:	4602      	mov	r2, r0
 800a186:	693b      	ldr	r3, [r7, #16]
 800a188:	1ad3      	subs	r3, r2, r3
 800a18a:	2b02      	cmp	r3, #2
 800a18c:	d901      	bls.n	800a192 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800a18e:	2303      	movs	r3, #3
 800a190:	e17b      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800a192:	4b36      	ldr	r3, [pc, #216]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a194:	681b      	ldr	r3, [r3, #0]
 800a196:	f003 0302 	and.w	r3, r3, #2
 800a19a:	2b00      	cmp	r3, #0
 800a19c:	d1f0      	bne.n	800a180 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	681b      	ldr	r3, [r3, #0]
 800a1a2:	f003 0308 	and.w	r3, r3, #8
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d030      	beq.n	800a20c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	695b      	ldr	r3, [r3, #20]
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d016      	beq.n	800a1e0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800a1b2:	4b30      	ldr	r3, [pc, #192]	; (800a274 <HAL_RCC_OscConfig+0x2b4>)
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1b8:	f7fa fc50 	bl	8004a5c <HAL_GetTick>
 800a1bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1be:	e008      	b.n	800a1d2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a1c0:	f7fa fc4c 	bl	8004a5c <HAL_GetTick>
 800a1c4:	4602      	mov	r2, r0
 800a1c6:	693b      	ldr	r3, [r7, #16]
 800a1c8:	1ad3      	subs	r3, r2, r3
 800a1ca:	2b02      	cmp	r3, #2
 800a1cc:	d901      	bls.n	800a1d2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800a1ce:	2303      	movs	r3, #3
 800a1d0:	e15b      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800a1d2:	4b26      	ldr	r3, [pc, #152]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a1d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a1d6:	f003 0302 	and.w	r3, r3, #2
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d0f0      	beq.n	800a1c0 <HAL_RCC_OscConfig+0x200>
 800a1de:	e015      	b.n	800a20c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a1e0:	4b24      	ldr	r3, [pc, #144]	; (800a274 <HAL_RCC_OscConfig+0x2b4>)
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a1e6:	f7fa fc39 	bl	8004a5c <HAL_GetTick>
 800a1ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a1ec:	e008      	b.n	800a200 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a1ee:	f7fa fc35 	bl	8004a5c <HAL_GetTick>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	693b      	ldr	r3, [r7, #16]
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	2b02      	cmp	r3, #2
 800a1fa:	d901      	bls.n	800a200 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a1fc:	2303      	movs	r3, #3
 800a1fe:	e144      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a200:	4b1a      	ldr	r3, [pc, #104]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a202:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a204:	f003 0302 	and.w	r3, r3, #2
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1f0      	bne.n	800a1ee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 0304 	and.w	r3, r3, #4
 800a214:	2b00      	cmp	r3, #0
 800a216:	f000 80a0 	beq.w	800a35a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a21a:	2300      	movs	r3, #0
 800a21c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a21e:	4b13      	ldr	r3, [pc, #76]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a226:	2b00      	cmp	r3, #0
 800a228:	d10f      	bne.n	800a24a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a22a:	2300      	movs	r3, #0
 800a22c:	60bb      	str	r3, [r7, #8]
 800a22e:	4b0f      	ldr	r3, [pc, #60]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a232:	4a0e      	ldr	r2, [pc, #56]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a234:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a238:	6413      	str	r3, [r2, #64]	; 0x40
 800a23a:	4b0c      	ldr	r3, [pc, #48]	; (800a26c <HAL_RCC_OscConfig+0x2ac>)
 800a23c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a23e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a242:	60bb      	str	r3, [r7, #8]
 800a244:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a246:	2301      	movs	r3, #1
 800a248:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a24a:	4b0b      	ldr	r3, [pc, #44]	; (800a278 <HAL_RCC_OscConfig+0x2b8>)
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a252:	2b00      	cmp	r3, #0
 800a254:	d121      	bne.n	800a29a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a256:	4b08      	ldr	r3, [pc, #32]	; (800a278 <HAL_RCC_OscConfig+0x2b8>)
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a07      	ldr	r2, [pc, #28]	; (800a278 <HAL_RCC_OscConfig+0x2b8>)
 800a25c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a260:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a262:	f7fa fbfb 	bl	8004a5c <HAL_GetTick>
 800a266:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a268:	e011      	b.n	800a28e <HAL_RCC_OscConfig+0x2ce>
 800a26a:	bf00      	nop
 800a26c:	40023800 	.word	0x40023800
 800a270:	42470000 	.word	0x42470000
 800a274:	42470e80 	.word	0x42470e80
 800a278:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a27c:	f7fa fbee 	bl	8004a5c <HAL_GetTick>
 800a280:	4602      	mov	r2, r0
 800a282:	693b      	ldr	r3, [r7, #16]
 800a284:	1ad3      	subs	r3, r2, r3
 800a286:	2b02      	cmp	r3, #2
 800a288:	d901      	bls.n	800a28e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e0fd      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a28e:	4b81      	ldr	r3, [pc, #516]	; (800a494 <HAL_RCC_OscConfig+0x4d4>)
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a296:	2b00      	cmp	r3, #0
 800a298:	d0f0      	beq.n	800a27c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	689b      	ldr	r3, [r3, #8]
 800a29e:	2b01      	cmp	r3, #1
 800a2a0:	d106      	bne.n	800a2b0 <HAL_RCC_OscConfig+0x2f0>
 800a2a2:	4b7d      	ldr	r3, [pc, #500]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2a6:	4a7c      	ldr	r2, [pc, #496]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2a8:	f043 0301 	orr.w	r3, r3, #1
 800a2ac:	6713      	str	r3, [r2, #112]	; 0x70
 800a2ae:	e01c      	b.n	800a2ea <HAL_RCC_OscConfig+0x32a>
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	689b      	ldr	r3, [r3, #8]
 800a2b4:	2b05      	cmp	r3, #5
 800a2b6:	d10c      	bne.n	800a2d2 <HAL_RCC_OscConfig+0x312>
 800a2b8:	4b77      	ldr	r3, [pc, #476]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2bc:	4a76      	ldr	r2, [pc, #472]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2be:	f043 0304 	orr.w	r3, r3, #4
 800a2c2:	6713      	str	r3, [r2, #112]	; 0x70
 800a2c4:	4b74      	ldr	r3, [pc, #464]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2c8:	4a73      	ldr	r2, [pc, #460]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2ca:	f043 0301 	orr.w	r3, r3, #1
 800a2ce:	6713      	str	r3, [r2, #112]	; 0x70
 800a2d0:	e00b      	b.n	800a2ea <HAL_RCC_OscConfig+0x32a>
 800a2d2:	4b71      	ldr	r3, [pc, #452]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2d6:	4a70      	ldr	r2, [pc, #448]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2d8:	f023 0301 	bic.w	r3, r3, #1
 800a2dc:	6713      	str	r3, [r2, #112]	; 0x70
 800a2de:	4b6e      	ldr	r3, [pc, #440]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a2e2:	4a6d      	ldr	r2, [pc, #436]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a2e4:	f023 0304 	bic.w	r3, r3, #4
 800a2e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	689b      	ldr	r3, [r3, #8]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d015      	beq.n	800a31e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a2f2:	f7fa fbb3 	bl	8004a5c <HAL_GetTick>
 800a2f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a2f8:	e00a      	b.n	800a310 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a2fa:	f7fa fbaf 	bl	8004a5c <HAL_GetTick>
 800a2fe:	4602      	mov	r2, r0
 800a300:	693b      	ldr	r3, [r7, #16]
 800a302:	1ad3      	subs	r3, r2, r3
 800a304:	f241 3288 	movw	r2, #5000	; 0x1388
 800a308:	4293      	cmp	r3, r2
 800a30a:	d901      	bls.n	800a310 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800a30c:	2303      	movs	r3, #3
 800a30e:	e0bc      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a310:	4b61      	ldr	r3, [pc, #388]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a312:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a314:	f003 0302 	and.w	r3, r3, #2
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d0ee      	beq.n	800a2fa <HAL_RCC_OscConfig+0x33a>
 800a31c:	e014      	b.n	800a348 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a31e:	f7fa fb9d 	bl	8004a5c <HAL_GetTick>
 800a322:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a324:	e00a      	b.n	800a33c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a326:	f7fa fb99 	bl	8004a5c <HAL_GetTick>
 800a32a:	4602      	mov	r2, r0
 800a32c:	693b      	ldr	r3, [r7, #16]
 800a32e:	1ad3      	subs	r3, r2, r3
 800a330:	f241 3288 	movw	r2, #5000	; 0x1388
 800a334:	4293      	cmp	r3, r2
 800a336:	d901      	bls.n	800a33c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800a338:	2303      	movs	r3, #3
 800a33a:	e0a6      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a33c:	4b56      	ldr	r3, [pc, #344]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a33e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a340:	f003 0302 	and.w	r3, r3, #2
 800a344:	2b00      	cmp	r3, #0
 800a346:	d1ee      	bne.n	800a326 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a348:	7dfb      	ldrb	r3, [r7, #23]
 800a34a:	2b01      	cmp	r3, #1
 800a34c:	d105      	bne.n	800a35a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a34e:	4b52      	ldr	r3, [pc, #328]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a352:	4a51      	ldr	r2, [pc, #324]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a354:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a358:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	699b      	ldr	r3, [r3, #24]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	f000 8092 	beq.w	800a488 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a364:	4b4c      	ldr	r3, [pc, #304]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a366:	689b      	ldr	r3, [r3, #8]
 800a368:	f003 030c 	and.w	r3, r3, #12
 800a36c:	2b08      	cmp	r3, #8
 800a36e:	d05c      	beq.n	800a42a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	699b      	ldr	r3, [r3, #24]
 800a374:	2b02      	cmp	r3, #2
 800a376:	d141      	bne.n	800a3fc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a378:	4b48      	ldr	r3, [pc, #288]	; (800a49c <HAL_RCC_OscConfig+0x4dc>)
 800a37a:	2200      	movs	r2, #0
 800a37c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a37e:	f7fa fb6d 	bl	8004a5c <HAL_GetTick>
 800a382:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a384:	e008      	b.n	800a398 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a386:	f7fa fb69 	bl	8004a5c <HAL_GetTick>
 800a38a:	4602      	mov	r2, r0
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	2b02      	cmp	r3, #2
 800a392:	d901      	bls.n	800a398 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800a394:	2303      	movs	r3, #3
 800a396:	e078      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a398:	4b3f      	ldr	r3, [pc, #252]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d1f0      	bne.n	800a386 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	69da      	ldr	r2, [r3, #28]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a1b      	ldr	r3, [r3, #32]
 800a3ac:	431a      	orrs	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3b2:	019b      	lsls	r3, r3, #6
 800a3b4:	431a      	orrs	r2, r3
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a3ba:	085b      	lsrs	r3, r3, #1
 800a3bc:	3b01      	subs	r3, #1
 800a3be:	041b      	lsls	r3, r3, #16
 800a3c0:	431a      	orrs	r2, r3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a3c6:	061b      	lsls	r3, r3, #24
 800a3c8:	4933      	ldr	r1, [pc, #204]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a3ca:	4313      	orrs	r3, r2
 800a3cc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a3ce:	4b33      	ldr	r3, [pc, #204]	; (800a49c <HAL_RCC_OscConfig+0x4dc>)
 800a3d0:	2201      	movs	r2, #1
 800a3d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a3d4:	f7fa fb42 	bl	8004a5c <HAL_GetTick>
 800a3d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3da:	e008      	b.n	800a3ee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a3dc:	f7fa fb3e 	bl	8004a5c <HAL_GetTick>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	693b      	ldr	r3, [r7, #16]
 800a3e4:	1ad3      	subs	r3, r2, r3
 800a3e6:	2b02      	cmp	r3, #2
 800a3e8:	d901      	bls.n	800a3ee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800a3ea:	2303      	movs	r3, #3
 800a3ec:	e04d      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a3ee:	4b2a      	ldr	r3, [pc, #168]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d0f0      	beq.n	800a3dc <HAL_RCC_OscConfig+0x41c>
 800a3fa:	e045      	b.n	800a488 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a3fc:	4b27      	ldr	r3, [pc, #156]	; (800a49c <HAL_RCC_OscConfig+0x4dc>)
 800a3fe:	2200      	movs	r2, #0
 800a400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a402:	f7fa fb2b 	bl	8004a5c <HAL_GetTick>
 800a406:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a408:	e008      	b.n	800a41c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a40a:	f7fa fb27 	bl	8004a5c <HAL_GetTick>
 800a40e:	4602      	mov	r2, r0
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	1ad3      	subs	r3, r2, r3
 800a414:	2b02      	cmp	r3, #2
 800a416:	d901      	bls.n	800a41c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800a418:	2303      	movs	r3, #3
 800a41a:	e036      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a41c:	4b1e      	ldr	r3, [pc, #120]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a424:	2b00      	cmp	r3, #0
 800a426:	d1f0      	bne.n	800a40a <HAL_RCC_OscConfig+0x44a>
 800a428:	e02e      	b.n	800a488 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	699b      	ldr	r3, [r3, #24]
 800a42e:	2b01      	cmp	r3, #1
 800a430:	d101      	bne.n	800a436 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	e029      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a436:	4b18      	ldr	r3, [pc, #96]	; (800a498 <HAL_RCC_OscConfig+0x4d8>)
 800a438:	685b      	ldr	r3, [r3, #4]
 800a43a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	69db      	ldr	r3, [r3, #28]
 800a446:	429a      	cmp	r2, r3
 800a448:	d11c      	bne.n	800a484 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a454:	429a      	cmp	r2, r3
 800a456:	d115      	bne.n	800a484 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a458:	68fa      	ldr	r2, [r7, #12]
 800a45a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a45e:	4013      	ands	r3, r2
 800a460:	687a      	ldr	r2, [r7, #4]
 800a462:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a464:	4293      	cmp	r3, r2
 800a466:	d10d      	bne.n	800a484 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800a472:	429a      	cmp	r2, r3
 800a474:	d106      	bne.n	800a484 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a480:	429a      	cmp	r2, r3
 800a482:	d001      	beq.n	800a488 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800a484:	2301      	movs	r3, #1
 800a486:	e000      	b.n	800a48a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800a488:	2300      	movs	r3, #0
}
 800a48a:	4618      	mov	r0, r3
 800a48c:	3718      	adds	r7, #24
 800a48e:	46bd      	mov	sp, r7
 800a490:	bd80      	pop	{r7, pc}
 800a492:	bf00      	nop
 800a494:	40007000 	.word	0x40007000
 800a498:	40023800 	.word	0x40023800
 800a49c:	42470060 	.word	0x42470060

0800a4a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a4a0:	b580      	push	{r7, lr}
 800a4a2:	b084      	sub	sp, #16
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
 800a4a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	2b00      	cmp	r3, #0
 800a4ae:	d101      	bne.n	800a4b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a4b0:	2301      	movs	r3, #1
 800a4b2:	e0cc      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a4b4:	4b68      	ldr	r3, [pc, #416]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	f003 030f 	and.w	r3, r3, #15
 800a4bc:	683a      	ldr	r2, [r7, #0]
 800a4be:	429a      	cmp	r2, r3
 800a4c0:	d90c      	bls.n	800a4dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a4c2:	4b65      	ldr	r3, [pc, #404]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a4c4:	683a      	ldr	r2, [r7, #0]
 800a4c6:	b2d2      	uxtb	r2, r2
 800a4c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a4ca:	4b63      	ldr	r3, [pc, #396]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f003 030f 	and.w	r3, r3, #15
 800a4d2:	683a      	ldr	r2, [r7, #0]
 800a4d4:	429a      	cmp	r2, r3
 800a4d6:	d001      	beq.n	800a4dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e0b8      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f003 0302 	and.w	r3, r3, #2
 800a4e4:	2b00      	cmp	r3, #0
 800a4e6:	d020      	beq.n	800a52a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a4e8:	687b      	ldr	r3, [r7, #4]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	f003 0304 	and.w	r3, r3, #4
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d005      	beq.n	800a500 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a4f4:	4b59      	ldr	r3, [pc, #356]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a4f6:	689b      	ldr	r3, [r3, #8]
 800a4f8:	4a58      	ldr	r2, [pc, #352]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a4fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a4fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f003 0308 	and.w	r3, r3, #8
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d005      	beq.n	800a518 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a50c:	4b53      	ldr	r3, [pc, #332]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a50e:	689b      	ldr	r3, [r3, #8]
 800a510:	4a52      	ldr	r2, [pc, #328]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a512:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a516:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a518:	4b50      	ldr	r3, [pc, #320]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	689b      	ldr	r3, [r3, #8]
 800a524:	494d      	ldr	r1, [pc, #308]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a526:	4313      	orrs	r3, r2
 800a528:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	681b      	ldr	r3, [r3, #0]
 800a52e:	f003 0301 	and.w	r3, r3, #1
 800a532:	2b00      	cmp	r3, #0
 800a534:	d044      	beq.n	800a5c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	2b01      	cmp	r3, #1
 800a53c:	d107      	bne.n	800a54e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a53e:	4b47      	ldr	r3, [pc, #284]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a546:	2b00      	cmp	r3, #0
 800a548:	d119      	bne.n	800a57e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a54a:	2301      	movs	r3, #1
 800a54c:	e07f      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	685b      	ldr	r3, [r3, #4]
 800a552:	2b02      	cmp	r3, #2
 800a554:	d003      	beq.n	800a55e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a55a:	2b03      	cmp	r3, #3
 800a55c:	d107      	bne.n	800a56e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a55e:	4b3f      	ldr	r3, [pc, #252]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a560:	681b      	ldr	r3, [r3, #0]
 800a562:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a566:	2b00      	cmp	r3, #0
 800a568:	d109      	bne.n	800a57e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a56a:	2301      	movs	r3, #1
 800a56c:	e06f      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a56e:	4b3b      	ldr	r3, [pc, #236]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a570:	681b      	ldr	r3, [r3, #0]
 800a572:	f003 0302 	and.w	r3, r3, #2
 800a576:	2b00      	cmp	r3, #0
 800a578:	d101      	bne.n	800a57e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a57a:	2301      	movs	r3, #1
 800a57c:	e067      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a57e:	4b37      	ldr	r3, [pc, #220]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a580:	689b      	ldr	r3, [r3, #8]
 800a582:	f023 0203 	bic.w	r2, r3, #3
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	685b      	ldr	r3, [r3, #4]
 800a58a:	4934      	ldr	r1, [pc, #208]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a58c:	4313      	orrs	r3, r2
 800a58e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a590:	f7fa fa64 	bl	8004a5c <HAL_GetTick>
 800a594:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a596:	e00a      	b.n	800a5ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a598:	f7fa fa60 	bl	8004a5c <HAL_GetTick>
 800a59c:	4602      	mov	r2, r0
 800a59e:	68fb      	ldr	r3, [r7, #12]
 800a5a0:	1ad3      	subs	r3, r2, r3
 800a5a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d901      	bls.n	800a5ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e04f      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a5ae:	4b2b      	ldr	r3, [pc, #172]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a5b0:	689b      	ldr	r3, [r3, #8]
 800a5b2:	f003 020c 	and.w	r2, r3, #12
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	685b      	ldr	r3, [r3, #4]
 800a5ba:	009b      	lsls	r3, r3, #2
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d1eb      	bne.n	800a598 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a5c0:	4b25      	ldr	r3, [pc, #148]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a5c2:	681b      	ldr	r3, [r3, #0]
 800a5c4:	f003 030f 	and.w	r3, r3, #15
 800a5c8:	683a      	ldr	r2, [r7, #0]
 800a5ca:	429a      	cmp	r2, r3
 800a5cc:	d20c      	bcs.n	800a5e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5ce:	4b22      	ldr	r3, [pc, #136]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a5d0:	683a      	ldr	r2, [r7, #0]
 800a5d2:	b2d2      	uxtb	r2, r2
 800a5d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5d6:	4b20      	ldr	r3, [pc, #128]	; (800a658 <HAL_RCC_ClockConfig+0x1b8>)
 800a5d8:	681b      	ldr	r3, [r3, #0]
 800a5da:	f003 030f 	and.w	r3, r3, #15
 800a5de:	683a      	ldr	r2, [r7, #0]
 800a5e0:	429a      	cmp	r2, r3
 800a5e2:	d001      	beq.n	800a5e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	e032      	b.n	800a64e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f003 0304 	and.w	r3, r3, #4
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d008      	beq.n	800a606 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5f4:	4b19      	ldr	r3, [pc, #100]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a5f6:	689b      	ldr	r3, [r3, #8]
 800a5f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	68db      	ldr	r3, [r3, #12]
 800a600:	4916      	ldr	r1, [pc, #88]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a602:	4313      	orrs	r3, r2
 800a604:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f003 0308 	and.w	r3, r3, #8
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d009      	beq.n	800a626 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a612:	4b12      	ldr	r3, [pc, #72]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a614:	689b      	ldr	r3, [r3, #8]
 800a616:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	691b      	ldr	r3, [r3, #16]
 800a61e:	00db      	lsls	r3, r3, #3
 800a620:	490e      	ldr	r1, [pc, #56]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a622:	4313      	orrs	r3, r2
 800a624:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a626:	f000 f82d 	bl	800a684 <HAL_RCC_GetSysClockFreq>
 800a62a:	4601      	mov	r1, r0
 800a62c:	4b0b      	ldr	r3, [pc, #44]	; (800a65c <HAL_RCC_ClockConfig+0x1bc>)
 800a62e:	689b      	ldr	r3, [r3, #8]
 800a630:	091b      	lsrs	r3, r3, #4
 800a632:	f003 030f 	and.w	r3, r3, #15
 800a636:	4a0a      	ldr	r2, [pc, #40]	; (800a660 <HAL_RCC_ClockConfig+0x1c0>)
 800a638:	5cd3      	ldrb	r3, [r2, r3]
 800a63a:	fa21 f303 	lsr.w	r3, r1, r3
 800a63e:	4a09      	ldr	r2, [pc, #36]	; (800a664 <HAL_RCC_ClockConfig+0x1c4>)
 800a640:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a642:	4b09      	ldr	r3, [pc, #36]	; (800a668 <HAL_RCC_ClockConfig+0x1c8>)
 800a644:	681b      	ldr	r3, [r3, #0]
 800a646:	4618      	mov	r0, r3
 800a648:	f7fa f9c4 	bl	80049d4 <HAL_InitTick>

  return HAL_OK;
 800a64c:	2300      	movs	r3, #0
}
 800a64e:	4618      	mov	r0, r3
 800a650:	3710      	adds	r7, #16
 800a652:	46bd      	mov	sp, r7
 800a654:	bd80      	pop	{r7, pc}
 800a656:	bf00      	nop
 800a658:	40023c00 	.word	0x40023c00
 800a65c:	40023800 	.word	0x40023800
 800a660:	080132dc 	.word	0x080132dc
 800a664:	2000006c 	.word	0x2000006c
 800a668:	20000070 	.word	0x20000070

0800a66c <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 800a66c:	b480      	push	{r7}
 800a66e:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800a670:	4b03      	ldr	r3, [pc, #12]	; (800a680 <HAL_RCC_EnableCSS+0x14>)
 800a672:	2201      	movs	r2, #1
 800a674:	601a      	str	r2, [r3, #0]
}
 800a676:	bf00      	nop
 800a678:	46bd      	mov	sp, r7
 800a67a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a67e:	4770      	bx	lr
 800a680:	4247004c 	.word	0x4247004c

0800a684 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a684:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a686:	b085      	sub	sp, #20
 800a688:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a68a:	2300      	movs	r3, #0
 800a68c:	607b      	str	r3, [r7, #4]
 800a68e:	2300      	movs	r3, #0
 800a690:	60fb      	str	r3, [r7, #12]
 800a692:	2300      	movs	r3, #0
 800a694:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800a696:	2300      	movs	r3, #0
 800a698:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a69a:	4b50      	ldr	r3, [pc, #320]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a69c:	689b      	ldr	r3, [r3, #8]
 800a69e:	f003 030c 	and.w	r3, r3, #12
 800a6a2:	2b04      	cmp	r3, #4
 800a6a4:	d007      	beq.n	800a6b6 <HAL_RCC_GetSysClockFreq+0x32>
 800a6a6:	2b08      	cmp	r3, #8
 800a6a8:	d008      	beq.n	800a6bc <HAL_RCC_GetSysClockFreq+0x38>
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	f040 808d 	bne.w	800a7ca <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a6b0:	4b4b      	ldr	r3, [pc, #300]	; (800a7e0 <HAL_RCC_GetSysClockFreq+0x15c>)
 800a6b2:	60bb      	str	r3, [r7, #8]
       break;
 800a6b4:	e08c      	b.n	800a7d0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a6b6:	4b4b      	ldr	r3, [pc, #300]	; (800a7e4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a6b8:	60bb      	str	r3, [r7, #8]
      break;
 800a6ba:	e089      	b.n	800a7d0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a6bc:	4b47      	ldr	r3, [pc, #284]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a6be:	685b      	ldr	r3, [r3, #4]
 800a6c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a6c4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a6c6:	4b45      	ldr	r3, [pc, #276]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a6c8:	685b      	ldr	r3, [r3, #4]
 800a6ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d023      	beq.n	800a71a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a6d2:	4b42      	ldr	r3, [pc, #264]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a6d4:	685b      	ldr	r3, [r3, #4]
 800a6d6:	099b      	lsrs	r3, r3, #6
 800a6d8:	f04f 0400 	mov.w	r4, #0
 800a6dc:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a6e0:	f04f 0200 	mov.w	r2, #0
 800a6e4:	ea03 0501 	and.w	r5, r3, r1
 800a6e8:	ea04 0602 	and.w	r6, r4, r2
 800a6ec:	4a3d      	ldr	r2, [pc, #244]	; (800a7e4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a6ee:	fb02 f106 	mul.w	r1, r2, r6
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	fb02 f205 	mul.w	r2, r2, r5
 800a6f8:	440a      	add	r2, r1
 800a6fa:	493a      	ldr	r1, [pc, #232]	; (800a7e4 <HAL_RCC_GetSysClockFreq+0x160>)
 800a6fc:	fba5 0101 	umull	r0, r1, r5, r1
 800a700:	1853      	adds	r3, r2, r1
 800a702:	4619      	mov	r1, r3
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	f04f 0400 	mov.w	r4, #0
 800a70a:	461a      	mov	r2, r3
 800a70c:	4623      	mov	r3, r4
 800a70e:	f7f6 f9a5 	bl	8000a5c <__aeabi_uldivmod>
 800a712:	4603      	mov	r3, r0
 800a714:	460c      	mov	r4, r1
 800a716:	60fb      	str	r3, [r7, #12]
 800a718:	e049      	b.n	800a7ae <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a71a:	4b30      	ldr	r3, [pc, #192]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a71c:	685b      	ldr	r3, [r3, #4]
 800a71e:	099b      	lsrs	r3, r3, #6
 800a720:	f04f 0400 	mov.w	r4, #0
 800a724:	f240 11ff 	movw	r1, #511	; 0x1ff
 800a728:	f04f 0200 	mov.w	r2, #0
 800a72c:	ea03 0501 	and.w	r5, r3, r1
 800a730:	ea04 0602 	and.w	r6, r4, r2
 800a734:	4629      	mov	r1, r5
 800a736:	4632      	mov	r2, r6
 800a738:	f04f 0300 	mov.w	r3, #0
 800a73c:	f04f 0400 	mov.w	r4, #0
 800a740:	0154      	lsls	r4, r2, #5
 800a742:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800a746:	014b      	lsls	r3, r1, #5
 800a748:	4619      	mov	r1, r3
 800a74a:	4622      	mov	r2, r4
 800a74c:	1b49      	subs	r1, r1, r5
 800a74e:	eb62 0206 	sbc.w	r2, r2, r6
 800a752:	f04f 0300 	mov.w	r3, #0
 800a756:	f04f 0400 	mov.w	r4, #0
 800a75a:	0194      	lsls	r4, r2, #6
 800a75c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800a760:	018b      	lsls	r3, r1, #6
 800a762:	1a5b      	subs	r3, r3, r1
 800a764:	eb64 0402 	sbc.w	r4, r4, r2
 800a768:	f04f 0100 	mov.w	r1, #0
 800a76c:	f04f 0200 	mov.w	r2, #0
 800a770:	00e2      	lsls	r2, r4, #3
 800a772:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800a776:	00d9      	lsls	r1, r3, #3
 800a778:	460b      	mov	r3, r1
 800a77a:	4614      	mov	r4, r2
 800a77c:	195b      	adds	r3, r3, r5
 800a77e:	eb44 0406 	adc.w	r4, r4, r6
 800a782:	f04f 0100 	mov.w	r1, #0
 800a786:	f04f 0200 	mov.w	r2, #0
 800a78a:	02a2      	lsls	r2, r4, #10
 800a78c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800a790:	0299      	lsls	r1, r3, #10
 800a792:	460b      	mov	r3, r1
 800a794:	4614      	mov	r4, r2
 800a796:	4618      	mov	r0, r3
 800a798:	4621      	mov	r1, r4
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f04f 0400 	mov.w	r4, #0
 800a7a0:	461a      	mov	r2, r3
 800a7a2:	4623      	mov	r3, r4
 800a7a4:	f7f6 f95a 	bl	8000a5c <__aeabi_uldivmod>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	460c      	mov	r4, r1
 800a7ac:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a7ae:	4b0b      	ldr	r3, [pc, #44]	; (800a7dc <HAL_RCC_GetSysClockFreq+0x158>)
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	0c1b      	lsrs	r3, r3, #16
 800a7b4:	f003 0303 	and.w	r3, r3, #3
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	005b      	lsls	r3, r3, #1
 800a7bc:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a7be:	68fa      	ldr	r2, [r7, #12]
 800a7c0:	683b      	ldr	r3, [r7, #0]
 800a7c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7c6:	60bb      	str	r3, [r7, #8]
      break;
 800a7c8:	e002      	b.n	800a7d0 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a7ca:	4b05      	ldr	r3, [pc, #20]	; (800a7e0 <HAL_RCC_GetSysClockFreq+0x15c>)
 800a7cc:	60bb      	str	r3, [r7, #8]
      break;
 800a7ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a7d0:	68bb      	ldr	r3, [r7, #8]
}
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	3714      	adds	r7, #20
 800a7d6:	46bd      	mov	sp, r7
 800a7d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a7da:	bf00      	nop
 800a7dc:	40023800 	.word	0x40023800
 800a7e0:	00f42400 	.word	0x00f42400
 800a7e4:	017d7840 	.word	0x017d7840

0800a7e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a7ec:	4b03      	ldr	r3, [pc, #12]	; (800a7fc <HAL_RCC_GetHCLKFreq+0x14>)
 800a7ee:	681b      	ldr	r3, [r3, #0]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	2000006c 	.word	0x2000006c

0800a800 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a804:	f7ff fff0 	bl	800a7e8 <HAL_RCC_GetHCLKFreq>
 800a808:	4601      	mov	r1, r0
 800a80a:	4b05      	ldr	r3, [pc, #20]	; (800a820 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a80c:	689b      	ldr	r3, [r3, #8]
 800a80e:	0a9b      	lsrs	r3, r3, #10
 800a810:	f003 0307 	and.w	r3, r3, #7
 800a814:	4a03      	ldr	r2, [pc, #12]	; (800a824 <HAL_RCC_GetPCLK1Freq+0x24>)
 800a816:	5cd3      	ldrb	r3, [r2, r3]
 800a818:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a81c:	4618      	mov	r0, r3
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	40023800 	.word	0x40023800
 800a824:	080132ec 	.word	0x080132ec

0800a828 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a82c:	f7ff ffdc 	bl	800a7e8 <HAL_RCC_GetHCLKFreq>
 800a830:	4601      	mov	r1, r0
 800a832:	4b05      	ldr	r3, [pc, #20]	; (800a848 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a834:	689b      	ldr	r3, [r3, #8]
 800a836:	0b5b      	lsrs	r3, r3, #13
 800a838:	f003 0307 	and.w	r3, r3, #7
 800a83c:	4a03      	ldr	r2, [pc, #12]	; (800a84c <HAL_RCC_GetPCLK2Freq+0x24>)
 800a83e:	5cd3      	ldrb	r3, [r2, r3]
 800a840:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a844:	4618      	mov	r0, r3
 800a846:	bd80      	pop	{r7, pc}
 800a848:	40023800 	.word	0x40023800
 800a84c:	080132ec 	.word	0x080132ec

0800a850 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if(__HAL_RCC_GET_IT(RCC_IT_CSS))
 800a854:	4b06      	ldr	r3, [pc, #24]	; (800a870 <HAL_RCC_NMI_IRQHandler+0x20>)
 800a856:	68db      	ldr	r3, [r3, #12]
 800a858:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a85c:	2b80      	cmp	r3, #128	; 0x80
 800a85e:	d104      	bne.n	800a86a <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 800a860:	f000 f80a 	bl	800a878 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 800a864:	4b03      	ldr	r3, [pc, #12]	; (800a874 <HAL_RCC_NMI_IRQHandler+0x24>)
 800a866:	2280      	movs	r2, #128	; 0x80
 800a868:	701a      	strb	r2, [r3, #0]
  }
}
 800a86a:	bf00      	nop
 800a86c:	bd80      	pop	{r7, pc}
 800a86e:	bf00      	nop
 800a870:	40023800 	.word	0x40023800
 800a874:	4002380e 	.word	0x4002380e

0800a878 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 800a878:	b480      	push	{r7}
 800a87a:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 800a87c:	bf00      	nop
 800a87e:	46bd      	mov	sp, r7
 800a880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a884:	4770      	bx	lr
	...

0800a888 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a888:	b580      	push	{r7, lr}
 800a88a:	b086      	sub	sp, #24
 800a88c:	af00      	add	r7, sp, #0
 800a88e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a890:	2300      	movs	r3, #0
 800a892:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a894:	2300      	movs	r3, #0
 800a896:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	f003 0301 	and.w	r3, r3, #1
 800a8a0:	2b00      	cmp	r3, #0
 800a8a2:	d105      	bne.n	800a8b0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a8ac:	2b00      	cmp	r3, #0
 800a8ae:	d035      	beq.n	800a91c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a8b0:	4b62      	ldr	r3, [pc, #392]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a8b2:	2200      	movs	r2, #0
 800a8b4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a8b6:	f7fa f8d1 	bl	8004a5c <HAL_GetTick>
 800a8ba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a8bc:	e008      	b.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a8be:	f7fa f8cd 	bl	8004a5c <HAL_GetTick>
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	697b      	ldr	r3, [r7, #20]
 800a8c6:	1ad3      	subs	r3, r2, r3
 800a8c8:	2b02      	cmp	r3, #2
 800a8ca:	d901      	bls.n	800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a8cc:	2303      	movs	r3, #3
 800a8ce:	e0b0      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a8d0:	4b5b      	ldr	r3, [pc, #364]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d1f0      	bne.n	800a8be <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	685b      	ldr	r3, [r3, #4]
 800a8e0:	019a      	lsls	r2, r3, #6
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	071b      	lsls	r3, r3, #28
 800a8e8:	4955      	ldr	r1, [pc, #340]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a8f0:	4b52      	ldr	r3, [pc, #328]	; (800aa3c <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a8f2:	2201      	movs	r2, #1
 800a8f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a8f6:	f7fa f8b1 	bl	8004a5c <HAL_GetTick>
 800a8fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a8fc:	e008      	b.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a8fe:	f7fa f8ad 	bl	8004a5c <HAL_GetTick>
 800a902:	4602      	mov	r2, r0
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	1ad3      	subs	r3, r2, r3
 800a908:	2b02      	cmp	r3, #2
 800a90a:	d901      	bls.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a90c:	2303      	movs	r3, #3
 800a90e:	e090      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a910:	4b4b      	ldr	r3, [pc, #300]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a912:	681b      	ldr	r3, [r3, #0]
 800a914:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a918:	2b00      	cmp	r3, #0
 800a91a:	d0f0      	beq.n	800a8fe <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	f003 0302 	and.w	r3, r3, #2
 800a924:	2b00      	cmp	r3, #0
 800a926:	f000 8083 	beq.w	800aa30 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a92a:	2300      	movs	r3, #0
 800a92c:	60fb      	str	r3, [r7, #12]
 800a92e:	4b44      	ldr	r3, [pc, #272]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a930:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a932:	4a43      	ldr	r2, [pc, #268]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a934:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a938:	6413      	str	r3, [r2, #64]	; 0x40
 800a93a:	4b41      	ldr	r3, [pc, #260]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a93c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a93e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a942:	60fb      	str	r3, [r7, #12]
 800a944:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a946:	4b3f      	ldr	r3, [pc, #252]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	4a3e      	ldr	r2, [pc, #248]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a94c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a950:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a952:	f7fa f883 	bl	8004a5c <HAL_GetTick>
 800a956:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a958:	e008      	b.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a95a:	f7fa f87f 	bl	8004a5c <HAL_GetTick>
 800a95e:	4602      	mov	r2, r0
 800a960:	697b      	ldr	r3, [r7, #20]
 800a962:	1ad3      	subs	r3, r2, r3
 800a964:	2b02      	cmp	r3, #2
 800a966:	d901      	bls.n	800a96c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a968:	2303      	movs	r3, #3
 800a96a:	e062      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a96c:	4b35      	ldr	r3, [pc, #212]	; (800aa44 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a974:	2b00      	cmp	r3, #0
 800a976:	d0f0      	beq.n	800a95a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a978:	4b31      	ldr	r3, [pc, #196]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a97a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a97c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a980:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a982:	693b      	ldr	r3, [r7, #16]
 800a984:	2b00      	cmp	r3, #0
 800a986:	d02f      	beq.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	68db      	ldr	r3, [r3, #12]
 800a98c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a990:	693a      	ldr	r2, [r7, #16]
 800a992:	429a      	cmp	r2, r3
 800a994:	d028      	beq.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a996:	4b2a      	ldr	r3, [pc, #168]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a99a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a99e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a9a0:	4b29      	ldr	r3, [pc, #164]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a9a6:	4b28      	ldr	r3, [pc, #160]	; (800aa48 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a9a8:	2200      	movs	r2, #0
 800a9aa:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a9ac:	4a24      	ldr	r2, [pc, #144]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9ae:	693b      	ldr	r3, [r7, #16]
 800a9b0:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a9b2:	4b23      	ldr	r3, [pc, #140]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9b6:	f003 0301 	and.w	r3, r3, #1
 800a9ba:	2b01      	cmp	r3, #1
 800a9bc:	d114      	bne.n	800a9e8 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a9be:	f7fa f84d 	bl	8004a5c <HAL_GetTick>
 800a9c2:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9c4:	e00a      	b.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a9c6:	f7fa f849 	bl	8004a5c <HAL_GetTick>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	1ad3      	subs	r3, r2, r3
 800a9d0:	f241 3288 	movw	r2, #5000	; 0x1388
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d901      	bls.n	800a9dc <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a9d8:	2303      	movs	r3, #3
 800a9da:	e02a      	b.n	800aa32 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a9dc:	4b18      	ldr	r3, [pc, #96]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a9e0:	f003 0302 	and.w	r3, r3, #2
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d0ee      	beq.n	800a9c6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	68db      	ldr	r3, [r3, #12]
 800a9ec:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a9f0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a9f4:	d10d      	bne.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a9f6:	4b12      	ldr	r3, [pc, #72]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a9f8:	689b      	ldr	r3, [r3, #8]
 800a9fa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	68db      	ldr	r3, [r3, #12]
 800aa02:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800aa06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aa0a:	490d      	ldr	r1, [pc, #52]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	608b      	str	r3, [r1, #8]
 800aa10:	e005      	b.n	800aa1e <HAL_RCCEx_PeriphCLKConfig+0x196>
 800aa12:	4b0b      	ldr	r3, [pc, #44]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa14:	689b      	ldr	r3, [r3, #8]
 800aa16:	4a0a      	ldr	r2, [pc, #40]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa18:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800aa1c:	6093      	str	r3, [r2, #8]
 800aa1e:	4b08      	ldr	r3, [pc, #32]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa20:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	68db      	ldr	r3, [r3, #12]
 800aa26:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aa2a:	4905      	ldr	r1, [pc, #20]	; (800aa40 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800aa2c:	4313      	orrs	r3, r2
 800aa2e:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800aa30:	2300      	movs	r3, #0
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	3718      	adds	r7, #24
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
 800aa3a:	bf00      	nop
 800aa3c:	42470068 	.word	0x42470068
 800aa40:	40023800 	.word	0x40023800
 800aa44:	40007000 	.word	0x40007000
 800aa48:	42470e40 	.word	0x42470e40

0800aa4c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800aa4c:	b580      	push	{r7, lr}
 800aa4e:	b082      	sub	sp, #8
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d101      	bne.n	800aa5e <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800aa5a:	2301      	movs	r3, #1
 800aa5c:	e083      	b.n	800ab66 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	7f5b      	ldrb	r3, [r3, #29]
 800aa62:	b2db      	uxtb	r3, r3
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d105      	bne.n	800aa74 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f7f9 fb58 	bl	8004124 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800aa74:	687b      	ldr	r3, [r7, #4]
 800aa76:	2202      	movs	r2, #2
 800aa78:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aa7a:	687b      	ldr	r3, [r7, #4]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	22ca      	movs	r2, #202	; 0xca
 800aa80:	625a      	str	r2, [r3, #36]	; 0x24
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	2253      	movs	r2, #83	; 0x53
 800aa88:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800aa8a:	6878      	ldr	r0, [r7, #4]
 800aa8c:	f000 f9fb 	bl	800ae86 <RTC_EnterInitMode>
 800aa90:	4603      	mov	r3, r0
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d008      	beq.n	800aaa8 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa96:	687b      	ldr	r3, [r7, #4]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	22ff      	movs	r2, #255	; 0xff
 800aa9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800aa9e:	687b      	ldr	r3, [r7, #4]
 800aaa0:	2204      	movs	r2, #4
 800aaa2:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800aaa4:	2301      	movs	r3, #1
 800aaa6:	e05e      	b.n	800ab66 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	681b      	ldr	r3, [r3, #0]
 800aaac:	689b      	ldr	r3, [r3, #8]
 800aaae:	687a      	ldr	r2, [r7, #4]
 800aab0:	6812      	ldr	r2, [r2, #0]
 800aab2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800aab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800aaba:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	6899      	ldr	r1, [r3, #8]
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	685a      	ldr	r2, [r3, #4]
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	431a      	orrs	r2, r3
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	695b      	ldr	r3, [r3, #20]
 800aad0:	431a      	orrs	r2, r3
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	430a      	orrs	r2, r1
 800aad8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	687a      	ldr	r2, [r7, #4]
 800aae0:	68d2      	ldr	r2, [r2, #12]
 800aae2:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	6919      	ldr	r1, [r3, #16]
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	689b      	ldr	r3, [r3, #8]
 800aaee:	041a      	lsls	r2, r3, #16
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	430a      	orrs	r2, r1
 800aaf6:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	68da      	ldr	r2, [r3, #12]
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ab06:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	689b      	ldr	r3, [r3, #8]
 800ab0e:	f003 0320 	and.w	r3, r3, #32
 800ab12:	2b00      	cmp	r3, #0
 800ab14:	d10e      	bne.n	800ab34 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800ab16:	6878      	ldr	r0, [r7, #4]
 800ab18:	f000 f98d 	bl	800ae36 <HAL_RTC_WaitForSynchro>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d008      	beq.n	800ab34 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	681b      	ldr	r3, [r3, #0]
 800ab26:	22ff      	movs	r2, #255	; 0xff
 800ab28:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2204      	movs	r2, #4
 800ab2e:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800ab30:	2301      	movs	r3, #1
 800ab32:	e018      	b.n	800ab66 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ab42:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	699a      	ldr	r2, [r3, #24]
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	681b      	ldr	r3, [r3, #0]
 800ab52:	430a      	orrs	r2, r1
 800ab54:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	22ff      	movs	r2, #255	; 0xff
 800ab5c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	2201      	movs	r2, #1
 800ab62:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800ab64:	2300      	movs	r3, #0
  }
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	3708      	adds	r7, #8
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	bd80      	pop	{r7, pc}

0800ab6e <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800ab6e:	b590      	push	{r4, r7, lr}
 800ab70:	b087      	sub	sp, #28
 800ab72:	af00      	add	r7, sp, #0
 800ab74:	60f8      	str	r0, [r7, #12]
 800ab76:	60b9      	str	r1, [r7, #8]
 800ab78:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	7f1b      	ldrb	r3, [r3, #28]
 800ab82:	2b01      	cmp	r3, #1
 800ab84:	d101      	bne.n	800ab8a <HAL_RTC_SetTime+0x1c>
 800ab86:	2302      	movs	r3, #2
 800ab88:	e0aa      	b.n	800ace0 <HAL_RTC_SetTime+0x172>
 800ab8a:	68fb      	ldr	r3, [r7, #12]
 800ab8c:	2201      	movs	r2, #1
 800ab8e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	2202      	movs	r2, #2
 800ab94:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	2b00      	cmp	r3, #0
 800ab9a:	d126      	bne.n	800abea <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	681b      	ldr	r3, [r3, #0]
 800aba0:	689b      	ldr	r3, [r3, #8]
 800aba2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aba6:	2b00      	cmp	r3, #0
 800aba8:	d102      	bne.n	800abb0 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800abaa:	68bb      	ldr	r3, [r7, #8]
 800abac:	2200      	movs	r2, #0
 800abae:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800abb0:	68bb      	ldr	r3, [r7, #8]
 800abb2:	781b      	ldrb	r3, [r3, #0]
 800abb4:	4618      	mov	r0, r3
 800abb6:	f000 f992 	bl	800aede <RTC_ByteToBcd2>
 800abba:	4603      	mov	r3, r0
 800abbc:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800abbe:	68bb      	ldr	r3, [r7, #8]
 800abc0:	785b      	ldrb	r3, [r3, #1]
 800abc2:	4618      	mov	r0, r3
 800abc4:	f000 f98b 	bl	800aede <RTC_ByteToBcd2>
 800abc8:	4603      	mov	r3, r0
 800abca:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800abcc:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800abce:	68bb      	ldr	r3, [r7, #8]
 800abd0:	789b      	ldrb	r3, [r3, #2]
 800abd2:	4618      	mov	r0, r3
 800abd4:	f000 f983 	bl	800aede <RTC_ByteToBcd2>
 800abd8:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800abda:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	78db      	ldrb	r3, [r3, #3]
 800abe2:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800abe4:	4313      	orrs	r3, r2
 800abe6:	617b      	str	r3, [r7, #20]
 800abe8:	e018      	b.n	800ac1c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	681b      	ldr	r3, [r3, #0]
 800abee:	689b      	ldr	r3, [r3, #8]
 800abf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d102      	bne.n	800abfe <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	2200      	movs	r2, #0
 800abfc:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800abfe:	68bb      	ldr	r3, [r7, #8]
 800ac00:	781b      	ldrb	r3, [r3, #0]
 800ac02:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ac04:	68bb      	ldr	r3, [r7, #8]
 800ac06:	785b      	ldrb	r3, [r3, #1]
 800ac08:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ac0a:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800ac0c:	68ba      	ldr	r2, [r7, #8]
 800ac0e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800ac10:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800ac12:	68bb      	ldr	r3, [r7, #8]
 800ac14:	78db      	ldrb	r3, [r3, #3]
 800ac16:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800ac18:	4313      	orrs	r3, r2
 800ac1a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	22ca      	movs	r2, #202	; 0xca
 800ac22:	625a      	str	r2, [r3, #36]	; 0x24
 800ac24:	68fb      	ldr	r3, [r7, #12]
 800ac26:	681b      	ldr	r3, [r3, #0]
 800ac28:	2253      	movs	r2, #83	; 0x53
 800ac2a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800ac2c:	68f8      	ldr	r0, [r7, #12]
 800ac2e:	f000 f92a 	bl	800ae86 <RTC_EnterInitMode>
 800ac32:	4603      	mov	r3, r0
 800ac34:	2b00      	cmp	r3, #0
 800ac36:	d00b      	beq.n	800ac50 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	22ff      	movs	r2, #255	; 0xff
 800ac3e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2204      	movs	r2, #4
 800ac44:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	2200      	movs	r2, #0
 800ac4a:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800ac4c:	2301      	movs	r3, #1
 800ac4e:	e047      	b.n	800ace0 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	681a      	ldr	r2, [r3, #0]
 800ac54:	697b      	ldr	r3, [r7, #20]
 800ac56:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800ac5a:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800ac5e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	689a      	ldr	r2, [r3, #8]
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800ac6e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	681b      	ldr	r3, [r3, #0]
 800ac74:	6899      	ldr	r1, [r3, #8]
 800ac76:	68bb      	ldr	r3, [r7, #8]
 800ac78:	68da      	ldr	r2, [r3, #12]
 800ac7a:	68bb      	ldr	r3, [r7, #8]
 800ac7c:	691b      	ldr	r3, [r3, #16]
 800ac7e:	431a      	orrs	r2, r3
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	681b      	ldr	r3, [r3, #0]
 800ac84:	430a      	orrs	r2, r1
 800ac86:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	68da      	ldr	r2, [r3, #12]
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ac96:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	689b      	ldr	r3, [r3, #8]
 800ac9e:	f003 0320 	and.w	r3, r3, #32
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d111      	bne.n	800acca <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800aca6:	68f8      	ldr	r0, [r7, #12]
 800aca8:	f000 f8c5 	bl	800ae36 <HAL_RTC_WaitForSynchro>
 800acac:	4603      	mov	r3, r0
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d00b      	beq.n	800acca <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	681b      	ldr	r3, [r3, #0]
 800acb6:	22ff      	movs	r2, #255	; 0xff
 800acb8:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	2204      	movs	r2, #4
 800acbe:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	2200      	movs	r2, #0
 800acc4:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800acc6:	2301      	movs	r3, #1
 800acc8:	e00a      	b.n	800ace0 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	22ff      	movs	r2, #255	; 0xff
 800acd0:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800acd2:	68fb      	ldr	r3, [r7, #12]
 800acd4:	2201      	movs	r2, #1
 800acd6:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	2200      	movs	r2, #0
 800acdc:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800acde:	2300      	movs	r3, #0
  }
}
 800ace0:	4618      	mov	r0, r3
 800ace2:	371c      	adds	r7, #28
 800ace4:	46bd      	mov	sp, r7
 800ace6:	bd90      	pop	{r4, r7, pc}

0800ace8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800ace8:	b590      	push	{r4, r7, lr}
 800acea:	b087      	sub	sp, #28
 800acec:	af00      	add	r7, sp, #0
 800acee:	60f8      	str	r0, [r7, #12]
 800acf0:	60b9      	str	r1, [r7, #8]
 800acf2:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800acf4:	2300      	movs	r3, #0
 800acf6:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800acf8:	68fb      	ldr	r3, [r7, #12]
 800acfa:	7f1b      	ldrb	r3, [r3, #28]
 800acfc:	2b01      	cmp	r3, #1
 800acfe:	d101      	bne.n	800ad04 <HAL_RTC_SetDate+0x1c>
 800ad00:	2302      	movs	r3, #2
 800ad02:	e094      	b.n	800ae2e <HAL_RTC_SetDate+0x146>
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	2201      	movs	r2, #1
 800ad08:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	2202      	movs	r2, #2
 800ad0e:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d10e      	bne.n	800ad34 <HAL_RTC_SetDate+0x4c>
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	785b      	ldrb	r3, [r3, #1]
 800ad1a:	f003 0310 	and.w	r3, r3, #16
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d008      	beq.n	800ad34 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	785b      	ldrb	r3, [r3, #1]
 800ad26:	f023 0310 	bic.w	r3, r3, #16
 800ad2a:	b2db      	uxtb	r3, r3
 800ad2c:	330a      	adds	r3, #10
 800ad2e:	b2da      	uxtb	r2, r3
 800ad30:	68bb      	ldr	r3, [r7, #8]
 800ad32:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d11c      	bne.n	800ad74 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	78db      	ldrb	r3, [r3, #3]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f000 f8cd 	bl	800aede <RTC_ByteToBcd2>
 800ad44:	4603      	mov	r3, r0
 800ad46:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ad48:	68bb      	ldr	r3, [r7, #8]
 800ad4a:	785b      	ldrb	r3, [r3, #1]
 800ad4c:	4618      	mov	r0, r3
 800ad4e:	f000 f8c6 	bl	800aede <RTC_ByteToBcd2>
 800ad52:	4603      	mov	r3, r0
 800ad54:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad56:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800ad58:	68bb      	ldr	r3, [r7, #8]
 800ad5a:	789b      	ldrb	r3, [r3, #2]
 800ad5c:	4618      	mov	r0, r3
 800ad5e:	f000 f8be 	bl	800aede <RTC_ByteToBcd2>
 800ad62:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800ad64:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800ad68:	68bb      	ldr	r3, [r7, #8]
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800ad6e:	4313      	orrs	r3, r2
 800ad70:	617b      	str	r3, [r7, #20]
 800ad72:	e00e      	b.n	800ad92 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ad74:	68bb      	ldr	r3, [r7, #8]
 800ad76:	78db      	ldrb	r3, [r3, #3]
 800ad78:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800ad7a:	68bb      	ldr	r3, [r7, #8]
 800ad7c:	785b      	ldrb	r3, [r3, #1]
 800ad7e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ad80:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800ad86:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	781b      	ldrb	r3, [r3, #0]
 800ad8c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800ad8e:	4313      	orrs	r3, r2
 800ad90:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ad92:	68fb      	ldr	r3, [r7, #12]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	22ca      	movs	r2, #202	; 0xca
 800ad98:	625a      	str	r2, [r3, #36]	; 0x24
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	2253      	movs	r2, #83	; 0x53
 800ada0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800ada2:	68f8      	ldr	r0, [r7, #12]
 800ada4:	f000 f86f 	bl	800ae86 <RTC_EnterInitMode>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d00b      	beq.n	800adc6 <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	22ff      	movs	r2, #255	; 0xff
 800adb4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800adb6:	68fb      	ldr	r3, [r7, #12]
 800adb8:	2204      	movs	r2, #4
 800adba:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	2200      	movs	r2, #0
 800adc0:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	e033      	b.n	800ae2e <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	681a      	ldr	r2, [r3, #0]
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800add0:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800add4:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	681b      	ldr	r3, [r3, #0]
 800adda:	68da      	ldr	r2, [r3, #12]
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	681b      	ldr	r3, [r3, #0]
 800ade0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800ade4:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	f003 0320 	and.w	r3, r3, #32
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d111      	bne.n	800ae18 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800adf4:	68f8      	ldr	r0, [r7, #12]
 800adf6:	f000 f81e 	bl	800ae36 <HAL_RTC_WaitForSynchro>
 800adfa:	4603      	mov	r3, r0
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d00b      	beq.n	800ae18 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	22ff      	movs	r2, #255	; 0xff
 800ae06:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	2204      	movs	r2, #4
 800ae0c:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	2200      	movs	r2, #0
 800ae12:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800ae14:	2301      	movs	r3, #1
 800ae16:	e00a      	b.n	800ae2e <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	22ff      	movs	r2, #255	; 0xff
 800ae1e:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2201      	movs	r2, #1
 800ae24:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	2200      	movs	r2, #0
 800ae2a:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800ae2c:	2300      	movs	r3, #0
  }
}
 800ae2e:	4618      	mov	r0, r3
 800ae30:	371c      	adds	r7, #28
 800ae32:	46bd      	mov	sp, r7
 800ae34:	bd90      	pop	{r4, r7, pc}

0800ae36 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800ae36:	b580      	push	{r7, lr}
 800ae38:	b084      	sub	sp, #16
 800ae3a:	af00      	add	r7, sp, #0
 800ae3c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ae3e:	2300      	movs	r3, #0
 800ae40:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	681b      	ldr	r3, [r3, #0]
 800ae46:	68da      	ldr	r2, [r3, #12]
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ae50:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ae52:	f7f9 fe03 	bl	8004a5c <HAL_GetTick>
 800ae56:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ae58:	e009      	b.n	800ae6e <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae5a:	f7f9 fdff 	bl	8004a5c <HAL_GetTick>
 800ae5e:	4602      	mov	r2, r0
 800ae60:	68fb      	ldr	r3, [r7, #12]
 800ae62:	1ad3      	subs	r3, r2, r3
 800ae64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae68:	d901      	bls.n	800ae6e <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800ae6a:	2303      	movs	r3, #3
 800ae6c:	e007      	b.n	800ae7e <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	68db      	ldr	r3, [r3, #12]
 800ae74:	f003 0320 	and.w	r3, r3, #32
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d0ee      	beq.n	800ae5a <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800ae7c:	2300      	movs	r3, #0
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	3710      	adds	r7, #16
 800ae82:	46bd      	mov	sp, r7
 800ae84:	bd80      	pop	{r7, pc}

0800ae86 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ae86:	b580      	push	{r7, lr}
 800ae88:	b084      	sub	sp, #16
 800ae8a:	af00      	add	r7, sp, #0
 800ae8c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ae8e:	2300      	movs	r3, #0
 800ae90:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ae92:	687b      	ldr	r3, [r7, #4]
 800ae94:	681b      	ldr	r3, [r3, #0]
 800ae96:	68db      	ldr	r3, [r3, #12]
 800ae98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d119      	bne.n	800aed4 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f04f 32ff 	mov.w	r2, #4294967295
 800aea8:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800aeaa:	f7f9 fdd7 	bl	8004a5c <HAL_GetTick>
 800aeae:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aeb0:	e009      	b.n	800aec6 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800aeb2:	f7f9 fdd3 	bl	8004a5c <HAL_GetTick>
 800aeb6:	4602      	mov	r2, r0
 800aeb8:	68fb      	ldr	r3, [r7, #12]
 800aeba:	1ad3      	subs	r3, r2, r3
 800aebc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800aec0:	d901      	bls.n	800aec6 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800aec2:	2303      	movs	r3, #3
 800aec4:	e007      	b.n	800aed6 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800aec6:	687b      	ldr	r3, [r7, #4]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	68db      	ldr	r3, [r3, #12]
 800aecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d0ee      	beq.n	800aeb2 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3710      	adds	r7, #16
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}

0800aede <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800aede:	b480      	push	{r7}
 800aee0:	b085      	sub	sp, #20
 800aee2:	af00      	add	r7, sp, #0
 800aee4:	4603      	mov	r3, r0
 800aee6:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800aee8:	2300      	movs	r3, #0
 800aeea:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800aeec:	e005      	b.n	800aefa <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800aeee:	68fb      	ldr	r3, [r7, #12]
 800aef0:	3301      	adds	r3, #1
 800aef2:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800aef4:	79fb      	ldrb	r3, [r7, #7]
 800aef6:	3b0a      	subs	r3, #10
 800aef8:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800aefa:	79fb      	ldrb	r3, [r7, #7]
 800aefc:	2b09      	cmp	r3, #9
 800aefe:	d8f6      	bhi.n	800aeee <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	b2db      	uxtb	r3, r3
 800af04:	011b      	lsls	r3, r3, #4
 800af06:	b2da      	uxtb	r2, r3
 800af08:	79fb      	ldrb	r3, [r7, #7]
 800af0a:	4313      	orrs	r3, r2
 800af0c:	b2db      	uxtb	r3, r3
}
 800af0e:	4618      	mov	r0, r3
 800af10:	3714      	adds	r7, #20
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr

0800af1a <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800af1a:	b580      	push	{r7, lr}
 800af1c:	b082      	sub	sp, #8
 800af1e:	af00      	add	r7, sp, #0
 800af20:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	2b00      	cmp	r3, #0
 800af26:	d101      	bne.n	800af2c <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800af28:	2301      	movs	r3, #1
 800af2a:	e056      	b.n	800afda <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	2200      	movs	r2, #0
 800af30:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af38:	b2db      	uxtb	r3, r3
 800af3a:	2b00      	cmp	r3, #0
 800af3c:	d106      	bne.n	800af4c <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	2200      	movs	r2, #0
 800af42:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800af46:	6878      	ldr	r0, [r7, #4]
 800af48:	f7f9 f902 	bl	8004150 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800af4c:	687b      	ldr	r3, [r7, #4]
 800af4e:	2202      	movs	r2, #2
 800af50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	681a      	ldr	r2, [r3, #0]
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800af62:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800af64:	687b      	ldr	r3, [r7, #4]
 800af66:	685a      	ldr	r2, [r3, #4]
 800af68:	687b      	ldr	r3, [r7, #4]
 800af6a:	689b      	ldr	r3, [r3, #8]
 800af6c:	431a      	orrs	r2, r3
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	68db      	ldr	r3, [r3, #12]
 800af72:	431a      	orrs	r2, r3
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	691b      	ldr	r3, [r3, #16]
 800af78:	431a      	orrs	r2, r3
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	695b      	ldr	r3, [r3, #20]
 800af7e:	431a      	orrs	r2, r3
 800af80:	687b      	ldr	r3, [r7, #4]
 800af82:	699b      	ldr	r3, [r3, #24]
 800af84:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800af88:	431a      	orrs	r2, r3
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	69db      	ldr	r3, [r3, #28]
 800af8e:	431a      	orrs	r2, r3
 800af90:	687b      	ldr	r3, [r7, #4]
 800af92:	6a1b      	ldr	r3, [r3, #32]
 800af94:	ea42 0103 	orr.w	r1, r2, r3
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	430a      	orrs	r2, r1
 800afa2:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	699b      	ldr	r3, [r3, #24]
 800afa8:	0c1b      	lsrs	r3, r3, #16
 800afaa:	f003 0104 	and.w	r1, r3, #4
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	430a      	orrs	r2, r1
 800afb8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	681b      	ldr	r3, [r3, #0]
 800afbe:	69da      	ldr	r2, [r3, #28]
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	681b      	ldr	r3, [r3, #0]
 800afc4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800afc8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	2200      	movs	r2, #0
 800afce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	2201      	movs	r2, #1
 800afd4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800afd8:	2300      	movs	r3, #0
}
 800afda:	4618      	mov	r0, r3
 800afdc:	3708      	adds	r7, #8
 800afde:	46bd      	mov	sp, r7
 800afe0:	bd80      	pop	{r7, pc}

0800afe2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800afe2:	b580      	push	{r7, lr}
 800afe4:	b088      	sub	sp, #32
 800afe6:	af00      	add	r7, sp, #0
 800afe8:	60f8      	str	r0, [r7, #12]
 800afea:	60b9      	str	r1, [r7, #8]
 800afec:	603b      	str	r3, [r7, #0]
 800afee:	4613      	mov	r3, r2
 800aff0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aff2:	2300      	movs	r3, #0
 800aff4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800affc:	2b01      	cmp	r3, #1
 800affe:	d101      	bne.n	800b004 <HAL_SPI_Transmit+0x22>
 800b000:	2302      	movs	r3, #2
 800b002:	e11e      	b.n	800b242 <HAL_SPI_Transmit+0x260>
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	2201      	movs	r2, #1
 800b008:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b00c:	f7f9 fd26 	bl	8004a5c <HAL_GetTick>
 800b010:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b012:	88fb      	ldrh	r3, [r7, #6]
 800b014:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b01c:	b2db      	uxtb	r3, r3
 800b01e:	2b01      	cmp	r3, #1
 800b020:	d002      	beq.n	800b028 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b022:	2302      	movs	r3, #2
 800b024:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b026:	e103      	b.n	800b230 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d002      	beq.n	800b034 <HAL_SPI_Transmit+0x52>
 800b02e:	88fb      	ldrh	r3, [r7, #6]
 800b030:	2b00      	cmp	r3, #0
 800b032:	d102      	bne.n	800b03a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b034:	2301      	movs	r3, #1
 800b036:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b038:	e0fa      	b.n	800b230 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	2203      	movs	r2, #3
 800b03e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2200      	movs	r2, #0
 800b046:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	68ba      	ldr	r2, [r7, #8]
 800b04c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b04e:	68fb      	ldr	r3, [r7, #12]
 800b050:	88fa      	ldrh	r2, [r7, #6]
 800b052:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b054:	68fb      	ldr	r3, [r7, #12]
 800b056:	88fa      	ldrh	r2, [r7, #6]
 800b058:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	2200      	movs	r2, #0
 800b05e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	2200      	movs	r2, #0
 800b064:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b066:	68fb      	ldr	r3, [r7, #12]
 800b068:	2200      	movs	r2, #0
 800b06a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b06c:	68fb      	ldr	r3, [r7, #12]
 800b06e:	2200      	movs	r2, #0
 800b070:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	2200      	movs	r2, #0
 800b076:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b078:	68fb      	ldr	r3, [r7, #12]
 800b07a:	689b      	ldr	r3, [r3, #8]
 800b07c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b080:	d107      	bne.n	800b092 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	681a      	ldr	r2, [r3, #0]
 800b088:	68fb      	ldr	r3, [r7, #12]
 800b08a:	681b      	ldr	r3, [r3, #0]
 800b08c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b090:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b09c:	2b40      	cmp	r3, #64	; 0x40
 800b09e:	d007      	beq.n	800b0b0 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	681a      	ldr	r2, [r3, #0]
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	681b      	ldr	r3, [r3, #0]
 800b0aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b0ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	68db      	ldr	r3, [r3, #12]
 800b0b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b0b8:	d14b      	bne.n	800b152 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d002      	beq.n	800b0c8 <HAL_SPI_Transmit+0xe6>
 800b0c2:	8afb      	ldrh	r3, [r7, #22]
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	d13e      	bne.n	800b146 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0cc:	881a      	ldrh	r2, [r3, #0]
 800b0ce:	68fb      	ldr	r3, [r7, #12]
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b0d8:	1c9a      	adds	r2, r3, #2
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b0de:	68fb      	ldr	r3, [r7, #12]
 800b0e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b0e2:	b29b      	uxth	r3, r3
 800b0e4:	3b01      	subs	r3, #1
 800b0e6:	b29a      	uxth	r2, r3
 800b0e8:	68fb      	ldr	r3, [r7, #12]
 800b0ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b0ec:	e02b      	b.n	800b146 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	689b      	ldr	r3, [r3, #8]
 800b0f4:	f003 0302 	and.w	r3, r3, #2
 800b0f8:	2b02      	cmp	r3, #2
 800b0fa:	d112      	bne.n	800b122 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b100:	881a      	ldrh	r2, [r3, #0]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	681b      	ldr	r3, [r3, #0]
 800b106:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b108:	68fb      	ldr	r3, [r7, #12]
 800b10a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b10c:	1c9a      	adds	r2, r3, #2
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b112:	68fb      	ldr	r3, [r7, #12]
 800b114:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b116:	b29b      	uxth	r3, r3
 800b118:	3b01      	subs	r3, #1
 800b11a:	b29a      	uxth	r2, r3
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	86da      	strh	r2, [r3, #54]	; 0x36
 800b120:	e011      	b.n	800b146 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b122:	f7f9 fc9b 	bl	8004a5c <HAL_GetTick>
 800b126:	4602      	mov	r2, r0
 800b128:	69bb      	ldr	r3, [r7, #24]
 800b12a:	1ad3      	subs	r3, r2, r3
 800b12c:	683a      	ldr	r2, [r7, #0]
 800b12e:	429a      	cmp	r2, r3
 800b130:	d803      	bhi.n	800b13a <HAL_SPI_Transmit+0x158>
 800b132:	683b      	ldr	r3, [r7, #0]
 800b134:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b138:	d102      	bne.n	800b140 <HAL_SPI_Transmit+0x15e>
 800b13a:	683b      	ldr	r3, [r7, #0]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d102      	bne.n	800b146 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800b140:	2303      	movs	r3, #3
 800b142:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b144:	e074      	b.n	800b230 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d1ce      	bne.n	800b0ee <HAL_SPI_Transmit+0x10c>
 800b150:	e04c      	b.n	800b1ec <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	685b      	ldr	r3, [r3, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d002      	beq.n	800b160 <HAL_SPI_Transmit+0x17e>
 800b15a:	8afb      	ldrh	r3, [r7, #22]
 800b15c:	2b01      	cmp	r3, #1
 800b15e:	d140      	bne.n	800b1e2 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b160:	68fb      	ldr	r3, [r7, #12]
 800b162:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	330c      	adds	r3, #12
 800b16a:	7812      	ldrb	r2, [r2, #0]
 800b16c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b172:	1c5a      	adds	r2, r3, #1
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b17c:	b29b      	uxth	r3, r3
 800b17e:	3b01      	subs	r3, #1
 800b180:	b29a      	uxth	r2, r3
 800b182:	68fb      	ldr	r3, [r7, #12]
 800b184:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b186:	e02c      	b.n	800b1e2 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	689b      	ldr	r3, [r3, #8]
 800b18e:	f003 0302 	and.w	r3, r3, #2
 800b192:	2b02      	cmp	r3, #2
 800b194:	d113      	bne.n	800b1be <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	330c      	adds	r3, #12
 800b1a0:	7812      	ldrb	r2, [r2, #0]
 800b1a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b1a8:	1c5a      	adds	r2, r3, #1
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b1ae:	68fb      	ldr	r3, [r7, #12]
 800b1b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1b2:	b29b      	uxth	r3, r3
 800b1b4:	3b01      	subs	r3, #1
 800b1b6:	b29a      	uxth	r2, r3
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	86da      	strh	r2, [r3, #54]	; 0x36
 800b1bc:	e011      	b.n	800b1e2 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b1be:	f7f9 fc4d 	bl	8004a5c <HAL_GetTick>
 800b1c2:	4602      	mov	r2, r0
 800b1c4:	69bb      	ldr	r3, [r7, #24]
 800b1c6:	1ad3      	subs	r3, r2, r3
 800b1c8:	683a      	ldr	r2, [r7, #0]
 800b1ca:	429a      	cmp	r2, r3
 800b1cc:	d803      	bhi.n	800b1d6 <HAL_SPI_Transmit+0x1f4>
 800b1ce:	683b      	ldr	r3, [r7, #0]
 800b1d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b1d4:	d102      	bne.n	800b1dc <HAL_SPI_Transmit+0x1fa>
 800b1d6:	683b      	ldr	r3, [r7, #0]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d102      	bne.n	800b1e2 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800b1dc:	2303      	movs	r3, #3
 800b1de:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b1e0:	e026      	b.n	800b230 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b1e6:	b29b      	uxth	r3, r3
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d1cd      	bne.n	800b188 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b1ec:	69ba      	ldr	r2, [r7, #24]
 800b1ee:	6839      	ldr	r1, [r7, #0]
 800b1f0:	68f8      	ldr	r0, [r7, #12]
 800b1f2:	f000 ffdb 	bl	800c1ac <SPI_EndRxTxTransaction>
 800b1f6:	4603      	mov	r3, r0
 800b1f8:	2b00      	cmp	r3, #0
 800b1fa:	d002      	beq.n	800b202 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2220      	movs	r2, #32
 800b200:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b202:	68fb      	ldr	r3, [r7, #12]
 800b204:	689b      	ldr	r3, [r3, #8]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d10a      	bne.n	800b220 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b20a:	2300      	movs	r3, #0
 800b20c:	613b      	str	r3, [r7, #16]
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	68db      	ldr	r3, [r3, #12]
 800b214:	613b      	str	r3, [r7, #16]
 800b216:	68fb      	ldr	r3, [r7, #12]
 800b218:	681b      	ldr	r3, [r3, #0]
 800b21a:	689b      	ldr	r3, [r3, #8]
 800b21c:	613b      	str	r3, [r7, #16]
 800b21e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b224:	2b00      	cmp	r3, #0
 800b226:	d002      	beq.n	800b22e <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800b228:	2301      	movs	r3, #1
 800b22a:	77fb      	strb	r3, [r7, #31]
 800b22c:	e000      	b.n	800b230 <HAL_SPI_Transmit+0x24e>
  }

error:
 800b22e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	2200      	movs	r2, #0
 800b23c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b240:	7ffb      	ldrb	r3, [r7, #31]
}
 800b242:	4618      	mov	r0, r3
 800b244:	3720      	adds	r7, #32
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b088      	sub	sp, #32
 800b24e:	af02      	add	r7, sp, #8
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	60b9      	str	r1, [r7, #8]
 800b254:	603b      	str	r3, [r7, #0]
 800b256:	4613      	mov	r3, r2
 800b258:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b25a:	2300      	movs	r3, #0
 800b25c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	685b      	ldr	r3, [r3, #4]
 800b262:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b266:	d112      	bne.n	800b28e <HAL_SPI_Receive+0x44>
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	689b      	ldr	r3, [r3, #8]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d10e      	bne.n	800b28e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2204      	movs	r2, #4
 800b274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b278:	88fa      	ldrh	r2, [r7, #6]
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	9300      	str	r3, [sp, #0]
 800b27e:	4613      	mov	r3, r2
 800b280:	68ba      	ldr	r2, [r7, #8]
 800b282:	68b9      	ldr	r1, [r7, #8]
 800b284:	68f8      	ldr	r0, [r7, #12]
 800b286:	f000 f8e9 	bl	800b45c <HAL_SPI_TransmitReceive>
 800b28a:	4603      	mov	r3, r0
 800b28c:	e0e2      	b.n	800b454 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b294:	2b01      	cmp	r3, #1
 800b296:	d101      	bne.n	800b29c <HAL_SPI_Receive+0x52>
 800b298:	2302      	movs	r3, #2
 800b29a:	e0db      	b.n	800b454 <HAL_SPI_Receive+0x20a>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	2201      	movs	r2, #1
 800b2a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2a4:	f7f9 fbda 	bl	8004a5c <HAL_GetTick>
 800b2a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b2b0:	b2db      	uxtb	r3, r3
 800b2b2:	2b01      	cmp	r3, #1
 800b2b4:	d002      	beq.n	800b2bc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b2b6:	2302      	movs	r3, #2
 800b2b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b2ba:	e0c2      	b.n	800b442 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d002      	beq.n	800b2c8 <HAL_SPI_Receive+0x7e>
 800b2c2:	88fb      	ldrh	r3, [r7, #6]
 800b2c4:	2b00      	cmp	r3, #0
 800b2c6:	d102      	bne.n	800b2ce <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b2c8:	2301      	movs	r3, #1
 800b2ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b2cc:	e0b9      	b.n	800b442 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	2204      	movs	r2, #4
 800b2d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	68ba      	ldr	r2, [r7, #8]
 800b2e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	88fa      	ldrh	r2, [r7, #6]
 800b2e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b2e8:	68fb      	ldr	r3, [r7, #12]
 800b2ea:	88fa      	ldrh	r2, [r7, #6]
 800b2ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b2f4:	68fb      	ldr	r3, [r7, #12]
 800b2f6:	2200      	movs	r2, #0
 800b2f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b2fa:	68fb      	ldr	r3, [r7, #12]
 800b2fc:	2200      	movs	r2, #0
 800b2fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2200      	movs	r2, #0
 800b304:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2200      	movs	r2, #0
 800b30a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	689b      	ldr	r3, [r3, #8]
 800b310:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b314:	d107      	bne.n	800b326 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	681b      	ldr	r3, [r3, #0]
 800b31a:	681a      	ldr	r2, [r3, #0]
 800b31c:	68fb      	ldr	r3, [r7, #12]
 800b31e:	681b      	ldr	r3, [r3, #0]
 800b320:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b324:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b326:	68fb      	ldr	r3, [r7, #12]
 800b328:	681b      	ldr	r3, [r3, #0]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b330:	2b40      	cmp	r3, #64	; 0x40
 800b332:	d007      	beq.n	800b344 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b334:	68fb      	ldr	r3, [r7, #12]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	681a      	ldr	r2, [r3, #0]
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b342:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	68db      	ldr	r3, [r3, #12]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d162      	bne.n	800b412 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b34c:	e02e      	b.n	800b3ac <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	681b      	ldr	r3, [r3, #0]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	f003 0301 	and.w	r3, r3, #1
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d115      	bne.n	800b388 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	f103 020c 	add.w	r2, r3, #12
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b368:	7812      	ldrb	r2, [r2, #0]
 800b36a:	b2d2      	uxtb	r2, r2
 800b36c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b372:	1c5a      	adds	r2, r3, #1
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b37c:	b29b      	uxth	r3, r3
 800b37e:	3b01      	subs	r3, #1
 800b380:	b29a      	uxth	r2, r3
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b386:	e011      	b.n	800b3ac <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b388:	f7f9 fb68 	bl	8004a5c <HAL_GetTick>
 800b38c:	4602      	mov	r2, r0
 800b38e:	693b      	ldr	r3, [r7, #16]
 800b390:	1ad3      	subs	r3, r2, r3
 800b392:	683a      	ldr	r2, [r7, #0]
 800b394:	429a      	cmp	r2, r3
 800b396:	d803      	bhi.n	800b3a0 <HAL_SPI_Receive+0x156>
 800b398:	683b      	ldr	r3, [r7, #0]
 800b39a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b39e:	d102      	bne.n	800b3a6 <HAL_SPI_Receive+0x15c>
 800b3a0:	683b      	ldr	r3, [r7, #0]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d102      	bne.n	800b3ac <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b3aa:	e04a      	b.n	800b442 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3b0:	b29b      	uxth	r3, r3
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d1cb      	bne.n	800b34e <HAL_SPI_Receive+0x104>
 800b3b6:	e031      	b.n	800b41c <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b3b8:	68fb      	ldr	r3, [r7, #12]
 800b3ba:	681b      	ldr	r3, [r3, #0]
 800b3bc:	689b      	ldr	r3, [r3, #8]
 800b3be:	f003 0301 	and.w	r3, r3, #1
 800b3c2:	2b01      	cmp	r3, #1
 800b3c4:	d113      	bne.n	800b3ee <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	681b      	ldr	r3, [r3, #0]
 800b3ca:	68da      	ldr	r2, [r3, #12]
 800b3cc:	68fb      	ldr	r3, [r7, #12]
 800b3ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d0:	b292      	uxth	r2, r2
 800b3d2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b3d8:	1c9a      	adds	r2, r3, #2
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b3e2:	b29b      	uxth	r3, r3
 800b3e4:	3b01      	subs	r3, #1
 800b3e6:	b29a      	uxth	r2, r3
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b3ec:	e011      	b.n	800b412 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b3ee:	f7f9 fb35 	bl	8004a5c <HAL_GetTick>
 800b3f2:	4602      	mov	r2, r0
 800b3f4:	693b      	ldr	r3, [r7, #16]
 800b3f6:	1ad3      	subs	r3, r2, r3
 800b3f8:	683a      	ldr	r2, [r7, #0]
 800b3fa:	429a      	cmp	r2, r3
 800b3fc:	d803      	bhi.n	800b406 <HAL_SPI_Receive+0x1bc>
 800b3fe:	683b      	ldr	r3, [r7, #0]
 800b400:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b404:	d102      	bne.n	800b40c <HAL_SPI_Receive+0x1c2>
 800b406:	683b      	ldr	r3, [r7, #0]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d102      	bne.n	800b412 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800b40c:	2303      	movs	r3, #3
 800b40e:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b410:	e017      	b.n	800b442 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800b412:	68fb      	ldr	r3, [r7, #12]
 800b414:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b416:	b29b      	uxth	r3, r3
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d1cd      	bne.n	800b3b8 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b41c:	693a      	ldr	r2, [r7, #16]
 800b41e:	6839      	ldr	r1, [r7, #0]
 800b420:	68f8      	ldr	r0, [r7, #12]
 800b422:	f000 fe5d 	bl	800c0e0 <SPI_EndRxTransaction>
 800b426:	4603      	mov	r3, r0
 800b428:	2b00      	cmp	r3, #0
 800b42a:	d002      	beq.n	800b432 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	2220      	movs	r2, #32
 800b430:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b432:	68fb      	ldr	r3, [r7, #12]
 800b434:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b436:	2b00      	cmp	r3, #0
 800b438:	d002      	beq.n	800b440 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800b43a:	2301      	movs	r3, #1
 800b43c:	75fb      	strb	r3, [r7, #23]
 800b43e:	e000      	b.n	800b442 <HAL_SPI_Receive+0x1f8>
  }

error :
 800b440:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2201      	movs	r2, #1
 800b446:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b44a:	68fb      	ldr	r3, [r7, #12]
 800b44c:	2200      	movs	r2, #0
 800b44e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b452:	7dfb      	ldrb	r3, [r7, #23]
}
 800b454:	4618      	mov	r0, r3
 800b456:	3718      	adds	r7, #24
 800b458:	46bd      	mov	sp, r7
 800b45a:	bd80      	pop	{r7, pc}

0800b45c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b08c      	sub	sp, #48	; 0x30
 800b460:	af00      	add	r7, sp, #0
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	607a      	str	r2, [r7, #4]
 800b468:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b46a:	2301      	movs	r3, #1
 800b46c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b46e:	2300      	movs	r3, #0
 800b470:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b47a:	2b01      	cmp	r3, #1
 800b47c:	d101      	bne.n	800b482 <HAL_SPI_TransmitReceive+0x26>
 800b47e:	2302      	movs	r3, #2
 800b480:	e18a      	b.n	800b798 <HAL_SPI_TransmitReceive+0x33c>
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	2201      	movs	r2, #1
 800b486:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b48a:	f7f9 fae7 	bl	8004a5c <HAL_GetTick>
 800b48e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b496:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	685b      	ldr	r3, [r3, #4]
 800b49e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b4a0:	887b      	ldrh	r3, [r7, #2]
 800b4a2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b4a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b4a8:	2b01      	cmp	r3, #1
 800b4aa:	d00f      	beq.n	800b4cc <HAL_SPI_TransmitReceive+0x70>
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b4b2:	d107      	bne.n	800b4c4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b4b4:	68fb      	ldr	r3, [r7, #12]
 800b4b6:	689b      	ldr	r3, [r3, #8]
 800b4b8:	2b00      	cmp	r3, #0
 800b4ba:	d103      	bne.n	800b4c4 <HAL_SPI_TransmitReceive+0x68>
 800b4bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b4c0:	2b04      	cmp	r3, #4
 800b4c2:	d003      	beq.n	800b4cc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b4c4:	2302      	movs	r3, #2
 800b4c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b4ca:	e15b      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b4cc:	68bb      	ldr	r3, [r7, #8]
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d005      	beq.n	800b4de <HAL_SPI_TransmitReceive+0x82>
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2b00      	cmp	r3, #0
 800b4d6:	d002      	beq.n	800b4de <HAL_SPI_TransmitReceive+0x82>
 800b4d8:	887b      	ldrh	r3, [r7, #2]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d103      	bne.n	800b4e6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b4de:	2301      	movs	r3, #1
 800b4e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b4e4:	e14e      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b4ec:	b2db      	uxtb	r3, r3
 800b4ee:	2b04      	cmp	r3, #4
 800b4f0:	d003      	beq.n	800b4fa <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b4f2:	68fb      	ldr	r3, [r7, #12]
 800b4f4:	2205      	movs	r2, #5
 800b4f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	2200      	movs	r2, #0
 800b4fe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	687a      	ldr	r2, [r7, #4]
 800b504:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	887a      	ldrh	r2, [r7, #2]
 800b50a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	887a      	ldrh	r2, [r7, #2]
 800b510:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	68ba      	ldr	r2, [r7, #8]
 800b516:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b518:	68fb      	ldr	r3, [r7, #12]
 800b51a:	887a      	ldrh	r2, [r7, #2]
 800b51c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b51e:	68fb      	ldr	r3, [r7, #12]
 800b520:	887a      	ldrh	r2, [r7, #2]
 800b522:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b524:	68fb      	ldr	r3, [r7, #12]
 800b526:	2200      	movs	r2, #0
 800b528:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2200      	movs	r2, #0
 800b52e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	681b      	ldr	r3, [r3, #0]
 800b536:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b53a:	2b40      	cmp	r3, #64	; 0x40
 800b53c:	d007      	beq.n	800b54e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	681a      	ldr	r2, [r3, #0]
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b54c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	68db      	ldr	r3, [r3, #12]
 800b552:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b556:	d178      	bne.n	800b64a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	685b      	ldr	r3, [r3, #4]
 800b55c:	2b00      	cmp	r3, #0
 800b55e:	d002      	beq.n	800b566 <HAL_SPI_TransmitReceive+0x10a>
 800b560:	8b7b      	ldrh	r3, [r7, #26]
 800b562:	2b01      	cmp	r3, #1
 800b564:	d166      	bne.n	800b634 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b56a:	881a      	ldrh	r2, [r3, #0]
 800b56c:	68fb      	ldr	r3, [r7, #12]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b576:	1c9a      	adds	r2, r3, #2
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b580:	b29b      	uxth	r3, r3
 800b582:	3b01      	subs	r3, #1
 800b584:	b29a      	uxth	r2, r3
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b58a:	e053      	b.n	800b634 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b58c:	68fb      	ldr	r3, [r7, #12]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	689b      	ldr	r3, [r3, #8]
 800b592:	f003 0302 	and.w	r3, r3, #2
 800b596:	2b02      	cmp	r3, #2
 800b598:	d11b      	bne.n	800b5d2 <HAL_SPI_TransmitReceive+0x176>
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b59e:	b29b      	uxth	r3, r3
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d016      	beq.n	800b5d2 <HAL_SPI_TransmitReceive+0x176>
 800b5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b5a6:	2b01      	cmp	r3, #1
 800b5a8:	d113      	bne.n	800b5d2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b5aa:	68fb      	ldr	r3, [r7, #12]
 800b5ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ae:	881a      	ldrh	r2, [r3, #0]
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5b6:	68fb      	ldr	r3, [r7, #12]
 800b5b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b5ba:	1c9a      	adds	r2, r3, #2
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b5c0:	68fb      	ldr	r3, [r7, #12]
 800b5c2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b5c4:	b29b      	uxth	r3, r3
 800b5c6:	3b01      	subs	r3, #1
 800b5c8:	b29a      	uxth	r2, r3
 800b5ca:	68fb      	ldr	r3, [r7, #12]
 800b5cc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b5d2:	68fb      	ldr	r3, [r7, #12]
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	689b      	ldr	r3, [r3, #8]
 800b5d8:	f003 0301 	and.w	r3, r3, #1
 800b5dc:	2b01      	cmp	r3, #1
 800b5de:	d119      	bne.n	800b614 <HAL_SPI_TransmitReceive+0x1b8>
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5e4:	b29b      	uxth	r3, r3
 800b5e6:	2b00      	cmp	r3, #0
 800b5e8:	d014      	beq.n	800b614 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b5ea:	68fb      	ldr	r3, [r7, #12]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	68da      	ldr	r2, [r3, #12]
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5f4:	b292      	uxth	r2, r2
 800b5f6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5fc:	1c9a      	adds	r2, r3, #2
 800b5fe:	68fb      	ldr	r3, [r7, #12]
 800b600:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b606:	b29b      	uxth	r3, r3
 800b608:	3b01      	subs	r3, #1
 800b60a:	b29a      	uxth	r2, r3
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b610:	2301      	movs	r3, #1
 800b612:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b614:	f7f9 fa22 	bl	8004a5c <HAL_GetTick>
 800b618:	4602      	mov	r2, r0
 800b61a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b61c:	1ad3      	subs	r3, r2, r3
 800b61e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b620:	429a      	cmp	r2, r3
 800b622:	d807      	bhi.n	800b634 <HAL_SPI_TransmitReceive+0x1d8>
 800b624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b626:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b62a:	d003      	beq.n	800b634 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b62c:	2303      	movs	r3, #3
 800b62e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b632:	e0a7      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b638:	b29b      	uxth	r3, r3
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d1a6      	bne.n	800b58c <HAL_SPI_TransmitReceive+0x130>
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b642:	b29b      	uxth	r3, r3
 800b644:	2b00      	cmp	r3, #0
 800b646:	d1a1      	bne.n	800b58c <HAL_SPI_TransmitReceive+0x130>
 800b648:	e07c      	b.n	800b744 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	685b      	ldr	r3, [r3, #4]
 800b64e:	2b00      	cmp	r3, #0
 800b650:	d002      	beq.n	800b658 <HAL_SPI_TransmitReceive+0x1fc>
 800b652:	8b7b      	ldrh	r3, [r7, #26]
 800b654:	2b01      	cmp	r3, #1
 800b656:	d16b      	bne.n	800b730 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b658:	68fb      	ldr	r3, [r7, #12]
 800b65a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	330c      	adds	r3, #12
 800b662:	7812      	ldrb	r2, [r2, #0]
 800b664:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b666:	68fb      	ldr	r3, [r7, #12]
 800b668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b66a:	1c5a      	adds	r2, r3, #1
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b670:	68fb      	ldr	r3, [r7, #12]
 800b672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b674:	b29b      	uxth	r3, r3
 800b676:	3b01      	subs	r3, #1
 800b678:	b29a      	uxth	r2, r3
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b67e:	e057      	b.n	800b730 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b680:	68fb      	ldr	r3, [r7, #12]
 800b682:	681b      	ldr	r3, [r3, #0]
 800b684:	689b      	ldr	r3, [r3, #8]
 800b686:	f003 0302 	and.w	r3, r3, #2
 800b68a:	2b02      	cmp	r3, #2
 800b68c:	d11c      	bne.n	800b6c8 <HAL_SPI_TransmitReceive+0x26c>
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b692:	b29b      	uxth	r3, r3
 800b694:	2b00      	cmp	r3, #0
 800b696:	d017      	beq.n	800b6c8 <HAL_SPI_TransmitReceive+0x26c>
 800b698:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b69a:	2b01      	cmp	r3, #1
 800b69c:	d114      	bne.n	800b6c8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	330c      	adds	r3, #12
 800b6a8:	7812      	ldrb	r2, [r2, #0]
 800b6aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b6b0:	1c5a      	adds	r2, r3, #1
 800b6b2:	68fb      	ldr	r3, [r7, #12]
 800b6b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b6ba:	b29b      	uxth	r3, r3
 800b6bc:	3b01      	subs	r3, #1
 800b6be:	b29a      	uxth	r2, r3
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f003 0301 	and.w	r3, r3, #1
 800b6d2:	2b01      	cmp	r3, #1
 800b6d4:	d119      	bne.n	800b70a <HAL_SPI_TransmitReceive+0x2ae>
 800b6d6:	68fb      	ldr	r3, [r7, #12]
 800b6d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b6da:	b29b      	uxth	r3, r3
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d014      	beq.n	800b70a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	68da      	ldr	r2, [r3, #12]
 800b6e6:	68fb      	ldr	r3, [r7, #12]
 800b6e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6ea:	b2d2      	uxtb	r2, r2
 800b6ec:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b6f2:	1c5a      	adds	r2, r3, #1
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b6f8:	68fb      	ldr	r3, [r7, #12]
 800b6fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b6fc:	b29b      	uxth	r3, r3
 800b6fe:	3b01      	subs	r3, #1
 800b700:	b29a      	uxth	r2, r3
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b706:	2301      	movs	r3, #1
 800b708:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b70a:	f7f9 f9a7 	bl	8004a5c <HAL_GetTick>
 800b70e:	4602      	mov	r2, r0
 800b710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b712:	1ad3      	subs	r3, r2, r3
 800b714:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b716:	429a      	cmp	r2, r3
 800b718:	d803      	bhi.n	800b722 <HAL_SPI_TransmitReceive+0x2c6>
 800b71a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b71c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b720:	d102      	bne.n	800b728 <HAL_SPI_TransmitReceive+0x2cc>
 800b722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b724:	2b00      	cmp	r3, #0
 800b726:	d103      	bne.n	800b730 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b728:	2303      	movs	r3, #3
 800b72a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b72e:	e029      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b730:	68fb      	ldr	r3, [r7, #12]
 800b732:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b734:	b29b      	uxth	r3, r3
 800b736:	2b00      	cmp	r3, #0
 800b738:	d1a2      	bne.n	800b680 <HAL_SPI_TransmitReceive+0x224>
 800b73a:	68fb      	ldr	r3, [r7, #12]
 800b73c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b73e:	b29b      	uxth	r3, r3
 800b740:	2b00      	cmp	r3, #0
 800b742:	d19d      	bne.n	800b680 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b744:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b746:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b748:	68f8      	ldr	r0, [r7, #12]
 800b74a:	f000 fd2f 	bl	800c1ac <SPI_EndRxTxTransaction>
 800b74e:	4603      	mov	r3, r0
 800b750:	2b00      	cmp	r3, #0
 800b752:	d006      	beq.n	800b762 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b754:	2301      	movs	r3, #1
 800b756:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2220      	movs	r2, #32
 800b75e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b760:	e010      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b762:	68fb      	ldr	r3, [r7, #12]
 800b764:	689b      	ldr	r3, [r3, #8]
 800b766:	2b00      	cmp	r3, #0
 800b768:	d10b      	bne.n	800b782 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b76a:	2300      	movs	r3, #0
 800b76c:	617b      	str	r3, [r7, #20]
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	68db      	ldr	r3, [r3, #12]
 800b774:	617b      	str	r3, [r7, #20]
 800b776:	68fb      	ldr	r3, [r7, #12]
 800b778:	681b      	ldr	r3, [r3, #0]
 800b77a:	689b      	ldr	r3, [r3, #8]
 800b77c:	617b      	str	r3, [r7, #20]
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	e000      	b.n	800b784 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b782:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	2201      	movs	r2, #1
 800b788:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	2200      	movs	r2, #0
 800b790:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b794:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800b798:	4618      	mov	r0, r3
 800b79a:	3730      	adds	r7, #48	; 0x30
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bd80      	pop	{r7, pc}

0800b7a0 <HAL_SPI_Transmit_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b7a0:	b480      	push	{r7}
 800b7a2:	b087      	sub	sp, #28
 800b7a4:	af00      	add	r7, sp, #0
 800b7a6:	60f8      	str	r0, [r7, #12]
 800b7a8:	60b9      	str	r1, [r7, #8]
 800b7aa:	4613      	mov	r3, r2
 800b7ac:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b7ae:	2300      	movs	r3, #0
 800b7b0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b7b8:	2b01      	cmp	r3, #1
 800b7ba:	d101      	bne.n	800b7c0 <HAL_SPI_Transmit_IT+0x20>
 800b7bc:	2302      	movs	r3, #2
 800b7be:	e067      	b.n	800b890 <HAL_SPI_Transmit_IT+0xf0>
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	2201      	movs	r2, #1
 800b7c4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if ((pData == NULL) || (Size == 0U))
 800b7c8:	68bb      	ldr	r3, [r7, #8]
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d002      	beq.n	800b7d4 <HAL_SPI_Transmit_IT+0x34>
 800b7ce:	88fb      	ldrh	r3, [r7, #6]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d102      	bne.n	800b7da <HAL_SPI_Transmit_IT+0x3a>
  {
    errorcode = HAL_ERROR;
 800b7d4:	2301      	movs	r3, #1
 800b7d6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b7d8:	e055      	b.n	800b886 <HAL_SPI_Transmit_IT+0xe6>
  }

  if (hspi->State != HAL_SPI_STATE_READY)
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b7e0:	b2db      	uxtb	r3, r3
 800b7e2:	2b01      	cmp	r3, #1
 800b7e4:	d002      	beq.n	800b7ec <HAL_SPI_Transmit_IT+0x4c>
  {
    errorcode = HAL_BUSY;
 800b7e6:	2302      	movs	r3, #2
 800b7e8:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b7ea:	e04c      	b.n	800b886 <HAL_SPI_Transmit_IT+0xe6>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b7ec:	68fb      	ldr	r3, [r7, #12]
 800b7ee:	2203      	movs	r2, #3
 800b7f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	2200      	movs	r2, #0
 800b7f8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b7fa:	68fb      	ldr	r3, [r7, #12]
 800b7fc:	68ba      	ldr	r2, [r7, #8]
 800b7fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	88fa      	ldrh	r2, [r7, #6]
 800b804:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	88fa      	ldrh	r2, [r7, #6]
 800b80a:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b80c:	68fb      	ldr	r3, [r7, #12]
 800b80e:	2200      	movs	r2, #0
 800b810:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b812:	68fb      	ldr	r3, [r7, #12]
 800b814:	2200      	movs	r2, #0
 800b816:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2200      	movs	r2, #0
 800b81c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	2200      	movs	r2, #0
 800b822:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	68db      	ldr	r3, [r3, #12]
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d003      	beq.n	800b834 <HAL_SPI_Transmit_IT+0x94>
  {
    hspi->TxISR = SPI_TxISR_16BIT;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	4a1b      	ldr	r2, [pc, #108]	; (800b89c <HAL_SPI_Transmit_IT+0xfc>)
 800b830:	645a      	str	r2, [r3, #68]	; 0x44
 800b832:	e002      	b.n	800b83a <HAL_SPI_Transmit_IT+0x9a>
  }
  else
  {
    hspi->TxISR = SPI_TxISR_8BIT;
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	4a1a      	ldr	r2, [pc, #104]	; (800b8a0 <HAL_SPI_Transmit_IT+0x100>)
 800b838:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	689b      	ldr	r3, [r3, #8]
 800b83e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b842:	d107      	bne.n	800b854 <HAL_SPI_Transmit_IT+0xb4>
  {
    SPI_1LINE_TX(hspi);
 800b844:	68fb      	ldr	r3, [r7, #12]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	681a      	ldr	r2, [r3, #0]
 800b84a:	68fb      	ldr	r3, [r7, #12]
 800b84c:	681b      	ldr	r3, [r3, #0]
 800b84e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b852:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800b854:	68fb      	ldr	r3, [r7, #12]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	685a      	ldr	r2, [r3, #4]
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	681b      	ldr	r3, [r3, #0]
 800b85e:	f042 02a0 	orr.w	r2, r2, #160	; 0xa0
 800b862:	605a      	str	r2, [r3, #4]


  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b86e:	2b40      	cmp	r3, #64	; 0x40
 800b870:	d008      	beq.n	800b884 <HAL_SPI_Transmit_IT+0xe4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	681a      	ldr	r2, [r3, #0]
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b880:	601a      	str	r2, [r3, #0]
 800b882:	e000      	b.n	800b886 <HAL_SPI_Transmit_IT+0xe6>
  }

error :
 800b884:	bf00      	nop
  __HAL_UNLOCK(hspi);
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2200      	movs	r2, #0
 800b88a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b88e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b890:	4618      	mov	r0, r3
 800b892:	371c      	adds	r7, #28
 800b894:	46bd      	mov	sp, r7
 800b896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b89a:	4770      	bx	lr
 800b89c:	0800bfc9 	.word	0x0800bfc9
 800b8a0:	0800bf83 	.word	0x0800bf83

0800b8a4 <HAL_SPI_Receive_IT>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_IT(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	b086      	sub	sp, #24
 800b8a8:	af00      	add	r7, sp, #0
 800b8aa:	60f8      	str	r0, [r7, #12]
 800b8ac:	60b9      	str	r1, [r7, #8]
 800b8ae:	4613      	mov	r3, r2
 800b8b0:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b8b2:	2300      	movs	r3, #0
 800b8b4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	689b      	ldr	r3, [r3, #8]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d110      	bne.n	800b8e0 <HAL_SPI_Receive_IT+0x3c>
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	685b      	ldr	r3, [r3, #4]
 800b8c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b8c6:	d10b      	bne.n	800b8e0 <HAL_SPI_Receive_IT+0x3c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	2204      	movs	r2, #4
 800b8cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_IT(hspi, pData, pData, Size);
 800b8d0:	88fb      	ldrh	r3, [r7, #6]
 800b8d2:	68ba      	ldr	r2, [r7, #8]
 800b8d4:	68b9      	ldr	r1, [r7, #8]
 800b8d6:	68f8      	ldr	r0, [r7, #12]
 800b8d8:	f000 f87a 	bl	800b9d0 <HAL_SPI_TransmitReceive_IT>
 800b8dc:	4603      	mov	r3, r0
 800b8de:	e06e      	b.n	800b9be <HAL_SPI_Receive_IT+0x11a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b8e6:	2b01      	cmp	r3, #1
 800b8e8:	d101      	bne.n	800b8ee <HAL_SPI_Receive_IT+0x4a>
 800b8ea:	2302      	movs	r3, #2
 800b8ec:	e067      	b.n	800b9be <HAL_SPI_Receive_IT+0x11a>
 800b8ee:	68fb      	ldr	r3, [r7, #12]
 800b8f0:	2201      	movs	r2, #1
 800b8f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	2b01      	cmp	r3, #1
 800b900:	d002      	beq.n	800b908 <HAL_SPI_Receive_IT+0x64>
  {
    errorcode = HAL_BUSY;
 800b902:	2302      	movs	r3, #2
 800b904:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b906:	e055      	b.n	800b9b4 <HAL_SPI_Receive_IT+0x110>
  }

  if ((pData == NULL) || (Size == 0U))
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d002      	beq.n	800b914 <HAL_SPI_Receive_IT+0x70>
 800b90e:	88fb      	ldrh	r3, [r7, #6]
 800b910:	2b00      	cmp	r3, #0
 800b912:	d102      	bne.n	800b91a <HAL_SPI_Receive_IT+0x76>
  {
    errorcode = HAL_ERROR;
 800b914:	2301      	movs	r3, #1
 800b916:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b918:	e04c      	b.n	800b9b4 <HAL_SPI_Receive_IT+0x110>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	2204      	movs	r2, #4
 800b91e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	2200      	movs	r2, #0
 800b926:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	68ba      	ldr	r2, [r7, #8]
 800b92c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b92e:	68fb      	ldr	r3, [r7, #12]
 800b930:	88fa      	ldrh	r2, [r7, #6]
 800b932:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	88fa      	ldrh	r2, [r7, #6]
 800b938:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b93a:	68fb      	ldr	r3, [r7, #12]
 800b93c:	2200      	movs	r2, #0
 800b93e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b940:	68fb      	ldr	r3, [r7, #12]
 800b942:	2200      	movs	r2, #0
 800b944:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b946:	68fb      	ldr	r3, [r7, #12]
 800b948:	2200      	movs	r2, #0
 800b94a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxISR       = NULL;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	2200      	movs	r2, #0
 800b950:	645a      	str	r2, [r3, #68]	; 0x44

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	68db      	ldr	r3, [r3, #12]
 800b956:	2b00      	cmp	r3, #0
 800b958:	d003      	beq.n	800b962 <HAL_SPI_Receive_IT+0xbe>
  {
    hspi->RxISR = SPI_RxISR_16BIT;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	4a1a      	ldr	r2, [pc, #104]	; (800b9c8 <HAL_SPI_Receive_IT+0x124>)
 800b95e:	641a      	str	r2, [r3, #64]	; 0x40
 800b960:	e002      	b.n	800b968 <HAL_SPI_Receive_IT+0xc4>
  }
  else
  {
    hspi->RxISR = SPI_RxISR_8BIT;
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	4a19      	ldr	r2, [pc, #100]	; (800b9cc <HAL_SPI_Receive_IT+0x128>)
 800b966:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	689b      	ldr	r3, [r3, #8]
 800b96c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b970:	d107      	bne.n	800b982 <HAL_SPI_Receive_IT+0xde>
  {
    SPI_1LINE_RX(hspi);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	681a      	ldr	r2, [r3, #0]
 800b978:	68fb      	ldr	r3, [r7, #12]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b980:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	681b      	ldr	r3, [r3, #0]
 800b986:	685a      	ldr	r2, [r3, #4]
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	681b      	ldr	r3, [r3, #0]
 800b98c:	f042 0260 	orr.w	r2, r2, #96	; 0x60
 800b990:	605a      	str	r2, [r3, #4]
  /* Note : The SPI must be enabled after unlocking current process
            to avoid the risk of SPI interrupt handle execution before current
            process unlock */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	681b      	ldr	r3, [r3, #0]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b99c:	2b40      	cmp	r3, #64	; 0x40
 800b99e:	d008      	beq.n	800b9b2 <HAL_SPI_Receive_IT+0x10e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b9ae:	601a      	str	r2, [r3, #0]
 800b9b0:	e000      	b.n	800b9b4 <HAL_SPI_Receive_IT+0x110>
  }

error :
 800b9b2:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b9b4:	68fb      	ldr	r3, [r7, #12]
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b9bc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b9be:	4618      	mov	r0, r3
 800b9c0:	3718      	adds	r7, #24
 800b9c2:	46bd      	mov	sp, r7
 800b9c4:	bd80      	pop	{r7, pc}
 800b9c6:	bf00      	nop
 800b9c8:	0800bf3d 	.word	0x0800bf3d
 800b9cc:	0800bef3 	.word	0x0800bef3

0800b9d0 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	b087      	sub	sp, #28
 800b9d4:	af00      	add	r7, sp, #0
 800b9d6:	60f8      	str	r0, [r7, #12]
 800b9d8:	60b9      	str	r1, [r7, #8]
 800b9da:	607a      	str	r2, [r7, #4]
 800b9dc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b9e8:	2b01      	cmp	r3, #1
 800b9ea:	d101      	bne.n	800b9f0 <HAL_SPI_TransmitReceive_IT+0x20>
 800b9ec:	2302      	movs	r3, #2
 800b9ee:	e075      	b.n	800badc <HAL_SPI_TransmitReceive_IT+0x10c>
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b9fe:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	685b      	ldr	r3, [r3, #4]
 800ba04:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ba06:	7dbb      	ldrb	r3, [r7, #22]
 800ba08:	2b01      	cmp	r3, #1
 800ba0a:	d00d      	beq.n	800ba28 <HAL_SPI_TransmitReceive_IT+0x58>
 800ba0c:	693b      	ldr	r3, [r7, #16]
 800ba0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba12:	d106      	bne.n	800ba22 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ba14:	68fb      	ldr	r3, [r7, #12]
 800ba16:	689b      	ldr	r3, [r3, #8]
 800ba18:	2b00      	cmp	r3, #0
 800ba1a:	d102      	bne.n	800ba22 <HAL_SPI_TransmitReceive_IT+0x52>
 800ba1c:	7dbb      	ldrb	r3, [r7, #22]
 800ba1e:	2b04      	cmp	r3, #4
 800ba20:	d002      	beq.n	800ba28 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800ba22:	2302      	movs	r3, #2
 800ba24:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba26:	e054      	b.n	800bad2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ba28:	68bb      	ldr	r3, [r7, #8]
 800ba2a:	2b00      	cmp	r3, #0
 800ba2c:	d005      	beq.n	800ba3a <HAL_SPI_TransmitReceive_IT+0x6a>
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d002      	beq.n	800ba3a <HAL_SPI_TransmitReceive_IT+0x6a>
 800ba34:	887b      	ldrh	r3, [r7, #2]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d102      	bne.n	800ba40 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ba3e:	e048      	b.n	800bad2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ba46:	b2db      	uxtb	r3, r3
 800ba48:	2b04      	cmp	r3, #4
 800ba4a:	d003      	beq.n	800ba54 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ba4c:	68fb      	ldr	r3, [r7, #12]
 800ba4e:	2205      	movs	r2, #5
 800ba50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	2200      	movs	r2, #0
 800ba58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ba5a:	68fb      	ldr	r3, [r7, #12]
 800ba5c:	68ba      	ldr	r2, [r7, #8]
 800ba5e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ba60:	68fb      	ldr	r3, [r7, #12]
 800ba62:	887a      	ldrh	r2, [r7, #2]
 800ba64:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ba66:	68fb      	ldr	r3, [r7, #12]
 800ba68:	887a      	ldrh	r2, [r7, #2]
 800ba6a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ba6c:	68fb      	ldr	r3, [r7, #12]
 800ba6e:	687a      	ldr	r2, [r7, #4]
 800ba70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	887a      	ldrh	r2, [r7, #2]
 800ba76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	887a      	ldrh	r2, [r7, #2]
 800ba7c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ba7e:	68fb      	ldr	r3, [r7, #12]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	2b00      	cmp	r3, #0
 800ba84:	d006      	beq.n	800ba94 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	4a17      	ldr	r2, [pc, #92]	; (800bae8 <HAL_SPI_TransmitReceive_IT+0x118>)
 800ba8a:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800ba8c:	68fb      	ldr	r3, [r7, #12]
 800ba8e:	4a17      	ldr	r2, [pc, #92]	; (800baec <HAL_SPI_TransmitReceive_IT+0x11c>)
 800ba90:	645a      	str	r2, [r3, #68]	; 0x44
 800ba92:	e005      	b.n	800baa0 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800ba94:	68fb      	ldr	r3, [r7, #12]
 800ba96:	4a16      	ldr	r2, [pc, #88]	; (800baf0 <HAL_SPI_TransmitReceive_IT+0x120>)
 800ba98:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	4a15      	ldr	r2, [pc, #84]	; (800baf4 <HAL_SPI_TransmitReceive_IT+0x124>)
 800ba9e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	681b      	ldr	r3, [r3, #0]
 800baa4:	685a      	ldr	r2, [r3, #4]
 800baa6:	68fb      	ldr	r3, [r7, #12]
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800baae:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	681b      	ldr	r3, [r3, #0]
 800bab6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800baba:	2b40      	cmp	r3, #64	; 0x40
 800babc:	d008      	beq.n	800bad0 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800babe:	68fb      	ldr	r3, [r7, #12]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	681a      	ldr	r2, [r3, #0]
 800bac4:	68fb      	ldr	r3, [r7, #12]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bacc:	601a      	str	r2, [r3, #0]
 800bace:	e000      	b.n	800bad2 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800bad0:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800bada:	7dfb      	ldrb	r3, [r7, #23]
}
 800badc:	4618      	mov	r0, r3
 800bade:	371c      	adds	r7, #28
 800bae0:	46bd      	mov	sp, r7
 800bae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bae6:	4770      	bx	lr
 800bae8:	0800be35 	.word	0x0800be35
 800baec:	0800be95 	.word	0x0800be95
 800baf0:	0800bd71 	.word	0x0800bd71
 800baf4:	0800bdd5 	.word	0x0800bdd5

0800baf8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800baf8:	b580      	push	{r7, lr}
 800bafa:	b088      	sub	sp, #32
 800bafc:	af00      	add	r7, sp, #0
 800bafe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	685b      	ldr	r3, [r3, #4]
 800bb06:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800bb08:	687b      	ldr	r3, [r7, #4]
 800bb0a:	681b      	ldr	r3, [r3, #0]
 800bb0c:	689b      	ldr	r3, [r3, #8]
 800bb0e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb10:	69bb      	ldr	r3, [r7, #24]
 800bb12:	099b      	lsrs	r3, r3, #6
 800bb14:	f003 0301 	and.w	r3, r3, #1
 800bb18:	2b00      	cmp	r3, #0
 800bb1a:	d10f      	bne.n	800bb3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb1c:	69bb      	ldr	r3, [r7, #24]
 800bb1e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d00a      	beq.n	800bb3c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800bb26:	69fb      	ldr	r3, [r7, #28]
 800bb28:	099b      	lsrs	r3, r3, #6
 800bb2a:	f003 0301 	and.w	r3, r3, #1
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d004      	beq.n	800bb3c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb36:	6878      	ldr	r0, [r7, #4]
 800bb38:	4798      	blx	r3
    return;
 800bb3a:	e0d8      	b.n	800bcee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800bb3c:	69bb      	ldr	r3, [r7, #24]
 800bb3e:	085b      	lsrs	r3, r3, #1
 800bb40:	f003 0301 	and.w	r3, r3, #1
 800bb44:	2b00      	cmp	r3, #0
 800bb46:	d00a      	beq.n	800bb5e <HAL_SPI_IRQHandler+0x66>
 800bb48:	69fb      	ldr	r3, [r7, #28]
 800bb4a:	09db      	lsrs	r3, r3, #7
 800bb4c:	f003 0301 	and.w	r3, r3, #1
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d004      	beq.n	800bb5e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bb58:	6878      	ldr	r0, [r7, #4]
 800bb5a:	4798      	blx	r3
    return;
 800bb5c:	e0c7      	b.n	800bcee <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bb5e:	69bb      	ldr	r3, [r7, #24]
 800bb60:	095b      	lsrs	r3, r3, #5
 800bb62:	f003 0301 	and.w	r3, r3, #1
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d10c      	bne.n	800bb84 <HAL_SPI_IRQHandler+0x8c>
 800bb6a:	69bb      	ldr	r3, [r7, #24]
 800bb6c:	099b      	lsrs	r3, r3, #6
 800bb6e:	f003 0301 	and.w	r3, r3, #1
 800bb72:	2b00      	cmp	r3, #0
 800bb74:	d106      	bne.n	800bb84 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800bb76:	69bb      	ldr	r3, [r7, #24]
 800bb78:	0a1b      	lsrs	r3, r3, #8
 800bb7a:	f003 0301 	and.w	r3, r3, #1
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	f000 80b5 	beq.w	800bcee <HAL_SPI_IRQHandler+0x1f6>
 800bb84:	69fb      	ldr	r3, [r7, #28]
 800bb86:	095b      	lsrs	r3, r3, #5
 800bb88:	f003 0301 	and.w	r3, r3, #1
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	f000 80ae 	beq.w	800bcee <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800bb92:	69bb      	ldr	r3, [r7, #24]
 800bb94:	099b      	lsrs	r3, r3, #6
 800bb96:	f003 0301 	and.w	r3, r3, #1
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	d023      	beq.n	800bbe6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bba4:	b2db      	uxtb	r3, r3
 800bba6:	2b03      	cmp	r3, #3
 800bba8:	d011      	beq.n	800bbce <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbae:	f043 0204 	orr.w	r2, r3, #4
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbb6:	2300      	movs	r3, #0
 800bbb8:	617b      	str	r3, [r7, #20]
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	681b      	ldr	r3, [r3, #0]
 800bbbe:	68db      	ldr	r3, [r3, #12]
 800bbc0:	617b      	str	r3, [r7, #20]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	689b      	ldr	r3, [r3, #8]
 800bbc8:	617b      	str	r3, [r7, #20]
 800bbca:	697b      	ldr	r3, [r7, #20]
 800bbcc:	e00b      	b.n	800bbe6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bbce:	2300      	movs	r3, #0
 800bbd0:	613b      	str	r3, [r7, #16]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	613b      	str	r3, [r7, #16]
 800bbda:	687b      	ldr	r3, [r7, #4]
 800bbdc:	681b      	ldr	r3, [r3, #0]
 800bbde:	689b      	ldr	r3, [r3, #8]
 800bbe0:	613b      	str	r3, [r7, #16]
 800bbe2:	693b      	ldr	r3, [r7, #16]
        return;
 800bbe4:	e083      	b.n	800bcee <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800bbe6:	69bb      	ldr	r3, [r7, #24]
 800bbe8:	095b      	lsrs	r3, r3, #5
 800bbea:	f003 0301 	and.w	r3, r3, #1
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	d014      	beq.n	800bc1c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbf6:	f043 0201 	orr.w	r2, r3, #1
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800bbfe:	2300      	movs	r3, #0
 800bc00:	60fb      	str	r3, [r7, #12]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	681b      	ldr	r3, [r3, #0]
 800bc06:	689b      	ldr	r3, [r3, #8]
 800bc08:	60fb      	str	r3, [r7, #12]
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	681a      	ldr	r2, [r3, #0]
 800bc10:	687b      	ldr	r3, [r7, #4]
 800bc12:	681b      	ldr	r3, [r3, #0]
 800bc14:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bc18:	601a      	str	r2, [r3, #0]
 800bc1a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800bc1c:	69bb      	ldr	r3, [r7, #24]
 800bc1e:	0a1b      	lsrs	r3, r3, #8
 800bc20:	f003 0301 	and.w	r3, r3, #1
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d00c      	beq.n	800bc42 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc2c:	f043 0208 	orr.w	r2, r3, #8
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800bc34:	2300      	movs	r3, #0
 800bc36:	60bb      	str	r3, [r7, #8]
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	689b      	ldr	r3, [r3, #8]
 800bc3e:	60bb      	str	r3, [r7, #8]
 800bc40:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d050      	beq.n	800bcec <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	681b      	ldr	r3, [r3, #0]
 800bc4e:	685a      	ldr	r2, [r3, #4]
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800bc58:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	2201      	movs	r2, #1
 800bc5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800bc62:	69fb      	ldr	r3, [r7, #28]
 800bc64:	f003 0302 	and.w	r3, r3, #2
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d104      	bne.n	800bc76 <HAL_SPI_IRQHandler+0x17e>
 800bc6c:	69fb      	ldr	r3, [r7, #28]
 800bc6e:	f003 0301 	and.w	r3, r3, #1
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	d034      	beq.n	800bce0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800bc76:	687b      	ldr	r3, [r7, #4]
 800bc78:	681b      	ldr	r3, [r3, #0]
 800bc7a:	685a      	ldr	r2, [r3, #4]
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	f022 0203 	bic.w	r2, r2, #3
 800bc84:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc8a:	2b00      	cmp	r3, #0
 800bc8c:	d011      	beq.n	800bcb2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc92:	4a18      	ldr	r2, [pc, #96]	; (800bcf4 <HAL_SPI_IRQHandler+0x1fc>)
 800bc94:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	f7fa fcb5 	bl	800660a <HAL_DMA_Abort_IT>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d005      	beq.n	800bcb2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bca6:	687b      	ldr	r3, [r7, #4]
 800bca8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcaa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d016      	beq.n	800bce8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcbe:	4a0d      	ldr	r2, [pc, #52]	; (800bcf4 <HAL_SPI_IRQHandler+0x1fc>)
 800bcc0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fa fc9f 	bl	800660a <HAL_DMA_Abort_IT>
 800bccc:	4603      	mov	r3, r0
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	d00a      	beq.n	800bce8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bcd6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800bcde:	e003      	b.n	800bce8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800bce0:	6878      	ldr	r0, [r7, #4]
 800bce2:	f000 f827 	bl	800bd34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800bce6:	e000      	b.n	800bcea <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800bce8:	bf00      	nop
    return;
 800bcea:	bf00      	nop
 800bcec:	bf00      	nop
  }
}
 800bcee:	3720      	adds	r7, #32
 800bcf0:	46bd      	mov	sp, r7
 800bcf2:	bd80      	pop	{r7, pc}
 800bcf4:	0800bd49 	.word	0x0800bd49

0800bcf8 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bcf8:	b480      	push	{r7}
 800bcfa:	b083      	sub	sp, #12
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 800bd00:	bf00      	nop
 800bd02:	370c      	adds	r7, #12
 800bd04:	46bd      	mov	sp, r7
 800bd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0a:	4770      	bx	lr

0800bd0c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b083      	sub	sp, #12
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800bd14:	bf00      	nop
 800bd16:	370c      	adds	r7, #12
 800bd18:	46bd      	mov	sp, r7
 800bd1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd1e:	4770      	bx	lr

0800bd20 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800bd20:	b480      	push	{r7}
 800bd22:	b083      	sub	sp, #12
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800bd28:	bf00      	nop
 800bd2a:	370c      	adds	r7, #12
 800bd2c:	46bd      	mov	sp, r7
 800bd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd32:	4770      	bx	lr

0800bd34 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800bd34:	b480      	push	{r7}
 800bd36:	b083      	sub	sp, #12
 800bd38:	af00      	add	r7, sp, #0
 800bd3a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800bd3c:	bf00      	nop
 800bd3e:	370c      	adds	r7, #12
 800bd40:	46bd      	mov	sp, r7
 800bd42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd46:	4770      	bx	lr

0800bd48 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bd48:	b580      	push	{r7, lr}
 800bd4a:	b084      	sub	sp, #16
 800bd4c:	af00      	add	r7, sp, #0
 800bd4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd54:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	2200      	movs	r2, #0
 800bd5a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800bd62:	68f8      	ldr	r0, [r7, #12]
 800bd64:	f7ff ffe6 	bl	800bd34 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800bd68:	bf00      	nop
 800bd6a:	3710      	adds	r7, #16
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}

0800bd70 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bd70:	b580      	push	{r7, lr}
 800bd72:	b082      	sub	sp, #8
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	f103 020c 	add.w	r2, r3, #12
 800bd80:	687b      	ldr	r3, [r7, #4]
 800bd82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd84:	7812      	ldrb	r2, [r2, #0]
 800bd86:	b2d2      	uxtb	r2, r2
 800bd88:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bd8e:	1c5a      	adds	r2, r3, #1
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bd98:	b29b      	uxth	r3, r3
 800bd9a:	3b01      	subs	r3, #1
 800bd9c:	b29a      	uxth	r2, r3
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bda6:	b29b      	uxth	r3, r3
 800bda8:	2b00      	cmp	r3, #0
 800bdaa:	d10f      	bne.n	800bdcc <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800bdac:	687b      	ldr	r3, [r7, #4]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	685a      	ldr	r2, [r3, #4]
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800bdba:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdc0:	b29b      	uxth	r3, r3
 800bdc2:	2b00      	cmp	r3, #0
 800bdc4:	d102      	bne.n	800bdcc <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bdc6:	6878      	ldr	r0, [r7, #4]
 800bdc8:	f000 fa32 	bl	800c230 <SPI_CloseRxTx_ISR>
    }
  }
}
 800bdcc:	bf00      	nop
 800bdce:	3708      	adds	r7, #8
 800bdd0:	46bd      	mov	sp, r7
 800bdd2:	bd80      	pop	{r7, pc}

0800bdd4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bdd4:	b580      	push	{r7, lr}
 800bdd6:	b082      	sub	sp, #8
 800bdd8:	af00      	add	r7, sp, #0
 800bdda:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	681b      	ldr	r3, [r3, #0]
 800bde4:	330c      	adds	r3, #12
 800bde6:	7812      	ldrb	r2, [r2, #0]
 800bde8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bdee:	1c5a      	adds	r2, r3, #1
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bdf8:	b29b      	uxth	r3, r3
 800bdfa:	3b01      	subs	r3, #1
 800bdfc:	b29a      	uxth	r2, r3
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be06:	b29b      	uxth	r3, r3
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d10f      	bne.n	800be2c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	685a      	ldr	r2, [r3, #4]
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800be1a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be20:	b29b      	uxth	r3, r3
 800be22:	2b00      	cmp	r3, #0
 800be24:	d102      	bne.n	800be2c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f000 fa02 	bl	800c230 <SPI_CloseRxTx_ISR>
    }
  }
}
 800be2c:	bf00      	nop
 800be2e:	3708      	adds	r7, #8
 800be30:	46bd      	mov	sp, r7
 800be32:	bd80      	pop	{r7, pc}

0800be34 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800be34:	b580      	push	{r7, lr}
 800be36:	b082      	sub	sp, #8
 800be38:	af00      	add	r7, sp, #0
 800be3a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	681b      	ldr	r3, [r3, #0]
 800be40:	68da      	ldr	r2, [r3, #12]
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be46:	b292      	uxth	r2, r2
 800be48:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be4e:	1c9a      	adds	r2, r3, #2
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be58:	b29b      	uxth	r3, r3
 800be5a:	3b01      	subs	r3, #1
 800be5c:	b29a      	uxth	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800be66:	b29b      	uxth	r3, r3
 800be68:	2b00      	cmp	r3, #0
 800be6a:	d10f      	bne.n	800be8c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	685a      	ldr	r2, [r3, #4]
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	681b      	ldr	r3, [r3, #0]
 800be76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be7a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800be80:	b29b      	uxth	r3, r3
 800be82:	2b00      	cmp	r3, #0
 800be84:	d102      	bne.n	800be8c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800be86:	6878      	ldr	r0, [r7, #4]
 800be88:	f000 f9d2 	bl	800c230 <SPI_CloseRxTx_ISR>
    }
  }
}
 800be8c:	bf00      	nop
 800be8e:	3708      	adds	r7, #8
 800be90:	46bd      	mov	sp, r7
 800be92:	bd80      	pop	{r7, pc}

0800be94 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800be94:	b580      	push	{r7, lr}
 800be96:	b082      	sub	sp, #8
 800be98:	af00      	add	r7, sp, #0
 800be9a:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800be9c:	687b      	ldr	r3, [r7, #4]
 800be9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bea0:	881a      	ldrh	r2, [r3, #0]
 800bea2:	687b      	ldr	r3, [r7, #4]
 800bea4:	681b      	ldr	r3, [r3, #0]
 800bea6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bea8:	687b      	ldr	r3, [r7, #4]
 800beaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800beac:	1c9a      	adds	r2, r3, #2
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	3b01      	subs	r3, #1
 800beba:	b29a      	uxth	r2, r3
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800bec0:	687b      	ldr	r3, [r7, #4]
 800bec2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d10f      	bne.n	800beea <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	685a      	ldr	r2, [r3, #4]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800bed8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bede:	b29b      	uxth	r3, r3
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	d102      	bne.n	800beea <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f000 f9a3 	bl	800c230 <SPI_CloseRxTx_ISR>
    }
  }
}
 800beea:	bf00      	nop
 800beec:	3708      	adds	r7, #8
 800beee:	46bd      	mov	sp, r7
 800bef0:	bd80      	pop	{r7, pc}

0800bef2 <SPI_RxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bef2:	b580      	push	{r7, lr}
 800bef4:	b082      	sub	sp, #8
 800bef6:	af00      	add	r7, sp, #0
 800bef8:	6078      	str	r0, [r7, #4]
  *hspi->pRxBuffPtr = (*(__IO uint8_t *)&hspi->Instance->DR);
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	681b      	ldr	r3, [r3, #0]
 800befe:	f103 020c 	add.w	r2, r3, #12
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf06:	7812      	ldrb	r2, [r2, #0]
 800bf08:	b2d2      	uxtb	r2, r2
 800bf0a:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf10:	1c5a      	adds	r2, r3, #1
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf1a:	b29b      	uxth	r3, r3
 800bf1c:	3b01      	subs	r3, #1
 800bf1e:	b29a      	uxth	r2, r3
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf28:	b29b      	uxth	r3, r3
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d102      	bne.n	800bf34 <SPI_RxISR_8BIT+0x42>
    {
      hspi->RxISR =  SPI_RxISR_8BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bf2e:	6878      	ldr	r0, [r7, #4]
 800bf30:	f000 f9f2 	bl	800c318 <SPI_CloseRx_ISR>
  }
}
 800bf34:	bf00      	nop
 800bf36:	3708      	adds	r7, #8
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <SPI_RxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_RxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b082      	sub	sp, #8
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	681b      	ldr	r3, [r3, #0]
 800bf48:	68da      	ldr	r2, [r3, #12]
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf4e:	b292      	uxth	r2, r2
 800bf50:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf56:	1c9a      	adds	r2, r3, #2
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf60:	b29b      	uxth	r3, r3
 800bf62:	3b01      	subs	r3, #1
 800bf64:	b29a      	uxth	r2, r3
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	87da      	strh	r2, [r3, #62]	; 0x3e
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  if (hspi->RxXferCount == 0U)
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800bf6e:	b29b      	uxth	r3, r3
 800bf70:	2b00      	cmp	r3, #0
 800bf72:	d102      	bne.n	800bf7a <SPI_RxISR_16BIT+0x3e>
    {
      hspi->RxISR = SPI_RxISR_16BITCRC;
      return;
    }
#endif /* USE_SPI_CRC */
    SPI_CloseRx_ISR(hspi);
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f000 f9cf 	bl	800c318 <SPI_CloseRx_ISR>
  }
}
 800bf7a:	bf00      	nop
 800bf7c:	3708      	adds	r7, #8
 800bf7e:	46bd      	mov	sp, r7
 800bf80:	bd80      	pop	{r7, pc}

0800bf82 <SPI_TxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bf82:	b580      	push	{r7, lr}
 800bf84:	b082      	sub	sp, #8
 800bf86:	af00      	add	r7, sp, #0
 800bf88:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	681b      	ldr	r3, [r3, #0]
 800bf92:	330c      	adds	r3, #12
 800bf94:	7812      	ldrb	r2, [r2, #0]
 800bf96:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf9c:	1c5a      	adds	r2, r3, #1
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	3b01      	subs	r3, #1
 800bfaa:	b29a      	uxth	r2, r3
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfb4:	b29b      	uxth	r3, r3
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d102      	bne.n	800bfc0 <SPI_TxISR_8BIT+0x3e>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bfba:	6878      	ldr	r0, [r7, #4]
 800bfbc:	f000 f9ec 	bl	800c398 <SPI_CloseTx_ISR>
  }
}
 800bfc0:	bf00      	nop
 800bfc2:	3708      	adds	r7, #8
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	bd80      	pop	{r7, pc}

0800bfc8 <SPI_TxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_TxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b082      	sub	sp, #8
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfd4:	881a      	ldrh	r2, [r3, #0]
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfe0:	1c9a      	adds	r2, r3, #2
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfea:	b29b      	uxth	r3, r3
 800bfec:	3b01      	subs	r3, #1
 800bfee:	b29a      	uxth	r2, r3
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	86da      	strh	r2, [r3, #54]	; 0x36

  if (hspi->TxXferCount == 0U)
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bff8:	b29b      	uxth	r3, r3
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d102      	bne.n	800c004 <SPI_TxISR_16BIT+0x3c>
    {
      /* Enable CRC Transmission */
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
    }
#endif /* USE_SPI_CRC */
    SPI_CloseTx_ISR(hspi);
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	f000 f9ca 	bl	800c398 <SPI_CloseTx_ISR>
  }
}
 800c004:	bf00      	nop
 800c006:	3708      	adds	r7, #8
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c00c:	b580      	push	{r7, lr}
 800c00e:	b084      	sub	sp, #16
 800c010:	af00      	add	r7, sp, #0
 800c012:	60f8      	str	r0, [r7, #12]
 800c014:	60b9      	str	r1, [r7, #8]
 800c016:	603b      	str	r3, [r7, #0]
 800c018:	4613      	mov	r3, r2
 800c01a:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c01c:	e04c      	b.n	800c0b8 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c01e:	683b      	ldr	r3, [r7, #0]
 800c020:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c024:	d048      	beq.n	800c0b8 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c026:	f7f8 fd19 	bl	8004a5c <HAL_GetTick>
 800c02a:	4602      	mov	r2, r0
 800c02c:	69bb      	ldr	r3, [r7, #24]
 800c02e:	1ad3      	subs	r3, r2, r3
 800c030:	683a      	ldr	r2, [r7, #0]
 800c032:	429a      	cmp	r2, r3
 800c034:	d902      	bls.n	800c03c <SPI_WaitFlagStateUntilTimeout+0x30>
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d13d      	bne.n	800c0b8 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c03c:	68fb      	ldr	r3, [r7, #12]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	685a      	ldr	r2, [r3, #4]
 800c042:	68fb      	ldr	r3, [r7, #12]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c04a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	685b      	ldr	r3, [r3, #4]
 800c050:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c054:	d111      	bne.n	800c07a <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	689b      	ldr	r3, [r3, #8]
 800c05a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c05e:	d004      	beq.n	800c06a <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	689b      	ldr	r3, [r3, #8]
 800c064:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c068:	d107      	bne.n	800c07a <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c06a:	68fb      	ldr	r3, [r7, #12]
 800c06c:	681b      	ldr	r3, [r3, #0]
 800c06e:	681a      	ldr	r2, [r3, #0]
 800c070:	68fb      	ldr	r3, [r7, #12]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c078:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c07e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c082:	d10f      	bne.n	800c0a4 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	681b      	ldr	r3, [r3, #0]
 800c088:	681a      	ldr	r2, [r3, #0]
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c092:	601a      	str	r2, [r3, #0]
 800c094:	68fb      	ldr	r3, [r7, #12]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	681a      	ldr	r2, [r3, #0]
 800c09a:	68fb      	ldr	r3, [r7, #12]
 800c09c:	681b      	ldr	r3, [r3, #0]
 800c09e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c0a2:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c0a4:	68fb      	ldr	r3, [r7, #12]
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c0b4:	2303      	movs	r3, #3
 800c0b6:	e00f      	b.n	800c0d8 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	689a      	ldr	r2, [r3, #8]
 800c0be:	68bb      	ldr	r3, [r7, #8]
 800c0c0:	4013      	ands	r3, r2
 800c0c2:	68ba      	ldr	r2, [r7, #8]
 800c0c4:	429a      	cmp	r2, r3
 800c0c6:	bf0c      	ite	eq
 800c0c8:	2301      	moveq	r3, #1
 800c0ca:	2300      	movne	r3, #0
 800c0cc:	b2db      	uxtb	r3, r3
 800c0ce:	461a      	mov	r2, r3
 800c0d0:	79fb      	ldrb	r3, [r7, #7]
 800c0d2:	429a      	cmp	r2, r3
 800c0d4:	d1a3      	bne.n	800c01e <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c0d6:	2300      	movs	r3, #0
}
 800c0d8:	4618      	mov	r0, r3
 800c0da:	3710      	adds	r7, #16
 800c0dc:	46bd      	mov	sp, r7
 800c0de:	bd80      	pop	{r7, pc}

0800c0e0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c0e0:	b580      	push	{r7, lr}
 800c0e2:	b086      	sub	sp, #24
 800c0e4:	af02      	add	r7, sp, #8
 800c0e6:	60f8      	str	r0, [r7, #12]
 800c0e8:	60b9      	str	r1, [r7, #8]
 800c0ea:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0ec:	68fb      	ldr	r3, [r7, #12]
 800c0ee:	685b      	ldr	r3, [r3, #4]
 800c0f0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c0f4:	d111      	bne.n	800c11a <SPI_EndRxTransaction+0x3a>
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	689b      	ldr	r3, [r3, #8]
 800c0fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c0fe:	d004      	beq.n	800c10a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	689b      	ldr	r3, [r3, #8]
 800c104:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c108:	d107      	bne.n	800c11a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c118:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	685b      	ldr	r3, [r3, #4]
 800c11e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c122:	d12a      	bne.n	800c17a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	689b      	ldr	r3, [r3, #8]
 800c128:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c12c:	d012      	beq.n	800c154 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	9300      	str	r3, [sp, #0]
 800c132:	68bb      	ldr	r3, [r7, #8]
 800c134:	2200      	movs	r2, #0
 800c136:	2180      	movs	r1, #128	; 0x80
 800c138:	68f8      	ldr	r0, [r7, #12]
 800c13a:	f7ff ff67 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c13e:	4603      	mov	r3, r0
 800c140:	2b00      	cmp	r3, #0
 800c142:	d02d      	beq.n	800c1a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c148:	f043 0220 	orr.w	r2, r3, #32
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c150:	2303      	movs	r3, #3
 800c152:	e026      	b.n	800c1a2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	68bb      	ldr	r3, [r7, #8]
 800c15a:	2200      	movs	r2, #0
 800c15c:	2101      	movs	r1, #1
 800c15e:	68f8      	ldr	r0, [r7, #12]
 800c160:	f7ff ff54 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c164:	4603      	mov	r3, r0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d01a      	beq.n	800c1a0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c16e:	f043 0220 	orr.w	r2, r3, #32
 800c172:	68fb      	ldr	r3, [r7, #12]
 800c174:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800c176:	2303      	movs	r3, #3
 800c178:	e013      	b.n	800c1a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	9300      	str	r3, [sp, #0]
 800c17e:	68bb      	ldr	r3, [r7, #8]
 800c180:	2200      	movs	r2, #0
 800c182:	2101      	movs	r1, #1
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	f7ff ff41 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c18a:	4603      	mov	r3, r0
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d007      	beq.n	800c1a0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c194:	f043 0220 	orr.w	r2, r3, #32
 800c198:	68fb      	ldr	r3, [r7, #12]
 800c19a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c19c:	2303      	movs	r3, #3
 800c19e:	e000      	b.n	800c1a2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800c1a0:	2300      	movs	r3, #0
}
 800c1a2:	4618      	mov	r0, r3
 800c1a4:	3710      	adds	r7, #16
 800c1a6:	46bd      	mov	sp, r7
 800c1a8:	bd80      	pop	{r7, pc}
	...

0800c1ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b088      	sub	sp, #32
 800c1b0:	af02      	add	r7, sp, #8
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c1b8:	4b1b      	ldr	r3, [pc, #108]	; (800c228 <SPI_EndRxTxTransaction+0x7c>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	4a1b      	ldr	r2, [pc, #108]	; (800c22c <SPI_EndRxTxTransaction+0x80>)
 800c1be:	fba2 2303 	umull	r2, r3, r2, r3
 800c1c2:	0d5b      	lsrs	r3, r3, #21
 800c1c4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c1c8:	fb02 f303 	mul.w	r3, r2, r3
 800c1cc:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	685b      	ldr	r3, [r3, #4]
 800c1d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c1d6:	d112      	bne.n	800c1fe <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	9300      	str	r3, [sp, #0]
 800c1dc:	68bb      	ldr	r3, [r7, #8]
 800c1de:	2200      	movs	r2, #0
 800c1e0:	2180      	movs	r1, #128	; 0x80
 800c1e2:	68f8      	ldr	r0, [r7, #12]
 800c1e4:	f7ff ff12 	bl	800c00c <SPI_WaitFlagStateUntilTimeout>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d016      	beq.n	800c21c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c1f2:	f043 0220 	orr.w	r2, r3, #32
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c1fa:	2303      	movs	r3, #3
 800c1fc:	e00f      	b.n	800c21e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c1fe:	697b      	ldr	r3, [r7, #20]
 800c200:	2b00      	cmp	r3, #0
 800c202:	d00a      	beq.n	800c21a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c204:	697b      	ldr	r3, [r7, #20]
 800c206:	3b01      	subs	r3, #1
 800c208:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	689b      	ldr	r3, [r3, #8]
 800c210:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c214:	2b80      	cmp	r3, #128	; 0x80
 800c216:	d0f2      	beq.n	800c1fe <SPI_EndRxTxTransaction+0x52>
 800c218:	e000      	b.n	800c21c <SPI_EndRxTxTransaction+0x70>
        break;
 800c21a:	bf00      	nop
  }

  return HAL_OK;
 800c21c:	2300      	movs	r3, #0
}
 800c21e:	4618      	mov	r0, r3
 800c220:	3718      	adds	r7, #24
 800c222:	46bd      	mov	sp, r7
 800c224:	bd80      	pop	{r7, pc}
 800c226:	bf00      	nop
 800c228:	2000006c 	.word	0x2000006c
 800c22c:	165e9f81 	.word	0x165e9f81

0800c230 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c230:	b580      	push	{r7, lr}
 800c232:	b086      	sub	sp, #24
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c238:	4b35      	ldr	r3, [pc, #212]	; (800c310 <SPI_CloseRxTx_ISR+0xe0>)
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	4a35      	ldr	r2, [pc, #212]	; (800c314 <SPI_CloseRxTx_ISR+0xe4>)
 800c23e:	fba2 2303 	umull	r2, r3, r2, r3
 800c242:	0a5b      	lsrs	r3, r3, #9
 800c244:	2264      	movs	r2, #100	; 0x64
 800c246:	fb02 f303 	mul.w	r3, r2, r3
 800c24a:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c24c:	f7f8 fc06 	bl	8004a5c <HAL_GetTick>
 800c250:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	681b      	ldr	r3, [r3, #0]
 800c256:	685a      	ldr	r2, [r3, #4]
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	f022 0220 	bic.w	r2, r2, #32
 800c260:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c262:	693b      	ldr	r3, [r7, #16]
 800c264:	2b00      	cmp	r3, #0
 800c266:	d106      	bne.n	800c276 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c26c:	f043 0220 	orr.w	r2, r3, #32
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c274:	e009      	b.n	800c28a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800c276:	693b      	ldr	r3, [r7, #16]
 800c278:	3b01      	subs	r3, #1
 800c27a:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	681b      	ldr	r3, [r3, #0]
 800c280:	689b      	ldr	r3, [r3, #8]
 800c282:	f003 0302 	and.w	r3, r3, #2
 800c286:	2b00      	cmp	r3, #0
 800c288:	d0eb      	beq.n	800c262 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c28a:	697a      	ldr	r2, [r7, #20]
 800c28c:	2164      	movs	r1, #100	; 0x64
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7ff ff8c 	bl	800c1ac <SPI_EndRxTxTransaction>
 800c294:	4603      	mov	r3, r0
 800c296:	2b00      	cmp	r3, #0
 800c298:	d005      	beq.n	800c2a6 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c29e:	f043 0220 	orr.w	r2, r3, #32
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	689b      	ldr	r3, [r3, #8]
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d10a      	bne.n	800c2c4 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c2ae:	2300      	movs	r3, #0
 800c2b0:	60fb      	str	r3, [r7, #12]
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68db      	ldr	r3, [r3, #12]
 800c2b8:	60fb      	str	r3, [r7, #12]
 800c2ba:	687b      	ldr	r3, [r7, #4]
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	689b      	ldr	r3, [r3, #8]
 800c2c0:	60fb      	str	r3, [r7, #12]
 800c2c2:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d115      	bne.n	800c2f8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c2d2:	b2db      	uxtb	r3, r3
 800c2d4:	2b04      	cmp	r3, #4
 800c2d6:	d107      	bne.n	800c2e8 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	2201      	movs	r2, #1
 800c2dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f7ff fd13 	bl	800bd0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c2e6:	e00e      	b.n	800c306 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800c2e8:	687b      	ldr	r3, [r7, #4]
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800c2f0:	6878      	ldr	r0, [r7, #4]
 800c2f2:	f7ff fd15 	bl	800bd20 <HAL_SPI_TxRxCpltCallback>
}
 800c2f6:	e006      	b.n	800c306 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2201      	movs	r2, #1
 800c2fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f7ff fd17 	bl	800bd34 <HAL_SPI_ErrorCallback>
}
 800c306:	bf00      	nop
 800c308:	3718      	adds	r7, #24
 800c30a:	46bd      	mov	sp, r7
 800c30c:	bd80      	pop	{r7, pc}
 800c30e:	bf00      	nop
 800c310:	2000006c 	.word	0x2000006c
 800c314:	057619f1 	.word	0x057619f1

0800c318 <SPI_CloseRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRx_ISR(SPI_HandleTypeDef *hspi)
{
 800c318:	b580      	push	{r7, lr}
 800c31a:	b084      	sub	sp, #16
 800c31c:	af00      	add	r7, sp, #0
 800c31e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c320:	687b      	ldr	r3, [r7, #4]
 800c322:	681b      	ldr	r3, [r3, #0]
 800c324:	685a      	ldr	r2, [r3, #4]
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	681b      	ldr	r3, [r3, #0]
 800c32a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c32e:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 800c330:	f7f8 fb94 	bl	8004a5c <HAL_GetTick>
 800c334:	4603      	mov	r3, r0
 800c336:	461a      	mov	r2, r3
 800c338:	2164      	movs	r1, #100	; 0x64
 800c33a:	6878      	ldr	r0, [r7, #4]
 800c33c:	f7ff fed0 	bl	800c0e0 <SPI_EndRxTransaction>
 800c340:	4603      	mov	r3, r0
 800c342:	2b00      	cmp	r3, #0
 800c344:	d005      	beq.n	800c352 <SPI_CloseRx_ISR+0x3a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c34a:	f043 0220 	orr.w	r2, r3, #32
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c352:	687b      	ldr	r3, [r7, #4]
 800c354:	689b      	ldr	r3, [r3, #8]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d10a      	bne.n	800c370 <SPI_CloseRx_ISR+0x58>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c35a:	2300      	movs	r3, #0
 800c35c:	60fb      	str	r3, [r7, #12]
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	681b      	ldr	r3, [r3, #0]
 800c362:	68db      	ldr	r3, [r3, #12]
 800c364:	60fb      	str	r3, [r7, #12]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	689b      	ldr	r3, [r3, #8]
 800c36c:	60fb      	str	r3, [r7, #12]
 800c36e:	68fb      	ldr	r3, [r7, #12]
  }
  hspi->State = HAL_SPI_STATE_READY;
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	2201      	movs	r2, #1
 800c374:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d103      	bne.n	800c388 <SPI_CloseRx_ISR+0x70>
    {
      /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->RxCpltCallback(hspi);
#else
      HAL_SPI_RxCpltCallback(hspi);
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f7ff fcc3 	bl	800bd0c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c386:	e002      	b.n	800c38e <SPI_CloseRx_ISR+0x76>
      HAL_SPI_ErrorCallback(hspi);
 800c388:	6878      	ldr	r0, [r7, #4]
 800c38a:	f7ff fcd3 	bl	800bd34 <HAL_SPI_ErrorCallback>
}
 800c38e:	bf00      	nop
 800c390:	3710      	adds	r7, #16
 800c392:	46bd      	mov	sp, r7
 800c394:	bd80      	pop	{r7, pc}
	...

0800c398 <SPI_CloseTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	b086      	sub	sp, #24
 800c39c:	af00      	add	r7, sp, #0
 800c39e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c3a0:	4b2c      	ldr	r3, [pc, #176]	; (800c454 <SPI_CloseTx_ISR+0xbc>)
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	4a2c      	ldr	r2, [pc, #176]	; (800c458 <SPI_CloseTx_ISR+0xc0>)
 800c3a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c3aa:	0a5b      	lsrs	r3, r3, #9
 800c3ac:	2264      	movs	r2, #100	; 0x64
 800c3ae:	fb02 f303 	mul.w	r3, r2, r3
 800c3b2:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c3b4:	f7f8 fb52 	bl	8004a5c <HAL_GetTick>
 800c3b8:	6178      	str	r0, [r7, #20]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c3ba:	693b      	ldr	r3, [r7, #16]
 800c3bc:	2b00      	cmp	r3, #0
 800c3be:	d106      	bne.n	800c3ce <SPI_CloseTx_ISR+0x36>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c3c0:	687b      	ldr	r3, [r7, #4]
 800c3c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3c4:	f043 0220 	orr.w	r2, r3, #32
 800c3c8:	687b      	ldr	r3, [r7, #4]
 800c3ca:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c3cc:	e009      	b.n	800c3e2 <SPI_CloseTx_ISR+0x4a>
    }
    count--;
 800c3ce:	693b      	ldr	r3, [r7, #16]
 800c3d0:	3b01      	subs	r3, #1
 800c3d2:	613b      	str	r3, [r7, #16]
  } while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	689b      	ldr	r3, [r3, #8]
 800c3da:	f003 0302 	and.w	r3, r3, #2
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d0eb      	beq.n	800c3ba <SPI_CloseTx_ISR+0x22>

  /* Disable TXE and ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_ERR));
 800c3e2:	687b      	ldr	r3, [r7, #4]
 800c3e4:	681b      	ldr	r3, [r3, #0]
 800c3e6:	685a      	ldr	r2, [r3, #4]
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	681b      	ldr	r3, [r3, #0]
 800c3ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800c3f0:	605a      	str	r2, [r3, #4]

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c3f2:	697a      	ldr	r2, [r7, #20]
 800c3f4:	2164      	movs	r1, #100	; 0x64
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	f7ff fed8 	bl	800c1ac <SPI_EndRxTxTransaction>
 800c3fc:	4603      	mov	r3, r0
 800c3fe:	2b00      	cmp	r3, #0
 800c400:	d005      	beq.n	800c40e <SPI_CloseTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c406:	f043 0220 	orr.w	r2, r3, #32
 800c40a:	687b      	ldr	r3, [r7, #4]
 800c40c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	689b      	ldr	r3, [r3, #8]
 800c412:	2b00      	cmp	r3, #0
 800c414:	d10a      	bne.n	800c42c <SPI_CloseTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c416:	2300      	movs	r3, #0
 800c418:	60fb      	str	r3, [r7, #12]
 800c41a:	687b      	ldr	r3, [r7, #4]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	68db      	ldr	r3, [r3, #12]
 800c420:	60fb      	str	r3, [r7, #12]
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	689b      	ldr	r3, [r3, #8]
 800c428:	60fb      	str	r3, [r7, #12]
 800c42a:	68fb      	ldr	r3, [r7, #12]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	2201      	movs	r2, #1
 800c430:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d003      	beq.n	800c444 <SPI_CloseTx_ISR+0xac>
  {
    /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
    hspi->ErrorCallback(hspi);
#else
    HAL_SPI_ErrorCallback(hspi);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f7ff fc79 	bl	800bd34 <HAL_SPI_ErrorCallback>
    hspi->TxCpltCallback(hspi);
#else
    HAL_SPI_TxCpltCallback(hspi);
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
}
 800c442:	e002      	b.n	800c44a <SPI_CloseTx_ISR+0xb2>
    HAL_SPI_TxCpltCallback(hspi);
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f7ff fc57 	bl	800bcf8 <HAL_SPI_TxCpltCallback>
}
 800c44a:	bf00      	nop
 800c44c:	3718      	adds	r7, #24
 800c44e:	46bd      	mov	sp, r7
 800c450:	bd80      	pop	{r7, pc}
 800c452:	bf00      	nop
 800c454:	2000006c 	.word	0x2000006c
 800c458:	057619f1 	.word	0x057619f1

0800c45c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c45c:	b580      	push	{r7, lr}
 800c45e:	b082      	sub	sp, #8
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d101      	bne.n	800c46e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c46a:	2301      	movs	r3, #1
 800c46c:	e01d      	b.n	800c4aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c474:	b2db      	uxtb	r3, r3
 800c476:	2b00      	cmp	r3, #0
 800c478:	d106      	bne.n	800c488 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	2200      	movs	r2, #0
 800c47e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c482:	6878      	ldr	r0, [r7, #4]
 800c484:	f7f7 ff0a 	bl	800429c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c488:	687b      	ldr	r3, [r7, #4]
 800c48a:	2202      	movs	r2, #2
 800c48c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c490:	687b      	ldr	r3, [r7, #4]
 800c492:	681a      	ldr	r2, [r3, #0]
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	3304      	adds	r3, #4
 800c498:	4619      	mov	r1, r3
 800c49a:	4610      	mov	r0, r2
 800c49c:	f000 fcc6 	bl	800ce2c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	2201      	movs	r2, #1
 800c4a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c4a8:	2300      	movs	r3, #0
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3708      	adds	r7, #8
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}

0800c4b2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800c4b2:	b480      	push	{r7}
 800c4b4:	b085      	sub	sp, #20
 800c4b6:	af00      	add	r7, sp, #0
 800c4b8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	2202      	movs	r2, #2
 800c4be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	681b      	ldr	r3, [r3, #0]
 800c4c6:	689b      	ldr	r3, [r3, #8]
 800c4c8:	f003 0307 	and.w	r3, r3, #7
 800c4cc:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	2b06      	cmp	r3, #6
 800c4d2:	d007      	beq.n	800c4e4 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	681a      	ldr	r2, [r3, #0]
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	681b      	ldr	r3, [r3, #0]
 800c4de:	f042 0201 	orr.w	r2, r2, #1
 800c4e2:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	2201      	movs	r2, #1
 800c4e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800c4ec:	2300      	movs	r3, #0
}
 800c4ee:	4618      	mov	r0, r3
 800c4f0:	3714      	adds	r7, #20
 800c4f2:	46bd      	mov	sp, r7
 800c4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f8:	4770      	bx	lr

0800c4fa <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800c4fa:	b480      	push	{r7}
 800c4fc:	b085      	sub	sp, #20
 800c4fe:	af00      	add	r7, sp, #0
 800c500:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	68da      	ldr	r2, [r3, #12]
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	f042 0201 	orr.w	r2, r2, #1
 800c510:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c512:	687b      	ldr	r3, [r7, #4]
 800c514:	681b      	ldr	r3, [r3, #0]
 800c516:	689b      	ldr	r3, [r3, #8]
 800c518:	f003 0307 	and.w	r3, r3, #7
 800c51c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	2b06      	cmp	r3, #6
 800c522:	d007      	beq.n	800c534 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	681a      	ldr	r2, [r3, #0]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f042 0201 	orr.w	r2, r2, #1
 800c532:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c534:	2300      	movs	r3, #0
}
 800c536:	4618      	mov	r0, r3
 800c538:	3714      	adds	r7, #20
 800c53a:	46bd      	mov	sp, r7
 800c53c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c540:	4770      	bx	lr

0800c542 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800c542:	b480      	push	{r7}
 800c544:	b083      	sub	sp, #12
 800c546:	af00      	add	r7, sp, #0
 800c548:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	68da      	ldr	r2, [r3, #12]
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	f022 0201 	bic.w	r2, r2, #1
 800c558:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	6a1a      	ldr	r2, [r3, #32]
 800c560:	f241 1311 	movw	r3, #4369	; 0x1111
 800c564:	4013      	ands	r3, r2
 800c566:	2b00      	cmp	r3, #0
 800c568:	d10f      	bne.n	800c58a <HAL_TIM_Base_Stop_IT+0x48>
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	681b      	ldr	r3, [r3, #0]
 800c56e:	6a1a      	ldr	r2, [r3, #32]
 800c570:	f240 4344 	movw	r3, #1092	; 0x444
 800c574:	4013      	ands	r3, r2
 800c576:	2b00      	cmp	r3, #0
 800c578:	d107      	bne.n	800c58a <HAL_TIM_Base_Stop_IT+0x48>
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	681b      	ldr	r3, [r3, #0]
 800c57e:	681a      	ldr	r2, [r3, #0]
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f022 0201 	bic.w	r2, r2, #1
 800c588:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c58a:	2300      	movs	r3, #0
}
 800c58c:	4618      	mov	r0, r3
 800c58e:	370c      	adds	r7, #12
 800c590:	46bd      	mov	sp, r7
 800c592:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c596:	4770      	bx	lr

0800c598 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800c598:	b580      	push	{r7, lr}
 800c59a:	b082      	sub	sp, #8
 800c59c:	af00      	add	r7, sp, #0
 800c59e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	e01d      	b.n	800c5e6 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c5b0:	b2db      	uxtb	r3, r3
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d106      	bne.n	800c5c4 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	2200      	movs	r2, #0
 800c5ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800c5be:	6878      	ldr	r0, [r7, #4]
 800c5c0:	f000 f815 	bl	800c5ee <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c5c4:	687b      	ldr	r3, [r7, #4]
 800c5c6:	2202      	movs	r2, #2
 800c5c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	681a      	ldr	r2, [r3, #0]
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	3304      	adds	r3, #4
 800c5d4:	4619      	mov	r1, r3
 800c5d6:	4610      	mov	r0, r2
 800c5d8:	f000 fc28 	bl	800ce2c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	2201      	movs	r2, #1
 800c5e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c5e4:	2300      	movs	r3, #0
}
 800c5e6:	4618      	mov	r0, r3
 800c5e8:	3708      	adds	r7, #8
 800c5ea:	46bd      	mov	sp, r7
 800c5ec:	bd80      	pop	{r7, pc}

0800c5ee <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800c5ee:	b480      	push	{r7}
 800c5f0:	b083      	sub	sp, #12
 800c5f2:	af00      	add	r7, sp, #0
 800c5f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800c5f6:	bf00      	nop
 800c5f8:	370c      	adds	r7, #12
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c600:	4770      	bx	lr
	...

0800c604 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c604:	b580      	push	{r7, lr}
 800c606:	b084      	sub	sp, #16
 800c608:	af00      	add	r7, sp, #0
 800c60a:	6078      	str	r0, [r7, #4]
 800c60c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	2201      	movs	r2, #1
 800c614:	6839      	ldr	r1, [r7, #0]
 800c616:	4618      	mov	r0, r3
 800c618:	f000 fef2 	bl	800d400 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	4a15      	ldr	r2, [pc, #84]	; (800c678 <HAL_TIM_OC_Start+0x74>)
 800c622:	4293      	cmp	r3, r2
 800c624:	d004      	beq.n	800c630 <HAL_TIM_OC_Start+0x2c>
 800c626:	687b      	ldr	r3, [r7, #4]
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	4a14      	ldr	r2, [pc, #80]	; (800c67c <HAL_TIM_OC_Start+0x78>)
 800c62c:	4293      	cmp	r3, r2
 800c62e:	d101      	bne.n	800c634 <HAL_TIM_OC_Start+0x30>
 800c630:	2301      	movs	r3, #1
 800c632:	e000      	b.n	800c636 <HAL_TIM_OC_Start+0x32>
 800c634:	2300      	movs	r3, #0
 800c636:	2b00      	cmp	r3, #0
 800c638:	d007      	beq.n	800c64a <HAL_TIM_OC_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	681b      	ldr	r3, [r3, #0]
 800c63e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c648:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c64a:	687b      	ldr	r3, [r7, #4]
 800c64c:	681b      	ldr	r3, [r3, #0]
 800c64e:	689b      	ldr	r3, [r3, #8]
 800c650:	f003 0307 	and.w	r3, r3, #7
 800c654:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c656:	68fb      	ldr	r3, [r7, #12]
 800c658:	2b06      	cmp	r3, #6
 800c65a:	d007      	beq.n	800c66c <HAL_TIM_OC_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	f042 0201 	orr.w	r2, r2, #1
 800c66a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c66c:	2300      	movs	r3, #0
}
 800c66e:	4618      	mov	r0, r3
 800c670:	3710      	adds	r7, #16
 800c672:	46bd      	mov	sp, r7
 800c674:	bd80      	pop	{r7, pc}
 800c676:	bf00      	nop
 800c678:	40010000 	.word	0x40010000
 800c67c:	40010400 	.word	0x40010400

0800c680 <HAL_TIM_OC_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b082      	sub	sp, #8
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	2200      	movs	r2, #0
 800c690:	6839      	ldr	r1, [r7, #0]
 800c692:	4618      	mov	r0, r3
 800c694:	f000 feb4 	bl	800d400 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	4a20      	ldr	r2, [pc, #128]	; (800c720 <HAL_TIM_OC_Stop+0xa0>)
 800c69e:	4293      	cmp	r3, r2
 800c6a0:	d004      	beq.n	800c6ac <HAL_TIM_OC_Stop+0x2c>
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	681b      	ldr	r3, [r3, #0]
 800c6a6:	4a1f      	ldr	r2, [pc, #124]	; (800c724 <HAL_TIM_OC_Stop+0xa4>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d101      	bne.n	800c6b0 <HAL_TIM_OC_Stop+0x30>
 800c6ac:	2301      	movs	r3, #1
 800c6ae:	e000      	b.n	800c6b2 <HAL_TIM_OC_Stop+0x32>
 800c6b0:	2300      	movs	r3, #0
 800c6b2:	2b00      	cmp	r3, #0
 800c6b4:	d017      	beq.n	800c6e6 <HAL_TIM_OC_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c6b6:	687b      	ldr	r3, [r7, #4]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	6a1a      	ldr	r2, [r3, #32]
 800c6bc:	f241 1311 	movw	r3, #4369	; 0x1111
 800c6c0:	4013      	ands	r3, r2
 800c6c2:	2b00      	cmp	r3, #0
 800c6c4:	d10f      	bne.n	800c6e6 <HAL_TIM_OC_Stop+0x66>
 800c6c6:	687b      	ldr	r3, [r7, #4]
 800c6c8:	681b      	ldr	r3, [r3, #0]
 800c6ca:	6a1a      	ldr	r2, [r3, #32]
 800c6cc:	f240 4344 	movw	r3, #1092	; 0x444
 800c6d0:	4013      	ands	r3, r2
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d107      	bne.n	800c6e6 <HAL_TIM_OC_Stop+0x66>
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c6e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	6a1a      	ldr	r2, [r3, #32]
 800c6ec:	f241 1311 	movw	r3, #4369	; 0x1111
 800c6f0:	4013      	ands	r3, r2
 800c6f2:	2b00      	cmp	r3, #0
 800c6f4:	d10f      	bne.n	800c716 <HAL_TIM_OC_Stop+0x96>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	6a1a      	ldr	r2, [r3, #32]
 800c6fc:	f240 4344 	movw	r3, #1092	; 0x444
 800c700:	4013      	ands	r3, r2
 800c702:	2b00      	cmp	r3, #0
 800c704:	d107      	bne.n	800c716 <HAL_TIM_OC_Stop+0x96>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	681b      	ldr	r3, [r3, #0]
 800c70a:	681a      	ldr	r2, [r3, #0]
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	f022 0201 	bic.w	r2, r2, #1
 800c714:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800c716:	2300      	movs	r3, #0
}
 800c718:	4618      	mov	r0, r3
 800c71a:	3708      	adds	r7, #8
 800c71c:	46bd      	mov	sp, r7
 800c71e:	bd80      	pop	{r7, pc}
 800c720:	40010000 	.word	0x40010000
 800c724:	40010400 	.word	0x40010400

0800c728 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	b082      	sub	sp, #8
 800c72c:	af00      	add	r7, sp, #0
 800c72e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d101      	bne.n	800c73a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c736:	2301      	movs	r3, #1
 800c738:	e01d      	b.n	800c776 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c740:	b2db      	uxtb	r3, r3
 800c742:	2b00      	cmp	r3, #0
 800c744:	d106      	bne.n	800c754 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c746:	687b      	ldr	r3, [r7, #4]
 800c748:	2200      	movs	r2, #0
 800c74a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f000 f815 	bl	800c77e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	2202      	movs	r2, #2
 800c758:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c75c:	687b      	ldr	r3, [r7, #4]
 800c75e:	681a      	ldr	r2, [r3, #0]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	3304      	adds	r3, #4
 800c764:	4619      	mov	r1, r3
 800c766:	4610      	mov	r0, r2
 800c768:	f000 fb60 	bl	800ce2c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	2201      	movs	r2, #1
 800c770:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c774:	2300      	movs	r3, #0
}
 800c776:	4618      	mov	r0, r3
 800c778:	3708      	adds	r7, #8
 800c77a:	46bd      	mov	sp, r7
 800c77c:	bd80      	pop	{r7, pc}

0800c77e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c77e:	b480      	push	{r7}
 800c780:	b083      	sub	sp, #12
 800c782:	af00      	add	r7, sp, #0
 800c784:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c786:	bf00      	nop
 800c788:	370c      	adds	r7, #12
 800c78a:	46bd      	mov	sp, r7
 800c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c790:	4770      	bx	lr
	...

0800c794 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
 800c79c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800c79e:	687b      	ldr	r3, [r7, #4]
 800c7a0:	681b      	ldr	r3, [r3, #0]
 800c7a2:	2201      	movs	r2, #1
 800c7a4:	6839      	ldr	r1, [r7, #0]
 800c7a6:	4618      	mov	r0, r3
 800c7a8:	f000 fe2a 	bl	800d400 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	681b      	ldr	r3, [r3, #0]
 800c7b0:	4a15      	ldr	r2, [pc, #84]	; (800c808 <HAL_TIM_PWM_Start+0x74>)
 800c7b2:	4293      	cmp	r3, r2
 800c7b4:	d004      	beq.n	800c7c0 <HAL_TIM_PWM_Start+0x2c>
 800c7b6:	687b      	ldr	r3, [r7, #4]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	4a14      	ldr	r2, [pc, #80]	; (800c80c <HAL_TIM_PWM_Start+0x78>)
 800c7bc:	4293      	cmp	r3, r2
 800c7be:	d101      	bne.n	800c7c4 <HAL_TIM_PWM_Start+0x30>
 800c7c0:	2301      	movs	r3, #1
 800c7c2:	e000      	b.n	800c7c6 <HAL_TIM_PWM_Start+0x32>
 800c7c4:	2300      	movs	r3, #0
 800c7c6:	2b00      	cmp	r3, #0
 800c7c8:	d007      	beq.n	800c7da <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800c7ca:	687b      	ldr	r3, [r7, #4]
 800c7cc:	681b      	ldr	r3, [r3, #0]
 800c7ce:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c7d0:	687b      	ldr	r3, [r7, #4]
 800c7d2:	681b      	ldr	r3, [r3, #0]
 800c7d4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c7d8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	f003 0307 	and.w	r3, r3, #7
 800c7e4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800c7e6:	68fb      	ldr	r3, [r7, #12]
 800c7e8:	2b06      	cmp	r3, #6
 800c7ea:	d007      	beq.n	800c7fc <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	681a      	ldr	r2, [r3, #0]
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	681b      	ldr	r3, [r3, #0]
 800c7f6:	f042 0201 	orr.w	r2, r2, #1
 800c7fa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c7fc:	2300      	movs	r3, #0
}
 800c7fe:	4618      	mov	r0, r3
 800c800:	3710      	adds	r7, #16
 800c802:	46bd      	mov	sp, r7
 800c804:	bd80      	pop	{r7, pc}
 800c806:	bf00      	nop
 800c808:	40010000 	.word	0x40010000
 800c80c:	40010400 	.word	0x40010400

0800c810 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c810:	b580      	push	{r7, lr}
 800c812:	b082      	sub	sp, #8
 800c814:	af00      	add	r7, sp, #0
 800c816:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	691b      	ldr	r3, [r3, #16]
 800c81e:	f003 0302 	and.w	r3, r3, #2
 800c822:	2b02      	cmp	r3, #2
 800c824:	d122      	bne.n	800c86c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c826:	687b      	ldr	r3, [r7, #4]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	68db      	ldr	r3, [r3, #12]
 800c82c:	f003 0302 	and.w	r3, r3, #2
 800c830:	2b02      	cmp	r3, #2
 800c832:	d11b      	bne.n	800c86c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c834:	687b      	ldr	r3, [r7, #4]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	f06f 0202 	mvn.w	r2, #2
 800c83c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c83e:	687b      	ldr	r3, [r7, #4]
 800c840:	2201      	movs	r2, #1
 800c842:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	699b      	ldr	r3, [r3, #24]
 800c84a:	f003 0303 	and.w	r3, r3, #3
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d003      	beq.n	800c85a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c852:	6878      	ldr	r0, [r7, #4]
 800c854:	f000 facb 	bl	800cdee <HAL_TIM_IC_CaptureCallback>
 800c858:	e005      	b.n	800c866 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c85a:	6878      	ldr	r0, [r7, #4]
 800c85c:	f000 fabd 	bl	800cdda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c860:	6878      	ldr	r0, [r7, #4]
 800c862:	f000 face 	bl	800ce02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	2200      	movs	r2, #0
 800c86a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	691b      	ldr	r3, [r3, #16]
 800c872:	f003 0304 	and.w	r3, r3, #4
 800c876:	2b04      	cmp	r3, #4
 800c878:	d122      	bne.n	800c8c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	68db      	ldr	r3, [r3, #12]
 800c880:	f003 0304 	and.w	r3, r3, #4
 800c884:	2b04      	cmp	r3, #4
 800c886:	d11b      	bne.n	800c8c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	681b      	ldr	r3, [r3, #0]
 800c88c:	f06f 0204 	mvn.w	r2, #4
 800c890:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	2202      	movs	r2, #2
 800c896:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	681b      	ldr	r3, [r3, #0]
 800c89c:	699b      	ldr	r3, [r3, #24]
 800c89e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d003      	beq.n	800c8ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f000 faa1 	bl	800cdee <HAL_TIM_IC_CaptureCallback>
 800c8ac:	e005      	b.n	800c8ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f000 fa93 	bl	800cdda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 faa4 	bl	800ce02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	2200      	movs	r2, #0
 800c8be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	681b      	ldr	r3, [r3, #0]
 800c8c4:	691b      	ldr	r3, [r3, #16]
 800c8c6:	f003 0308 	and.w	r3, r3, #8
 800c8ca:	2b08      	cmp	r3, #8
 800c8cc:	d122      	bne.n	800c914 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	68db      	ldr	r3, [r3, #12]
 800c8d4:	f003 0308 	and.w	r3, r3, #8
 800c8d8:	2b08      	cmp	r3, #8
 800c8da:	d11b      	bne.n	800c914 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c8dc:	687b      	ldr	r3, [r7, #4]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	f06f 0208 	mvn.w	r2, #8
 800c8e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	2204      	movs	r2, #4
 800c8ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	681b      	ldr	r3, [r3, #0]
 800c8f0:	69db      	ldr	r3, [r3, #28]
 800c8f2:	f003 0303 	and.w	r3, r3, #3
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d003      	beq.n	800c902 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c8fa:	6878      	ldr	r0, [r7, #4]
 800c8fc:	f000 fa77 	bl	800cdee <HAL_TIM_IC_CaptureCallback>
 800c900:	e005      	b.n	800c90e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c902:	6878      	ldr	r0, [r7, #4]
 800c904:	f000 fa69 	bl	800cdda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 fa7a 	bl	800ce02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2200      	movs	r2, #0
 800c912:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	691b      	ldr	r3, [r3, #16]
 800c91a:	f003 0310 	and.w	r3, r3, #16
 800c91e:	2b10      	cmp	r3, #16
 800c920:	d122      	bne.n	800c968 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	68db      	ldr	r3, [r3, #12]
 800c928:	f003 0310 	and.w	r3, r3, #16
 800c92c:	2b10      	cmp	r3, #16
 800c92e:	d11b      	bne.n	800c968 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	681b      	ldr	r3, [r3, #0]
 800c934:	f06f 0210 	mvn.w	r2, #16
 800c938:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c93a:	687b      	ldr	r3, [r7, #4]
 800c93c:	2208      	movs	r2, #8
 800c93e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c940:	687b      	ldr	r3, [r7, #4]
 800c942:	681b      	ldr	r3, [r3, #0]
 800c944:	69db      	ldr	r3, [r3, #28]
 800c946:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d003      	beq.n	800c956 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c94e:	6878      	ldr	r0, [r7, #4]
 800c950:	f000 fa4d 	bl	800cdee <HAL_TIM_IC_CaptureCallback>
 800c954:	e005      	b.n	800c962 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c956:	6878      	ldr	r0, [r7, #4]
 800c958:	f000 fa3f 	bl	800cdda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c95c:	6878      	ldr	r0, [r7, #4]
 800c95e:	f000 fa50 	bl	800ce02 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2200      	movs	r2, #0
 800c966:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	681b      	ldr	r3, [r3, #0]
 800c96c:	691b      	ldr	r3, [r3, #16]
 800c96e:	f003 0301 	and.w	r3, r3, #1
 800c972:	2b01      	cmp	r3, #1
 800c974:	d10e      	bne.n	800c994 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c976:	687b      	ldr	r3, [r7, #4]
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	68db      	ldr	r3, [r3, #12]
 800c97c:	f003 0301 	and.w	r3, r3, #1
 800c980:	2b01      	cmp	r3, #1
 800c982:	d107      	bne.n	800c994 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c984:	687b      	ldr	r3, [r7, #4]
 800c986:	681b      	ldr	r3, [r3, #0]
 800c988:	f06f 0201 	mvn.w	r2, #1
 800c98c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c98e:	6878      	ldr	r0, [r7, #4]
 800c990:	f7f6 f928 	bl	8002be4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	691b      	ldr	r3, [r3, #16]
 800c99a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c99e:	2b80      	cmp	r3, #128	; 0x80
 800c9a0:	d10e      	bne.n	800c9c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	68db      	ldr	r3, [r3, #12]
 800c9a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c9ac:	2b80      	cmp	r3, #128	; 0x80
 800c9ae:	d107      	bne.n	800c9c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c9b0:	687b      	ldr	r3, [r7, #4]
 800c9b2:	681b      	ldr	r3, [r3, #0]
 800c9b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c9b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c9ba:	6878      	ldr	r0, [r7, #4]
 800c9bc:	f000 fe1e 	bl	800d5fc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	691b      	ldr	r3, [r3, #16]
 800c9c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9ca:	2b40      	cmp	r3, #64	; 0x40
 800c9cc:	d10e      	bne.n	800c9ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	68db      	ldr	r3, [r3, #12]
 800c9d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c9d8:	2b40      	cmp	r3, #64	; 0x40
 800c9da:	d107      	bne.n	800c9ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c9e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c9e6:	6878      	ldr	r0, [r7, #4]
 800c9e8:	f000 fa15 	bl	800ce16 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	691b      	ldr	r3, [r3, #16]
 800c9f2:	f003 0320 	and.w	r3, r3, #32
 800c9f6:	2b20      	cmp	r3, #32
 800c9f8:	d10e      	bne.n	800ca18 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	68db      	ldr	r3, [r3, #12]
 800ca00:	f003 0320 	and.w	r3, r3, #32
 800ca04:	2b20      	cmp	r3, #32
 800ca06:	d107      	bne.n	800ca18 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f06f 0220 	mvn.w	r2, #32
 800ca10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f000 fde8 	bl	800d5e8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ca18:	bf00      	nop
 800ca1a:	3708      	adds	r7, #8
 800ca1c:	46bd      	mov	sp, r7
 800ca1e:	bd80      	pop	{r7, pc}

0800ca20 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800ca20:	b580      	push	{r7, lr}
 800ca22:	b084      	sub	sp, #16
 800ca24:	af00      	add	r7, sp, #0
 800ca26:	60f8      	str	r0, [r7, #12]
 800ca28:	60b9      	str	r1, [r7, #8]
 800ca2a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ca2c:	68fb      	ldr	r3, [r7, #12]
 800ca2e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ca32:	2b01      	cmp	r3, #1
 800ca34:	d101      	bne.n	800ca3a <HAL_TIM_OC_ConfigChannel+0x1a>
 800ca36:	2302      	movs	r3, #2
 800ca38:	e04e      	b.n	800cad8 <HAL_TIM_OC_ConfigChannel+0xb8>
 800ca3a:	68fb      	ldr	r3, [r7, #12]
 800ca3c:	2201      	movs	r2, #1
 800ca3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ca42:	68fb      	ldr	r3, [r7, #12]
 800ca44:	2202      	movs	r2, #2
 800ca46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2b0c      	cmp	r3, #12
 800ca4e:	d839      	bhi.n	800cac4 <HAL_TIM_OC_ConfigChannel+0xa4>
 800ca50:	a201      	add	r2, pc, #4	; (adr r2, 800ca58 <HAL_TIM_OC_ConfigChannel+0x38>)
 800ca52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca56:	bf00      	nop
 800ca58:	0800ca8d 	.word	0x0800ca8d
 800ca5c:	0800cac5 	.word	0x0800cac5
 800ca60:	0800cac5 	.word	0x0800cac5
 800ca64:	0800cac5 	.word	0x0800cac5
 800ca68:	0800ca9b 	.word	0x0800ca9b
 800ca6c:	0800cac5 	.word	0x0800cac5
 800ca70:	0800cac5 	.word	0x0800cac5
 800ca74:	0800cac5 	.word	0x0800cac5
 800ca78:	0800caa9 	.word	0x0800caa9
 800ca7c:	0800cac5 	.word	0x0800cac5
 800ca80:	0800cac5 	.word	0x0800cac5
 800ca84:	0800cac5 	.word	0x0800cac5
 800ca88:	0800cab7 	.word	0x0800cab7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800ca8c:	68fb      	ldr	r3, [r7, #12]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	68b9      	ldr	r1, [r7, #8]
 800ca92:	4618      	mov	r0, r3
 800ca94:	f000 fa6a 	bl	800cf6c <TIM_OC1_SetConfig>
      break;
 800ca98:	e015      	b.n	800cac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	68b9      	ldr	r1, [r7, #8]
 800caa0:	4618      	mov	r0, r3
 800caa2:	f000 fad3 	bl	800d04c <TIM_OC2_SetConfig>
      break;
 800caa6:	e00e      	b.n	800cac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	68b9      	ldr	r1, [r7, #8]
 800caae:	4618      	mov	r0, r3
 800cab0:	f000 fb42 	bl	800d138 <TIM_OC3_SetConfig>
      break;
 800cab4:	e007      	b.n	800cac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	68b9      	ldr	r1, [r7, #8]
 800cabc:	4618      	mov	r0, r3
 800cabe:	f000 fbaf 	bl	800d220 <TIM_OC4_SetConfig>
      break;
 800cac2:	e000      	b.n	800cac6 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 800cac4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800cac6:	68fb      	ldr	r3, [r7, #12]
 800cac8:	2201      	movs	r2, #1
 800caca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cace:	68fb      	ldr	r3, [r7, #12]
 800cad0:	2200      	movs	r2, #0
 800cad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cad6:	2300      	movs	r3, #0
}
 800cad8:	4618      	mov	r0, r3
 800cada:	3710      	adds	r7, #16
 800cadc:	46bd      	mov	sp, r7
 800cade:	bd80      	pop	{r7, pc}

0800cae0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800cae0:	b580      	push	{r7, lr}
 800cae2:	b084      	sub	sp, #16
 800cae4:	af00      	add	r7, sp, #0
 800cae6:	60f8      	str	r0, [r7, #12]
 800cae8:	60b9      	str	r1, [r7, #8]
 800caea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800caf2:	2b01      	cmp	r3, #1
 800caf4:	d101      	bne.n	800cafa <HAL_TIM_PWM_ConfigChannel+0x1a>
 800caf6:	2302      	movs	r3, #2
 800caf8:	e0b4      	b.n	800cc64 <HAL_TIM_PWM_ConfigChannel+0x184>
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	2201      	movs	r2, #1
 800cafe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	2202      	movs	r2, #2
 800cb06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800cb0a:	687b      	ldr	r3, [r7, #4]
 800cb0c:	2b0c      	cmp	r3, #12
 800cb0e:	f200 809f 	bhi.w	800cc50 <HAL_TIM_PWM_ConfigChannel+0x170>
 800cb12:	a201      	add	r2, pc, #4	; (adr r2, 800cb18 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800cb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb18:	0800cb4d 	.word	0x0800cb4d
 800cb1c:	0800cc51 	.word	0x0800cc51
 800cb20:	0800cc51 	.word	0x0800cc51
 800cb24:	0800cc51 	.word	0x0800cc51
 800cb28:	0800cb8d 	.word	0x0800cb8d
 800cb2c:	0800cc51 	.word	0x0800cc51
 800cb30:	0800cc51 	.word	0x0800cc51
 800cb34:	0800cc51 	.word	0x0800cc51
 800cb38:	0800cbcf 	.word	0x0800cbcf
 800cb3c:	0800cc51 	.word	0x0800cc51
 800cb40:	0800cc51 	.word	0x0800cc51
 800cb44:	0800cc51 	.word	0x0800cc51
 800cb48:	0800cc0f 	.word	0x0800cc0f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	68b9      	ldr	r1, [r7, #8]
 800cb52:	4618      	mov	r0, r3
 800cb54:	f000 fa0a 	bl	800cf6c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cb58:	68fb      	ldr	r3, [r7, #12]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	699a      	ldr	r2, [r3, #24]
 800cb5e:	68fb      	ldr	r3, [r7, #12]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f042 0208 	orr.w	r2, r2, #8
 800cb66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	699a      	ldr	r2, [r3, #24]
 800cb6e:	68fb      	ldr	r3, [r7, #12]
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	f022 0204 	bic.w	r2, r2, #4
 800cb76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	6999      	ldr	r1, [r3, #24]
 800cb7e:	68bb      	ldr	r3, [r7, #8]
 800cb80:	691a      	ldr	r2, [r3, #16]
 800cb82:	68fb      	ldr	r3, [r7, #12]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	430a      	orrs	r2, r1
 800cb88:	619a      	str	r2, [r3, #24]
      break;
 800cb8a:	e062      	b.n	800cc52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	681b      	ldr	r3, [r3, #0]
 800cb90:	68b9      	ldr	r1, [r7, #8]
 800cb92:	4618      	mov	r0, r3
 800cb94:	f000 fa5a 	bl	800d04c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	699a      	ldr	r2, [r3, #24]
 800cb9e:	68fb      	ldr	r3, [r7, #12]
 800cba0:	681b      	ldr	r3, [r3, #0]
 800cba2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cba6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cba8:	68fb      	ldr	r3, [r7, #12]
 800cbaa:	681b      	ldr	r3, [r3, #0]
 800cbac:	699a      	ldr	r2, [r3, #24]
 800cbae:	68fb      	ldr	r3, [r7, #12]
 800cbb0:	681b      	ldr	r3, [r3, #0]
 800cbb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cbb6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cbb8:	68fb      	ldr	r3, [r7, #12]
 800cbba:	681b      	ldr	r3, [r3, #0]
 800cbbc:	6999      	ldr	r1, [r3, #24]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	691b      	ldr	r3, [r3, #16]
 800cbc2:	021a      	lsls	r2, r3, #8
 800cbc4:	68fb      	ldr	r3, [r7, #12]
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	430a      	orrs	r2, r1
 800cbca:	619a      	str	r2, [r3, #24]
      break;
 800cbcc:	e041      	b.n	800cc52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	68b9      	ldr	r1, [r7, #8]
 800cbd4:	4618      	mov	r0, r3
 800cbd6:	f000 faaf 	bl	800d138 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	69da      	ldr	r2, [r3, #28]
 800cbe0:	68fb      	ldr	r3, [r7, #12]
 800cbe2:	681b      	ldr	r3, [r3, #0]
 800cbe4:	f042 0208 	orr.w	r2, r2, #8
 800cbe8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cbea:	68fb      	ldr	r3, [r7, #12]
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	69da      	ldr	r2, [r3, #28]
 800cbf0:	68fb      	ldr	r3, [r7, #12]
 800cbf2:	681b      	ldr	r3, [r3, #0]
 800cbf4:	f022 0204 	bic.w	r2, r2, #4
 800cbf8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	69d9      	ldr	r1, [r3, #28]
 800cc00:	68bb      	ldr	r3, [r7, #8]
 800cc02:	691a      	ldr	r2, [r3, #16]
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	681b      	ldr	r3, [r3, #0]
 800cc08:	430a      	orrs	r2, r1
 800cc0a:	61da      	str	r2, [r3, #28]
      break;
 800cc0c:	e021      	b.n	800cc52 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	68b9      	ldr	r1, [r7, #8]
 800cc14:	4618      	mov	r0, r3
 800cc16:	f000 fb03 	bl	800d220 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	69da      	ldr	r2, [r3, #28]
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cc28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cc2a:	68fb      	ldr	r3, [r7, #12]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	69da      	ldr	r2, [r3, #28]
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	69d9      	ldr	r1, [r3, #28]
 800cc40:	68bb      	ldr	r3, [r7, #8]
 800cc42:	691b      	ldr	r3, [r3, #16]
 800cc44:	021a      	lsls	r2, r3, #8
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	430a      	orrs	r2, r1
 800cc4c:	61da      	str	r2, [r3, #28]
      break;
 800cc4e:	e000      	b.n	800cc52 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800cc50:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800cc52:	68fb      	ldr	r3, [r7, #12]
 800cc54:	2201      	movs	r2, #1
 800cc56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cc62:	2300      	movs	r3, #0
}
 800cc64:	4618      	mov	r0, r3
 800cc66:	3710      	adds	r7, #16
 800cc68:	46bd      	mov	sp, r7
 800cc6a:	bd80      	pop	{r7, pc}

0800cc6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800cc6c:	b580      	push	{r7, lr}
 800cc6e:	b084      	sub	sp, #16
 800cc70:	af00      	add	r7, sp, #0
 800cc72:	6078      	str	r0, [r7, #4]
 800cc74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cc7c:	2b01      	cmp	r3, #1
 800cc7e:	d101      	bne.n	800cc84 <HAL_TIM_ConfigClockSource+0x18>
 800cc80:	2302      	movs	r3, #2
 800cc82:	e0a6      	b.n	800cdd2 <HAL_TIM_ConfigClockSource+0x166>
 800cc84:	687b      	ldr	r3, [r7, #4]
 800cc86:	2201      	movs	r2, #1
 800cc88:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	2202      	movs	r2, #2
 800cc90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	681b      	ldr	r3, [r3, #0]
 800cc98:	689b      	ldr	r3, [r3, #8]
 800cc9a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800cca2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ccaa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	681b      	ldr	r3, [r3, #0]
 800ccb0:	68fa      	ldr	r2, [r7, #12]
 800ccb2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ccb4:	683b      	ldr	r3, [r7, #0]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	2b40      	cmp	r3, #64	; 0x40
 800ccba:	d067      	beq.n	800cd8c <HAL_TIM_ConfigClockSource+0x120>
 800ccbc:	2b40      	cmp	r3, #64	; 0x40
 800ccbe:	d80b      	bhi.n	800ccd8 <HAL_TIM_ConfigClockSource+0x6c>
 800ccc0:	2b10      	cmp	r3, #16
 800ccc2:	d073      	beq.n	800cdac <HAL_TIM_ConfigClockSource+0x140>
 800ccc4:	2b10      	cmp	r3, #16
 800ccc6:	d802      	bhi.n	800ccce <HAL_TIM_ConfigClockSource+0x62>
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d06f      	beq.n	800cdac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800cccc:	e078      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ccce:	2b20      	cmp	r3, #32
 800ccd0:	d06c      	beq.n	800cdac <HAL_TIM_ConfigClockSource+0x140>
 800ccd2:	2b30      	cmp	r3, #48	; 0x30
 800ccd4:	d06a      	beq.n	800cdac <HAL_TIM_ConfigClockSource+0x140>
      break;
 800ccd6:	e073      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ccd8:	2b70      	cmp	r3, #112	; 0x70
 800ccda:	d00d      	beq.n	800ccf8 <HAL_TIM_ConfigClockSource+0x8c>
 800ccdc:	2b70      	cmp	r3, #112	; 0x70
 800ccde:	d804      	bhi.n	800ccea <HAL_TIM_ConfigClockSource+0x7e>
 800cce0:	2b50      	cmp	r3, #80	; 0x50
 800cce2:	d033      	beq.n	800cd4c <HAL_TIM_ConfigClockSource+0xe0>
 800cce4:	2b60      	cmp	r3, #96	; 0x60
 800cce6:	d041      	beq.n	800cd6c <HAL_TIM_ConfigClockSource+0x100>
      break;
 800cce8:	e06a      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800ccea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ccee:	d066      	beq.n	800cdbe <HAL_TIM_ConfigClockSource+0x152>
 800ccf0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ccf4:	d017      	beq.n	800cd26 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800ccf6:	e063      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800ccf8:	687b      	ldr	r3, [r7, #4]
 800ccfa:	6818      	ldr	r0, [r3, #0]
 800ccfc:	683b      	ldr	r3, [r7, #0]
 800ccfe:	6899      	ldr	r1, [r3, #8]
 800cd00:	683b      	ldr	r3, [r7, #0]
 800cd02:	685a      	ldr	r2, [r3, #4]
 800cd04:	683b      	ldr	r3, [r7, #0]
 800cd06:	68db      	ldr	r3, [r3, #12]
 800cd08:	f000 fb5a 	bl	800d3c0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	689b      	ldr	r3, [r3, #8]
 800cd12:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800cd1a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	68fa      	ldr	r2, [r7, #12]
 800cd22:	609a      	str	r2, [r3, #8]
      break;
 800cd24:	e04c      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	6818      	ldr	r0, [r3, #0]
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	6899      	ldr	r1, [r3, #8]
 800cd2e:	683b      	ldr	r3, [r7, #0]
 800cd30:	685a      	ldr	r2, [r3, #4]
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	68db      	ldr	r3, [r3, #12]
 800cd36:	f000 fb43 	bl	800d3c0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	681b      	ldr	r3, [r3, #0]
 800cd3e:	689a      	ldr	r2, [r3, #8]
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800cd48:	609a      	str	r2, [r3, #8]
      break;
 800cd4a:	e039      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	6818      	ldr	r0, [r3, #0]
 800cd50:	683b      	ldr	r3, [r7, #0]
 800cd52:	6859      	ldr	r1, [r3, #4]
 800cd54:	683b      	ldr	r3, [r7, #0]
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	461a      	mov	r2, r3
 800cd5a:	f000 fab7 	bl	800d2cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	2150      	movs	r1, #80	; 0x50
 800cd64:	4618      	mov	r0, r3
 800cd66:	f000 fb10 	bl	800d38a <TIM_ITRx_SetConfig>
      break;
 800cd6a:	e029      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cd6c:	687b      	ldr	r3, [r7, #4]
 800cd6e:	6818      	ldr	r0, [r3, #0]
 800cd70:	683b      	ldr	r3, [r7, #0]
 800cd72:	6859      	ldr	r1, [r3, #4]
 800cd74:	683b      	ldr	r3, [r7, #0]
 800cd76:	68db      	ldr	r3, [r3, #12]
 800cd78:	461a      	mov	r2, r3
 800cd7a:	f000 fad6 	bl	800d32a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cd7e:	687b      	ldr	r3, [r7, #4]
 800cd80:	681b      	ldr	r3, [r3, #0]
 800cd82:	2160      	movs	r1, #96	; 0x60
 800cd84:	4618      	mov	r0, r3
 800cd86:	f000 fb00 	bl	800d38a <TIM_ITRx_SetConfig>
      break;
 800cd8a:	e019      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	6818      	ldr	r0, [r3, #0]
 800cd90:	683b      	ldr	r3, [r7, #0]
 800cd92:	6859      	ldr	r1, [r3, #4]
 800cd94:	683b      	ldr	r3, [r7, #0]
 800cd96:	68db      	ldr	r3, [r3, #12]
 800cd98:	461a      	mov	r2, r3
 800cd9a:	f000 fa97 	bl	800d2cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cd9e:	687b      	ldr	r3, [r7, #4]
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	2140      	movs	r1, #64	; 0x40
 800cda4:	4618      	mov	r0, r3
 800cda6:	f000 faf0 	bl	800d38a <TIM_ITRx_SetConfig>
      break;
 800cdaa:	e009      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	681a      	ldr	r2, [r3, #0]
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	4619      	mov	r1, r3
 800cdb6:	4610      	mov	r0, r2
 800cdb8:	f000 fae7 	bl	800d38a <TIM_ITRx_SetConfig>
      break;
 800cdbc:	e000      	b.n	800cdc0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800cdbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2201      	movs	r2, #1
 800cdc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cdc8:	687b      	ldr	r3, [r7, #4]
 800cdca:	2200      	movs	r2, #0
 800cdcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cdd0:	2300      	movs	r3, #0
}
 800cdd2:	4618      	mov	r0, r3
 800cdd4:	3710      	adds	r7, #16
 800cdd6:	46bd      	mov	sp, r7
 800cdd8:	bd80      	pop	{r7, pc}

0800cdda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cdda:	b480      	push	{r7}
 800cddc:	b083      	sub	sp, #12
 800cdde:	af00      	add	r7, sp, #0
 800cde0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cde2:	bf00      	nop
 800cde4:	370c      	adds	r7, #12
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr

0800cdee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800cdee:	b480      	push	{r7}
 800cdf0:	b083      	sub	sp, #12
 800cdf2:	af00      	add	r7, sp, #0
 800cdf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800cdf6:	bf00      	nop
 800cdf8:	370c      	adds	r7, #12
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce00:	4770      	bx	lr

0800ce02 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ce02:	b480      	push	{r7}
 800ce04:	b083      	sub	sp, #12
 800ce06:	af00      	add	r7, sp, #0
 800ce08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ce0a:	bf00      	nop
 800ce0c:	370c      	adds	r7, #12
 800ce0e:	46bd      	mov	sp, r7
 800ce10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce14:	4770      	bx	lr

0800ce16 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ce16:	b480      	push	{r7}
 800ce18:	b083      	sub	sp, #12
 800ce1a:	af00      	add	r7, sp, #0
 800ce1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ce1e:	bf00      	nop
 800ce20:	370c      	adds	r7, #12
 800ce22:	46bd      	mov	sp, r7
 800ce24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce28:	4770      	bx	lr
	...

0800ce2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800ce2c:	b480      	push	{r7}
 800ce2e:	b085      	sub	sp, #20
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
 800ce34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ce36:	687b      	ldr	r3, [r7, #4]
 800ce38:	681b      	ldr	r3, [r3, #0]
 800ce3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ce3c:	687b      	ldr	r3, [r7, #4]
 800ce3e:	4a40      	ldr	r2, [pc, #256]	; (800cf40 <TIM_Base_SetConfig+0x114>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d013      	beq.n	800ce6c <TIM_Base_SetConfig+0x40>
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce4a:	d00f      	beq.n	800ce6c <TIM_Base_SetConfig+0x40>
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	4a3d      	ldr	r2, [pc, #244]	; (800cf44 <TIM_Base_SetConfig+0x118>)
 800ce50:	4293      	cmp	r3, r2
 800ce52:	d00b      	beq.n	800ce6c <TIM_Base_SetConfig+0x40>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	4a3c      	ldr	r2, [pc, #240]	; (800cf48 <TIM_Base_SetConfig+0x11c>)
 800ce58:	4293      	cmp	r3, r2
 800ce5a:	d007      	beq.n	800ce6c <TIM_Base_SetConfig+0x40>
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	4a3b      	ldr	r2, [pc, #236]	; (800cf4c <TIM_Base_SetConfig+0x120>)
 800ce60:	4293      	cmp	r3, r2
 800ce62:	d003      	beq.n	800ce6c <TIM_Base_SetConfig+0x40>
 800ce64:	687b      	ldr	r3, [r7, #4]
 800ce66:	4a3a      	ldr	r2, [pc, #232]	; (800cf50 <TIM_Base_SetConfig+0x124>)
 800ce68:	4293      	cmp	r3, r2
 800ce6a:	d108      	bne.n	800ce7e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ce6c:	68fb      	ldr	r3, [r7, #12]
 800ce6e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ce72:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	685b      	ldr	r3, [r3, #4]
 800ce78:	68fa      	ldr	r2, [r7, #12]
 800ce7a:	4313      	orrs	r3, r2
 800ce7c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	4a2f      	ldr	r2, [pc, #188]	; (800cf40 <TIM_Base_SetConfig+0x114>)
 800ce82:	4293      	cmp	r3, r2
 800ce84:	d02b      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ce8c:	d027      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	4a2c      	ldr	r2, [pc, #176]	; (800cf44 <TIM_Base_SetConfig+0x118>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d023      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ce96:	687b      	ldr	r3, [r7, #4]
 800ce98:	4a2b      	ldr	r2, [pc, #172]	; (800cf48 <TIM_Base_SetConfig+0x11c>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d01f      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ce9e:	687b      	ldr	r3, [r7, #4]
 800cea0:	4a2a      	ldr	r2, [pc, #168]	; (800cf4c <TIM_Base_SetConfig+0x120>)
 800cea2:	4293      	cmp	r3, r2
 800cea4:	d01b      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800cea6:	687b      	ldr	r3, [r7, #4]
 800cea8:	4a29      	ldr	r2, [pc, #164]	; (800cf50 <TIM_Base_SetConfig+0x124>)
 800ceaa:	4293      	cmp	r3, r2
 800ceac:	d017      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	4a28      	ldr	r2, [pc, #160]	; (800cf54 <TIM_Base_SetConfig+0x128>)
 800ceb2:	4293      	cmp	r3, r2
 800ceb4:	d013      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	4a27      	ldr	r2, [pc, #156]	; (800cf58 <TIM_Base_SetConfig+0x12c>)
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d00f      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	4a26      	ldr	r2, [pc, #152]	; (800cf5c <TIM_Base_SetConfig+0x130>)
 800cec2:	4293      	cmp	r3, r2
 800cec4:	d00b      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800cec6:	687b      	ldr	r3, [r7, #4]
 800cec8:	4a25      	ldr	r2, [pc, #148]	; (800cf60 <TIM_Base_SetConfig+0x134>)
 800ceca:	4293      	cmp	r3, r2
 800cecc:	d007      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	4a24      	ldr	r2, [pc, #144]	; (800cf64 <TIM_Base_SetConfig+0x138>)
 800ced2:	4293      	cmp	r3, r2
 800ced4:	d003      	beq.n	800cede <TIM_Base_SetConfig+0xb2>
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	4a23      	ldr	r2, [pc, #140]	; (800cf68 <TIM_Base_SetConfig+0x13c>)
 800ceda:	4293      	cmp	r3, r2
 800cedc:	d108      	bne.n	800cef0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800cee4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800cee6:	683b      	ldr	r3, [r7, #0]
 800cee8:	68db      	ldr	r3, [r3, #12]
 800ceea:	68fa      	ldr	r2, [r7, #12]
 800ceec:	4313      	orrs	r3, r2
 800ceee:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800cef0:	68fb      	ldr	r3, [r7, #12]
 800cef2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800cef6:	683b      	ldr	r3, [r7, #0]
 800cef8:	695b      	ldr	r3, [r3, #20]
 800cefa:	4313      	orrs	r3, r2
 800cefc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	68fa      	ldr	r2, [r7, #12]
 800cf02:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800cf04:	683b      	ldr	r3, [r7, #0]
 800cf06:	689a      	ldr	r2, [r3, #8]
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800cf0c:	683b      	ldr	r3, [r7, #0]
 800cf0e:	681a      	ldr	r2, [r3, #0]
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800cf14:	687b      	ldr	r3, [r7, #4]
 800cf16:	4a0a      	ldr	r2, [pc, #40]	; (800cf40 <TIM_Base_SetConfig+0x114>)
 800cf18:	4293      	cmp	r3, r2
 800cf1a:	d003      	beq.n	800cf24 <TIM_Base_SetConfig+0xf8>
 800cf1c:	687b      	ldr	r3, [r7, #4]
 800cf1e:	4a0c      	ldr	r2, [pc, #48]	; (800cf50 <TIM_Base_SetConfig+0x124>)
 800cf20:	4293      	cmp	r3, r2
 800cf22:	d103      	bne.n	800cf2c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800cf24:	683b      	ldr	r3, [r7, #0]
 800cf26:	691a      	ldr	r2, [r3, #16]
 800cf28:	687b      	ldr	r3, [r7, #4]
 800cf2a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	2201      	movs	r2, #1
 800cf30:	615a      	str	r2, [r3, #20]
}
 800cf32:	bf00      	nop
 800cf34:	3714      	adds	r7, #20
 800cf36:	46bd      	mov	sp, r7
 800cf38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf3c:	4770      	bx	lr
 800cf3e:	bf00      	nop
 800cf40:	40010000 	.word	0x40010000
 800cf44:	40000400 	.word	0x40000400
 800cf48:	40000800 	.word	0x40000800
 800cf4c:	40000c00 	.word	0x40000c00
 800cf50:	40010400 	.word	0x40010400
 800cf54:	40014000 	.word	0x40014000
 800cf58:	40014400 	.word	0x40014400
 800cf5c:	40014800 	.word	0x40014800
 800cf60:	40001800 	.word	0x40001800
 800cf64:	40001c00 	.word	0x40001c00
 800cf68:	40002000 	.word	0x40002000

0800cf6c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800cf6c:	b480      	push	{r7}
 800cf6e:	b087      	sub	sp, #28
 800cf70:	af00      	add	r7, sp, #0
 800cf72:	6078      	str	r0, [r7, #4]
 800cf74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	6a1b      	ldr	r3, [r3, #32]
 800cf7a:	f023 0201 	bic.w	r2, r3, #1
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	6a1b      	ldr	r3, [r3, #32]
 800cf86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800cf88:	687b      	ldr	r3, [r7, #4]
 800cf8a:	685b      	ldr	r3, [r3, #4]
 800cf8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800cf8e:	687b      	ldr	r3, [r7, #4]
 800cf90:	699b      	ldr	r3, [r3, #24]
 800cf92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800cf94:	68fb      	ldr	r3, [r7, #12]
 800cf96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cf9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f023 0303 	bic.w	r3, r3, #3
 800cfa2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	681b      	ldr	r3, [r3, #0]
 800cfa8:	68fa      	ldr	r2, [r7, #12]
 800cfaa:	4313      	orrs	r3, r2
 800cfac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	f023 0302 	bic.w	r3, r3, #2
 800cfb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	689b      	ldr	r3, [r3, #8]
 800cfba:	697a      	ldr	r2, [r7, #20]
 800cfbc:	4313      	orrs	r3, r2
 800cfbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	4a20      	ldr	r2, [pc, #128]	; (800d044 <TIM_OC1_SetConfig+0xd8>)
 800cfc4:	4293      	cmp	r3, r2
 800cfc6:	d003      	beq.n	800cfd0 <TIM_OC1_SetConfig+0x64>
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	4a1f      	ldr	r2, [pc, #124]	; (800d048 <TIM_OC1_SetConfig+0xdc>)
 800cfcc:	4293      	cmp	r3, r2
 800cfce:	d10c      	bne.n	800cfea <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800cfd0:	697b      	ldr	r3, [r7, #20]
 800cfd2:	f023 0308 	bic.w	r3, r3, #8
 800cfd6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800cfd8:	683b      	ldr	r3, [r7, #0]
 800cfda:	68db      	ldr	r3, [r3, #12]
 800cfdc:	697a      	ldr	r2, [r7, #20]
 800cfde:	4313      	orrs	r3, r2
 800cfe0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800cfe2:	697b      	ldr	r3, [r7, #20]
 800cfe4:	f023 0304 	bic.w	r3, r3, #4
 800cfe8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	4a15      	ldr	r2, [pc, #84]	; (800d044 <TIM_OC1_SetConfig+0xd8>)
 800cfee:	4293      	cmp	r3, r2
 800cff0:	d003      	beq.n	800cffa <TIM_OC1_SetConfig+0x8e>
 800cff2:	687b      	ldr	r3, [r7, #4]
 800cff4:	4a14      	ldr	r2, [pc, #80]	; (800d048 <TIM_OC1_SetConfig+0xdc>)
 800cff6:	4293      	cmp	r3, r2
 800cff8:	d111      	bne.n	800d01e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800cffa:	693b      	ldr	r3, [r7, #16]
 800cffc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d000:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d002:	693b      	ldr	r3, [r7, #16]
 800d004:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d008:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d00a:	683b      	ldr	r3, [r7, #0]
 800d00c:	695b      	ldr	r3, [r3, #20]
 800d00e:	693a      	ldr	r2, [r7, #16]
 800d010:	4313      	orrs	r3, r2
 800d012:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	699b      	ldr	r3, [r3, #24]
 800d018:	693a      	ldr	r2, [r7, #16]
 800d01a:	4313      	orrs	r3, r2
 800d01c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d01e:	687b      	ldr	r3, [r7, #4]
 800d020:	693a      	ldr	r2, [r7, #16]
 800d022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	68fa      	ldr	r2, [r7, #12]
 800d028:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d02a:	683b      	ldr	r3, [r7, #0]
 800d02c:	685a      	ldr	r2, [r3, #4]
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	697a      	ldr	r2, [r7, #20]
 800d036:	621a      	str	r2, [r3, #32]
}
 800d038:	bf00      	nop
 800d03a:	371c      	adds	r7, #28
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr
 800d044:	40010000 	.word	0x40010000
 800d048:	40010400 	.word	0x40010400

0800d04c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d04c:	b480      	push	{r7}
 800d04e:	b087      	sub	sp, #28
 800d050:	af00      	add	r7, sp, #0
 800d052:	6078      	str	r0, [r7, #4]
 800d054:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	6a1b      	ldr	r3, [r3, #32]
 800d05a:	f023 0210 	bic.w	r2, r3, #16
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d062:	687b      	ldr	r3, [r7, #4]
 800d064:	6a1b      	ldr	r3, [r3, #32]
 800d066:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	685b      	ldr	r3, [r3, #4]
 800d06c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d06e:	687b      	ldr	r3, [r7, #4]
 800d070:	699b      	ldr	r3, [r3, #24]
 800d072:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d074:	68fb      	ldr	r3, [r7, #12]
 800d076:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d07a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d082:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	021b      	lsls	r3, r3, #8
 800d08a:	68fa      	ldr	r2, [r7, #12]
 800d08c:	4313      	orrs	r3, r2
 800d08e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d090:	697b      	ldr	r3, [r7, #20]
 800d092:	f023 0320 	bic.w	r3, r3, #32
 800d096:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d098:	683b      	ldr	r3, [r7, #0]
 800d09a:	689b      	ldr	r3, [r3, #8]
 800d09c:	011b      	lsls	r3, r3, #4
 800d09e:	697a      	ldr	r2, [r7, #20]
 800d0a0:	4313      	orrs	r3, r2
 800d0a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	4a22      	ldr	r2, [pc, #136]	; (800d130 <TIM_OC2_SetConfig+0xe4>)
 800d0a8:	4293      	cmp	r3, r2
 800d0aa:	d003      	beq.n	800d0b4 <TIM_OC2_SetConfig+0x68>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	4a21      	ldr	r2, [pc, #132]	; (800d134 <TIM_OC2_SetConfig+0xe8>)
 800d0b0:	4293      	cmp	r3, r2
 800d0b2:	d10d      	bne.n	800d0d0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d0b4:	697b      	ldr	r3, [r7, #20]
 800d0b6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d0bc:	683b      	ldr	r3, [r7, #0]
 800d0be:	68db      	ldr	r3, [r3, #12]
 800d0c0:	011b      	lsls	r3, r3, #4
 800d0c2:	697a      	ldr	r2, [r7, #20]
 800d0c4:	4313      	orrs	r3, r2
 800d0c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d0c8:	697b      	ldr	r3, [r7, #20]
 800d0ca:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d0ce:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	4a17      	ldr	r2, [pc, #92]	; (800d130 <TIM_OC2_SetConfig+0xe4>)
 800d0d4:	4293      	cmp	r3, r2
 800d0d6:	d003      	beq.n	800d0e0 <TIM_OC2_SetConfig+0x94>
 800d0d8:	687b      	ldr	r3, [r7, #4]
 800d0da:	4a16      	ldr	r2, [pc, #88]	; (800d134 <TIM_OC2_SetConfig+0xe8>)
 800d0dc:	4293      	cmp	r3, r2
 800d0de:	d113      	bne.n	800d108 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d0e0:	693b      	ldr	r3, [r7, #16]
 800d0e2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d0e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d0e8:	693b      	ldr	r3, [r7, #16]
 800d0ea:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d0ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	695b      	ldr	r3, [r3, #20]
 800d0f4:	009b      	lsls	r3, r3, #2
 800d0f6:	693a      	ldr	r2, [r7, #16]
 800d0f8:	4313      	orrs	r3, r2
 800d0fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d0fc:	683b      	ldr	r3, [r7, #0]
 800d0fe:	699b      	ldr	r3, [r3, #24]
 800d100:	009b      	lsls	r3, r3, #2
 800d102:	693a      	ldr	r2, [r7, #16]
 800d104:	4313      	orrs	r3, r2
 800d106:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	693a      	ldr	r2, [r7, #16]
 800d10c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	68fa      	ldr	r2, [r7, #12]
 800d112:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d114:	683b      	ldr	r3, [r7, #0]
 800d116:	685a      	ldr	r2, [r3, #4]
 800d118:	687b      	ldr	r3, [r7, #4]
 800d11a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	697a      	ldr	r2, [r7, #20]
 800d120:	621a      	str	r2, [r3, #32]
}
 800d122:	bf00      	nop
 800d124:	371c      	adds	r7, #28
 800d126:	46bd      	mov	sp, r7
 800d128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d12c:	4770      	bx	lr
 800d12e:	bf00      	nop
 800d130:	40010000 	.word	0x40010000
 800d134:	40010400 	.word	0x40010400

0800d138 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d138:	b480      	push	{r7}
 800d13a:	b087      	sub	sp, #28
 800d13c:	af00      	add	r7, sp, #0
 800d13e:	6078      	str	r0, [r7, #4]
 800d140:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d142:	687b      	ldr	r3, [r7, #4]
 800d144:	6a1b      	ldr	r3, [r3, #32]
 800d146:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6a1b      	ldr	r3, [r3, #32]
 800d152:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	685b      	ldr	r3, [r3, #4]
 800d158:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d15a:	687b      	ldr	r3, [r7, #4]
 800d15c:	69db      	ldr	r3, [r3, #28]
 800d15e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d166:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f023 0303 	bic.w	r3, r3, #3
 800d16e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d170:	683b      	ldr	r3, [r7, #0]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	68fa      	ldr	r2, [r7, #12]
 800d176:	4313      	orrs	r3, r2
 800d178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d17a:	697b      	ldr	r3, [r7, #20]
 800d17c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d180:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d182:	683b      	ldr	r3, [r7, #0]
 800d184:	689b      	ldr	r3, [r3, #8]
 800d186:	021b      	lsls	r3, r3, #8
 800d188:	697a      	ldr	r2, [r7, #20]
 800d18a:	4313      	orrs	r3, r2
 800d18c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	4a21      	ldr	r2, [pc, #132]	; (800d218 <TIM_OC3_SetConfig+0xe0>)
 800d192:	4293      	cmp	r3, r2
 800d194:	d003      	beq.n	800d19e <TIM_OC3_SetConfig+0x66>
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	4a20      	ldr	r2, [pc, #128]	; (800d21c <TIM_OC3_SetConfig+0xe4>)
 800d19a:	4293      	cmp	r3, r2
 800d19c:	d10d      	bne.n	800d1ba <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d19e:	697b      	ldr	r3, [r7, #20]
 800d1a0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d1a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d1a6:	683b      	ldr	r3, [r7, #0]
 800d1a8:	68db      	ldr	r3, [r3, #12]
 800d1aa:	021b      	lsls	r3, r3, #8
 800d1ac:	697a      	ldr	r2, [r7, #20]
 800d1ae:	4313      	orrs	r3, r2
 800d1b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d1b2:	697b      	ldr	r3, [r7, #20]
 800d1b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d1b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d1ba:	687b      	ldr	r3, [r7, #4]
 800d1bc:	4a16      	ldr	r2, [pc, #88]	; (800d218 <TIM_OC3_SetConfig+0xe0>)
 800d1be:	4293      	cmp	r3, r2
 800d1c0:	d003      	beq.n	800d1ca <TIM_OC3_SetConfig+0x92>
 800d1c2:	687b      	ldr	r3, [r7, #4]
 800d1c4:	4a15      	ldr	r2, [pc, #84]	; (800d21c <TIM_OC3_SetConfig+0xe4>)
 800d1c6:	4293      	cmp	r3, r2
 800d1c8:	d113      	bne.n	800d1f2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d1ca:	693b      	ldr	r3, [r7, #16]
 800d1cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d1d0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d1d2:	693b      	ldr	r3, [r7, #16]
 800d1d4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d1d8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d1da:	683b      	ldr	r3, [r7, #0]
 800d1dc:	695b      	ldr	r3, [r3, #20]
 800d1de:	011b      	lsls	r3, r3, #4
 800d1e0:	693a      	ldr	r2, [r7, #16]
 800d1e2:	4313      	orrs	r3, r2
 800d1e4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	699b      	ldr	r3, [r3, #24]
 800d1ea:	011b      	lsls	r3, r3, #4
 800d1ec:	693a      	ldr	r2, [r7, #16]
 800d1ee:	4313      	orrs	r3, r2
 800d1f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	693a      	ldr	r2, [r7, #16]
 800d1f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	68fa      	ldr	r2, [r7, #12]
 800d1fc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d1fe:	683b      	ldr	r3, [r7, #0]
 800d200:	685a      	ldr	r2, [r3, #4]
 800d202:	687b      	ldr	r3, [r7, #4]
 800d204:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d206:	687b      	ldr	r3, [r7, #4]
 800d208:	697a      	ldr	r2, [r7, #20]
 800d20a:	621a      	str	r2, [r3, #32]
}
 800d20c:	bf00      	nop
 800d20e:	371c      	adds	r7, #28
 800d210:	46bd      	mov	sp, r7
 800d212:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d216:	4770      	bx	lr
 800d218:	40010000 	.word	0x40010000
 800d21c:	40010400 	.word	0x40010400

0800d220 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d220:	b480      	push	{r7}
 800d222:	b087      	sub	sp, #28
 800d224:	af00      	add	r7, sp, #0
 800d226:	6078      	str	r0, [r7, #4]
 800d228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d22a:	687b      	ldr	r3, [r7, #4]
 800d22c:	6a1b      	ldr	r3, [r3, #32]
 800d22e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d232:	687b      	ldr	r3, [r7, #4]
 800d234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	6a1b      	ldr	r3, [r3, #32]
 800d23a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	685b      	ldr	r3, [r3, #4]
 800d240:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	69db      	ldr	r3, [r3, #28]
 800d246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d248:	68fb      	ldr	r3, [r7, #12]
 800d24a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d24e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d256:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d258:	683b      	ldr	r3, [r7, #0]
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	021b      	lsls	r3, r3, #8
 800d25e:	68fa      	ldr	r2, [r7, #12]
 800d260:	4313      	orrs	r3, r2
 800d262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d264:	693b      	ldr	r3, [r7, #16]
 800d266:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d26a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d26c:	683b      	ldr	r3, [r7, #0]
 800d26e:	689b      	ldr	r3, [r3, #8]
 800d270:	031b      	lsls	r3, r3, #12
 800d272:	693a      	ldr	r2, [r7, #16]
 800d274:	4313      	orrs	r3, r2
 800d276:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	4a12      	ldr	r2, [pc, #72]	; (800d2c4 <TIM_OC4_SetConfig+0xa4>)
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d003      	beq.n	800d288 <TIM_OC4_SetConfig+0x68>
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	4a11      	ldr	r2, [pc, #68]	; (800d2c8 <TIM_OC4_SetConfig+0xa8>)
 800d284:	4293      	cmp	r3, r2
 800d286:	d109      	bne.n	800d29c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d288:	697b      	ldr	r3, [r7, #20]
 800d28a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d28e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	695b      	ldr	r3, [r3, #20]
 800d294:	019b      	lsls	r3, r3, #6
 800d296:	697a      	ldr	r2, [r7, #20]
 800d298:	4313      	orrs	r3, r2
 800d29a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	697a      	ldr	r2, [r7, #20]
 800d2a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	68fa      	ldr	r2, [r7, #12]
 800d2a6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d2a8:	683b      	ldr	r3, [r7, #0]
 800d2aa:	685a      	ldr	r2, [r3, #4]
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	693a      	ldr	r2, [r7, #16]
 800d2b4:	621a      	str	r2, [r3, #32]
}
 800d2b6:	bf00      	nop
 800d2b8:	371c      	adds	r7, #28
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2c0:	4770      	bx	lr
 800d2c2:	bf00      	nop
 800d2c4:	40010000 	.word	0x40010000
 800d2c8:	40010400 	.word	0x40010400

0800d2cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d2cc:	b480      	push	{r7}
 800d2ce:	b087      	sub	sp, #28
 800d2d0:	af00      	add	r7, sp, #0
 800d2d2:	60f8      	str	r0, [r7, #12]
 800d2d4:	60b9      	str	r1, [r7, #8]
 800d2d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	6a1b      	ldr	r3, [r3, #32]
 800d2dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d2de:	68fb      	ldr	r3, [r7, #12]
 800d2e0:	6a1b      	ldr	r3, [r3, #32]
 800d2e2:	f023 0201 	bic.w	r2, r3, #1
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d2ea:	68fb      	ldr	r3, [r7, #12]
 800d2ec:	699b      	ldr	r3, [r3, #24]
 800d2ee:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d2f0:	693b      	ldr	r3, [r7, #16]
 800d2f2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d2f6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d2f8:	687b      	ldr	r3, [r7, #4]
 800d2fa:	011b      	lsls	r3, r3, #4
 800d2fc:	693a      	ldr	r2, [r7, #16]
 800d2fe:	4313      	orrs	r3, r2
 800d300:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d302:	697b      	ldr	r3, [r7, #20]
 800d304:	f023 030a 	bic.w	r3, r3, #10
 800d308:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d30a:	697a      	ldr	r2, [r7, #20]
 800d30c:	68bb      	ldr	r3, [r7, #8]
 800d30e:	4313      	orrs	r3, r2
 800d310:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	693a      	ldr	r2, [r7, #16]
 800d316:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d318:	68fb      	ldr	r3, [r7, #12]
 800d31a:	697a      	ldr	r2, [r7, #20]
 800d31c:	621a      	str	r2, [r3, #32]
}
 800d31e:	bf00      	nop
 800d320:	371c      	adds	r7, #28
 800d322:	46bd      	mov	sp, r7
 800d324:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d328:	4770      	bx	lr

0800d32a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d32a:	b480      	push	{r7}
 800d32c:	b087      	sub	sp, #28
 800d32e:	af00      	add	r7, sp, #0
 800d330:	60f8      	str	r0, [r7, #12]
 800d332:	60b9      	str	r1, [r7, #8]
 800d334:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6a1b      	ldr	r3, [r3, #32]
 800d33a:	f023 0210 	bic.w	r2, r3, #16
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	699b      	ldr	r3, [r3, #24]
 800d346:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	6a1b      	ldr	r3, [r3, #32]
 800d34c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d34e:	697b      	ldr	r3, [r7, #20]
 800d350:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d354:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	031b      	lsls	r3, r3, #12
 800d35a:	697a      	ldr	r2, [r7, #20]
 800d35c:	4313      	orrs	r3, r2
 800d35e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d360:	693b      	ldr	r3, [r7, #16]
 800d362:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d366:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d368:	68bb      	ldr	r3, [r7, #8]
 800d36a:	011b      	lsls	r3, r3, #4
 800d36c:	693a      	ldr	r2, [r7, #16]
 800d36e:	4313      	orrs	r3, r2
 800d370:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	697a      	ldr	r2, [r7, #20]
 800d376:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	693a      	ldr	r2, [r7, #16]
 800d37c:	621a      	str	r2, [r3, #32]
}
 800d37e:	bf00      	nop
 800d380:	371c      	adds	r7, #28
 800d382:	46bd      	mov	sp, r7
 800d384:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d388:	4770      	bx	lr

0800d38a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d38a:	b480      	push	{r7}
 800d38c:	b085      	sub	sp, #20
 800d38e:	af00      	add	r7, sp, #0
 800d390:	6078      	str	r0, [r7, #4]
 800d392:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	689b      	ldr	r3, [r3, #8]
 800d398:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d3a0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d3a2:	683a      	ldr	r2, [r7, #0]
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	4313      	orrs	r3, r2
 800d3a8:	f043 0307 	orr.w	r3, r3, #7
 800d3ac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	68fa      	ldr	r2, [r7, #12]
 800d3b2:	609a      	str	r2, [r3, #8]
}
 800d3b4:	bf00      	nop
 800d3b6:	3714      	adds	r7, #20
 800d3b8:	46bd      	mov	sp, r7
 800d3ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3be:	4770      	bx	lr

0800d3c0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d3c0:	b480      	push	{r7}
 800d3c2:	b087      	sub	sp, #28
 800d3c4:	af00      	add	r7, sp, #0
 800d3c6:	60f8      	str	r0, [r7, #12]
 800d3c8:	60b9      	str	r1, [r7, #8]
 800d3ca:	607a      	str	r2, [r7, #4]
 800d3cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d3ce:	68fb      	ldr	r3, [r7, #12]
 800d3d0:	689b      	ldr	r3, [r3, #8]
 800d3d2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d3d4:	697b      	ldr	r3, [r7, #20]
 800d3d6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d3da:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d3dc:	683b      	ldr	r3, [r7, #0]
 800d3de:	021a      	lsls	r2, r3, #8
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	431a      	orrs	r2, r3
 800d3e4:	68bb      	ldr	r3, [r7, #8]
 800d3e6:	4313      	orrs	r3, r2
 800d3e8:	697a      	ldr	r2, [r7, #20]
 800d3ea:	4313      	orrs	r3, r2
 800d3ec:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d3ee:	68fb      	ldr	r3, [r7, #12]
 800d3f0:	697a      	ldr	r2, [r7, #20]
 800d3f2:	609a      	str	r2, [r3, #8]
}
 800d3f4:	bf00      	nop
 800d3f6:	371c      	adds	r7, #28
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fe:	4770      	bx	lr

0800d400 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d400:	b480      	push	{r7}
 800d402:	b087      	sub	sp, #28
 800d404:	af00      	add	r7, sp, #0
 800d406:	60f8      	str	r0, [r7, #12]
 800d408:	60b9      	str	r1, [r7, #8]
 800d40a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d40c:	68bb      	ldr	r3, [r7, #8]
 800d40e:	f003 031f 	and.w	r3, r3, #31
 800d412:	2201      	movs	r2, #1
 800d414:	fa02 f303 	lsl.w	r3, r2, r3
 800d418:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d41a:	68fb      	ldr	r3, [r7, #12]
 800d41c:	6a1a      	ldr	r2, [r3, #32]
 800d41e:	697b      	ldr	r3, [r7, #20]
 800d420:	43db      	mvns	r3, r3
 800d422:	401a      	ands	r2, r3
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	6a1a      	ldr	r2, [r3, #32]
 800d42c:	68bb      	ldr	r3, [r7, #8]
 800d42e:	f003 031f 	and.w	r3, r3, #31
 800d432:	6879      	ldr	r1, [r7, #4]
 800d434:	fa01 f303 	lsl.w	r3, r1, r3
 800d438:	431a      	orrs	r2, r3
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	621a      	str	r2, [r3, #32]
}
 800d43e:	bf00      	nop
 800d440:	371c      	adds	r7, #28
 800d442:	46bd      	mov	sp, r7
 800d444:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d448:	4770      	bx	lr
	...

0800d44c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b085      	sub	sp, #20
 800d450:	af00      	add	r7, sp, #0
 800d452:	6078      	str	r0, [r7, #4]
 800d454:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d456:	687b      	ldr	r3, [r7, #4]
 800d458:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d45c:	2b01      	cmp	r3, #1
 800d45e:	d101      	bne.n	800d464 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d460:	2302      	movs	r3, #2
 800d462:	e05a      	b.n	800d51a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800d464:	687b      	ldr	r3, [r7, #4]
 800d466:	2201      	movs	r2, #1
 800d468:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	2202      	movs	r2, #2
 800d470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	681b      	ldr	r3, [r3, #0]
 800d478:	685b      	ldr	r3, [r3, #4]
 800d47a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	689b      	ldr	r3, [r3, #8]
 800d482:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d48a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d48c:	683b      	ldr	r3, [r7, #0]
 800d48e:	681b      	ldr	r3, [r3, #0]
 800d490:	68fa      	ldr	r2, [r7, #12]
 800d492:	4313      	orrs	r3, r2
 800d494:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d496:	687b      	ldr	r3, [r7, #4]
 800d498:	681b      	ldr	r3, [r3, #0]
 800d49a:	68fa      	ldr	r2, [r7, #12]
 800d49c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	4a21      	ldr	r2, [pc, #132]	; (800d528 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800d4a4:	4293      	cmp	r3, r2
 800d4a6:	d022      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d4b0:	d01d      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	681b      	ldr	r3, [r3, #0]
 800d4b6:	4a1d      	ldr	r2, [pc, #116]	; (800d52c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	d018      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	681b      	ldr	r3, [r3, #0]
 800d4c0:	4a1b      	ldr	r2, [pc, #108]	; (800d530 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800d4c2:	4293      	cmp	r3, r2
 800d4c4:	d013      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4c6:	687b      	ldr	r3, [r7, #4]
 800d4c8:	681b      	ldr	r3, [r3, #0]
 800d4ca:	4a1a      	ldr	r2, [pc, #104]	; (800d534 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800d4cc:	4293      	cmp	r3, r2
 800d4ce:	d00e      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	681b      	ldr	r3, [r3, #0]
 800d4d4:	4a18      	ldr	r2, [pc, #96]	; (800d538 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	d009      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4da:	687b      	ldr	r3, [r7, #4]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4a17      	ldr	r2, [pc, #92]	; (800d53c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800d4e0:	4293      	cmp	r3, r2
 800d4e2:	d004      	beq.n	800d4ee <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800d4e4:	687b      	ldr	r3, [r7, #4]
 800d4e6:	681b      	ldr	r3, [r3, #0]
 800d4e8:	4a15      	ldr	r2, [pc, #84]	; (800d540 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800d4ea:	4293      	cmp	r3, r2
 800d4ec:	d10c      	bne.n	800d508 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d4ee:	68bb      	ldr	r3, [r7, #8]
 800d4f0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d4f4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	685b      	ldr	r3, [r3, #4]
 800d4fa:	68ba      	ldr	r2, [r7, #8]
 800d4fc:	4313      	orrs	r3, r2
 800d4fe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	68ba      	ldr	r2, [r7, #8]
 800d506:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	2201      	movs	r2, #1
 800d50c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	2200      	movs	r2, #0
 800d514:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d518:	2300      	movs	r3, #0
}
 800d51a:	4618      	mov	r0, r3
 800d51c:	3714      	adds	r7, #20
 800d51e:	46bd      	mov	sp, r7
 800d520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d524:	4770      	bx	lr
 800d526:	bf00      	nop
 800d528:	40010000 	.word	0x40010000
 800d52c:	40000400 	.word	0x40000400
 800d530:	40000800 	.word	0x40000800
 800d534:	40000c00 	.word	0x40000c00
 800d538:	40010400 	.word	0x40010400
 800d53c:	40014000 	.word	0x40014000
 800d540:	40001800 	.word	0x40001800

0800d544 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800d544:	b480      	push	{r7}
 800d546:	b085      	sub	sp, #20
 800d548:	af00      	add	r7, sp, #0
 800d54a:	6078      	str	r0, [r7, #4]
 800d54c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800d54e:	2300      	movs	r3, #0
 800d550:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d558:	2b01      	cmp	r3, #1
 800d55a:	d101      	bne.n	800d560 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800d55c:	2302      	movs	r3, #2
 800d55e:	e03d      	b.n	800d5dc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	2201      	movs	r2, #1
 800d564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800d568:	68fb      	ldr	r3, [r7, #12]
 800d56a:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800d56e:	683b      	ldr	r3, [r7, #0]
 800d570:	68db      	ldr	r3, [r3, #12]
 800d572:	4313      	orrs	r3, r2
 800d574:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800d576:	68fb      	ldr	r3, [r7, #12]
 800d578:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	689b      	ldr	r3, [r3, #8]
 800d580:	4313      	orrs	r3, r2
 800d582:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800d584:	68fb      	ldr	r3, [r7, #12]
 800d586:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800d58a:	683b      	ldr	r3, [r7, #0]
 800d58c:	685b      	ldr	r3, [r3, #4]
 800d58e:	4313      	orrs	r3, r2
 800d590:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800d592:	68fb      	ldr	r3, [r7, #12]
 800d594:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800d598:	683b      	ldr	r3, [r7, #0]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	4313      	orrs	r3, r2
 800d59e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800d5a0:	68fb      	ldr	r3, [r7, #12]
 800d5a2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	691b      	ldr	r3, [r3, #16]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800d5ae:	68fb      	ldr	r3, [r7, #12]
 800d5b0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	695b      	ldr	r3, [r3, #20]
 800d5b8:	4313      	orrs	r3, r2
 800d5ba:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800d5bc:	68fb      	ldr	r3, [r7, #12]
 800d5be:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800d5c2:	683b      	ldr	r3, [r7, #0]
 800d5c4:	69db      	ldr	r3, [r3, #28]
 800d5c6:	4313      	orrs	r3, r2
 800d5c8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	68fa      	ldr	r2, [r7, #12]
 800d5d0:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800d5d2:	687b      	ldr	r3, [r7, #4]
 800d5d4:	2200      	movs	r2, #0
 800d5d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d5da:	2300      	movs	r3, #0
}
 800d5dc:	4618      	mov	r0, r3
 800d5de:	3714      	adds	r7, #20
 800d5e0:	46bd      	mov	sp, r7
 800d5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5e6:	4770      	bx	lr

0800d5e8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d5e8:	b480      	push	{r7}
 800d5ea:	b083      	sub	sp, #12
 800d5ec:	af00      	add	r7, sp, #0
 800d5ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d5f0:	bf00      	nop
 800d5f2:	370c      	adds	r7, #12
 800d5f4:	46bd      	mov	sp, r7
 800d5f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5fa:	4770      	bx	lr

0800d5fc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b083      	sub	sp, #12
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d604:	bf00      	nop
 800d606:	370c      	adds	r7, #12
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d610:	b580      	push	{r7, lr}
 800d612:	b082      	sub	sp, #8
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	2b00      	cmp	r3, #0
 800d61c:	d101      	bne.n	800d622 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d61e:	2301      	movs	r3, #1
 800d620:	e03f      	b.n	800d6a2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800d628:	b2db      	uxtb	r3, r3
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d106      	bne.n	800d63c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d62e:	687b      	ldr	r3, [r7, #4]
 800d630:	2200      	movs	r2, #0
 800d632:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f7f6 ff6e 	bl	8004518 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	2224      	movs	r2, #36	; 0x24
 800d640:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	681b      	ldr	r3, [r3, #0]
 800d648:	68da      	ldr	r2, [r3, #12]
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800d652:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f000 f829 	bl	800d6ac <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d65a:	687b      	ldr	r3, [r7, #4]
 800d65c:	681b      	ldr	r3, [r3, #0]
 800d65e:	691a      	ldr	r2, [r3, #16]
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d668:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d66a:	687b      	ldr	r3, [r7, #4]
 800d66c:	681b      	ldr	r3, [r3, #0]
 800d66e:	695a      	ldr	r2, [r3, #20]
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d678:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800d67a:	687b      	ldr	r3, [r7, #4]
 800d67c:	681b      	ldr	r3, [r3, #0]
 800d67e:	68da      	ldr	r2, [r3, #12]
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	681b      	ldr	r3, [r3, #0]
 800d684:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800d688:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	2220      	movs	r2, #32
 800d694:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2220      	movs	r2, #32
 800d69c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800d6a0:	2300      	movs	r3, #0
}
 800d6a2:	4618      	mov	r0, r3
 800d6a4:	3708      	adds	r7, #8
 800d6a6:	46bd      	mov	sp, r7
 800d6a8:	bd80      	pop	{r7, pc}
	...

0800d6ac <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d6ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6b0:	b085      	sub	sp, #20
 800d6b2:	af00      	add	r7, sp, #0
 800d6b4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	691b      	ldr	r3, [r3, #16]
 800d6bc:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	68da      	ldr	r2, [r3, #12]
 800d6c4:	687b      	ldr	r3, [r7, #4]
 800d6c6:	681b      	ldr	r3, [r3, #0]
 800d6c8:	430a      	orrs	r2, r1
 800d6ca:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	689a      	ldr	r2, [r3, #8]
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	691b      	ldr	r3, [r3, #16]
 800d6d4:	431a      	orrs	r2, r3
 800d6d6:	687b      	ldr	r3, [r7, #4]
 800d6d8:	695b      	ldr	r3, [r3, #20]
 800d6da:	431a      	orrs	r2, r3
 800d6dc:	687b      	ldr	r3, [r7, #4]
 800d6de:	69db      	ldr	r3, [r3, #28]
 800d6e0:	4313      	orrs	r3, r2
 800d6e2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800d6e4:	687b      	ldr	r3, [r7, #4]
 800d6e6:	681b      	ldr	r3, [r3, #0]
 800d6e8:	68db      	ldr	r3, [r3, #12]
 800d6ea:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800d6ee:	f023 030c 	bic.w	r3, r3, #12
 800d6f2:	687a      	ldr	r2, [r7, #4]
 800d6f4:	6812      	ldr	r2, [r2, #0]
 800d6f6:	68f9      	ldr	r1, [r7, #12]
 800d6f8:	430b      	orrs	r3, r1
 800d6fa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	695b      	ldr	r3, [r3, #20]
 800d702:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	699a      	ldr	r2, [r3, #24]
 800d70a:	687b      	ldr	r3, [r7, #4]
 800d70c:	681b      	ldr	r3, [r3, #0]
 800d70e:	430a      	orrs	r2, r1
 800d710:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	69db      	ldr	r3, [r3, #28]
 800d716:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d71a:	f040 818b 	bne.w	800da34 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	4ac1      	ldr	r2, [pc, #772]	; (800da28 <UART_SetConfig+0x37c>)
 800d724:	4293      	cmp	r3, r2
 800d726:	d005      	beq.n	800d734 <UART_SetConfig+0x88>
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	4abf      	ldr	r2, [pc, #764]	; (800da2c <UART_SetConfig+0x380>)
 800d72e:	4293      	cmp	r3, r2
 800d730:	f040 80bd 	bne.w	800d8ae <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d734:	f7fd f878 	bl	800a828 <HAL_RCC_GetPCLK2Freq>
 800d738:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d73a:	68bb      	ldr	r3, [r7, #8]
 800d73c:	461d      	mov	r5, r3
 800d73e:	f04f 0600 	mov.w	r6, #0
 800d742:	46a8      	mov	r8, r5
 800d744:	46b1      	mov	r9, r6
 800d746:	eb18 0308 	adds.w	r3, r8, r8
 800d74a:	eb49 0409 	adc.w	r4, r9, r9
 800d74e:	4698      	mov	r8, r3
 800d750:	46a1      	mov	r9, r4
 800d752:	eb18 0805 	adds.w	r8, r8, r5
 800d756:	eb49 0906 	adc.w	r9, r9, r6
 800d75a:	f04f 0100 	mov.w	r1, #0
 800d75e:	f04f 0200 	mov.w	r2, #0
 800d762:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d766:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d76a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d76e:	4688      	mov	r8, r1
 800d770:	4691      	mov	r9, r2
 800d772:	eb18 0005 	adds.w	r0, r8, r5
 800d776:	eb49 0106 	adc.w	r1, r9, r6
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	685b      	ldr	r3, [r3, #4]
 800d77e:	461d      	mov	r5, r3
 800d780:	f04f 0600 	mov.w	r6, #0
 800d784:	196b      	adds	r3, r5, r5
 800d786:	eb46 0406 	adc.w	r4, r6, r6
 800d78a:	461a      	mov	r2, r3
 800d78c:	4623      	mov	r3, r4
 800d78e:	f7f3 f965 	bl	8000a5c <__aeabi_uldivmod>
 800d792:	4603      	mov	r3, r0
 800d794:	460c      	mov	r4, r1
 800d796:	461a      	mov	r2, r3
 800d798:	4ba5      	ldr	r3, [pc, #660]	; (800da30 <UART_SetConfig+0x384>)
 800d79a:	fba3 2302 	umull	r2, r3, r3, r2
 800d79e:	095b      	lsrs	r3, r3, #5
 800d7a0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d7a4:	68bb      	ldr	r3, [r7, #8]
 800d7a6:	461d      	mov	r5, r3
 800d7a8:	f04f 0600 	mov.w	r6, #0
 800d7ac:	46a9      	mov	r9, r5
 800d7ae:	46b2      	mov	sl, r6
 800d7b0:	eb19 0309 	adds.w	r3, r9, r9
 800d7b4:	eb4a 040a 	adc.w	r4, sl, sl
 800d7b8:	4699      	mov	r9, r3
 800d7ba:	46a2      	mov	sl, r4
 800d7bc:	eb19 0905 	adds.w	r9, r9, r5
 800d7c0:	eb4a 0a06 	adc.w	sl, sl, r6
 800d7c4:	f04f 0100 	mov.w	r1, #0
 800d7c8:	f04f 0200 	mov.w	r2, #0
 800d7cc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d7d0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d7d4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d7d8:	4689      	mov	r9, r1
 800d7da:	4692      	mov	sl, r2
 800d7dc:	eb19 0005 	adds.w	r0, r9, r5
 800d7e0:	eb4a 0106 	adc.w	r1, sl, r6
 800d7e4:	687b      	ldr	r3, [r7, #4]
 800d7e6:	685b      	ldr	r3, [r3, #4]
 800d7e8:	461d      	mov	r5, r3
 800d7ea:	f04f 0600 	mov.w	r6, #0
 800d7ee:	196b      	adds	r3, r5, r5
 800d7f0:	eb46 0406 	adc.w	r4, r6, r6
 800d7f4:	461a      	mov	r2, r3
 800d7f6:	4623      	mov	r3, r4
 800d7f8:	f7f3 f930 	bl	8000a5c <__aeabi_uldivmod>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	460c      	mov	r4, r1
 800d800:	461a      	mov	r2, r3
 800d802:	4b8b      	ldr	r3, [pc, #556]	; (800da30 <UART_SetConfig+0x384>)
 800d804:	fba3 1302 	umull	r1, r3, r3, r2
 800d808:	095b      	lsrs	r3, r3, #5
 800d80a:	2164      	movs	r1, #100	; 0x64
 800d80c:	fb01 f303 	mul.w	r3, r1, r3
 800d810:	1ad3      	subs	r3, r2, r3
 800d812:	00db      	lsls	r3, r3, #3
 800d814:	3332      	adds	r3, #50	; 0x32
 800d816:	4a86      	ldr	r2, [pc, #536]	; (800da30 <UART_SetConfig+0x384>)
 800d818:	fba2 2303 	umull	r2, r3, r2, r3
 800d81c:	095b      	lsrs	r3, r3, #5
 800d81e:	005b      	lsls	r3, r3, #1
 800d820:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d824:	4498      	add	r8, r3
 800d826:	68bb      	ldr	r3, [r7, #8]
 800d828:	461d      	mov	r5, r3
 800d82a:	f04f 0600 	mov.w	r6, #0
 800d82e:	46a9      	mov	r9, r5
 800d830:	46b2      	mov	sl, r6
 800d832:	eb19 0309 	adds.w	r3, r9, r9
 800d836:	eb4a 040a 	adc.w	r4, sl, sl
 800d83a:	4699      	mov	r9, r3
 800d83c:	46a2      	mov	sl, r4
 800d83e:	eb19 0905 	adds.w	r9, r9, r5
 800d842:	eb4a 0a06 	adc.w	sl, sl, r6
 800d846:	f04f 0100 	mov.w	r1, #0
 800d84a:	f04f 0200 	mov.w	r2, #0
 800d84e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d852:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d856:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d85a:	4689      	mov	r9, r1
 800d85c:	4692      	mov	sl, r2
 800d85e:	eb19 0005 	adds.w	r0, r9, r5
 800d862:	eb4a 0106 	adc.w	r1, sl, r6
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	685b      	ldr	r3, [r3, #4]
 800d86a:	461d      	mov	r5, r3
 800d86c:	f04f 0600 	mov.w	r6, #0
 800d870:	196b      	adds	r3, r5, r5
 800d872:	eb46 0406 	adc.w	r4, r6, r6
 800d876:	461a      	mov	r2, r3
 800d878:	4623      	mov	r3, r4
 800d87a:	f7f3 f8ef 	bl	8000a5c <__aeabi_uldivmod>
 800d87e:	4603      	mov	r3, r0
 800d880:	460c      	mov	r4, r1
 800d882:	461a      	mov	r2, r3
 800d884:	4b6a      	ldr	r3, [pc, #424]	; (800da30 <UART_SetConfig+0x384>)
 800d886:	fba3 1302 	umull	r1, r3, r3, r2
 800d88a:	095b      	lsrs	r3, r3, #5
 800d88c:	2164      	movs	r1, #100	; 0x64
 800d88e:	fb01 f303 	mul.w	r3, r1, r3
 800d892:	1ad3      	subs	r3, r2, r3
 800d894:	00db      	lsls	r3, r3, #3
 800d896:	3332      	adds	r3, #50	; 0x32
 800d898:	4a65      	ldr	r2, [pc, #404]	; (800da30 <UART_SetConfig+0x384>)
 800d89a:	fba2 2303 	umull	r2, r3, r2, r3
 800d89e:	095b      	lsrs	r3, r3, #5
 800d8a0:	f003 0207 	and.w	r2, r3, #7
 800d8a4:	687b      	ldr	r3, [r7, #4]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	4442      	add	r2, r8
 800d8aa:	609a      	str	r2, [r3, #8]
 800d8ac:	e26f      	b.n	800dd8e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d8ae:	f7fc ffa7 	bl	800a800 <HAL_RCC_GetPCLK1Freq>
 800d8b2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d8b4:	68bb      	ldr	r3, [r7, #8]
 800d8b6:	461d      	mov	r5, r3
 800d8b8:	f04f 0600 	mov.w	r6, #0
 800d8bc:	46a8      	mov	r8, r5
 800d8be:	46b1      	mov	r9, r6
 800d8c0:	eb18 0308 	adds.w	r3, r8, r8
 800d8c4:	eb49 0409 	adc.w	r4, r9, r9
 800d8c8:	4698      	mov	r8, r3
 800d8ca:	46a1      	mov	r9, r4
 800d8cc:	eb18 0805 	adds.w	r8, r8, r5
 800d8d0:	eb49 0906 	adc.w	r9, r9, r6
 800d8d4:	f04f 0100 	mov.w	r1, #0
 800d8d8:	f04f 0200 	mov.w	r2, #0
 800d8dc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800d8e0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800d8e4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800d8e8:	4688      	mov	r8, r1
 800d8ea:	4691      	mov	r9, r2
 800d8ec:	eb18 0005 	adds.w	r0, r8, r5
 800d8f0:	eb49 0106 	adc.w	r1, r9, r6
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	685b      	ldr	r3, [r3, #4]
 800d8f8:	461d      	mov	r5, r3
 800d8fa:	f04f 0600 	mov.w	r6, #0
 800d8fe:	196b      	adds	r3, r5, r5
 800d900:	eb46 0406 	adc.w	r4, r6, r6
 800d904:	461a      	mov	r2, r3
 800d906:	4623      	mov	r3, r4
 800d908:	f7f3 f8a8 	bl	8000a5c <__aeabi_uldivmod>
 800d90c:	4603      	mov	r3, r0
 800d90e:	460c      	mov	r4, r1
 800d910:	461a      	mov	r2, r3
 800d912:	4b47      	ldr	r3, [pc, #284]	; (800da30 <UART_SetConfig+0x384>)
 800d914:	fba3 2302 	umull	r2, r3, r3, r2
 800d918:	095b      	lsrs	r3, r3, #5
 800d91a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800d91e:	68bb      	ldr	r3, [r7, #8]
 800d920:	461d      	mov	r5, r3
 800d922:	f04f 0600 	mov.w	r6, #0
 800d926:	46a9      	mov	r9, r5
 800d928:	46b2      	mov	sl, r6
 800d92a:	eb19 0309 	adds.w	r3, r9, r9
 800d92e:	eb4a 040a 	adc.w	r4, sl, sl
 800d932:	4699      	mov	r9, r3
 800d934:	46a2      	mov	sl, r4
 800d936:	eb19 0905 	adds.w	r9, r9, r5
 800d93a:	eb4a 0a06 	adc.w	sl, sl, r6
 800d93e:	f04f 0100 	mov.w	r1, #0
 800d942:	f04f 0200 	mov.w	r2, #0
 800d946:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d94a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d94e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d952:	4689      	mov	r9, r1
 800d954:	4692      	mov	sl, r2
 800d956:	eb19 0005 	adds.w	r0, r9, r5
 800d95a:	eb4a 0106 	adc.w	r1, sl, r6
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	685b      	ldr	r3, [r3, #4]
 800d962:	461d      	mov	r5, r3
 800d964:	f04f 0600 	mov.w	r6, #0
 800d968:	196b      	adds	r3, r5, r5
 800d96a:	eb46 0406 	adc.w	r4, r6, r6
 800d96e:	461a      	mov	r2, r3
 800d970:	4623      	mov	r3, r4
 800d972:	f7f3 f873 	bl	8000a5c <__aeabi_uldivmod>
 800d976:	4603      	mov	r3, r0
 800d978:	460c      	mov	r4, r1
 800d97a:	461a      	mov	r2, r3
 800d97c:	4b2c      	ldr	r3, [pc, #176]	; (800da30 <UART_SetConfig+0x384>)
 800d97e:	fba3 1302 	umull	r1, r3, r3, r2
 800d982:	095b      	lsrs	r3, r3, #5
 800d984:	2164      	movs	r1, #100	; 0x64
 800d986:	fb01 f303 	mul.w	r3, r1, r3
 800d98a:	1ad3      	subs	r3, r2, r3
 800d98c:	00db      	lsls	r3, r3, #3
 800d98e:	3332      	adds	r3, #50	; 0x32
 800d990:	4a27      	ldr	r2, [pc, #156]	; (800da30 <UART_SetConfig+0x384>)
 800d992:	fba2 2303 	umull	r2, r3, r2, r3
 800d996:	095b      	lsrs	r3, r3, #5
 800d998:	005b      	lsls	r3, r3, #1
 800d99a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d99e:	4498      	add	r8, r3
 800d9a0:	68bb      	ldr	r3, [r7, #8]
 800d9a2:	461d      	mov	r5, r3
 800d9a4:	f04f 0600 	mov.w	r6, #0
 800d9a8:	46a9      	mov	r9, r5
 800d9aa:	46b2      	mov	sl, r6
 800d9ac:	eb19 0309 	adds.w	r3, r9, r9
 800d9b0:	eb4a 040a 	adc.w	r4, sl, sl
 800d9b4:	4699      	mov	r9, r3
 800d9b6:	46a2      	mov	sl, r4
 800d9b8:	eb19 0905 	adds.w	r9, r9, r5
 800d9bc:	eb4a 0a06 	adc.w	sl, sl, r6
 800d9c0:	f04f 0100 	mov.w	r1, #0
 800d9c4:	f04f 0200 	mov.w	r2, #0
 800d9c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800d9cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800d9d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800d9d4:	4689      	mov	r9, r1
 800d9d6:	4692      	mov	sl, r2
 800d9d8:	eb19 0005 	adds.w	r0, r9, r5
 800d9dc:	eb4a 0106 	adc.w	r1, sl, r6
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	685b      	ldr	r3, [r3, #4]
 800d9e4:	461d      	mov	r5, r3
 800d9e6:	f04f 0600 	mov.w	r6, #0
 800d9ea:	196b      	adds	r3, r5, r5
 800d9ec:	eb46 0406 	adc.w	r4, r6, r6
 800d9f0:	461a      	mov	r2, r3
 800d9f2:	4623      	mov	r3, r4
 800d9f4:	f7f3 f832 	bl	8000a5c <__aeabi_uldivmod>
 800d9f8:	4603      	mov	r3, r0
 800d9fa:	460c      	mov	r4, r1
 800d9fc:	461a      	mov	r2, r3
 800d9fe:	4b0c      	ldr	r3, [pc, #48]	; (800da30 <UART_SetConfig+0x384>)
 800da00:	fba3 1302 	umull	r1, r3, r3, r2
 800da04:	095b      	lsrs	r3, r3, #5
 800da06:	2164      	movs	r1, #100	; 0x64
 800da08:	fb01 f303 	mul.w	r3, r1, r3
 800da0c:	1ad3      	subs	r3, r2, r3
 800da0e:	00db      	lsls	r3, r3, #3
 800da10:	3332      	adds	r3, #50	; 0x32
 800da12:	4a07      	ldr	r2, [pc, #28]	; (800da30 <UART_SetConfig+0x384>)
 800da14:	fba2 2303 	umull	r2, r3, r2, r3
 800da18:	095b      	lsrs	r3, r3, #5
 800da1a:	f003 0207 	and.w	r2, r3, #7
 800da1e:	687b      	ldr	r3, [r7, #4]
 800da20:	681b      	ldr	r3, [r3, #0]
 800da22:	4442      	add	r2, r8
 800da24:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800da26:	e1b2      	b.n	800dd8e <UART_SetConfig+0x6e2>
 800da28:	40011000 	.word	0x40011000
 800da2c:	40011400 	.word	0x40011400
 800da30:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	681b      	ldr	r3, [r3, #0]
 800da38:	4ad7      	ldr	r2, [pc, #860]	; (800dd98 <UART_SetConfig+0x6ec>)
 800da3a:	4293      	cmp	r3, r2
 800da3c:	d005      	beq.n	800da4a <UART_SetConfig+0x39e>
 800da3e:	687b      	ldr	r3, [r7, #4]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	4ad6      	ldr	r2, [pc, #856]	; (800dd9c <UART_SetConfig+0x6f0>)
 800da44:	4293      	cmp	r3, r2
 800da46:	f040 80d1 	bne.w	800dbec <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800da4a:	f7fc feed 	bl	800a828 <HAL_RCC_GetPCLK2Freq>
 800da4e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800da50:	68bb      	ldr	r3, [r7, #8]
 800da52:	469a      	mov	sl, r3
 800da54:	f04f 0b00 	mov.w	fp, #0
 800da58:	46d0      	mov	r8, sl
 800da5a:	46d9      	mov	r9, fp
 800da5c:	eb18 0308 	adds.w	r3, r8, r8
 800da60:	eb49 0409 	adc.w	r4, r9, r9
 800da64:	4698      	mov	r8, r3
 800da66:	46a1      	mov	r9, r4
 800da68:	eb18 080a 	adds.w	r8, r8, sl
 800da6c:	eb49 090b 	adc.w	r9, r9, fp
 800da70:	f04f 0100 	mov.w	r1, #0
 800da74:	f04f 0200 	mov.w	r2, #0
 800da78:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800da7c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800da80:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800da84:	4688      	mov	r8, r1
 800da86:	4691      	mov	r9, r2
 800da88:	eb1a 0508 	adds.w	r5, sl, r8
 800da8c:	eb4b 0609 	adc.w	r6, fp, r9
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	685b      	ldr	r3, [r3, #4]
 800da94:	4619      	mov	r1, r3
 800da96:	f04f 0200 	mov.w	r2, #0
 800da9a:	f04f 0300 	mov.w	r3, #0
 800da9e:	f04f 0400 	mov.w	r4, #0
 800daa2:	0094      	lsls	r4, r2, #2
 800daa4:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800daa8:	008b      	lsls	r3, r1, #2
 800daaa:	461a      	mov	r2, r3
 800daac:	4623      	mov	r3, r4
 800daae:	4628      	mov	r0, r5
 800dab0:	4631      	mov	r1, r6
 800dab2:	f7f2 ffd3 	bl	8000a5c <__aeabi_uldivmod>
 800dab6:	4603      	mov	r3, r0
 800dab8:	460c      	mov	r4, r1
 800daba:	461a      	mov	r2, r3
 800dabc:	4bb8      	ldr	r3, [pc, #736]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dabe:	fba3 2302 	umull	r2, r3, r3, r2
 800dac2:	095b      	lsrs	r3, r3, #5
 800dac4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	469b      	mov	fp, r3
 800dacc:	f04f 0c00 	mov.w	ip, #0
 800dad0:	46d9      	mov	r9, fp
 800dad2:	46e2      	mov	sl, ip
 800dad4:	eb19 0309 	adds.w	r3, r9, r9
 800dad8:	eb4a 040a 	adc.w	r4, sl, sl
 800dadc:	4699      	mov	r9, r3
 800dade:	46a2      	mov	sl, r4
 800dae0:	eb19 090b 	adds.w	r9, r9, fp
 800dae4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dae8:	f04f 0100 	mov.w	r1, #0
 800daec:	f04f 0200 	mov.w	r2, #0
 800daf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800daf4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800daf8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dafc:	4689      	mov	r9, r1
 800dafe:	4692      	mov	sl, r2
 800db00:	eb1b 0509 	adds.w	r5, fp, r9
 800db04:	eb4c 060a 	adc.w	r6, ip, sl
 800db08:	687b      	ldr	r3, [r7, #4]
 800db0a:	685b      	ldr	r3, [r3, #4]
 800db0c:	4619      	mov	r1, r3
 800db0e:	f04f 0200 	mov.w	r2, #0
 800db12:	f04f 0300 	mov.w	r3, #0
 800db16:	f04f 0400 	mov.w	r4, #0
 800db1a:	0094      	lsls	r4, r2, #2
 800db1c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800db20:	008b      	lsls	r3, r1, #2
 800db22:	461a      	mov	r2, r3
 800db24:	4623      	mov	r3, r4
 800db26:	4628      	mov	r0, r5
 800db28:	4631      	mov	r1, r6
 800db2a:	f7f2 ff97 	bl	8000a5c <__aeabi_uldivmod>
 800db2e:	4603      	mov	r3, r0
 800db30:	460c      	mov	r4, r1
 800db32:	461a      	mov	r2, r3
 800db34:	4b9a      	ldr	r3, [pc, #616]	; (800dda0 <UART_SetConfig+0x6f4>)
 800db36:	fba3 1302 	umull	r1, r3, r3, r2
 800db3a:	095b      	lsrs	r3, r3, #5
 800db3c:	2164      	movs	r1, #100	; 0x64
 800db3e:	fb01 f303 	mul.w	r3, r1, r3
 800db42:	1ad3      	subs	r3, r2, r3
 800db44:	011b      	lsls	r3, r3, #4
 800db46:	3332      	adds	r3, #50	; 0x32
 800db48:	4a95      	ldr	r2, [pc, #596]	; (800dda0 <UART_SetConfig+0x6f4>)
 800db4a:	fba2 2303 	umull	r2, r3, r2, r3
 800db4e:	095b      	lsrs	r3, r3, #5
 800db50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800db54:	4498      	add	r8, r3
 800db56:	68bb      	ldr	r3, [r7, #8]
 800db58:	469b      	mov	fp, r3
 800db5a:	f04f 0c00 	mov.w	ip, #0
 800db5e:	46d9      	mov	r9, fp
 800db60:	46e2      	mov	sl, ip
 800db62:	eb19 0309 	adds.w	r3, r9, r9
 800db66:	eb4a 040a 	adc.w	r4, sl, sl
 800db6a:	4699      	mov	r9, r3
 800db6c:	46a2      	mov	sl, r4
 800db6e:	eb19 090b 	adds.w	r9, r9, fp
 800db72:	eb4a 0a0c 	adc.w	sl, sl, ip
 800db76:	f04f 0100 	mov.w	r1, #0
 800db7a:	f04f 0200 	mov.w	r2, #0
 800db7e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800db82:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800db86:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800db8a:	4689      	mov	r9, r1
 800db8c:	4692      	mov	sl, r2
 800db8e:	eb1b 0509 	adds.w	r5, fp, r9
 800db92:	eb4c 060a 	adc.w	r6, ip, sl
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	685b      	ldr	r3, [r3, #4]
 800db9a:	4619      	mov	r1, r3
 800db9c:	f04f 0200 	mov.w	r2, #0
 800dba0:	f04f 0300 	mov.w	r3, #0
 800dba4:	f04f 0400 	mov.w	r4, #0
 800dba8:	0094      	lsls	r4, r2, #2
 800dbaa:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dbae:	008b      	lsls	r3, r1, #2
 800dbb0:	461a      	mov	r2, r3
 800dbb2:	4623      	mov	r3, r4
 800dbb4:	4628      	mov	r0, r5
 800dbb6:	4631      	mov	r1, r6
 800dbb8:	f7f2 ff50 	bl	8000a5c <__aeabi_uldivmod>
 800dbbc:	4603      	mov	r3, r0
 800dbbe:	460c      	mov	r4, r1
 800dbc0:	461a      	mov	r2, r3
 800dbc2:	4b77      	ldr	r3, [pc, #476]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dbc4:	fba3 1302 	umull	r1, r3, r3, r2
 800dbc8:	095b      	lsrs	r3, r3, #5
 800dbca:	2164      	movs	r1, #100	; 0x64
 800dbcc:	fb01 f303 	mul.w	r3, r1, r3
 800dbd0:	1ad3      	subs	r3, r2, r3
 800dbd2:	011b      	lsls	r3, r3, #4
 800dbd4:	3332      	adds	r3, #50	; 0x32
 800dbd6:	4a72      	ldr	r2, [pc, #456]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dbd8:	fba2 2303 	umull	r2, r3, r2, r3
 800dbdc:	095b      	lsrs	r3, r3, #5
 800dbde:	f003 020f 	and.w	r2, r3, #15
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	4442      	add	r2, r8
 800dbe8:	609a      	str	r2, [r3, #8]
 800dbea:	e0d0      	b.n	800dd8e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800dbec:	f7fc fe08 	bl	800a800 <HAL_RCC_GetPCLK1Freq>
 800dbf0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	469a      	mov	sl, r3
 800dbf6:	f04f 0b00 	mov.w	fp, #0
 800dbfa:	46d0      	mov	r8, sl
 800dbfc:	46d9      	mov	r9, fp
 800dbfe:	eb18 0308 	adds.w	r3, r8, r8
 800dc02:	eb49 0409 	adc.w	r4, r9, r9
 800dc06:	4698      	mov	r8, r3
 800dc08:	46a1      	mov	r9, r4
 800dc0a:	eb18 080a 	adds.w	r8, r8, sl
 800dc0e:	eb49 090b 	adc.w	r9, r9, fp
 800dc12:	f04f 0100 	mov.w	r1, #0
 800dc16:	f04f 0200 	mov.w	r2, #0
 800dc1a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800dc1e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800dc22:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800dc26:	4688      	mov	r8, r1
 800dc28:	4691      	mov	r9, r2
 800dc2a:	eb1a 0508 	adds.w	r5, sl, r8
 800dc2e:	eb4b 0609 	adc.w	r6, fp, r9
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	4619      	mov	r1, r3
 800dc38:	f04f 0200 	mov.w	r2, #0
 800dc3c:	f04f 0300 	mov.w	r3, #0
 800dc40:	f04f 0400 	mov.w	r4, #0
 800dc44:	0094      	lsls	r4, r2, #2
 800dc46:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dc4a:	008b      	lsls	r3, r1, #2
 800dc4c:	461a      	mov	r2, r3
 800dc4e:	4623      	mov	r3, r4
 800dc50:	4628      	mov	r0, r5
 800dc52:	4631      	mov	r1, r6
 800dc54:	f7f2 ff02 	bl	8000a5c <__aeabi_uldivmod>
 800dc58:	4603      	mov	r3, r0
 800dc5a:	460c      	mov	r4, r1
 800dc5c:	461a      	mov	r2, r3
 800dc5e:	4b50      	ldr	r3, [pc, #320]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dc60:	fba3 2302 	umull	r2, r3, r3, r2
 800dc64:	095b      	lsrs	r3, r3, #5
 800dc66:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800dc6a:	68bb      	ldr	r3, [r7, #8]
 800dc6c:	469b      	mov	fp, r3
 800dc6e:	f04f 0c00 	mov.w	ip, #0
 800dc72:	46d9      	mov	r9, fp
 800dc74:	46e2      	mov	sl, ip
 800dc76:	eb19 0309 	adds.w	r3, r9, r9
 800dc7a:	eb4a 040a 	adc.w	r4, sl, sl
 800dc7e:	4699      	mov	r9, r3
 800dc80:	46a2      	mov	sl, r4
 800dc82:	eb19 090b 	adds.w	r9, r9, fp
 800dc86:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dc8a:	f04f 0100 	mov.w	r1, #0
 800dc8e:	f04f 0200 	mov.w	r2, #0
 800dc92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dc96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dc9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dc9e:	4689      	mov	r9, r1
 800dca0:	4692      	mov	sl, r2
 800dca2:	eb1b 0509 	adds.w	r5, fp, r9
 800dca6:	eb4c 060a 	adc.w	r6, ip, sl
 800dcaa:	687b      	ldr	r3, [r7, #4]
 800dcac:	685b      	ldr	r3, [r3, #4]
 800dcae:	4619      	mov	r1, r3
 800dcb0:	f04f 0200 	mov.w	r2, #0
 800dcb4:	f04f 0300 	mov.w	r3, #0
 800dcb8:	f04f 0400 	mov.w	r4, #0
 800dcbc:	0094      	lsls	r4, r2, #2
 800dcbe:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dcc2:	008b      	lsls	r3, r1, #2
 800dcc4:	461a      	mov	r2, r3
 800dcc6:	4623      	mov	r3, r4
 800dcc8:	4628      	mov	r0, r5
 800dcca:	4631      	mov	r1, r6
 800dccc:	f7f2 fec6 	bl	8000a5c <__aeabi_uldivmod>
 800dcd0:	4603      	mov	r3, r0
 800dcd2:	460c      	mov	r4, r1
 800dcd4:	461a      	mov	r2, r3
 800dcd6:	4b32      	ldr	r3, [pc, #200]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dcd8:	fba3 1302 	umull	r1, r3, r3, r2
 800dcdc:	095b      	lsrs	r3, r3, #5
 800dcde:	2164      	movs	r1, #100	; 0x64
 800dce0:	fb01 f303 	mul.w	r3, r1, r3
 800dce4:	1ad3      	subs	r3, r2, r3
 800dce6:	011b      	lsls	r3, r3, #4
 800dce8:	3332      	adds	r3, #50	; 0x32
 800dcea:	4a2d      	ldr	r2, [pc, #180]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dcec:	fba2 2303 	umull	r2, r3, r2, r3
 800dcf0:	095b      	lsrs	r3, r3, #5
 800dcf2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800dcf6:	4498      	add	r8, r3
 800dcf8:	68bb      	ldr	r3, [r7, #8]
 800dcfa:	469b      	mov	fp, r3
 800dcfc:	f04f 0c00 	mov.w	ip, #0
 800dd00:	46d9      	mov	r9, fp
 800dd02:	46e2      	mov	sl, ip
 800dd04:	eb19 0309 	adds.w	r3, r9, r9
 800dd08:	eb4a 040a 	adc.w	r4, sl, sl
 800dd0c:	4699      	mov	r9, r3
 800dd0e:	46a2      	mov	sl, r4
 800dd10:	eb19 090b 	adds.w	r9, r9, fp
 800dd14:	eb4a 0a0c 	adc.w	sl, sl, ip
 800dd18:	f04f 0100 	mov.w	r1, #0
 800dd1c:	f04f 0200 	mov.w	r2, #0
 800dd20:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800dd24:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800dd28:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800dd2c:	4689      	mov	r9, r1
 800dd2e:	4692      	mov	sl, r2
 800dd30:	eb1b 0509 	adds.w	r5, fp, r9
 800dd34:	eb4c 060a 	adc.w	r6, ip, sl
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	685b      	ldr	r3, [r3, #4]
 800dd3c:	4619      	mov	r1, r3
 800dd3e:	f04f 0200 	mov.w	r2, #0
 800dd42:	f04f 0300 	mov.w	r3, #0
 800dd46:	f04f 0400 	mov.w	r4, #0
 800dd4a:	0094      	lsls	r4, r2, #2
 800dd4c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800dd50:	008b      	lsls	r3, r1, #2
 800dd52:	461a      	mov	r2, r3
 800dd54:	4623      	mov	r3, r4
 800dd56:	4628      	mov	r0, r5
 800dd58:	4631      	mov	r1, r6
 800dd5a:	f7f2 fe7f 	bl	8000a5c <__aeabi_uldivmod>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	460c      	mov	r4, r1
 800dd62:	461a      	mov	r2, r3
 800dd64:	4b0e      	ldr	r3, [pc, #56]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dd66:	fba3 1302 	umull	r1, r3, r3, r2
 800dd6a:	095b      	lsrs	r3, r3, #5
 800dd6c:	2164      	movs	r1, #100	; 0x64
 800dd6e:	fb01 f303 	mul.w	r3, r1, r3
 800dd72:	1ad3      	subs	r3, r2, r3
 800dd74:	011b      	lsls	r3, r3, #4
 800dd76:	3332      	adds	r3, #50	; 0x32
 800dd78:	4a09      	ldr	r2, [pc, #36]	; (800dda0 <UART_SetConfig+0x6f4>)
 800dd7a:	fba2 2303 	umull	r2, r3, r2, r3
 800dd7e:	095b      	lsrs	r3, r3, #5
 800dd80:	f003 020f 	and.w	r2, r3, #15
 800dd84:	687b      	ldr	r3, [r7, #4]
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	4442      	add	r2, r8
 800dd8a:	609a      	str	r2, [r3, #8]
}
 800dd8c:	e7ff      	b.n	800dd8e <UART_SetConfig+0x6e2>
 800dd8e:	bf00      	nop
 800dd90:	3714      	adds	r7, #20
 800dd92:	46bd      	mov	sp, r7
 800dd94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd98:	40011000 	.word	0x40011000
 800dd9c:	40011400 	.word	0x40011400
 800dda0:	51eb851f 	.word	0x51eb851f

0800dda4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800dda4:	b084      	sub	sp, #16
 800dda6:	b580      	push	{r7, lr}
 800dda8:	b084      	sub	sp, #16
 800ddaa:	af00      	add	r7, sp, #0
 800ddac:	6078      	str	r0, [r7, #4]
 800ddae:	f107 001c 	add.w	r0, r7, #28
 800ddb2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ddb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d122      	bne.n	800de02 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ddbc:	687b      	ldr	r3, [r7, #4]
 800ddbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ddc0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	68db      	ldr	r3, [r3, #12]
 800ddcc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800ddd0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ddd4:	687a      	ldr	r2, [r7, #4]
 800ddd6:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ddd8:	687b      	ldr	r3, [r7, #4]
 800ddda:	68db      	ldr	r3, [r3, #12]
 800dddc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800dde4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800dde6:	2b01      	cmp	r3, #1
 800dde8:	d105      	bne.n	800ddf6 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	68db      	ldr	r3, [r3, #12]
 800ddee:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800ddf6:	6878      	ldr	r0, [r7, #4]
 800ddf8:	f001 fac6 	bl	800f388 <USB_CoreReset>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	73fb      	strb	r3, [r7, #15]
 800de00:	e01a      	b.n	800de38 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	68db      	ldr	r3, [r3, #12]
 800de06:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f001 faba 	bl	800f388 <USB_CoreReset>
 800de14:	4603      	mov	r3, r0
 800de16:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800de18:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800de1a:	2b00      	cmp	r3, #0
 800de1c:	d106      	bne.n	800de2c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de22:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	639a      	str	r2, [r3, #56]	; 0x38
 800de2a:	e005      	b.n	800de38 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de30:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800de38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800de3a:	2b01      	cmp	r3, #1
 800de3c:	d10b      	bne.n	800de56 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800de3e:	687b      	ldr	r3, [r7, #4]
 800de40:	689b      	ldr	r3, [r3, #8]
 800de42:	f043 0206 	orr.w	r2, r3, #6
 800de46:	687b      	ldr	r3, [r7, #4]
 800de48:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	689b      	ldr	r3, [r3, #8]
 800de4e:	f043 0220 	orr.w	r2, r3, #32
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800de56:	7bfb      	ldrb	r3, [r7, #15]
}
 800de58:	4618      	mov	r0, r3
 800de5a:	3710      	adds	r7, #16
 800de5c:	46bd      	mov	sp, r7
 800de5e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800de62:	b004      	add	sp, #16
 800de64:	4770      	bx	lr
	...

0800de68 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800de68:	b480      	push	{r7}
 800de6a:	b087      	sub	sp, #28
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	60f8      	str	r0, [r7, #12]
 800de70:	60b9      	str	r1, [r7, #8]
 800de72:	4613      	mov	r3, r2
 800de74:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800de76:	79fb      	ldrb	r3, [r7, #7]
 800de78:	2b02      	cmp	r3, #2
 800de7a:	d165      	bne.n	800df48 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800de7c:	68bb      	ldr	r3, [r7, #8]
 800de7e:	4a41      	ldr	r2, [pc, #260]	; (800df84 <USB_SetTurnaroundTime+0x11c>)
 800de80:	4293      	cmp	r3, r2
 800de82:	d906      	bls.n	800de92 <USB_SetTurnaroundTime+0x2a>
 800de84:	68bb      	ldr	r3, [r7, #8]
 800de86:	4a40      	ldr	r2, [pc, #256]	; (800df88 <USB_SetTurnaroundTime+0x120>)
 800de88:	4293      	cmp	r3, r2
 800de8a:	d802      	bhi.n	800de92 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800de8c:	230f      	movs	r3, #15
 800de8e:	617b      	str	r3, [r7, #20]
 800de90:	e062      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800de92:	68bb      	ldr	r3, [r7, #8]
 800de94:	4a3c      	ldr	r2, [pc, #240]	; (800df88 <USB_SetTurnaroundTime+0x120>)
 800de96:	4293      	cmp	r3, r2
 800de98:	d906      	bls.n	800dea8 <USB_SetTurnaroundTime+0x40>
 800de9a:	68bb      	ldr	r3, [r7, #8]
 800de9c:	4a3b      	ldr	r2, [pc, #236]	; (800df8c <USB_SetTurnaroundTime+0x124>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d802      	bhi.n	800dea8 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800dea2:	230e      	movs	r3, #14
 800dea4:	617b      	str	r3, [r7, #20]
 800dea6:	e057      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800dea8:	68bb      	ldr	r3, [r7, #8]
 800deaa:	4a38      	ldr	r2, [pc, #224]	; (800df8c <USB_SetTurnaroundTime+0x124>)
 800deac:	4293      	cmp	r3, r2
 800deae:	d906      	bls.n	800debe <USB_SetTurnaroundTime+0x56>
 800deb0:	68bb      	ldr	r3, [r7, #8]
 800deb2:	4a37      	ldr	r2, [pc, #220]	; (800df90 <USB_SetTurnaroundTime+0x128>)
 800deb4:	4293      	cmp	r3, r2
 800deb6:	d802      	bhi.n	800debe <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800deb8:	230d      	movs	r3, #13
 800deba:	617b      	str	r3, [r7, #20]
 800debc:	e04c      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800debe:	68bb      	ldr	r3, [r7, #8]
 800dec0:	4a33      	ldr	r2, [pc, #204]	; (800df90 <USB_SetTurnaroundTime+0x128>)
 800dec2:	4293      	cmp	r3, r2
 800dec4:	d906      	bls.n	800ded4 <USB_SetTurnaroundTime+0x6c>
 800dec6:	68bb      	ldr	r3, [r7, #8]
 800dec8:	4a32      	ldr	r2, [pc, #200]	; (800df94 <USB_SetTurnaroundTime+0x12c>)
 800deca:	4293      	cmp	r3, r2
 800decc:	d802      	bhi.n	800ded4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800dece:	230c      	movs	r3, #12
 800ded0:	617b      	str	r3, [r7, #20]
 800ded2:	e041      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800ded4:	68bb      	ldr	r3, [r7, #8]
 800ded6:	4a2f      	ldr	r2, [pc, #188]	; (800df94 <USB_SetTurnaroundTime+0x12c>)
 800ded8:	4293      	cmp	r3, r2
 800deda:	d906      	bls.n	800deea <USB_SetTurnaroundTime+0x82>
 800dedc:	68bb      	ldr	r3, [r7, #8]
 800dede:	4a2e      	ldr	r2, [pc, #184]	; (800df98 <USB_SetTurnaroundTime+0x130>)
 800dee0:	4293      	cmp	r3, r2
 800dee2:	d802      	bhi.n	800deea <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800dee4:	230b      	movs	r3, #11
 800dee6:	617b      	str	r3, [r7, #20]
 800dee8:	e036      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800deea:	68bb      	ldr	r3, [r7, #8]
 800deec:	4a2a      	ldr	r2, [pc, #168]	; (800df98 <USB_SetTurnaroundTime+0x130>)
 800deee:	4293      	cmp	r3, r2
 800def0:	d906      	bls.n	800df00 <USB_SetTurnaroundTime+0x98>
 800def2:	68bb      	ldr	r3, [r7, #8]
 800def4:	4a29      	ldr	r2, [pc, #164]	; (800df9c <USB_SetTurnaroundTime+0x134>)
 800def6:	4293      	cmp	r3, r2
 800def8:	d802      	bhi.n	800df00 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800defa:	230a      	movs	r3, #10
 800defc:	617b      	str	r3, [r7, #20]
 800defe:	e02b      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800df00:	68bb      	ldr	r3, [r7, #8]
 800df02:	4a26      	ldr	r2, [pc, #152]	; (800df9c <USB_SetTurnaroundTime+0x134>)
 800df04:	4293      	cmp	r3, r2
 800df06:	d906      	bls.n	800df16 <USB_SetTurnaroundTime+0xae>
 800df08:	68bb      	ldr	r3, [r7, #8]
 800df0a:	4a25      	ldr	r2, [pc, #148]	; (800dfa0 <USB_SetTurnaroundTime+0x138>)
 800df0c:	4293      	cmp	r3, r2
 800df0e:	d802      	bhi.n	800df16 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800df10:	2309      	movs	r3, #9
 800df12:	617b      	str	r3, [r7, #20]
 800df14:	e020      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800df16:	68bb      	ldr	r3, [r7, #8]
 800df18:	4a21      	ldr	r2, [pc, #132]	; (800dfa0 <USB_SetTurnaroundTime+0x138>)
 800df1a:	4293      	cmp	r3, r2
 800df1c:	d906      	bls.n	800df2c <USB_SetTurnaroundTime+0xc4>
 800df1e:	68bb      	ldr	r3, [r7, #8]
 800df20:	4a20      	ldr	r2, [pc, #128]	; (800dfa4 <USB_SetTurnaroundTime+0x13c>)
 800df22:	4293      	cmp	r3, r2
 800df24:	d802      	bhi.n	800df2c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800df26:	2308      	movs	r3, #8
 800df28:	617b      	str	r3, [r7, #20]
 800df2a:	e015      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800df2c:	68bb      	ldr	r3, [r7, #8]
 800df2e:	4a1d      	ldr	r2, [pc, #116]	; (800dfa4 <USB_SetTurnaroundTime+0x13c>)
 800df30:	4293      	cmp	r3, r2
 800df32:	d906      	bls.n	800df42 <USB_SetTurnaroundTime+0xda>
 800df34:	68bb      	ldr	r3, [r7, #8]
 800df36:	4a1c      	ldr	r2, [pc, #112]	; (800dfa8 <USB_SetTurnaroundTime+0x140>)
 800df38:	4293      	cmp	r3, r2
 800df3a:	d802      	bhi.n	800df42 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800df3c:	2307      	movs	r3, #7
 800df3e:	617b      	str	r3, [r7, #20]
 800df40:	e00a      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800df42:	2306      	movs	r3, #6
 800df44:	617b      	str	r3, [r7, #20]
 800df46:	e007      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800df48:	79fb      	ldrb	r3, [r7, #7]
 800df4a:	2b00      	cmp	r3, #0
 800df4c:	d102      	bne.n	800df54 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800df4e:	2309      	movs	r3, #9
 800df50:	617b      	str	r3, [r7, #20]
 800df52:	e001      	b.n	800df58 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800df54:	2309      	movs	r3, #9
 800df56:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800df58:	68fb      	ldr	r3, [r7, #12]
 800df5a:	68db      	ldr	r3, [r3, #12]
 800df5c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	68da      	ldr	r2, [r3, #12]
 800df68:	697b      	ldr	r3, [r7, #20]
 800df6a:	029b      	lsls	r3, r3, #10
 800df6c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800df70:	431a      	orrs	r2, r3
 800df72:	68fb      	ldr	r3, [r7, #12]
 800df74:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800df76:	2300      	movs	r3, #0
}
 800df78:	4618      	mov	r0, r3
 800df7a:	371c      	adds	r7, #28
 800df7c:	46bd      	mov	sp, r7
 800df7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df82:	4770      	bx	lr
 800df84:	00d8acbf 	.word	0x00d8acbf
 800df88:	00e4e1bf 	.word	0x00e4e1bf
 800df8c:	00f423ff 	.word	0x00f423ff
 800df90:	0106737f 	.word	0x0106737f
 800df94:	011a499f 	.word	0x011a499f
 800df98:	01312cff 	.word	0x01312cff
 800df9c:	014ca43f 	.word	0x014ca43f
 800dfa0:	016e35ff 	.word	0x016e35ff
 800dfa4:	01a6ab1f 	.word	0x01a6ab1f
 800dfa8:	01e847ff 	.word	0x01e847ff

0800dfac <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dfac:	b480      	push	{r7}
 800dfae:	b083      	sub	sp, #12
 800dfb0:	af00      	add	r7, sp, #0
 800dfb2:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	689b      	ldr	r3, [r3, #8]
 800dfb8:	f043 0201 	orr.w	r2, r3, #1
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dfc0:	2300      	movs	r3, #0
}
 800dfc2:	4618      	mov	r0, r3
 800dfc4:	370c      	adds	r7, #12
 800dfc6:	46bd      	mov	sp, r7
 800dfc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfcc:	4770      	bx	lr

0800dfce <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800dfce:	b480      	push	{r7}
 800dfd0:	b083      	sub	sp, #12
 800dfd2:	af00      	add	r7, sp, #0
 800dfd4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	689b      	ldr	r3, [r3, #8]
 800dfda:	f023 0201 	bic.w	r2, r3, #1
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800dfe2:	2300      	movs	r3, #0
}
 800dfe4:	4618      	mov	r0, r3
 800dfe6:	370c      	adds	r7, #12
 800dfe8:	46bd      	mov	sp, r7
 800dfea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfee:	4770      	bx	lr

0800dff0 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800dff0:	b580      	push	{r7, lr}
 800dff2:	b082      	sub	sp, #8
 800dff4:	af00      	add	r7, sp, #0
 800dff6:	6078      	str	r0, [r7, #4]
 800dff8:	460b      	mov	r3, r1
 800dffa:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	68db      	ldr	r3, [r3, #12]
 800e000:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e008:	78fb      	ldrb	r3, [r7, #3]
 800e00a:	2b01      	cmp	r3, #1
 800e00c:	d106      	bne.n	800e01c <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	68db      	ldr	r3, [r3, #12]
 800e012:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	60da      	str	r2, [r3, #12]
 800e01a:	e00b      	b.n	800e034 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e01c:	78fb      	ldrb	r3, [r7, #3]
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d106      	bne.n	800e030 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e022:	687b      	ldr	r3, [r7, #4]
 800e024:	68db      	ldr	r3, [r3, #12]
 800e026:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	60da      	str	r2, [r3, #12]
 800e02e:	e001      	b.n	800e034 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e030:	2301      	movs	r3, #1
 800e032:	e003      	b.n	800e03c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e034:	2032      	movs	r0, #50	; 0x32
 800e036:	f7f6 fd1d 	bl	8004a74 <HAL_Delay>

  return HAL_OK;
 800e03a:	2300      	movs	r3, #0
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3708      	adds	r7, #8
 800e040:	46bd      	mov	sp, r7
 800e042:	bd80      	pop	{r7, pc}

0800e044 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e044:	b084      	sub	sp, #16
 800e046:	b580      	push	{r7, lr}
 800e048:	b086      	sub	sp, #24
 800e04a:	af00      	add	r7, sp, #0
 800e04c:	6078      	str	r0, [r7, #4]
 800e04e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e052:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e056:	2300      	movs	r3, #0
 800e058:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e05e:	2300      	movs	r3, #0
 800e060:	613b      	str	r3, [r7, #16]
 800e062:	e009      	b.n	800e078 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e064:	687a      	ldr	r2, [r7, #4]
 800e066:	693b      	ldr	r3, [r7, #16]
 800e068:	3340      	adds	r3, #64	; 0x40
 800e06a:	009b      	lsls	r3, r3, #2
 800e06c:	4413      	add	r3, r2
 800e06e:	2200      	movs	r2, #0
 800e070:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e072:	693b      	ldr	r3, [r7, #16]
 800e074:	3301      	adds	r3, #1
 800e076:	613b      	str	r3, [r7, #16]
 800e078:	693b      	ldr	r3, [r7, #16]
 800e07a:	2b0e      	cmp	r3, #14
 800e07c:	d9f2      	bls.n	800e064 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e07e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e080:	2b00      	cmp	r3, #0
 800e082:	d11c      	bne.n	800e0be <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e084:	68fb      	ldr	r3, [r7, #12]
 800e086:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e08a:	685b      	ldr	r3, [r3, #4]
 800e08c:	68fa      	ldr	r2, [r7, #12]
 800e08e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e092:	f043 0302 	orr.w	r3, r3, #2
 800e096:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e09c:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0a8:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800e0b0:	687b      	ldr	r3, [r7, #4]
 800e0b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0b4:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	639a      	str	r2, [r3, #56]	; 0x38
 800e0bc:	e00b      	b.n	800e0d6 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0c2:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e0c6:	687b      	ldr	r3, [r7, #4]
 800e0c8:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e0ce:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e0d6:	68fb      	ldr	r3, [r7, #12]
 800e0d8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e0dc:	461a      	mov	r2, r3
 800e0de:	2300      	movs	r3, #0
 800e0e0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e0e2:	68fb      	ldr	r3, [r7, #12]
 800e0e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0e8:	4619      	mov	r1, r3
 800e0ea:	68fb      	ldr	r3, [r7, #12]
 800e0ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e0f0:	461a      	mov	r2, r3
 800e0f2:	680b      	ldr	r3, [r1, #0]
 800e0f4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e0f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e0f8:	2b01      	cmp	r3, #1
 800e0fa:	d10c      	bne.n	800e116 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e0fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e0fe:	2b00      	cmp	r3, #0
 800e100:	d104      	bne.n	800e10c <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e102:	2100      	movs	r1, #0
 800e104:	6878      	ldr	r0, [r7, #4]
 800e106:	f000 f949 	bl	800e39c <USB_SetDevSpeed>
 800e10a:	e008      	b.n	800e11e <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e10c:	2101      	movs	r1, #1
 800e10e:	6878      	ldr	r0, [r7, #4]
 800e110:	f000 f944 	bl	800e39c <USB_SetDevSpeed>
 800e114:	e003      	b.n	800e11e <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e116:	2103      	movs	r1, #3
 800e118:	6878      	ldr	r0, [r7, #4]
 800e11a:	f000 f93f 	bl	800e39c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e11e:	2110      	movs	r1, #16
 800e120:	6878      	ldr	r0, [r7, #4]
 800e122:	f000 f8f3 	bl	800e30c <USB_FlushTxFifo>
 800e126:	4603      	mov	r3, r0
 800e128:	2b00      	cmp	r3, #0
 800e12a:	d001      	beq.n	800e130 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 800e12c:	2301      	movs	r3, #1
 800e12e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e130:	6878      	ldr	r0, [r7, #4]
 800e132:	f000 f911 	bl	800e358 <USB_FlushRxFifo>
 800e136:	4603      	mov	r3, r0
 800e138:	2b00      	cmp	r3, #0
 800e13a:	d001      	beq.n	800e140 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 800e13c:	2301      	movs	r3, #1
 800e13e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e146:	461a      	mov	r2, r3
 800e148:	2300      	movs	r3, #0
 800e14a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e14c:	68fb      	ldr	r3, [r7, #12]
 800e14e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e152:	461a      	mov	r2, r3
 800e154:	2300      	movs	r3, #0
 800e156:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e15e:	461a      	mov	r2, r3
 800e160:	2300      	movs	r3, #0
 800e162:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e164:	2300      	movs	r3, #0
 800e166:	613b      	str	r3, [r7, #16]
 800e168:	e043      	b.n	800e1f2 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e16a:	693b      	ldr	r3, [r7, #16]
 800e16c:	015a      	lsls	r2, r3, #5
 800e16e:	68fb      	ldr	r3, [r7, #12]
 800e170:	4413      	add	r3, r2
 800e172:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e176:	681b      	ldr	r3, [r3, #0]
 800e178:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e17c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e180:	d118      	bne.n	800e1b4 <USB_DevInit+0x170>
    {
      if (i == 0U)
 800e182:	693b      	ldr	r3, [r7, #16]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d10a      	bne.n	800e19e <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e188:	693b      	ldr	r3, [r7, #16]
 800e18a:	015a      	lsls	r2, r3, #5
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	4413      	add	r3, r2
 800e190:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e194:	461a      	mov	r2, r3
 800e196:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e19a:	6013      	str	r3, [r2, #0]
 800e19c:	e013      	b.n	800e1c6 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e19e:	693b      	ldr	r3, [r7, #16]
 800e1a0:	015a      	lsls	r2, r3, #5
 800e1a2:	68fb      	ldr	r3, [r7, #12]
 800e1a4:	4413      	add	r3, r2
 800e1a6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1aa:	461a      	mov	r2, r3
 800e1ac:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e1b0:	6013      	str	r3, [r2, #0]
 800e1b2:	e008      	b.n	800e1c6 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e1b4:	693b      	ldr	r3, [r7, #16]
 800e1b6:	015a      	lsls	r2, r3, #5
 800e1b8:	68fb      	ldr	r3, [r7, #12]
 800e1ba:	4413      	add	r3, r2
 800e1bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1c0:	461a      	mov	r2, r3
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e1c6:	693b      	ldr	r3, [r7, #16]
 800e1c8:	015a      	lsls	r2, r3, #5
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	4413      	add	r3, r2
 800e1ce:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1d2:	461a      	mov	r2, r3
 800e1d4:	2300      	movs	r3, #0
 800e1d6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e1d8:	693b      	ldr	r3, [r7, #16]
 800e1da:	015a      	lsls	r2, r3, #5
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	4413      	add	r3, r2
 800e1e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e1e4:	461a      	mov	r2, r3
 800e1e6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e1ea:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e1ec:	693b      	ldr	r3, [r7, #16]
 800e1ee:	3301      	adds	r3, #1
 800e1f0:	613b      	str	r3, [r7, #16]
 800e1f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e1f4:	693a      	ldr	r2, [r7, #16]
 800e1f6:	429a      	cmp	r2, r3
 800e1f8:	d3b7      	bcc.n	800e16a <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e1fa:	2300      	movs	r3, #0
 800e1fc:	613b      	str	r3, [r7, #16]
 800e1fe:	e043      	b.n	800e288 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e200:	693b      	ldr	r3, [r7, #16]
 800e202:	015a      	lsls	r2, r3, #5
 800e204:	68fb      	ldr	r3, [r7, #12]
 800e206:	4413      	add	r3, r2
 800e208:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e20c:	681b      	ldr	r3, [r3, #0]
 800e20e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e212:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e216:	d118      	bne.n	800e24a <USB_DevInit+0x206>
    {
      if (i == 0U)
 800e218:	693b      	ldr	r3, [r7, #16]
 800e21a:	2b00      	cmp	r3, #0
 800e21c:	d10a      	bne.n	800e234 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e21e:	693b      	ldr	r3, [r7, #16]
 800e220:	015a      	lsls	r2, r3, #5
 800e222:	68fb      	ldr	r3, [r7, #12]
 800e224:	4413      	add	r3, r2
 800e226:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e22a:	461a      	mov	r2, r3
 800e22c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e230:	6013      	str	r3, [r2, #0]
 800e232:	e013      	b.n	800e25c <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e234:	693b      	ldr	r3, [r7, #16]
 800e236:	015a      	lsls	r2, r3, #5
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	4413      	add	r3, r2
 800e23c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e240:	461a      	mov	r2, r3
 800e242:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e246:	6013      	str	r3, [r2, #0]
 800e248:	e008      	b.n	800e25c <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	015a      	lsls	r2, r3, #5
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	4413      	add	r3, r2
 800e252:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e256:	461a      	mov	r2, r3
 800e258:	2300      	movs	r3, #0
 800e25a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e25c:	693b      	ldr	r3, [r7, #16]
 800e25e:	015a      	lsls	r2, r3, #5
 800e260:	68fb      	ldr	r3, [r7, #12]
 800e262:	4413      	add	r3, r2
 800e264:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e268:	461a      	mov	r2, r3
 800e26a:	2300      	movs	r3, #0
 800e26c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800e26e:	693b      	ldr	r3, [r7, #16]
 800e270:	015a      	lsls	r2, r3, #5
 800e272:	68fb      	ldr	r3, [r7, #12]
 800e274:	4413      	add	r3, r2
 800e276:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e27a:	461a      	mov	r2, r3
 800e27c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e280:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e282:	693b      	ldr	r3, [r7, #16]
 800e284:	3301      	adds	r3, #1
 800e286:	613b      	str	r3, [r7, #16]
 800e288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e28a:	693a      	ldr	r2, [r7, #16]
 800e28c:	429a      	cmp	r2, r3
 800e28e:	d3b7      	bcc.n	800e200 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e296:	691b      	ldr	r3, [r3, #16]
 800e298:	68fa      	ldr	r2, [r7, #12]
 800e29a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e29e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e2a2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	2200      	movs	r2, #0
 800e2a8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800e2aa:	687b      	ldr	r3, [r7, #4]
 800e2ac:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800e2b0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800e2b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d105      	bne.n	800e2c4 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	699b      	ldr	r3, [r3, #24]
 800e2bc:	f043 0210 	orr.w	r2, r3, #16
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	699a      	ldr	r2, [r3, #24]
 800e2c8:	4b0f      	ldr	r3, [pc, #60]	; (800e308 <USB_DevInit+0x2c4>)
 800e2ca:	4313      	orrs	r3, r2
 800e2cc:	687a      	ldr	r2, [r7, #4]
 800e2ce:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800e2d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d005      	beq.n	800e2e2 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	699b      	ldr	r3, [r3, #24]
 800e2da:	f043 0208 	orr.w	r2, r3, #8
 800e2de:	687b      	ldr	r3, [r7, #4]
 800e2e0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800e2e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e2e4:	2b01      	cmp	r3, #1
 800e2e6:	d107      	bne.n	800e2f8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	699b      	ldr	r3, [r3, #24]
 800e2ec:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e2f0:	f043 0304 	orr.w	r3, r3, #4
 800e2f4:	687a      	ldr	r2, [r7, #4]
 800e2f6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800e2f8:	7dfb      	ldrb	r3, [r7, #23]
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3718      	adds	r7, #24
 800e2fe:	46bd      	mov	sp, r7
 800e300:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e304:	b004      	add	sp, #16
 800e306:	4770      	bx	lr
 800e308:	803c3800 	.word	0x803c3800

0800e30c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800e30c:	b480      	push	{r7}
 800e30e:	b085      	sub	sp, #20
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
 800e314:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800e316:	2300      	movs	r3, #0
 800e318:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800e31a:	683b      	ldr	r3, [r7, #0]
 800e31c:	019b      	lsls	r3, r3, #6
 800e31e:	f043 0220 	orr.w	r2, r3, #32
 800e322:	687b      	ldr	r3, [r7, #4]
 800e324:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	3301      	adds	r3, #1
 800e32a:	60fb      	str	r3, [r7, #12]
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	4a09      	ldr	r2, [pc, #36]	; (800e354 <USB_FlushTxFifo+0x48>)
 800e330:	4293      	cmp	r3, r2
 800e332:	d901      	bls.n	800e338 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800e334:	2303      	movs	r3, #3
 800e336:	e006      	b.n	800e346 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800e338:	687b      	ldr	r3, [r7, #4]
 800e33a:	691b      	ldr	r3, [r3, #16]
 800e33c:	f003 0320 	and.w	r3, r3, #32
 800e340:	2b20      	cmp	r3, #32
 800e342:	d0f0      	beq.n	800e326 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800e344:	2300      	movs	r3, #0
}
 800e346:	4618      	mov	r0, r3
 800e348:	3714      	adds	r7, #20
 800e34a:	46bd      	mov	sp, r7
 800e34c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e350:	4770      	bx	lr
 800e352:	bf00      	nop
 800e354:	00030d40 	.word	0x00030d40

0800e358 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800e358:	b480      	push	{r7}
 800e35a:	b085      	sub	sp, #20
 800e35c:	af00      	add	r7, sp, #0
 800e35e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800e360:	2300      	movs	r3, #0
 800e362:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2210      	movs	r2, #16
 800e368:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800e36a:	68fb      	ldr	r3, [r7, #12]
 800e36c:	3301      	adds	r3, #1
 800e36e:	60fb      	str	r3, [r7, #12]
 800e370:	68fb      	ldr	r3, [r7, #12]
 800e372:	4a09      	ldr	r2, [pc, #36]	; (800e398 <USB_FlushRxFifo+0x40>)
 800e374:	4293      	cmp	r3, r2
 800e376:	d901      	bls.n	800e37c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800e378:	2303      	movs	r3, #3
 800e37a:	e006      	b.n	800e38a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800e37c:	687b      	ldr	r3, [r7, #4]
 800e37e:	691b      	ldr	r3, [r3, #16]
 800e380:	f003 0310 	and.w	r3, r3, #16
 800e384:	2b10      	cmp	r3, #16
 800e386:	d0f0      	beq.n	800e36a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800e388:	2300      	movs	r3, #0
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3714      	adds	r7, #20
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop
 800e398:	00030d40 	.word	0x00030d40

0800e39c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800e39c:	b480      	push	{r7}
 800e39e:	b085      	sub	sp, #20
 800e3a0:	af00      	add	r7, sp, #0
 800e3a2:	6078      	str	r0, [r7, #4]
 800e3a4:	460b      	mov	r3, r1
 800e3a6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800e3ac:	68fb      	ldr	r3, [r7, #12]
 800e3ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3b2:	681a      	ldr	r2, [r3, #0]
 800e3b4:	78fb      	ldrb	r3, [r7, #3]
 800e3b6:	68f9      	ldr	r1, [r7, #12]
 800e3b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e3bc:	4313      	orrs	r3, r2
 800e3be:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800e3c0:	2300      	movs	r3, #0
}
 800e3c2:	4618      	mov	r0, r3
 800e3c4:	3714      	adds	r7, #20
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3cc:	4770      	bx	lr

0800e3ce <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800e3ce:	b480      	push	{r7}
 800e3d0:	b087      	sub	sp, #28
 800e3d2:	af00      	add	r7, sp, #0
 800e3d4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800e3da:	693b      	ldr	r3, [r7, #16]
 800e3dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e3e0:	689b      	ldr	r3, [r3, #8]
 800e3e2:	f003 0306 	and.w	r3, r3, #6
 800e3e6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800e3e8:	68fb      	ldr	r3, [r7, #12]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	d102      	bne.n	800e3f4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	75fb      	strb	r3, [r7, #23]
 800e3f2:	e00a      	b.n	800e40a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	2b02      	cmp	r3, #2
 800e3f8:	d002      	beq.n	800e400 <USB_GetDevSpeed+0x32>
 800e3fa:	68fb      	ldr	r3, [r7, #12]
 800e3fc:	2b06      	cmp	r3, #6
 800e3fe:	d102      	bne.n	800e406 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800e400:	2302      	movs	r3, #2
 800e402:	75fb      	strb	r3, [r7, #23]
 800e404:	e001      	b.n	800e40a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800e406:	230f      	movs	r3, #15
 800e408:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800e40a:	7dfb      	ldrb	r3, [r7, #23]
}
 800e40c:	4618      	mov	r0, r3
 800e40e:	371c      	adds	r7, #28
 800e410:	46bd      	mov	sp, r7
 800e412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e416:	4770      	bx	lr

0800e418 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e418:	b480      	push	{r7}
 800e41a:	b085      	sub	sp, #20
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
 800e420:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e426:	683b      	ldr	r3, [r7, #0]
 800e428:	781b      	ldrb	r3, [r3, #0]
 800e42a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800e42c:	683b      	ldr	r3, [r7, #0]
 800e42e:	785b      	ldrb	r3, [r3, #1]
 800e430:	2b01      	cmp	r3, #1
 800e432:	d13a      	bne.n	800e4aa <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800e434:	68fb      	ldr	r3, [r7, #12]
 800e436:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e43a:	69da      	ldr	r2, [r3, #28]
 800e43c:	683b      	ldr	r3, [r7, #0]
 800e43e:	781b      	ldrb	r3, [r3, #0]
 800e440:	f003 030f 	and.w	r3, r3, #15
 800e444:	2101      	movs	r1, #1
 800e446:	fa01 f303 	lsl.w	r3, r1, r3
 800e44a:	b29b      	uxth	r3, r3
 800e44c:	68f9      	ldr	r1, [r7, #12]
 800e44e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e452:	4313      	orrs	r3, r2
 800e454:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	015a      	lsls	r2, r3, #5
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	4413      	add	r3, r2
 800e45e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e468:	2b00      	cmp	r3, #0
 800e46a:	d155      	bne.n	800e518 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e46c:	68bb      	ldr	r3, [r7, #8]
 800e46e:	015a      	lsls	r2, r3, #5
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	4413      	add	r3, r2
 800e474:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e478:	681a      	ldr	r2, [r3, #0]
 800e47a:	683b      	ldr	r3, [r7, #0]
 800e47c:	689b      	ldr	r3, [r3, #8]
 800e47e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e482:	683b      	ldr	r3, [r7, #0]
 800e484:	78db      	ldrb	r3, [r3, #3]
 800e486:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e488:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800e48a:	68bb      	ldr	r3, [r7, #8]
 800e48c:	059b      	lsls	r3, r3, #22
 800e48e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800e490:	4313      	orrs	r3, r2
 800e492:	68ba      	ldr	r2, [r7, #8]
 800e494:	0151      	lsls	r1, r2, #5
 800e496:	68fa      	ldr	r2, [r7, #12]
 800e498:	440a      	add	r2, r1
 800e49a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e49e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e4a2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e4a6:	6013      	str	r3, [r2, #0]
 800e4a8:	e036      	b.n	800e518 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e4b0:	69da      	ldr	r2, [r3, #28]
 800e4b2:	683b      	ldr	r3, [r7, #0]
 800e4b4:	781b      	ldrb	r3, [r3, #0]
 800e4b6:	f003 030f 	and.w	r3, r3, #15
 800e4ba:	2101      	movs	r1, #1
 800e4bc:	fa01 f303 	lsl.w	r3, r1, r3
 800e4c0:	041b      	lsls	r3, r3, #16
 800e4c2:	68f9      	ldr	r1, [r7, #12]
 800e4c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e4c8:	4313      	orrs	r3, r2
 800e4ca:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800e4cc:	68bb      	ldr	r3, [r7, #8]
 800e4ce:	015a      	lsls	r2, r3, #5
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	4413      	add	r3, r2
 800e4d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d11a      	bne.n	800e518 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e4e2:	68bb      	ldr	r3, [r7, #8]
 800e4e4:	015a      	lsls	r2, r3, #5
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	4413      	add	r3, r2
 800e4ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e4ee:	681a      	ldr	r2, [r3, #0]
 800e4f0:	683b      	ldr	r3, [r7, #0]
 800e4f2:	689b      	ldr	r3, [r3, #8]
 800e4f4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800e4f8:	683b      	ldr	r3, [r7, #0]
 800e4fa:	78db      	ldrb	r3, [r3, #3]
 800e4fc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800e4fe:	430b      	orrs	r3, r1
 800e500:	4313      	orrs	r3, r2
 800e502:	68ba      	ldr	r2, [r7, #8]
 800e504:	0151      	lsls	r1, r2, #5
 800e506:	68fa      	ldr	r2, [r7, #12]
 800e508:	440a      	add	r2, r1
 800e50a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e50e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e512:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800e516:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800e518:	2300      	movs	r3, #0
}
 800e51a:	4618      	mov	r0, r3
 800e51c:	3714      	adds	r7, #20
 800e51e:	46bd      	mov	sp, r7
 800e520:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e524:	4770      	bx	lr
	...

0800e528 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800e528:	b480      	push	{r7}
 800e52a:	b085      	sub	sp, #20
 800e52c:	af00      	add	r7, sp, #0
 800e52e:	6078      	str	r0, [r7, #4]
 800e530:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800e536:	683b      	ldr	r3, [r7, #0]
 800e538:	781b      	ldrb	r3, [r3, #0]
 800e53a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800e53c:	683b      	ldr	r3, [r7, #0]
 800e53e:	785b      	ldrb	r3, [r3, #1]
 800e540:	2b01      	cmp	r3, #1
 800e542:	d161      	bne.n	800e608 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e544:	68bb      	ldr	r3, [r7, #8]
 800e546:	015a      	lsls	r2, r3, #5
 800e548:	68fb      	ldr	r3, [r7, #12]
 800e54a:	4413      	add	r3, r2
 800e54c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e556:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e55a:	d11f      	bne.n	800e59c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800e55c:	68bb      	ldr	r3, [r7, #8]
 800e55e:	015a      	lsls	r2, r3, #5
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	4413      	add	r3, r2
 800e564:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	68ba      	ldr	r2, [r7, #8]
 800e56c:	0151      	lsls	r1, r2, #5
 800e56e:	68fa      	ldr	r2, [r7, #12]
 800e570:	440a      	add	r2, r1
 800e572:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e576:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e57a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800e57c:	68bb      	ldr	r3, [r7, #8]
 800e57e:	015a      	lsls	r2, r3, #5
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	4413      	add	r3, r2
 800e584:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e588:	681b      	ldr	r3, [r3, #0]
 800e58a:	68ba      	ldr	r2, [r7, #8]
 800e58c:	0151      	lsls	r1, r2, #5
 800e58e:	68fa      	ldr	r2, [r7, #12]
 800e590:	440a      	add	r2, r1
 800e592:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e596:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e59a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e59c:	68fb      	ldr	r3, [r7, #12]
 800e59e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e5a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e5a4:	683b      	ldr	r3, [r7, #0]
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	f003 030f 	and.w	r3, r3, #15
 800e5ac:	2101      	movs	r1, #1
 800e5ae:	fa01 f303 	lsl.w	r3, r1, r3
 800e5b2:	b29b      	uxth	r3, r3
 800e5b4:	43db      	mvns	r3, r3
 800e5b6:	68f9      	ldr	r1, [r7, #12]
 800e5b8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e5bc:	4013      	ands	r3, r2
 800e5be:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800e5c0:	68fb      	ldr	r3, [r7, #12]
 800e5c2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e5c6:	69da      	ldr	r2, [r3, #28]
 800e5c8:	683b      	ldr	r3, [r7, #0]
 800e5ca:	781b      	ldrb	r3, [r3, #0]
 800e5cc:	f003 030f 	and.w	r3, r3, #15
 800e5d0:	2101      	movs	r1, #1
 800e5d2:	fa01 f303 	lsl.w	r3, r1, r3
 800e5d6:	b29b      	uxth	r3, r3
 800e5d8:	43db      	mvns	r3, r3
 800e5da:	68f9      	ldr	r1, [r7, #12]
 800e5dc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e5e0:	4013      	ands	r3, r2
 800e5e2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800e5e4:	68bb      	ldr	r3, [r7, #8]
 800e5e6:	015a      	lsls	r2, r3, #5
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	4413      	add	r3, r2
 800e5ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e5f0:	681a      	ldr	r2, [r3, #0]
 800e5f2:	68bb      	ldr	r3, [r7, #8]
 800e5f4:	0159      	lsls	r1, r3, #5
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	440b      	add	r3, r1
 800e5fa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e5fe:	4619      	mov	r1, r3
 800e600:	4b35      	ldr	r3, [pc, #212]	; (800e6d8 <USB_DeactivateEndpoint+0x1b0>)
 800e602:	4013      	ands	r3, r2
 800e604:	600b      	str	r3, [r1, #0]
 800e606:	e060      	b.n	800e6ca <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e608:	68bb      	ldr	r3, [r7, #8]
 800e60a:	015a      	lsls	r2, r3, #5
 800e60c:	68fb      	ldr	r3, [r7, #12]
 800e60e:	4413      	add	r3, r2
 800e610:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e61a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e61e:	d11f      	bne.n	800e660 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800e620:	68bb      	ldr	r3, [r7, #8]
 800e622:	015a      	lsls	r2, r3, #5
 800e624:	68fb      	ldr	r3, [r7, #12]
 800e626:	4413      	add	r3, r2
 800e628:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e62c:	681b      	ldr	r3, [r3, #0]
 800e62e:	68ba      	ldr	r2, [r7, #8]
 800e630:	0151      	lsls	r1, r2, #5
 800e632:	68fa      	ldr	r2, [r7, #12]
 800e634:	440a      	add	r2, r1
 800e636:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e63a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800e63e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800e640:	68bb      	ldr	r3, [r7, #8]
 800e642:	015a      	lsls	r2, r3, #5
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	4413      	add	r3, r2
 800e648:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	68ba      	ldr	r2, [r7, #8]
 800e650:	0151      	lsls	r1, r2, #5
 800e652:	68fa      	ldr	r2, [r7, #12]
 800e654:	440a      	add	r2, r1
 800e656:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e65a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800e65e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e660:	68fb      	ldr	r3, [r7, #12]
 800e662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e666:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e668:	683b      	ldr	r3, [r7, #0]
 800e66a:	781b      	ldrb	r3, [r3, #0]
 800e66c:	f003 030f 	and.w	r3, r3, #15
 800e670:	2101      	movs	r1, #1
 800e672:	fa01 f303 	lsl.w	r3, r1, r3
 800e676:	041b      	lsls	r3, r3, #16
 800e678:	43db      	mvns	r3, r3
 800e67a:	68f9      	ldr	r1, [r7, #12]
 800e67c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e680:	4013      	ands	r3, r2
 800e682:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e68a:	69da      	ldr	r2, [r3, #28]
 800e68c:	683b      	ldr	r3, [r7, #0]
 800e68e:	781b      	ldrb	r3, [r3, #0]
 800e690:	f003 030f 	and.w	r3, r3, #15
 800e694:	2101      	movs	r1, #1
 800e696:	fa01 f303 	lsl.w	r3, r1, r3
 800e69a:	041b      	lsls	r3, r3, #16
 800e69c:	43db      	mvns	r3, r3
 800e69e:	68f9      	ldr	r1, [r7, #12]
 800e6a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e6a4:	4013      	ands	r3, r2
 800e6a6:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800e6a8:	68bb      	ldr	r3, [r7, #8]
 800e6aa:	015a      	lsls	r2, r3, #5
 800e6ac:	68fb      	ldr	r3, [r7, #12]
 800e6ae:	4413      	add	r3, r2
 800e6b0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6b4:	681a      	ldr	r2, [r3, #0]
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	0159      	lsls	r1, r3, #5
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	440b      	add	r3, r1
 800e6be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e6c2:	4619      	mov	r1, r3
 800e6c4:	4b05      	ldr	r3, [pc, #20]	; (800e6dc <USB_DeactivateEndpoint+0x1b4>)
 800e6c6:	4013      	ands	r3, r2
 800e6c8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800e6ca:	2300      	movs	r3, #0
}
 800e6cc:	4618      	mov	r0, r3
 800e6ce:	3714      	adds	r7, #20
 800e6d0:	46bd      	mov	sp, r7
 800e6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6d6:	4770      	bx	lr
 800e6d8:	ec337800 	.word	0xec337800
 800e6dc:	eff37800 	.word	0xeff37800

0800e6e0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800e6e0:	b580      	push	{r7, lr}
 800e6e2:	b08a      	sub	sp, #40	; 0x28
 800e6e4:	af02      	add	r7, sp, #8
 800e6e6:	60f8      	str	r0, [r7, #12]
 800e6e8:	60b9      	str	r1, [r7, #8]
 800e6ea:	4613      	mov	r3, r2
 800e6ec:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e6ee:	68fb      	ldr	r3, [r7, #12]
 800e6f0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	781b      	ldrb	r3, [r3, #0]
 800e6f6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800e6f8:	68bb      	ldr	r3, [r7, #8]
 800e6fa:	785b      	ldrb	r3, [r3, #1]
 800e6fc:	2b01      	cmp	r3, #1
 800e6fe:	f040 815c 	bne.w	800e9ba <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800e702:	68bb      	ldr	r3, [r7, #8]
 800e704:	695b      	ldr	r3, [r3, #20]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d132      	bne.n	800e770 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e70a:	69bb      	ldr	r3, [r7, #24]
 800e70c:	015a      	lsls	r2, r3, #5
 800e70e:	69fb      	ldr	r3, [r7, #28]
 800e710:	4413      	add	r3, r2
 800e712:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e716:	691b      	ldr	r3, [r3, #16]
 800e718:	69ba      	ldr	r2, [r7, #24]
 800e71a:	0151      	lsls	r1, r2, #5
 800e71c:	69fa      	ldr	r2, [r7, #28]
 800e71e:	440a      	add	r2, r1
 800e720:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e724:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e728:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e72c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	015a      	lsls	r2, r3, #5
 800e732:	69fb      	ldr	r3, [r7, #28]
 800e734:	4413      	add	r3, r2
 800e736:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e73a:	691b      	ldr	r3, [r3, #16]
 800e73c:	69ba      	ldr	r2, [r7, #24]
 800e73e:	0151      	lsls	r1, r2, #5
 800e740:	69fa      	ldr	r2, [r7, #28]
 800e742:	440a      	add	r2, r1
 800e744:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e748:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800e74c:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e74e:	69bb      	ldr	r3, [r7, #24]
 800e750:	015a      	lsls	r2, r3, #5
 800e752:	69fb      	ldr	r3, [r7, #28]
 800e754:	4413      	add	r3, r2
 800e756:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e75a:	691b      	ldr	r3, [r3, #16]
 800e75c:	69ba      	ldr	r2, [r7, #24]
 800e75e:	0151      	lsls	r1, r2, #5
 800e760:	69fa      	ldr	r2, [r7, #28]
 800e762:	440a      	add	r2, r1
 800e764:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e768:	0cdb      	lsrs	r3, r3, #19
 800e76a:	04db      	lsls	r3, r3, #19
 800e76c:	6113      	str	r3, [r2, #16]
 800e76e:	e074      	b.n	800e85a <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800e770:	69bb      	ldr	r3, [r7, #24]
 800e772:	015a      	lsls	r2, r3, #5
 800e774:	69fb      	ldr	r3, [r7, #28]
 800e776:	4413      	add	r3, r2
 800e778:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e77c:	691b      	ldr	r3, [r3, #16]
 800e77e:	69ba      	ldr	r2, [r7, #24]
 800e780:	0151      	lsls	r1, r2, #5
 800e782:	69fa      	ldr	r2, [r7, #28]
 800e784:	440a      	add	r2, r1
 800e786:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e78a:	0cdb      	lsrs	r3, r3, #19
 800e78c:	04db      	lsls	r3, r3, #19
 800e78e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800e790:	69bb      	ldr	r3, [r7, #24]
 800e792:	015a      	lsls	r2, r3, #5
 800e794:	69fb      	ldr	r3, [r7, #28]
 800e796:	4413      	add	r3, r2
 800e798:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e79c:	691b      	ldr	r3, [r3, #16]
 800e79e:	69ba      	ldr	r2, [r7, #24]
 800e7a0:	0151      	lsls	r1, r2, #5
 800e7a2:	69fa      	ldr	r2, [r7, #28]
 800e7a4:	440a      	add	r2, r1
 800e7a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e7aa:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e7ae:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e7b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800e7b4:	69bb      	ldr	r3, [r7, #24]
 800e7b6:	015a      	lsls	r2, r3, #5
 800e7b8:	69fb      	ldr	r3, [r7, #28]
 800e7ba:	4413      	add	r3, r2
 800e7bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7c0:	691a      	ldr	r2, [r3, #16]
 800e7c2:	68bb      	ldr	r3, [r7, #8]
 800e7c4:	6959      	ldr	r1, [r3, #20]
 800e7c6:	68bb      	ldr	r3, [r7, #8]
 800e7c8:	689b      	ldr	r3, [r3, #8]
 800e7ca:	440b      	add	r3, r1
 800e7cc:	1e59      	subs	r1, r3, #1
 800e7ce:	68bb      	ldr	r3, [r7, #8]
 800e7d0:	689b      	ldr	r3, [r3, #8]
 800e7d2:	fbb1 f3f3 	udiv	r3, r1, r3
 800e7d6:	04d9      	lsls	r1, r3, #19
 800e7d8:	4b9d      	ldr	r3, [pc, #628]	; (800ea50 <USB_EPStartXfer+0x370>)
 800e7da:	400b      	ands	r3, r1
 800e7dc:	69b9      	ldr	r1, [r7, #24]
 800e7de:	0148      	lsls	r0, r1, #5
 800e7e0:	69f9      	ldr	r1, [r7, #28]
 800e7e2:	4401      	add	r1, r0
 800e7e4:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e7e8:	4313      	orrs	r3, r2
 800e7ea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800e7ec:	69bb      	ldr	r3, [r7, #24]
 800e7ee:	015a      	lsls	r2, r3, #5
 800e7f0:	69fb      	ldr	r3, [r7, #28]
 800e7f2:	4413      	add	r3, r2
 800e7f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e7f8:	691a      	ldr	r2, [r3, #16]
 800e7fa:	68bb      	ldr	r3, [r7, #8]
 800e7fc:	695b      	ldr	r3, [r3, #20]
 800e7fe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800e802:	69b9      	ldr	r1, [r7, #24]
 800e804:	0148      	lsls	r0, r1, #5
 800e806:	69f9      	ldr	r1, [r7, #28]
 800e808:	4401      	add	r1, r0
 800e80a:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800e80e:	4313      	orrs	r3, r2
 800e810:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800e812:	68bb      	ldr	r3, [r7, #8]
 800e814:	78db      	ldrb	r3, [r3, #3]
 800e816:	2b01      	cmp	r3, #1
 800e818:	d11f      	bne.n	800e85a <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800e81a:	69bb      	ldr	r3, [r7, #24]
 800e81c:	015a      	lsls	r2, r3, #5
 800e81e:	69fb      	ldr	r3, [r7, #28]
 800e820:	4413      	add	r3, r2
 800e822:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e826:	691b      	ldr	r3, [r3, #16]
 800e828:	69ba      	ldr	r2, [r7, #24]
 800e82a:	0151      	lsls	r1, r2, #5
 800e82c:	69fa      	ldr	r2, [r7, #28]
 800e82e:	440a      	add	r2, r1
 800e830:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e834:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800e838:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800e83a:	69bb      	ldr	r3, [r7, #24]
 800e83c:	015a      	lsls	r2, r3, #5
 800e83e:	69fb      	ldr	r3, [r7, #28]
 800e840:	4413      	add	r3, r2
 800e842:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e846:	691b      	ldr	r3, [r3, #16]
 800e848:	69ba      	ldr	r2, [r7, #24]
 800e84a:	0151      	lsls	r1, r2, #5
 800e84c:	69fa      	ldr	r2, [r7, #28]
 800e84e:	440a      	add	r2, r1
 800e850:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e854:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e858:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800e85a:	79fb      	ldrb	r3, [r7, #7]
 800e85c:	2b01      	cmp	r3, #1
 800e85e:	d14b      	bne.n	800e8f8 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800e860:	68bb      	ldr	r3, [r7, #8]
 800e862:	691b      	ldr	r3, [r3, #16]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d009      	beq.n	800e87c <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800e868:	69bb      	ldr	r3, [r7, #24]
 800e86a:	015a      	lsls	r2, r3, #5
 800e86c:	69fb      	ldr	r3, [r7, #28]
 800e86e:	4413      	add	r3, r2
 800e870:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e874:	461a      	mov	r2, r3
 800e876:	68bb      	ldr	r3, [r7, #8]
 800e878:	691b      	ldr	r3, [r3, #16]
 800e87a:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800e87c:	68bb      	ldr	r3, [r7, #8]
 800e87e:	78db      	ldrb	r3, [r3, #3]
 800e880:	2b01      	cmp	r3, #1
 800e882:	d128      	bne.n	800e8d6 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e884:	69fb      	ldr	r3, [r7, #28]
 800e886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e88a:	689b      	ldr	r3, [r3, #8]
 800e88c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e890:	2b00      	cmp	r3, #0
 800e892:	d110      	bne.n	800e8b6 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e894:	69bb      	ldr	r3, [r7, #24]
 800e896:	015a      	lsls	r2, r3, #5
 800e898:	69fb      	ldr	r3, [r7, #28]
 800e89a:	4413      	add	r3, r2
 800e89c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8a0:	681b      	ldr	r3, [r3, #0]
 800e8a2:	69ba      	ldr	r2, [r7, #24]
 800e8a4:	0151      	lsls	r1, r2, #5
 800e8a6:	69fa      	ldr	r2, [r7, #28]
 800e8a8:	440a      	add	r2, r1
 800e8aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8ae:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e8b2:	6013      	str	r3, [r2, #0]
 800e8b4:	e00f      	b.n	800e8d6 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e8b6:	69bb      	ldr	r3, [r7, #24]
 800e8b8:	015a      	lsls	r2, r3, #5
 800e8ba:	69fb      	ldr	r3, [r7, #28]
 800e8bc:	4413      	add	r3, r2
 800e8be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	69ba      	ldr	r2, [r7, #24]
 800e8c6:	0151      	lsls	r1, r2, #5
 800e8c8:	69fa      	ldr	r2, [r7, #28]
 800e8ca:	440a      	add	r2, r1
 800e8cc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e8d4:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e8d6:	69bb      	ldr	r3, [r7, #24]
 800e8d8:	015a      	lsls	r2, r3, #5
 800e8da:	69fb      	ldr	r3, [r7, #28]
 800e8dc:	4413      	add	r3, r2
 800e8de:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e8e2:	681b      	ldr	r3, [r3, #0]
 800e8e4:	69ba      	ldr	r2, [r7, #24]
 800e8e6:	0151      	lsls	r1, r2, #5
 800e8e8:	69fa      	ldr	r2, [r7, #28]
 800e8ea:	440a      	add	r2, r1
 800e8ec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e8f0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e8f4:	6013      	str	r3, [r2, #0]
 800e8f6:	e12f      	b.n	800eb58 <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800e8f8:	69bb      	ldr	r3, [r7, #24]
 800e8fa:	015a      	lsls	r2, r3, #5
 800e8fc:	69fb      	ldr	r3, [r7, #28]
 800e8fe:	4413      	add	r3, r2
 800e900:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	69ba      	ldr	r2, [r7, #24]
 800e908:	0151      	lsls	r1, r2, #5
 800e90a:	69fa      	ldr	r2, [r7, #28]
 800e90c:	440a      	add	r2, r1
 800e90e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e912:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800e916:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800e918:	68bb      	ldr	r3, [r7, #8]
 800e91a:	78db      	ldrb	r3, [r3, #3]
 800e91c:	2b01      	cmp	r3, #1
 800e91e:	d015      	beq.n	800e94c <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800e920:	68bb      	ldr	r3, [r7, #8]
 800e922:	695b      	ldr	r3, [r3, #20]
 800e924:	2b00      	cmp	r3, #0
 800e926:	f000 8117 	beq.w	800eb58 <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800e92a:	69fb      	ldr	r3, [r7, #28]
 800e92c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e932:	68bb      	ldr	r3, [r7, #8]
 800e934:	781b      	ldrb	r3, [r3, #0]
 800e936:	f003 030f 	and.w	r3, r3, #15
 800e93a:	2101      	movs	r1, #1
 800e93c:	fa01 f303 	lsl.w	r3, r1, r3
 800e940:	69f9      	ldr	r1, [r7, #28]
 800e942:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800e946:	4313      	orrs	r3, r2
 800e948:	634b      	str	r3, [r1, #52]	; 0x34
 800e94a:	e105      	b.n	800eb58 <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800e94c:	69fb      	ldr	r3, [r7, #28]
 800e94e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e952:	689b      	ldr	r3, [r3, #8]
 800e954:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d110      	bne.n	800e97e <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800e95c:	69bb      	ldr	r3, [r7, #24]
 800e95e:	015a      	lsls	r2, r3, #5
 800e960:	69fb      	ldr	r3, [r7, #28]
 800e962:	4413      	add	r3, r2
 800e964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e968:	681b      	ldr	r3, [r3, #0]
 800e96a:	69ba      	ldr	r2, [r7, #24]
 800e96c:	0151      	lsls	r1, r2, #5
 800e96e:	69fa      	ldr	r2, [r7, #28]
 800e970:	440a      	add	r2, r1
 800e972:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e976:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800e97a:	6013      	str	r3, [r2, #0]
 800e97c:	e00f      	b.n	800e99e <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800e97e:	69bb      	ldr	r3, [r7, #24]
 800e980:	015a      	lsls	r2, r3, #5
 800e982:	69fb      	ldr	r3, [r7, #28]
 800e984:	4413      	add	r3, r2
 800e986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e98a:	681b      	ldr	r3, [r3, #0]
 800e98c:	69ba      	ldr	r2, [r7, #24]
 800e98e:	0151      	lsls	r1, r2, #5
 800e990:	69fa      	ldr	r2, [r7, #28]
 800e992:	440a      	add	r2, r1
 800e994:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800e998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e99c:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800e99e:	68bb      	ldr	r3, [r7, #8]
 800e9a0:	68d9      	ldr	r1, [r3, #12]
 800e9a2:	68bb      	ldr	r3, [r7, #8]
 800e9a4:	781a      	ldrb	r2, [r3, #0]
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	695b      	ldr	r3, [r3, #20]
 800e9aa:	b298      	uxth	r0, r3
 800e9ac:	79fb      	ldrb	r3, [r7, #7]
 800e9ae:	9300      	str	r3, [sp, #0]
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	68f8      	ldr	r0, [r7, #12]
 800e9b4:	f000 fa2b 	bl	800ee0e <USB_WritePacket>
 800e9b8:	e0ce      	b.n	800eb58 <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800e9ba:	69bb      	ldr	r3, [r7, #24]
 800e9bc:	015a      	lsls	r2, r3, #5
 800e9be:	69fb      	ldr	r3, [r7, #28]
 800e9c0:	4413      	add	r3, r2
 800e9c2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9c6:	691b      	ldr	r3, [r3, #16]
 800e9c8:	69ba      	ldr	r2, [r7, #24]
 800e9ca:	0151      	lsls	r1, r2, #5
 800e9cc:	69fa      	ldr	r2, [r7, #28]
 800e9ce:	440a      	add	r2, r1
 800e9d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e9d4:	0cdb      	lsrs	r3, r3, #19
 800e9d6:	04db      	lsls	r3, r3, #19
 800e9d8:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800e9da:	69bb      	ldr	r3, [r7, #24]
 800e9dc:	015a      	lsls	r2, r3, #5
 800e9de:	69fb      	ldr	r3, [r7, #28]
 800e9e0:	4413      	add	r3, r2
 800e9e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9e6:	691b      	ldr	r3, [r3, #16]
 800e9e8:	69ba      	ldr	r2, [r7, #24]
 800e9ea:	0151      	lsls	r1, r2, #5
 800e9ec:	69fa      	ldr	r2, [r7, #28]
 800e9ee:	440a      	add	r2, r1
 800e9f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800e9f4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800e9f8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800e9fc:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800e9fe:	68bb      	ldr	r3, [r7, #8]
 800ea00:	695b      	ldr	r3, [r3, #20]
 800ea02:	2b00      	cmp	r3, #0
 800ea04:	d126      	bne.n	800ea54 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ea06:	69bb      	ldr	r3, [r7, #24]
 800ea08:	015a      	lsls	r2, r3, #5
 800ea0a:	69fb      	ldr	r3, [r7, #28]
 800ea0c:	4413      	add	r3, r2
 800ea0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea12:	691a      	ldr	r2, [r3, #16]
 800ea14:	68bb      	ldr	r3, [r7, #8]
 800ea16:	689b      	ldr	r3, [r3, #8]
 800ea18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ea1c:	69b9      	ldr	r1, [r7, #24]
 800ea1e:	0148      	lsls	r0, r1, #5
 800ea20:	69f9      	ldr	r1, [r7, #28]
 800ea22:	4401      	add	r1, r0
 800ea24:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ea28:	4313      	orrs	r3, r2
 800ea2a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ea2c:	69bb      	ldr	r3, [r7, #24]
 800ea2e:	015a      	lsls	r2, r3, #5
 800ea30:	69fb      	ldr	r3, [r7, #28]
 800ea32:	4413      	add	r3, r2
 800ea34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea38:	691b      	ldr	r3, [r3, #16]
 800ea3a:	69ba      	ldr	r2, [r7, #24]
 800ea3c:	0151      	lsls	r1, r2, #5
 800ea3e:	69fa      	ldr	r2, [r7, #28]
 800ea40:	440a      	add	r2, r1
 800ea42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ea46:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ea4a:	6113      	str	r3, [r2, #16]
 800ea4c:	e036      	b.n	800eabc <USB_EPStartXfer+0x3dc>
 800ea4e:	bf00      	nop
 800ea50:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ea54:	68bb      	ldr	r3, [r7, #8]
 800ea56:	695a      	ldr	r2, [r3, #20]
 800ea58:	68bb      	ldr	r3, [r7, #8]
 800ea5a:	689b      	ldr	r3, [r3, #8]
 800ea5c:	4413      	add	r3, r2
 800ea5e:	1e5a      	subs	r2, r3, #1
 800ea60:	68bb      	ldr	r3, [r7, #8]
 800ea62:	689b      	ldr	r3, [r3, #8]
 800ea64:	fbb2 f3f3 	udiv	r3, r2, r3
 800ea68:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ea6a:	69bb      	ldr	r3, [r7, #24]
 800ea6c:	015a      	lsls	r2, r3, #5
 800ea6e:	69fb      	ldr	r3, [r7, #28]
 800ea70:	4413      	add	r3, r2
 800ea72:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea76:	691a      	ldr	r2, [r3, #16]
 800ea78:	8afb      	ldrh	r3, [r7, #22]
 800ea7a:	04d9      	lsls	r1, r3, #19
 800ea7c:	4b39      	ldr	r3, [pc, #228]	; (800eb64 <USB_EPStartXfer+0x484>)
 800ea7e:	400b      	ands	r3, r1
 800ea80:	69b9      	ldr	r1, [r7, #24]
 800ea82:	0148      	lsls	r0, r1, #5
 800ea84:	69f9      	ldr	r1, [r7, #28]
 800ea86:	4401      	add	r1, r0
 800ea88:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ea8c:	4313      	orrs	r3, r2
 800ea8e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800ea90:	69bb      	ldr	r3, [r7, #24]
 800ea92:	015a      	lsls	r2, r3, #5
 800ea94:	69fb      	ldr	r3, [r7, #28]
 800ea96:	4413      	add	r3, r2
 800ea98:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea9c:	691a      	ldr	r2, [r3, #16]
 800ea9e:	68bb      	ldr	r3, [r7, #8]
 800eaa0:	689b      	ldr	r3, [r3, #8]
 800eaa2:	8af9      	ldrh	r1, [r7, #22]
 800eaa4:	fb01 f303 	mul.w	r3, r1, r3
 800eaa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800eaac:	69b9      	ldr	r1, [r7, #24]
 800eaae:	0148      	lsls	r0, r1, #5
 800eab0:	69f9      	ldr	r1, [r7, #28]
 800eab2:	4401      	add	r1, r0
 800eab4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800eab8:	4313      	orrs	r3, r2
 800eaba:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800eabc:	79fb      	ldrb	r3, [r7, #7]
 800eabe:	2b01      	cmp	r3, #1
 800eac0:	d10d      	bne.n	800eade <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800eac2:	68bb      	ldr	r3, [r7, #8]
 800eac4:	68db      	ldr	r3, [r3, #12]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d009      	beq.n	800eade <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800eaca:	68bb      	ldr	r3, [r7, #8]
 800eacc:	68d9      	ldr	r1, [r3, #12]
 800eace:	69bb      	ldr	r3, [r7, #24]
 800ead0:	015a      	lsls	r2, r3, #5
 800ead2:	69fb      	ldr	r3, [r7, #28]
 800ead4:	4413      	add	r3, r2
 800ead6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eada:	460a      	mov	r2, r1
 800eadc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	78db      	ldrb	r3, [r3, #3]
 800eae2:	2b01      	cmp	r3, #1
 800eae4:	d128      	bne.n	800eb38 <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800eae6:	69fb      	ldr	r3, [r7, #28]
 800eae8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eaec:	689b      	ldr	r3, [r3, #8]
 800eaee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800eaf2:	2b00      	cmp	r3, #0
 800eaf4:	d110      	bne.n	800eb18 <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800eaf6:	69bb      	ldr	r3, [r7, #24]
 800eaf8:	015a      	lsls	r2, r3, #5
 800eafa:	69fb      	ldr	r3, [r7, #28]
 800eafc:	4413      	add	r3, r2
 800eafe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb02:	681b      	ldr	r3, [r3, #0]
 800eb04:	69ba      	ldr	r2, [r7, #24]
 800eb06:	0151      	lsls	r1, r2, #5
 800eb08:	69fa      	ldr	r2, [r7, #28]
 800eb0a:	440a      	add	r2, r1
 800eb0c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb10:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800eb14:	6013      	str	r3, [r2, #0]
 800eb16:	e00f      	b.n	800eb38 <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800eb18:	69bb      	ldr	r3, [r7, #24]
 800eb1a:	015a      	lsls	r2, r3, #5
 800eb1c:	69fb      	ldr	r3, [r7, #28]
 800eb1e:	4413      	add	r3, r2
 800eb20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb24:	681b      	ldr	r3, [r3, #0]
 800eb26:	69ba      	ldr	r2, [r7, #24]
 800eb28:	0151      	lsls	r1, r2, #5
 800eb2a:	69fa      	ldr	r2, [r7, #28]
 800eb2c:	440a      	add	r2, r1
 800eb2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800eb36:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800eb38:	69bb      	ldr	r3, [r7, #24]
 800eb3a:	015a      	lsls	r2, r3, #5
 800eb3c:	69fb      	ldr	r3, [r7, #28]
 800eb3e:	4413      	add	r3, r2
 800eb40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	69ba      	ldr	r2, [r7, #24]
 800eb48:	0151      	lsls	r1, r2, #5
 800eb4a:	69fa      	ldr	r2, [r7, #28]
 800eb4c:	440a      	add	r2, r1
 800eb4e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800eb52:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800eb56:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3720      	adds	r7, #32
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	bd80      	pop	{r7, pc}
 800eb62:	bf00      	nop
 800eb64:	1ff80000 	.word	0x1ff80000

0800eb68 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b087      	sub	sp, #28
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	60f8      	str	r0, [r7, #12]
 800eb70:	60b9      	str	r1, [r7, #8]
 800eb72:	4613      	mov	r3, r2
 800eb74:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800eb80:	68bb      	ldr	r3, [r7, #8]
 800eb82:	785b      	ldrb	r3, [r3, #1]
 800eb84:	2b01      	cmp	r3, #1
 800eb86:	f040 80cd 	bne.w	800ed24 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800eb8a:	68bb      	ldr	r3, [r7, #8]
 800eb8c:	695b      	ldr	r3, [r3, #20]
 800eb8e:	2b00      	cmp	r3, #0
 800eb90:	d132      	bne.n	800ebf8 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800eb92:	693b      	ldr	r3, [r7, #16]
 800eb94:	015a      	lsls	r2, r3, #5
 800eb96:	697b      	ldr	r3, [r7, #20]
 800eb98:	4413      	add	r3, r2
 800eb9a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eb9e:	691b      	ldr	r3, [r3, #16]
 800eba0:	693a      	ldr	r2, [r7, #16]
 800eba2:	0151      	lsls	r1, r2, #5
 800eba4:	697a      	ldr	r2, [r7, #20]
 800eba6:	440a      	add	r2, r1
 800eba8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebac:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ebb0:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ebb4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ebb6:	693b      	ldr	r3, [r7, #16]
 800ebb8:	015a      	lsls	r2, r3, #5
 800ebba:	697b      	ldr	r3, [r7, #20]
 800ebbc:	4413      	add	r3, r2
 800ebbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebc2:	691b      	ldr	r3, [r3, #16]
 800ebc4:	693a      	ldr	r2, [r7, #16]
 800ebc6:	0151      	lsls	r1, r2, #5
 800ebc8:	697a      	ldr	r2, [r7, #20]
 800ebca:	440a      	add	r2, r1
 800ebcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebd0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ebd4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ebd6:	693b      	ldr	r3, [r7, #16]
 800ebd8:	015a      	lsls	r2, r3, #5
 800ebda:	697b      	ldr	r3, [r7, #20]
 800ebdc:	4413      	add	r3, r2
 800ebde:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ebe2:	691b      	ldr	r3, [r3, #16]
 800ebe4:	693a      	ldr	r2, [r7, #16]
 800ebe6:	0151      	lsls	r1, r2, #5
 800ebe8:	697a      	ldr	r2, [r7, #20]
 800ebea:	440a      	add	r2, r1
 800ebec:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ebf0:	0cdb      	lsrs	r3, r3, #19
 800ebf2:	04db      	lsls	r3, r3, #19
 800ebf4:	6113      	str	r3, [r2, #16]
 800ebf6:	e04e      	b.n	800ec96 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ebf8:	693b      	ldr	r3, [r7, #16]
 800ebfa:	015a      	lsls	r2, r3, #5
 800ebfc:	697b      	ldr	r3, [r7, #20]
 800ebfe:	4413      	add	r3, r2
 800ec00:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec04:	691b      	ldr	r3, [r3, #16]
 800ec06:	693a      	ldr	r2, [r7, #16]
 800ec08:	0151      	lsls	r1, r2, #5
 800ec0a:	697a      	ldr	r2, [r7, #20]
 800ec0c:	440a      	add	r2, r1
 800ec0e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec12:	0cdb      	lsrs	r3, r3, #19
 800ec14:	04db      	lsls	r3, r3, #19
 800ec16:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ec18:	693b      	ldr	r3, [r7, #16]
 800ec1a:	015a      	lsls	r2, r3, #5
 800ec1c:	697b      	ldr	r3, [r7, #20]
 800ec1e:	4413      	add	r3, r2
 800ec20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec24:	691b      	ldr	r3, [r3, #16]
 800ec26:	693a      	ldr	r2, [r7, #16]
 800ec28:	0151      	lsls	r1, r2, #5
 800ec2a:	697a      	ldr	r2, [r7, #20]
 800ec2c:	440a      	add	r2, r1
 800ec2e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec32:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ec36:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ec3a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ec3c:	68bb      	ldr	r3, [r7, #8]
 800ec3e:	695a      	ldr	r2, [r3, #20]
 800ec40:	68bb      	ldr	r3, [r7, #8]
 800ec42:	689b      	ldr	r3, [r3, #8]
 800ec44:	429a      	cmp	r2, r3
 800ec46:	d903      	bls.n	800ec50 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ec48:	68bb      	ldr	r3, [r7, #8]
 800ec4a:	689a      	ldr	r2, [r3, #8]
 800ec4c:	68bb      	ldr	r3, [r7, #8]
 800ec4e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ec50:	693b      	ldr	r3, [r7, #16]
 800ec52:	015a      	lsls	r2, r3, #5
 800ec54:	697b      	ldr	r3, [r7, #20]
 800ec56:	4413      	add	r3, r2
 800ec58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec5c:	691b      	ldr	r3, [r3, #16]
 800ec5e:	693a      	ldr	r2, [r7, #16]
 800ec60:	0151      	lsls	r1, r2, #5
 800ec62:	697a      	ldr	r2, [r7, #20]
 800ec64:	440a      	add	r2, r1
 800ec66:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ec6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ec6e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ec70:	693b      	ldr	r3, [r7, #16]
 800ec72:	015a      	lsls	r2, r3, #5
 800ec74:	697b      	ldr	r3, [r7, #20]
 800ec76:	4413      	add	r3, r2
 800ec78:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ec7c:	691a      	ldr	r2, [r3, #16]
 800ec7e:	68bb      	ldr	r3, [r7, #8]
 800ec80:	695b      	ldr	r3, [r3, #20]
 800ec82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ec86:	6939      	ldr	r1, [r7, #16]
 800ec88:	0148      	lsls	r0, r1, #5
 800ec8a:	6979      	ldr	r1, [r7, #20]
 800ec8c:	4401      	add	r1, r0
 800ec8e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ec92:	4313      	orrs	r3, r2
 800ec94:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ec96:	79fb      	ldrb	r3, [r7, #7]
 800ec98:	2b01      	cmp	r3, #1
 800ec9a:	d11e      	bne.n	800ecda <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ec9c:	68bb      	ldr	r3, [r7, #8]
 800ec9e:	691b      	ldr	r3, [r3, #16]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	d009      	beq.n	800ecb8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	015a      	lsls	r2, r3, #5
 800eca8:	697b      	ldr	r3, [r7, #20]
 800ecaa:	4413      	add	r3, r2
 800ecac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecb0:	461a      	mov	r2, r3
 800ecb2:	68bb      	ldr	r3, [r7, #8]
 800ecb4:	691b      	ldr	r3, [r3, #16]
 800ecb6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	015a      	lsls	r2, r3, #5
 800ecbc:	697b      	ldr	r3, [r7, #20]
 800ecbe:	4413      	add	r3, r2
 800ecc0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ecc4:	681b      	ldr	r3, [r3, #0]
 800ecc6:	693a      	ldr	r2, [r7, #16]
 800ecc8:	0151      	lsls	r1, r2, #5
 800ecca:	697a      	ldr	r2, [r7, #20]
 800eccc:	440a      	add	r2, r1
 800ecce:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ecd2:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ecd6:	6013      	str	r3, [r2, #0]
 800ecd8:	e092      	b.n	800ee00 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ecda:	693b      	ldr	r3, [r7, #16]
 800ecdc:	015a      	lsls	r2, r3, #5
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	4413      	add	r3, r2
 800ece2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	693a      	ldr	r2, [r7, #16]
 800ecea:	0151      	lsls	r1, r2, #5
 800ecec:	697a      	ldr	r2, [r7, #20]
 800ecee:	440a      	add	r2, r1
 800ecf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ecf4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ecf8:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800ecfa:	68bb      	ldr	r3, [r7, #8]
 800ecfc:	695b      	ldr	r3, [r3, #20]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d07e      	beq.n	800ee00 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ed02:	697b      	ldr	r3, [r7, #20]
 800ed04:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ed08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	781b      	ldrb	r3, [r3, #0]
 800ed0e:	f003 030f 	and.w	r3, r3, #15
 800ed12:	2101      	movs	r1, #1
 800ed14:	fa01 f303 	lsl.w	r3, r1, r3
 800ed18:	6979      	ldr	r1, [r7, #20]
 800ed1a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ed1e:	4313      	orrs	r3, r2
 800ed20:	634b      	str	r3, [r1, #52]	; 0x34
 800ed22:	e06d      	b.n	800ee00 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800ed24:	693b      	ldr	r3, [r7, #16]
 800ed26:	015a      	lsls	r2, r3, #5
 800ed28:	697b      	ldr	r3, [r7, #20]
 800ed2a:	4413      	add	r3, r2
 800ed2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed30:	691b      	ldr	r3, [r3, #16]
 800ed32:	693a      	ldr	r2, [r7, #16]
 800ed34:	0151      	lsls	r1, r2, #5
 800ed36:	697a      	ldr	r2, [r7, #20]
 800ed38:	440a      	add	r2, r1
 800ed3a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed3e:	0cdb      	lsrs	r3, r3, #19
 800ed40:	04db      	lsls	r3, r3, #19
 800ed42:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800ed44:	693b      	ldr	r3, [r7, #16]
 800ed46:	015a      	lsls	r2, r3, #5
 800ed48:	697b      	ldr	r3, [r7, #20]
 800ed4a:	4413      	add	r3, r2
 800ed4c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed50:	691b      	ldr	r3, [r3, #16]
 800ed52:	693a      	ldr	r2, [r7, #16]
 800ed54:	0151      	lsls	r1, r2, #5
 800ed56:	697a      	ldr	r2, [r7, #20]
 800ed58:	440a      	add	r2, r1
 800ed5a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed5e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ed62:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ed66:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800ed68:	68bb      	ldr	r3, [r7, #8]
 800ed6a:	695b      	ldr	r3, [r3, #20]
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d003      	beq.n	800ed78 <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800ed70:	68bb      	ldr	r3, [r7, #8]
 800ed72:	689a      	ldr	r2, [r3, #8]
 800ed74:	68bb      	ldr	r3, [r7, #8]
 800ed76:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ed78:	693b      	ldr	r3, [r7, #16]
 800ed7a:	015a      	lsls	r2, r3, #5
 800ed7c:	697b      	ldr	r3, [r7, #20]
 800ed7e:	4413      	add	r3, r2
 800ed80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ed84:	691b      	ldr	r3, [r3, #16]
 800ed86:	693a      	ldr	r2, [r7, #16]
 800ed88:	0151      	lsls	r1, r2, #5
 800ed8a:	697a      	ldr	r2, [r7, #20]
 800ed8c:	440a      	add	r2, r1
 800ed8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ed92:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ed96:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800ed98:	693b      	ldr	r3, [r7, #16]
 800ed9a:	015a      	lsls	r2, r3, #5
 800ed9c:	697b      	ldr	r3, [r7, #20]
 800ed9e:	4413      	add	r3, r2
 800eda0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eda4:	691a      	ldr	r2, [r3, #16]
 800eda6:	68bb      	ldr	r3, [r7, #8]
 800eda8:	689b      	ldr	r3, [r3, #8]
 800edaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800edae:	6939      	ldr	r1, [r7, #16]
 800edb0:	0148      	lsls	r0, r1, #5
 800edb2:	6979      	ldr	r1, [r7, #20]
 800edb4:	4401      	add	r1, r0
 800edb6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800edba:	4313      	orrs	r3, r2
 800edbc:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800edbe:	79fb      	ldrb	r3, [r7, #7]
 800edc0:	2b01      	cmp	r3, #1
 800edc2:	d10d      	bne.n	800ede0 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800edc4:	68bb      	ldr	r3, [r7, #8]
 800edc6:	68db      	ldr	r3, [r3, #12]
 800edc8:	2b00      	cmp	r3, #0
 800edca:	d009      	beq.n	800ede0 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800edcc:	68bb      	ldr	r3, [r7, #8]
 800edce:	68d9      	ldr	r1, [r3, #12]
 800edd0:	693b      	ldr	r3, [r7, #16]
 800edd2:	015a      	lsls	r2, r3, #5
 800edd4:	697b      	ldr	r3, [r7, #20]
 800edd6:	4413      	add	r3, r2
 800edd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800eddc:	460a      	mov	r2, r1
 800edde:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ede0:	693b      	ldr	r3, [r7, #16]
 800ede2:	015a      	lsls	r2, r3, #5
 800ede4:	697b      	ldr	r3, [r7, #20]
 800ede6:	4413      	add	r3, r2
 800ede8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800edec:	681b      	ldr	r3, [r3, #0]
 800edee:	693a      	ldr	r2, [r7, #16]
 800edf0:	0151      	lsls	r1, r2, #5
 800edf2:	697a      	ldr	r2, [r7, #20]
 800edf4:	440a      	add	r2, r1
 800edf6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800edfa:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800edfe:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ee00:	2300      	movs	r3, #0
}
 800ee02:	4618      	mov	r0, r3
 800ee04:	371c      	adds	r7, #28
 800ee06:	46bd      	mov	sp, r7
 800ee08:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee0c:	4770      	bx	lr

0800ee0e <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ee0e:	b480      	push	{r7}
 800ee10:	b089      	sub	sp, #36	; 0x24
 800ee12:	af00      	add	r7, sp, #0
 800ee14:	60f8      	str	r0, [r7, #12]
 800ee16:	60b9      	str	r1, [r7, #8]
 800ee18:	4611      	mov	r1, r2
 800ee1a:	461a      	mov	r2, r3
 800ee1c:	460b      	mov	r3, r1
 800ee1e:	71fb      	strb	r3, [r7, #7]
 800ee20:	4613      	mov	r3, r2
 800ee22:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee24:	68fb      	ldr	r3, [r7, #12]
 800ee26:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800ee28:	68bb      	ldr	r3, [r7, #8]
 800ee2a:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800ee2c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	d11a      	bne.n	800ee6a <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800ee34:	88bb      	ldrh	r3, [r7, #4]
 800ee36:	3303      	adds	r3, #3
 800ee38:	089b      	lsrs	r3, r3, #2
 800ee3a:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800ee3c:	2300      	movs	r3, #0
 800ee3e:	61bb      	str	r3, [r7, #24]
 800ee40:	e00f      	b.n	800ee62 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800ee42:	79fb      	ldrb	r3, [r7, #7]
 800ee44:	031a      	lsls	r2, r3, #12
 800ee46:	697b      	ldr	r3, [r7, #20]
 800ee48:	4413      	add	r3, r2
 800ee4a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800ee4e:	461a      	mov	r2, r3
 800ee50:	69fb      	ldr	r3, [r7, #28]
 800ee52:	681b      	ldr	r3, [r3, #0]
 800ee54:	6013      	str	r3, [r2, #0]
      pSrc++;
 800ee56:	69fb      	ldr	r3, [r7, #28]
 800ee58:	3304      	adds	r3, #4
 800ee5a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800ee5c:	69bb      	ldr	r3, [r7, #24]
 800ee5e:	3301      	adds	r3, #1
 800ee60:	61bb      	str	r3, [r7, #24]
 800ee62:	69ba      	ldr	r2, [r7, #24]
 800ee64:	693b      	ldr	r3, [r7, #16]
 800ee66:	429a      	cmp	r2, r3
 800ee68:	d3eb      	bcc.n	800ee42 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800ee6a:	2300      	movs	r3, #0
}
 800ee6c:	4618      	mov	r0, r3
 800ee6e:	3724      	adds	r7, #36	; 0x24
 800ee70:	46bd      	mov	sp, r7
 800ee72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ee76:	4770      	bx	lr

0800ee78 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800ee78:	b480      	push	{r7}
 800ee7a:	b089      	sub	sp, #36	; 0x24
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	60f8      	str	r0, [r7, #12]
 800ee80:	60b9      	str	r1, [r7, #8]
 800ee82:	4613      	mov	r3, r2
 800ee84:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ee86:	68fb      	ldr	r3, [r7, #12]
 800ee88:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800ee8a:	68bb      	ldr	r3, [r7, #8]
 800ee8c:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800ee8e:	88fb      	ldrh	r3, [r7, #6]
 800ee90:	3303      	adds	r3, #3
 800ee92:	089b      	lsrs	r3, r3, #2
 800ee94:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800ee96:	2300      	movs	r3, #0
 800ee98:	61bb      	str	r3, [r7, #24]
 800ee9a:	e00b      	b.n	800eeb4 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800ee9c:	697b      	ldr	r3, [r7, #20]
 800ee9e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800eea2:	681a      	ldr	r2, [r3, #0]
 800eea4:	69fb      	ldr	r3, [r7, #28]
 800eea6:	601a      	str	r2, [r3, #0]
    pDest++;
 800eea8:	69fb      	ldr	r3, [r7, #28]
 800eeaa:	3304      	adds	r3, #4
 800eeac:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800eeae:	69bb      	ldr	r3, [r7, #24]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	61bb      	str	r3, [r7, #24]
 800eeb4:	69ba      	ldr	r2, [r7, #24]
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	429a      	cmp	r2, r3
 800eeba:	d3ef      	bcc.n	800ee9c <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800eebc:	69fb      	ldr	r3, [r7, #28]
}
 800eebe:	4618      	mov	r0, r3
 800eec0:	3724      	adds	r7, #36	; 0x24
 800eec2:	46bd      	mov	sp, r7
 800eec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eec8:	4770      	bx	lr

0800eeca <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800eeca:	b480      	push	{r7}
 800eecc:	b085      	sub	sp, #20
 800eece:	af00      	add	r7, sp, #0
 800eed0:	6078      	str	r0, [r7, #4]
 800eed2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	781b      	ldrb	r3, [r3, #0]
 800eedc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800eede:	683b      	ldr	r3, [r7, #0]
 800eee0:	785b      	ldrb	r3, [r3, #1]
 800eee2:	2b01      	cmp	r3, #1
 800eee4:	d12c      	bne.n	800ef40 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800eee6:	68bb      	ldr	r3, [r7, #8]
 800eee8:	015a      	lsls	r2, r3, #5
 800eeea:	68fb      	ldr	r3, [r7, #12]
 800eeec:	4413      	add	r3, r2
 800eeee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800eef2:	681b      	ldr	r3, [r3, #0]
 800eef4:	2b00      	cmp	r3, #0
 800eef6:	db12      	blt.n	800ef1e <USB_EPSetStall+0x54>
 800eef8:	68bb      	ldr	r3, [r7, #8]
 800eefa:	2b00      	cmp	r3, #0
 800eefc:	d00f      	beq.n	800ef1e <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	015a      	lsls	r2, r3, #5
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	4413      	add	r3, r2
 800ef06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	68ba      	ldr	r2, [r7, #8]
 800ef0e:	0151      	lsls	r1, r2, #5
 800ef10:	68fa      	ldr	r2, [r7, #12]
 800ef12:	440a      	add	r2, r1
 800ef14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef18:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ef1c:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800ef1e:	68bb      	ldr	r3, [r7, #8]
 800ef20:	015a      	lsls	r2, r3, #5
 800ef22:	68fb      	ldr	r3, [r7, #12]
 800ef24:	4413      	add	r3, r2
 800ef26:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ef2a:	681b      	ldr	r3, [r3, #0]
 800ef2c:	68ba      	ldr	r2, [r7, #8]
 800ef2e:	0151      	lsls	r1, r2, #5
 800ef30:	68fa      	ldr	r2, [r7, #12]
 800ef32:	440a      	add	r2, r1
 800ef34:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ef38:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ef3c:	6013      	str	r3, [r2, #0]
 800ef3e:	e02b      	b.n	800ef98 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800ef40:	68bb      	ldr	r3, [r7, #8]
 800ef42:	015a      	lsls	r2, r3, #5
 800ef44:	68fb      	ldr	r3, [r7, #12]
 800ef46:	4413      	add	r3, r2
 800ef48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef4c:	681b      	ldr	r3, [r3, #0]
 800ef4e:	2b00      	cmp	r3, #0
 800ef50:	db12      	blt.n	800ef78 <USB_EPSetStall+0xae>
 800ef52:	68bb      	ldr	r3, [r7, #8]
 800ef54:	2b00      	cmp	r3, #0
 800ef56:	d00f      	beq.n	800ef78 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800ef58:	68bb      	ldr	r3, [r7, #8]
 800ef5a:	015a      	lsls	r2, r3, #5
 800ef5c:	68fb      	ldr	r3, [r7, #12]
 800ef5e:	4413      	add	r3, r2
 800ef60:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef64:	681b      	ldr	r3, [r3, #0]
 800ef66:	68ba      	ldr	r2, [r7, #8]
 800ef68:	0151      	lsls	r1, r2, #5
 800ef6a:	68fa      	ldr	r2, [r7, #12]
 800ef6c:	440a      	add	r2, r1
 800ef6e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef72:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800ef76:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800ef78:	68bb      	ldr	r3, [r7, #8]
 800ef7a:	015a      	lsls	r2, r3, #5
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	4413      	add	r3, r2
 800ef80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ef84:	681b      	ldr	r3, [r3, #0]
 800ef86:	68ba      	ldr	r2, [r7, #8]
 800ef88:	0151      	lsls	r1, r2, #5
 800ef8a:	68fa      	ldr	r2, [r7, #12]
 800ef8c:	440a      	add	r2, r1
 800ef8e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ef92:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800ef96:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ef98:	2300      	movs	r3, #0
}
 800ef9a:	4618      	mov	r0, r3
 800ef9c:	3714      	adds	r7, #20
 800ef9e:	46bd      	mov	sp, r7
 800efa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efa4:	4770      	bx	lr

0800efa6 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800efa6:	b480      	push	{r7}
 800efa8:	b085      	sub	sp, #20
 800efaa:	af00      	add	r7, sp, #0
 800efac:	6078      	str	r0, [r7, #4]
 800efae:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800efb4:	683b      	ldr	r3, [r7, #0]
 800efb6:	781b      	ldrb	r3, [r3, #0]
 800efb8:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800efba:	683b      	ldr	r3, [r7, #0]
 800efbc:	785b      	ldrb	r3, [r3, #1]
 800efbe:	2b01      	cmp	r3, #1
 800efc0:	d128      	bne.n	800f014 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800efc2:	68bb      	ldr	r3, [r7, #8]
 800efc4:	015a      	lsls	r2, r3, #5
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	4413      	add	r3, r2
 800efca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800efce:	681b      	ldr	r3, [r3, #0]
 800efd0:	68ba      	ldr	r2, [r7, #8]
 800efd2:	0151      	lsls	r1, r2, #5
 800efd4:	68fa      	ldr	r2, [r7, #12]
 800efd6:	440a      	add	r2, r1
 800efd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800efdc:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800efe0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800efe2:	683b      	ldr	r3, [r7, #0]
 800efe4:	78db      	ldrb	r3, [r3, #3]
 800efe6:	2b03      	cmp	r3, #3
 800efe8:	d003      	beq.n	800eff2 <USB_EPClearStall+0x4c>
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	78db      	ldrb	r3, [r3, #3]
 800efee:	2b02      	cmp	r3, #2
 800eff0:	d138      	bne.n	800f064 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800eff2:	68bb      	ldr	r3, [r7, #8]
 800eff4:	015a      	lsls	r2, r3, #5
 800eff6:	68fb      	ldr	r3, [r7, #12]
 800eff8:	4413      	add	r3, r2
 800effa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	68ba      	ldr	r2, [r7, #8]
 800f002:	0151      	lsls	r1, r2, #5
 800f004:	68fa      	ldr	r2, [r7, #12]
 800f006:	440a      	add	r2, r1
 800f008:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f00c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f010:	6013      	str	r3, [r2, #0]
 800f012:	e027      	b.n	800f064 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800f014:	68bb      	ldr	r3, [r7, #8]
 800f016:	015a      	lsls	r2, r3, #5
 800f018:	68fb      	ldr	r3, [r7, #12]
 800f01a:	4413      	add	r3, r2
 800f01c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f020:	681b      	ldr	r3, [r3, #0]
 800f022:	68ba      	ldr	r2, [r7, #8]
 800f024:	0151      	lsls	r1, r2, #5
 800f026:	68fa      	ldr	r2, [r7, #12]
 800f028:	440a      	add	r2, r1
 800f02a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f02e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800f032:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	78db      	ldrb	r3, [r3, #3]
 800f038:	2b03      	cmp	r3, #3
 800f03a:	d003      	beq.n	800f044 <USB_EPClearStall+0x9e>
 800f03c:	683b      	ldr	r3, [r7, #0]
 800f03e:	78db      	ldrb	r3, [r3, #3]
 800f040:	2b02      	cmp	r3, #2
 800f042:	d10f      	bne.n	800f064 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800f044:	68bb      	ldr	r3, [r7, #8]
 800f046:	015a      	lsls	r2, r3, #5
 800f048:	68fb      	ldr	r3, [r7, #12]
 800f04a:	4413      	add	r3, r2
 800f04c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f050:	681b      	ldr	r3, [r3, #0]
 800f052:	68ba      	ldr	r2, [r7, #8]
 800f054:	0151      	lsls	r1, r2, #5
 800f056:	68fa      	ldr	r2, [r7, #12]
 800f058:	440a      	add	r2, r1
 800f05a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f05e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800f062:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800f064:	2300      	movs	r3, #0
}
 800f066:	4618      	mov	r0, r3
 800f068:	3714      	adds	r7, #20
 800f06a:	46bd      	mov	sp, r7
 800f06c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f070:	4770      	bx	lr

0800f072 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800f072:	b480      	push	{r7}
 800f074:	b085      	sub	sp, #20
 800f076:	af00      	add	r7, sp, #0
 800f078:	6078      	str	r0, [r7, #4]
 800f07a:	460b      	mov	r3, r1
 800f07c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f088:	681b      	ldr	r3, [r3, #0]
 800f08a:	68fa      	ldr	r2, [r7, #12]
 800f08c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f090:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800f094:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800f096:	68fb      	ldr	r3, [r7, #12]
 800f098:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f09c:	681a      	ldr	r2, [r3, #0]
 800f09e:	78fb      	ldrb	r3, [r7, #3]
 800f0a0:	011b      	lsls	r3, r3, #4
 800f0a2:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800f0a6:	68f9      	ldr	r1, [r7, #12]
 800f0a8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800f0ac:	4313      	orrs	r3, r2
 800f0ae:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800f0b0:	2300      	movs	r3, #0
}
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	3714      	adds	r7, #20
 800f0b6:	46bd      	mov	sp, r7
 800f0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0bc:	4770      	bx	lr

0800f0be <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f0be:	b480      	push	{r7}
 800f0c0:	b085      	sub	sp, #20
 800f0c2:	af00      	add	r7, sp, #0
 800f0c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f0c6:	687b      	ldr	r3, [r7, #4]
 800f0c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f0d0:	681b      	ldr	r3, [r3, #0]
 800f0d2:	68fa      	ldr	r2, [r7, #12]
 800f0d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f0d8:	f023 0303 	bic.w	r3, r3, #3
 800f0dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800f0de:	68fb      	ldr	r3, [r7, #12]
 800f0e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f0e4:	685b      	ldr	r3, [r3, #4]
 800f0e6:	68fa      	ldr	r2, [r7, #12]
 800f0e8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f0ec:	f023 0302 	bic.w	r3, r3, #2
 800f0f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f0f2:	2300      	movs	r3, #0
}
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	3714      	adds	r7, #20
 800f0f8:	46bd      	mov	sp, r7
 800f0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f0fe:	4770      	bx	lr

0800f100 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800f100:	b480      	push	{r7}
 800f102:	b085      	sub	sp, #20
 800f104:	af00      	add	r7, sp, #0
 800f106:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800f112:	681b      	ldr	r3, [r3, #0]
 800f114:	68fa      	ldr	r2, [r7, #12]
 800f116:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800f11a:	f023 0303 	bic.w	r3, r3, #3
 800f11e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800f120:	68fb      	ldr	r3, [r7, #12]
 800f122:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f126:	685b      	ldr	r3, [r3, #4]
 800f128:	68fa      	ldr	r2, [r7, #12]
 800f12a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f12e:	f043 0302 	orr.w	r3, r3, #2
 800f132:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f134:	2300      	movs	r3, #0
}
 800f136:	4618      	mov	r0, r3
 800f138:	3714      	adds	r7, #20
 800f13a:	46bd      	mov	sp, r7
 800f13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f140:	4770      	bx	lr

0800f142 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800f142:	b480      	push	{r7}
 800f144:	b085      	sub	sp, #20
 800f146:	af00      	add	r7, sp, #0
 800f148:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	695b      	ldr	r3, [r3, #20]
 800f14e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	699b      	ldr	r3, [r3, #24]
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	4013      	ands	r3, r2
 800f158:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800f15a:	68fb      	ldr	r3, [r7, #12]
}
 800f15c:	4618      	mov	r0, r3
 800f15e:	3714      	adds	r7, #20
 800f160:	46bd      	mov	sp, r7
 800f162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f166:	4770      	bx	lr

0800f168 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f168:	b480      	push	{r7}
 800f16a:	b085      	sub	sp, #20
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f170:	687b      	ldr	r3, [r7, #4]
 800f172:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f174:	68fb      	ldr	r3, [r7, #12]
 800f176:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f17a:	699b      	ldr	r3, [r3, #24]
 800f17c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f184:	69db      	ldr	r3, [r3, #28]
 800f186:	68ba      	ldr	r2, [r7, #8]
 800f188:	4013      	ands	r3, r2
 800f18a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800f18c:	68bb      	ldr	r3, [r7, #8]
 800f18e:	0c1b      	lsrs	r3, r3, #16
}
 800f190:	4618      	mov	r0, r3
 800f192:	3714      	adds	r7, #20
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr

0800f19c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800f19c:	b480      	push	{r7}
 800f19e:	b085      	sub	sp, #20
 800f1a0:	af00      	add	r7, sp, #0
 800f1a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800f1a8:	68fb      	ldr	r3, [r7, #12]
 800f1aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1ae:	699b      	ldr	r3, [r3, #24]
 800f1b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800f1b2:	68fb      	ldr	r3, [r7, #12]
 800f1b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1b8:	69db      	ldr	r3, [r3, #28]
 800f1ba:	68ba      	ldr	r2, [r7, #8]
 800f1bc:	4013      	ands	r3, r2
 800f1be:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800f1c0:	68bb      	ldr	r3, [r7, #8]
 800f1c2:	b29b      	uxth	r3, r3
}
 800f1c4:	4618      	mov	r0, r3
 800f1c6:	3714      	adds	r7, #20
 800f1c8:	46bd      	mov	sp, r7
 800f1ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ce:	4770      	bx	lr

0800f1d0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f1d0:	b480      	push	{r7}
 800f1d2:	b085      	sub	sp, #20
 800f1d4:	af00      	add	r7, sp, #0
 800f1d6:	6078      	str	r0, [r7, #4]
 800f1d8:	460b      	mov	r3, r1
 800f1da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800f1e0:	78fb      	ldrb	r3, [r7, #3]
 800f1e2:	015a      	lsls	r2, r3, #5
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	4413      	add	r3, r2
 800f1e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f1ec:	689b      	ldr	r3, [r3, #8]
 800f1ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f1f6:	695b      	ldr	r3, [r3, #20]
 800f1f8:	68ba      	ldr	r2, [r7, #8]
 800f1fa:	4013      	ands	r3, r2
 800f1fc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f1fe:	68bb      	ldr	r3, [r7, #8]
}
 800f200:	4618      	mov	r0, r3
 800f202:	3714      	adds	r7, #20
 800f204:	46bd      	mov	sp, r7
 800f206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f20a:	4770      	bx	lr

0800f20c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800f20c:	b480      	push	{r7}
 800f20e:	b087      	sub	sp, #28
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
 800f214:	460b      	mov	r3, r1
 800f216:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800f21c:	697b      	ldr	r3, [r7, #20]
 800f21e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f222:	691b      	ldr	r3, [r3, #16]
 800f224:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800f226:	697b      	ldr	r3, [r7, #20]
 800f228:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f22c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f22e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800f230:	78fb      	ldrb	r3, [r7, #3]
 800f232:	f003 030f 	and.w	r3, r3, #15
 800f236:	68fa      	ldr	r2, [r7, #12]
 800f238:	fa22 f303 	lsr.w	r3, r2, r3
 800f23c:	01db      	lsls	r3, r3, #7
 800f23e:	b2db      	uxtb	r3, r3
 800f240:	693a      	ldr	r2, [r7, #16]
 800f242:	4313      	orrs	r3, r2
 800f244:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800f246:	78fb      	ldrb	r3, [r7, #3]
 800f248:	015a      	lsls	r2, r3, #5
 800f24a:	697b      	ldr	r3, [r7, #20]
 800f24c:	4413      	add	r3, r2
 800f24e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f252:	689b      	ldr	r3, [r3, #8]
 800f254:	693a      	ldr	r2, [r7, #16]
 800f256:	4013      	ands	r3, r2
 800f258:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800f25a:	68bb      	ldr	r3, [r7, #8]
}
 800f25c:	4618      	mov	r0, r3
 800f25e:	371c      	adds	r7, #28
 800f260:	46bd      	mov	sp, r7
 800f262:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f266:	4770      	bx	lr

0800f268 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800f268:	b480      	push	{r7}
 800f26a:	b083      	sub	sp, #12
 800f26c:	af00      	add	r7, sp, #0
 800f26e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	695b      	ldr	r3, [r3, #20]
 800f274:	f003 0301 	and.w	r3, r3, #1
}
 800f278:	4618      	mov	r0, r3
 800f27a:	370c      	adds	r7, #12
 800f27c:	46bd      	mov	sp, r7
 800f27e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f282:	4770      	bx	lr

0800f284 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800f284:	b480      	push	{r7}
 800f286:	b085      	sub	sp, #20
 800f288:	af00      	add	r7, sp, #0
 800f28a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800f290:	68fb      	ldr	r3, [r7, #12]
 800f292:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800f296:	681b      	ldr	r3, [r3, #0]
 800f298:	68fa      	ldr	r2, [r7, #12]
 800f29a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f29e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800f2a2:	f023 0307 	bic.w	r3, r3, #7
 800f2a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800f2ae:	685b      	ldr	r3, [r3, #4]
 800f2b0:	68fa      	ldr	r2, [r7, #12]
 800f2b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800f2b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f2ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800f2bc:	2300      	movs	r3, #0
}
 800f2be:	4618      	mov	r0, r3
 800f2c0:	3714      	adds	r7, #20
 800f2c2:	46bd      	mov	sp, r7
 800f2c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2c8:	4770      	bx	lr
	...

0800f2cc <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800f2cc:	b480      	push	{r7}
 800f2ce:	b087      	sub	sp, #28
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	60f8      	str	r0, [r7, #12]
 800f2d4:	460b      	mov	r3, r1
 800f2d6:	607a      	str	r2, [r7, #4]
 800f2d8:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800f2da:	68fb      	ldr	r3, [r7, #12]
 800f2dc:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800f2de:	68fb      	ldr	r3, [r7, #12]
 800f2e0:	333c      	adds	r3, #60	; 0x3c
 800f2e2:	3304      	adds	r3, #4
 800f2e4:	681b      	ldr	r3, [r3, #0]
 800f2e6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800f2e8:	693b      	ldr	r3, [r7, #16]
 800f2ea:	4a26      	ldr	r2, [pc, #152]	; (800f384 <USB_EP0_OutStart+0xb8>)
 800f2ec:	4293      	cmp	r3, r2
 800f2ee:	d90a      	bls.n	800f306 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800f2f0:	697b      	ldr	r3, [r7, #20]
 800f2f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f2f6:	681b      	ldr	r3, [r3, #0]
 800f2f8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800f2fc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800f300:	d101      	bne.n	800f306 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800f302:	2300      	movs	r3, #0
 800f304:	e037      	b.n	800f376 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800f306:	697b      	ldr	r3, [r7, #20]
 800f308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f30c:	461a      	mov	r2, r3
 800f30e:	2300      	movs	r3, #0
 800f310:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800f312:	697b      	ldr	r3, [r7, #20]
 800f314:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f318:	691b      	ldr	r3, [r3, #16]
 800f31a:	697a      	ldr	r2, [r7, #20]
 800f31c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f320:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800f324:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800f326:	697b      	ldr	r3, [r7, #20]
 800f328:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f32c:	691b      	ldr	r3, [r3, #16]
 800f32e:	697a      	ldr	r2, [r7, #20]
 800f330:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f334:	f043 0318 	orr.w	r3, r3, #24
 800f338:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800f33a:	697b      	ldr	r3, [r7, #20]
 800f33c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f340:	691b      	ldr	r3, [r3, #16]
 800f342:	697a      	ldr	r2, [r7, #20]
 800f344:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f348:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800f34c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800f34e:	7afb      	ldrb	r3, [r7, #11]
 800f350:	2b01      	cmp	r3, #1
 800f352:	d10f      	bne.n	800f374 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800f354:	697b      	ldr	r3, [r7, #20]
 800f356:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f35a:	461a      	mov	r2, r3
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800f366:	681b      	ldr	r3, [r3, #0]
 800f368:	697a      	ldr	r2, [r7, #20]
 800f36a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800f36e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800f372:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800f374:	2300      	movs	r3, #0
}
 800f376:	4618      	mov	r0, r3
 800f378:	371c      	adds	r7, #28
 800f37a:	46bd      	mov	sp, r7
 800f37c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f380:	4770      	bx	lr
 800f382:	bf00      	nop
 800f384:	4f54300a 	.word	0x4f54300a

0800f388 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800f390:	2300      	movs	r3, #0
 800f392:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	3301      	adds	r3, #1
 800f398:	60fb      	str	r3, [r7, #12]
 800f39a:	68fb      	ldr	r3, [r7, #12]
 800f39c:	4a13      	ldr	r2, [pc, #76]	; (800f3ec <USB_CoreReset+0x64>)
 800f39e:	4293      	cmp	r3, r2
 800f3a0:	d901      	bls.n	800f3a6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800f3a2:	2303      	movs	r3, #3
 800f3a4:	e01b      	b.n	800f3de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800f3a6:	687b      	ldr	r3, [r7, #4]
 800f3a8:	691b      	ldr	r3, [r3, #16]
 800f3aa:	2b00      	cmp	r3, #0
 800f3ac:	daf2      	bge.n	800f394 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	691b      	ldr	r3, [r3, #16]
 800f3b6:	f043 0201 	orr.w	r2, r3, #1
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	3301      	adds	r3, #1
 800f3c2:	60fb      	str	r3, [r7, #12]
 800f3c4:	68fb      	ldr	r3, [r7, #12]
 800f3c6:	4a09      	ldr	r2, [pc, #36]	; (800f3ec <USB_CoreReset+0x64>)
 800f3c8:	4293      	cmp	r3, r2
 800f3ca:	d901      	bls.n	800f3d0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800f3cc:	2303      	movs	r3, #3
 800f3ce:	e006      	b.n	800f3de <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	691b      	ldr	r3, [r3, #16]
 800f3d4:	f003 0301 	and.w	r3, r3, #1
 800f3d8:	2b01      	cmp	r3, #1
 800f3da:	d0f0      	beq.n	800f3be <USB_CoreReset+0x36>

  return HAL_OK;
 800f3dc:	2300      	movs	r3, #0
}
 800f3de:	4618      	mov	r0, r3
 800f3e0:	3714      	adds	r7, #20
 800f3e2:	46bd      	mov	sp, r7
 800f3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e8:	4770      	bx	lr
 800f3ea:	bf00      	nop
 800f3ec:	00030d40 	.word	0x00030d40

0800f3f0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b084      	sub	sp, #16
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
 800f3f8:	460b      	mov	r3, r1
 800f3fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800f3fc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800f400:	f002 f9fc 	bl	80117fc <malloc>
 800f404:	4603      	mov	r3, r0
 800f406:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f408:	68fb      	ldr	r3, [r7, #12]
 800f40a:	2b00      	cmp	r3, #0
 800f40c:	d105      	bne.n	800f41a <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	2200      	movs	r2, #0
 800f412:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800f416:	2302      	movs	r3, #2
 800f418:	e066      	b.n	800f4e8 <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	68fa      	ldr	r2, [r7, #12]
 800f41e:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	7c1b      	ldrb	r3, [r3, #16]
 800f426:	2b00      	cmp	r3, #0
 800f428:	d119      	bne.n	800f45e <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f42a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f42e:	2202      	movs	r2, #2
 800f430:	2181      	movs	r1, #129	; 0x81
 800f432:	6878      	ldr	r0, [r7, #4]
 800f434:	f002 f839 	bl	80114aa <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	2201      	movs	r2, #1
 800f43c:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f43e:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f442:	2202      	movs	r2, #2
 800f444:	2101      	movs	r1, #1
 800f446:	6878      	ldr	r0, [r7, #4]
 800f448:	f002 f82f 	bl	80114aa <USBD_LL_OpenEP>
                          CDC_DATA_HS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f44c:	687b      	ldr	r3, [r7, #4]
 800f44e:	2201      	movs	r2, #1
 800f450:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CDC CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2210      	movs	r2, #16
 800f458:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 800f45c:	e016      	b.n	800f48c <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800f45e:	2340      	movs	r3, #64	; 0x40
 800f460:	2202      	movs	r2, #2
 800f462:	2181      	movs	r1, #129	; 0x81
 800f464:	6878      	ldr	r0, [r7, #4]
 800f466:	f002 f820 	bl	80114aa <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

     pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	2201      	movs	r2, #1
 800f46e:	871a      	strh	r2, [r3, #56]	; 0x38

     /* Open EP OUT */
     (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800f470:	2340      	movs	r3, #64	; 0x40
 800f472:	2202      	movs	r2, #2
 800f474:	2101      	movs	r1, #1
 800f476:	6878      	ldr	r0, [r7, #4]
 800f478:	f002 f817 	bl	80114aa <USBD_LL_OpenEP>
                          CDC_DATA_FS_OUT_PACKET_SIZE);

      pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800f47c:	687b      	ldr	r3, [r7, #4]
 800f47e:	2201      	movs	r2, #1
 800f480:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

      /* Set bInterval for CMD Endpoint */
      pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800f484:	687b      	ldr	r3, [r7, #4]
 800f486:	2210      	movs	r2, #16
 800f488:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800f48c:	2308      	movs	r3, #8
 800f48e:	2203      	movs	r2, #3
 800f490:	2182      	movs	r1, #130	; 0x82
 800f492:	6878      	ldr	r0, [r7, #4]
 800f494:	f002 f809 	bl	80114aa <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	2201      	movs	r2, #1
 800f49c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800f4a0:	687b      	ldr	r3, [r7, #4]
 800f4a2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f4a6:	681b      	ldr	r3, [r3, #0]
 800f4a8:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800f4aa:	68fb      	ldr	r3, [r7, #12]
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	2200      	movs	r2, #0
 800f4b6:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	7c1b      	ldrb	r3, [r3, #16]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d109      	bne.n	800f4d6 <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f4c2:	68fb      	ldr	r3, [r7, #12]
 800f4c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f4c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f4cc:	2101      	movs	r1, #1
 800f4ce:	6878      	ldr	r0, [r7, #4]
 800f4d0:	f002 f8da 	bl	8011688 <USBD_LL_PrepareReceive>
 800f4d4:	e007      	b.n	800f4e6 <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f4d6:	68fb      	ldr	r3, [r7, #12]
 800f4d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f4dc:	2340      	movs	r3, #64	; 0x40
 800f4de:	2101      	movs	r1, #1
 800f4e0:	6878      	ldr	r0, [r7, #4]
 800f4e2:	f002 f8d1 	bl	8011688 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f4e6:	2300      	movs	r3, #0
}
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	3710      	adds	r7, #16
 800f4ec:	46bd      	mov	sp, r7
 800f4ee:	bd80      	pop	{r7, pc}

0800f4f0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f4f0:	b580      	push	{r7, lr}
 800f4f2:	b084      	sub	sp, #16
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
 800f4f8:	460b      	mov	r3, r1
 800f4fa:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  uint8_t ret = 0U;
 800f4fc:	2300      	movs	r3, #0
 800f4fe:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800f500:	2181      	movs	r1, #129	; 0x81
 800f502:	6878      	ldr	r0, [r7, #4]
 800f504:	f001 fff7 	bl	80114f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2200      	movs	r2, #0
 800f50c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800f50e:	2101      	movs	r1, #1
 800f510:	6878      	ldr	r0, [r7, #4]
 800f512:	f001 fff0 	bl	80114f6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	2200      	movs	r2, #0
 800f51a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800f51e:	2182      	movs	r1, #130	; 0x82
 800f520:	6878      	ldr	r0, [r7, #4]
 800f522:	f001 ffe8 	bl	80114f6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800f526:	687b      	ldr	r3, [r7, #4]
 800f528:	2200      	movs	r2, #0
 800f52a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	2200      	movs	r2, #0
 800f532:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f53c:	2b00      	cmp	r3, #0
 800f53e:	d00e      	beq.n	800f55e <USBD_CDC_DeInit+0x6e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800f540:	687b      	ldr	r3, [r7, #4]
 800f542:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f546:	685b      	ldr	r3, [r3, #4]
 800f548:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f550:	4618      	mov	r0, r3
 800f552:	f002 f95b 	bl	801180c <free>
    pdev->pClassData = NULL;
 800f556:	687b      	ldr	r3, [r7, #4]
 800f558:	2200      	movs	r2, #0
 800f55a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return ret;
 800f55e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f560:	4618      	mov	r0, r3
 800f562:	3710      	adds	r7, #16
 800f564:	46bd      	mov	sp, r7
 800f566:	bd80      	pop	{r7, pc}

0800f568 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800f568:	b580      	push	{r7, lr}
 800f56a:	b086      	sub	sp, #24
 800f56c:	af00      	add	r7, sp, #0
 800f56e:	6078      	str	r0, [r7, #4]
 800f570:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f578:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800f57a:	2300      	movs	r3, #0
 800f57c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800f57e:	2300      	movs	r3, #0
 800f580:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 800f582:	2300      	movs	r3, #0
 800f584:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f586:	683b      	ldr	r3, [r7, #0]
 800f588:	781b      	ldrb	r3, [r3, #0]
 800f58a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800f58e:	2b00      	cmp	r3, #0
 800f590:	d03a      	beq.n	800f608 <USBD_CDC_Setup+0xa0>
 800f592:	2b20      	cmp	r3, #32
 800f594:	f040 8097 	bne.w	800f6c6 <USBD_CDC_Setup+0x15e>
  {
  case USB_REQ_TYPE_CLASS:
    if (req->wLength != 0U)
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	88db      	ldrh	r3, [r3, #6]
 800f59c:	2b00      	cmp	r3, #0
 800f59e:	d029      	beq.n	800f5f4 <USBD_CDC_Setup+0x8c>
    {
      if ((req->bmRequest & 0x80U) != 0U)
 800f5a0:	683b      	ldr	r3, [r7, #0]
 800f5a2:	781b      	ldrb	r3, [r3, #0]
 800f5a4:	b25b      	sxtb	r3, r3
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	da11      	bge.n	800f5ce <USBD_CDC_Setup+0x66>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f5b0:	689b      	ldr	r3, [r3, #8]
 800f5b2:	683a      	ldr	r2, [r7, #0]
 800f5b4:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 800f5b6:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5b8:	683a      	ldr	r2, [r7, #0]
 800f5ba:	88d2      	ldrh	r2, [r2, #6]
 800f5bc:	4798      	blx	r3
                                                          req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f5be:	6939      	ldr	r1, [r7, #16]
 800f5c0:	683b      	ldr	r3, [r7, #0]
 800f5c2:	88db      	ldrh	r3, [r3, #6]
 800f5c4:	461a      	mov	r2, r3
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f001 fa9d 	bl	8010b06 <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)req, 0U);
    }
    break;
 800f5cc:	e082      	b.n	800f6d4 <USBD_CDC_Setup+0x16c>
        hcdc->CmdOpCode = req->bRequest;
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	785a      	ldrb	r2, [r3, #1]
 800f5d2:	693b      	ldr	r3, [r7, #16]
 800f5d4:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800f5d8:	683b      	ldr	r3, [r7, #0]
 800f5da:	88db      	ldrh	r3, [r3, #6]
 800f5dc:	b2da      	uxtb	r2, r3
 800f5de:	693b      	ldr	r3, [r7, #16]
 800f5e0:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800f5e4:	6939      	ldr	r1, [r7, #16]
 800f5e6:	683b      	ldr	r3, [r7, #0]
 800f5e8:	88db      	ldrh	r3, [r3, #6]
 800f5ea:	461a      	mov	r2, r3
 800f5ec:	6878      	ldr	r0, [r7, #4]
 800f5ee:	f001 fab6 	bl	8010b5e <USBD_CtlPrepareRx>
    break;
 800f5f2:	e06f      	b.n	800f6d4 <USBD_CDC_Setup+0x16c>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f5fa:	689b      	ldr	r3, [r3, #8]
 800f5fc:	683a      	ldr	r2, [r7, #0]
 800f5fe:	7850      	ldrb	r0, [r2, #1]
 800f600:	2200      	movs	r2, #0
 800f602:	6839      	ldr	r1, [r7, #0]
 800f604:	4798      	blx	r3
    break;
 800f606:	e065      	b.n	800f6d4 <USBD_CDC_Setup+0x16c>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800f608:	683b      	ldr	r3, [r7, #0]
 800f60a:	785b      	ldrb	r3, [r3, #1]
 800f60c:	2b0b      	cmp	r3, #11
 800f60e:	d84f      	bhi.n	800f6b0 <USBD_CDC_Setup+0x148>
 800f610:	a201      	add	r2, pc, #4	; (adr r2, 800f618 <USBD_CDC_Setup+0xb0>)
 800f612:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f616:	bf00      	nop
 800f618:	0800f649 	.word	0x0800f649
 800f61c:	0800f6bf 	.word	0x0800f6bf
 800f620:	0800f6b1 	.word	0x0800f6b1
 800f624:	0800f6b1 	.word	0x0800f6b1
 800f628:	0800f6b1 	.word	0x0800f6b1
 800f62c:	0800f6b1 	.word	0x0800f6b1
 800f630:	0800f6b1 	.word	0x0800f6b1
 800f634:	0800f6b1 	.word	0x0800f6b1
 800f638:	0800f6b1 	.word	0x0800f6b1
 800f63c:	0800f6b1 	.word	0x0800f6b1
 800f640:	0800f671 	.word	0x0800f671
 800f644:	0800f699 	.word	0x0800f699
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f64e:	2b03      	cmp	r3, #3
 800f650:	d107      	bne.n	800f662 <USBD_CDC_Setup+0xfa>
      {
        (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800f652:	f107 030c 	add.w	r3, r7, #12
 800f656:	2202      	movs	r2, #2
 800f658:	4619      	mov	r1, r3
 800f65a:	6878      	ldr	r0, [r7, #4]
 800f65c:	f001 fa53 	bl	8010b06 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f660:	e030      	b.n	800f6c4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f662:	6839      	ldr	r1, [r7, #0]
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f001 f9dd 	bl	8010a24 <USBD_CtlError>
        ret = USBD_FAIL;
 800f66a:	2303      	movs	r3, #3
 800f66c:	75fb      	strb	r3, [r7, #23]
      break;
 800f66e:	e029      	b.n	800f6c4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f670:	687b      	ldr	r3, [r7, #4]
 800f672:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f676:	2b03      	cmp	r3, #3
 800f678:	d107      	bne.n	800f68a <USBD_CDC_Setup+0x122>
      {
        (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800f67a:	f107 030f 	add.w	r3, r7, #15
 800f67e:	2201      	movs	r2, #1
 800f680:	4619      	mov	r1, r3
 800f682:	6878      	ldr	r0, [r7, #4]
 800f684:	f001 fa3f 	bl	8010b06 <USBD_CtlSendData>
      else
      {
        USBD_CtlError(pdev, req);
        ret = USBD_FAIL;
      }
      break;
 800f688:	e01c      	b.n	800f6c4 <USBD_CDC_Setup+0x15c>
        USBD_CtlError(pdev, req);
 800f68a:	6839      	ldr	r1, [r7, #0]
 800f68c:	6878      	ldr	r0, [r7, #4]
 800f68e:	f001 f9c9 	bl	8010a24 <USBD_CtlError>
        ret = USBD_FAIL;
 800f692:	2303      	movs	r3, #3
 800f694:	75fb      	strb	r3, [r7, #23]
      break;
 800f696:	e015      	b.n	800f6c4 <USBD_CDC_Setup+0x15c>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800f698:	687b      	ldr	r3, [r7, #4]
 800f69a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800f69e:	2b03      	cmp	r3, #3
 800f6a0:	d00f      	beq.n	800f6c2 <USBD_CDC_Setup+0x15a>
      {
        USBD_CtlError(pdev, req);
 800f6a2:	6839      	ldr	r1, [r7, #0]
 800f6a4:	6878      	ldr	r0, [r7, #4]
 800f6a6:	f001 f9bd 	bl	8010a24 <USBD_CtlError>
        ret = USBD_FAIL;
 800f6aa:	2303      	movs	r3, #3
 800f6ac:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800f6ae:	e008      	b.n	800f6c2 <USBD_CDC_Setup+0x15a>

    case USB_REQ_CLEAR_FEATURE:
      break;

    default:
      USBD_CtlError(pdev, req);
 800f6b0:	6839      	ldr	r1, [r7, #0]
 800f6b2:	6878      	ldr	r0, [r7, #4]
 800f6b4:	f001 f9b6 	bl	8010a24 <USBD_CtlError>
      ret = USBD_FAIL;
 800f6b8:	2303      	movs	r3, #3
 800f6ba:	75fb      	strb	r3, [r7, #23]
      break;
 800f6bc:	e002      	b.n	800f6c4 <USBD_CDC_Setup+0x15c>
      break;
 800f6be:	bf00      	nop
 800f6c0:	e008      	b.n	800f6d4 <USBD_CDC_Setup+0x16c>
      break;
 800f6c2:	bf00      	nop
    }
    break;
 800f6c4:	e006      	b.n	800f6d4 <USBD_CDC_Setup+0x16c>

  default:
    USBD_CtlError(pdev, req);
 800f6c6:	6839      	ldr	r1, [r7, #0]
 800f6c8:	6878      	ldr	r0, [r7, #4]
 800f6ca:	f001 f9ab 	bl	8010a24 <USBD_CtlError>
    ret = USBD_FAIL;
 800f6ce:	2303      	movs	r3, #3
 800f6d0:	75fb      	strb	r3, [r7, #23]
    break;
 800f6d2:	bf00      	nop
  }

  return (uint8_t)ret;
 800f6d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	3718      	adds	r7, #24
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	bd80      	pop	{r7, pc}
 800f6de:	bf00      	nop

0800f6e0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f6e0:	b580      	push	{r7, lr}
 800f6e2:	b084      	sub	sp, #16
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
 800f6e8:	460b      	mov	r3, r1
 800f6ea:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f6ec:	687b      	ldr	r3, [r7, #4]
 800f6ee:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800f6f2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f6fa:	2b00      	cmp	r3, #0
 800f6fc:	d101      	bne.n	800f702 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f6fe:	2303      	movs	r3, #3
 800f700:	e049      	b.n	800f796 <USBD_CDC_DataIn+0xb6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f708:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f70a:	78fa      	ldrb	r2, [r7, #3]
 800f70c:	6879      	ldr	r1, [r7, #4]
 800f70e:	4613      	mov	r3, r2
 800f710:	009b      	lsls	r3, r3, #2
 800f712:	4413      	add	r3, r2
 800f714:	009b      	lsls	r3, r3, #2
 800f716:	440b      	add	r3, r1
 800f718:	3318      	adds	r3, #24
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	2b00      	cmp	r3, #0
 800f71e:	d029      	beq.n	800f774 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f720:	78fa      	ldrb	r2, [r7, #3]
 800f722:	6879      	ldr	r1, [r7, #4]
 800f724:	4613      	mov	r3, r2
 800f726:	009b      	lsls	r3, r3, #2
 800f728:	4413      	add	r3, r2
 800f72a:	009b      	lsls	r3, r3, #2
 800f72c:	440b      	add	r3, r1
 800f72e:	3318      	adds	r3, #24
 800f730:	681a      	ldr	r2, [r3, #0]
 800f732:	78f9      	ldrb	r1, [r7, #3]
 800f734:	68f8      	ldr	r0, [r7, #12]
 800f736:	460b      	mov	r3, r1
 800f738:	00db      	lsls	r3, r3, #3
 800f73a:	1a5b      	subs	r3, r3, r1
 800f73c:	009b      	lsls	r3, r3, #2
 800f73e:	4403      	add	r3, r0
 800f740:	3344      	adds	r3, #68	; 0x44
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	fbb2 f1f3 	udiv	r1, r2, r3
 800f748:	fb03 f301 	mul.w	r3, r3, r1
 800f74c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f74e:	2b00      	cmp	r3, #0
 800f750:	d110      	bne.n	800f774 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f752:	78fa      	ldrb	r2, [r7, #3]
 800f754:	6879      	ldr	r1, [r7, #4]
 800f756:	4613      	mov	r3, r2
 800f758:	009b      	lsls	r3, r3, #2
 800f75a:	4413      	add	r3, r2
 800f75c:	009b      	lsls	r3, r3, #2
 800f75e:	440b      	add	r3, r1
 800f760:	3318      	adds	r3, #24
 800f762:	2200      	movs	r2, #0
 800f764:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f766:	78f9      	ldrb	r1, [r7, #3]
 800f768:	2300      	movs	r3, #0
 800f76a:	2200      	movs	r2, #0
 800f76c:	6878      	ldr	r0, [r7, #4]
 800f76e:	f001 ff6a 	bl	8011646 <USBD_LL_Transmit>
 800f772:	e00f      	b.n	800f794 <USBD_CDC_DataIn+0xb4>
  }
  else
  {
    hcdc->TxState = 0U;
 800f774:	68bb      	ldr	r3, [r7, #8]
 800f776:	2200      	movs	r2, #0
 800f778:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f782:	691b      	ldr	r3, [r3, #16]
 800f784:	68ba      	ldr	r2, [r7, #8]
 800f786:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800f78a:	68ba      	ldr	r2, [r7, #8]
 800f78c:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800f790:	78fa      	ldrb	r2, [r7, #3]
 800f792:	4798      	blx	r3
  }

  return (uint8_t)USBD_OK;
 800f794:	2300      	movs	r3, #0
}
 800f796:	4618      	mov	r0, r3
 800f798:	3710      	adds	r7, #16
 800f79a:	46bd      	mov	sp, r7
 800f79c:	bd80      	pop	{r7, pc}

0800f79e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f79e:	b580      	push	{r7, lr}
 800f7a0:	b084      	sub	sp, #16
 800f7a2:	af00      	add	r7, sp, #0
 800f7a4:	6078      	str	r0, [r7, #4]
 800f7a6:	460b      	mov	r3, r1
 800f7a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f7b0:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f7b8:	2b00      	cmp	r3, #0
 800f7ba:	d101      	bne.n	800f7c0 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f7bc:	2303      	movs	r3, #3
 800f7be:	e015      	b.n	800f7ec <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f7c0:	78fb      	ldrb	r3, [r7, #3]
 800f7c2:	4619      	mov	r1, r3
 800f7c4:	6878      	ldr	r0, [r7, #4]
 800f7c6:	f001 ff80 	bl	80116ca <USBD_LL_GetRxDataSize>
 800f7ca:	4602      	mov	r2, r0
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f7d2:	687b      	ldr	r3, [r7, #4]
 800f7d4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f7d8:	68db      	ldr	r3, [r3, #12]
 800f7da:	68fa      	ldr	r2, [r7, #12]
 800f7dc:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800f7e0:	68fa      	ldr	r2, [r7, #12]
 800f7e2:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800f7e6:	4611      	mov	r1, r2
 800f7e8:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f7ea:	2300      	movs	r3, #0
}
 800f7ec:	4618      	mov	r0, r3
 800f7ee:	3710      	adds	r7, #16
 800f7f0:	46bd      	mov	sp, r7
 800f7f2:	bd80      	pop	{r7, pc}

0800f7f4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f7f4:	b580      	push	{r7, lr}
 800f7f6:	b084      	sub	sp, #16
 800f7f8:	af00      	add	r7, sp, #0
 800f7fa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f802:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f80a:	2b00      	cmp	r3, #0
 800f80c:	d015      	beq.n	800f83a <USBD_CDC_EP0_RxReady+0x46>
 800f80e:	68fb      	ldr	r3, [r7, #12]
 800f810:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800f814:	2bff      	cmp	r3, #255	; 0xff
 800f816:	d010      	beq.n	800f83a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800f81e:	689b      	ldr	r3, [r3, #8]
 800f820:	68fa      	ldr	r2, [r7, #12]
 800f822:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800f826:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f828:	68fa      	ldr	r2, [r7, #12]
 800f82a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f82e:	b292      	uxth	r2, r2
 800f830:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	22ff      	movs	r2, #255	; 0xff
 800f836:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }

  return (uint8_t)USBD_OK;
 800f83a:	2300      	movs	r3, #0
}
 800f83c:	4618      	mov	r0, r3
 800f83e:	3710      	adds	r7, #16
 800f840:	46bd      	mov	sp, r7
 800f842:	bd80      	pop	{r7, pc}

0800f844 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f844:	b480      	push	{r7}
 800f846:	b083      	sub	sp, #12
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	2243      	movs	r2, #67	; 0x43
 800f850:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f852:	4b03      	ldr	r3, [pc, #12]	; (800f860 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f854:	4618      	mov	r0, r3
 800f856:	370c      	adds	r7, #12
 800f858:	46bd      	mov	sp, r7
 800f85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f85e:	4770      	bx	lr
 800f860:	20000100 	.word	0x20000100

0800f864 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f864:	b480      	push	{r7}
 800f866:	b083      	sub	sp, #12
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f86c:	687b      	ldr	r3, [r7, #4]
 800f86e:	2243      	movs	r2, #67	; 0x43
 800f870:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f872:	4b03      	ldr	r3, [pc, #12]	; (800f880 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f874:	4618      	mov	r0, r3
 800f876:	370c      	adds	r7, #12
 800f878:	46bd      	mov	sp, r7
 800f87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f87e:	4770      	bx	lr
 800f880:	200000bc 	.word	0x200000bc

0800f884 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f884:	b480      	push	{r7}
 800f886:	b083      	sub	sp, #12
 800f888:	af00      	add	r7, sp, #0
 800f88a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f88c:	687b      	ldr	r3, [r7, #4]
 800f88e:	2243      	movs	r2, #67	; 0x43
 800f890:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f892:	4b03      	ldr	r3, [pc, #12]	; (800f8a0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f894:	4618      	mov	r0, r3
 800f896:	370c      	adds	r7, #12
 800f898:	46bd      	mov	sp, r7
 800f89a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f89e:	4770      	bx	lr
 800f8a0:	20000144 	.word	0x20000144

0800f8a4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f8a4:	b480      	push	{r7}
 800f8a6:	b083      	sub	sp, #12
 800f8a8:	af00      	add	r7, sp, #0
 800f8aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f8ac:	687b      	ldr	r3, [r7, #4]
 800f8ae:	220a      	movs	r2, #10
 800f8b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f8b2:	4b03      	ldr	r3, [pc, #12]	; (800f8c0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	370c      	adds	r7, #12
 800f8b8:	46bd      	mov	sp, r7
 800f8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8be:	4770      	bx	lr
 800f8c0:	20000078 	.word	0x20000078

0800f8c4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f8c4:	b480      	push	{r7}
 800f8c6:	b083      	sub	sp, #12
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f8ce:	683b      	ldr	r3, [r7, #0]
 800f8d0:	2b00      	cmp	r3, #0
 800f8d2:	d101      	bne.n	800f8d8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f8d4:	2303      	movs	r3, #3
 800f8d6:	e004      	b.n	800f8e2 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	683a      	ldr	r2, [r7, #0]
 800f8dc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800f8e0:	2300      	movs	r3, #0
}
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	370c      	adds	r7, #12
 800f8e6:	46bd      	mov	sp, r7
 800f8e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ec:	4770      	bx	lr

0800f8ee <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f8ee:	b480      	push	{r7}
 800f8f0:	b087      	sub	sp, #28
 800f8f2:	af00      	add	r7, sp, #0
 800f8f4:	60f8      	str	r0, [r7, #12]
 800f8f6:	60b9      	str	r1, [r7, #8]
 800f8f8:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f8fa:	68fb      	ldr	r3, [r7, #12]
 800f8fc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f900:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800f902:	697b      	ldr	r3, [r7, #20]
 800f904:	68ba      	ldr	r2, [r7, #8]
 800f906:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800f90a:	697b      	ldr	r3, [r7, #20]
 800f90c:	687a      	ldr	r2, [r7, #4]
 800f90e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800f912:	2300      	movs	r3, #0
}
 800f914:	4618      	mov	r0, r3
 800f916:	371c      	adds	r7, #28
 800f918:	46bd      	mov	sp, r7
 800f91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f91e:	4770      	bx	lr

0800f920 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f920:	b480      	push	{r7}
 800f922:	b085      	sub	sp, #20
 800f924:	af00      	add	r7, sp, #0
 800f926:	6078      	str	r0, [r7, #4]
 800f928:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f930:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	683a      	ldr	r2, [r7, #0]
 800f936:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800f93a:	2300      	movs	r3, #0
}
 800f93c:	4618      	mov	r0, r3
 800f93e:	3714      	adds	r7, #20
 800f940:	46bd      	mov	sp, r7
 800f942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f946:	4770      	bx	lr

0800f948 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f948:	b580      	push	{r7, lr}
 800f94a:	b084      	sub	sp, #16
 800f94c:	af00      	add	r7, sp, #0
 800f94e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f950:	687b      	ldr	r3, [r7, #4]
 800f952:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f956:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f958:	2301      	movs	r3, #1
 800f95a:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f962:	2b00      	cmp	r3, #0
 800f964:	d101      	bne.n	800f96a <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f966:	2303      	movs	r3, #3
 800f968:	e01a      	b.n	800f9a0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f96a:	68bb      	ldr	r3, [r7, #8]
 800f96c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800f970:	2b00      	cmp	r3, #0
 800f972:	d114      	bne.n	800f99e <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f974:	68bb      	ldr	r3, [r7, #8]
 800f976:	2201      	movs	r2, #1
 800f978:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f97c:	68bb      	ldr	r3, [r7, #8]
 800f97e:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f986:	68bb      	ldr	r3, [r7, #8]
 800f988:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 800f98c:	68bb      	ldr	r3, [r7, #8]
 800f98e:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800f992:	2181      	movs	r1, #129	; 0x81
 800f994:	6878      	ldr	r0, [r7, #4]
 800f996:	f001 fe56 	bl	8011646 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f99a:	2300      	movs	r3, #0
 800f99c:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f99e:	7bfb      	ldrb	r3, [r7, #15]
}
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	3710      	adds	r7, #16
 800f9a4:	46bd      	mov	sp, r7
 800f9a6:	bd80      	pop	{r7, pc}

0800f9a8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f9a8:	b580      	push	{r7, lr}
 800f9aa:	b084      	sub	sp, #16
 800f9ac:	af00      	add	r7, sp, #0
 800f9ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f9b6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f9b8:	687b      	ldr	r3, [r7, #4]
 800f9ba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d101      	bne.n	800f9c6 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f9c2:	2303      	movs	r3, #3
 800f9c4:	e016      	b.n	800f9f4 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	7c1b      	ldrb	r3, [r3, #16]
 800f9ca:	2b00      	cmp	r3, #0
 800f9cc:	d109      	bne.n	800f9e2 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f9ce:	68fb      	ldr	r3, [r7, #12]
 800f9d0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f9d4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800f9d8:	2101      	movs	r1, #1
 800f9da:	6878      	ldr	r0, [r7, #4]
 800f9dc:	f001 fe54 	bl	8011688 <USBD_LL_PrepareReceive>
 800f9e0:	e007      	b.n	800f9f2 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f9e2:	68fb      	ldr	r3, [r7, #12]
 800f9e4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800f9e8:	2340      	movs	r3, #64	; 0x40
 800f9ea:	2101      	movs	r1, #1
 800f9ec:	6878      	ldr	r0, [r7, #4]
 800f9ee:	f001 fe4b 	bl	8011688 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f9f2:	2300      	movs	r3, #0
}
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	3710      	adds	r7, #16
 800f9f8:	46bd      	mov	sp, r7
 800f9fa:	bd80      	pop	{r7, pc}

0800f9fc <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b086      	sub	sp, #24
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	60f8      	str	r0, [r7, #12]
 800fa04:	60b9      	str	r1, [r7, #8]
 800fa06:	4613      	mov	r3, r2
 800fa08:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d101      	bne.n	800fa14 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800fa10:	2303      	movs	r3, #3
 800fa12:	e025      	b.n	800fa60 <USBD_Init+0x64>
  }

  /* Unlink previous class */
  if (pdev->pClass != NULL)
 800fa14:	68fb      	ldr	r3, [r7, #12]
 800fa16:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d003      	beq.n	800fa26 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	2200      	movs	r2, #0
 800fa22:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  if (pdev->pConfDesc != NULL)
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	f8d3 32cc 	ldr.w	r3, [r3, #716]	; 0x2cc
 800fa2c:	2b00      	cmp	r3, #0
 800fa2e:	d003      	beq.n	800fa38 <USBD_Init+0x3c>
  {
    pdev->pConfDesc = NULL;
 800fa30:	68fb      	ldr	r3, [r7, #12]
 800fa32:	2200      	movs	r2, #0
 800fa34:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800fa38:	68bb      	ldr	r3, [r7, #8]
 800fa3a:	2b00      	cmp	r3, #0
 800fa3c:	d003      	beq.n	800fa46 <USBD_Init+0x4a>
  {
    pdev->pDesc = pdesc;
 800fa3e:	68fb      	ldr	r3, [r7, #12]
 800fa40:	68ba      	ldr	r2, [r7, #8]
 800fa42:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	2201      	movs	r2, #1
 800fa4a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800fa4e:	68fb      	ldr	r3, [r7, #12]
 800fa50:	79fa      	ldrb	r2, [r7, #7]
 800fa52:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800fa54:	68f8      	ldr	r0, [r7, #12]
 800fa56:	f001 fcc1 	bl	80113dc <USBD_LL_Init>
 800fa5a:	4603      	mov	r3, r0
 800fa5c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800fa5e:	7dfb      	ldrb	r3, [r7, #23]
}
 800fa60:	4618      	mov	r0, r3
 800fa62:	3718      	adds	r7, #24
 800fa64:	46bd      	mov	sp, r7
 800fa66:	bd80      	pop	{r7, pc}

0800fa68 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800fa68:	b580      	push	{r7, lr}
 800fa6a:	b084      	sub	sp, #16
 800fa6c:	af00      	add	r7, sp, #0
 800fa6e:	6078      	str	r0, [r7, #4]
 800fa70:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fa72:	2300      	movs	r3, #0
 800fa74:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d101      	bne.n	800fa80 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800fa7c:	2303      	movs	r3, #3
 800fa7e:	e010      	b.n	800faa2 <USBD_RegisterClass+0x3a>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800fa80:	687b      	ldr	r3, [r7, #4]
 800fa82:	683a      	ldr	r2, [r7, #0]
 800fa84:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  /* Get Device Configuration Descriptor */
#ifdef USE_USB_FS
  pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
#else /* USE_USB_HS */
  pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fa8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800fa90:	f107 020e 	add.w	r2, r7, #14
 800fa94:	4610      	mov	r0, r2
 800fa96:	4798      	blx	r3
 800fa98:	4602      	mov	r2, r0
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
#endif /* USE_USB_FS */


  return USBD_OK;
 800faa0:	2300      	movs	r3, #0
}
 800faa2:	4618      	mov	r0, r3
 800faa4:	3710      	adds	r7, #16
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}

0800faaa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800faaa:	b580      	push	{r7, lr}
 800faac:	b082      	sub	sp, #8
 800faae:	af00      	add	r7, sp, #0
 800fab0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800fab2:	6878      	ldr	r0, [r7, #4]
 800fab4:	f001 fcde 	bl	8011474 <USBD_LL_Start>
 800fab8:	4603      	mov	r3, r0
}
 800faba:	4618      	mov	r0, r3
 800fabc:	3708      	adds	r7, #8
 800fabe:	46bd      	mov	sp, r7
 800fac0:	bd80      	pop	{r7, pc}

0800fac2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800fac2:	b480      	push	{r7}
 800fac4:	b083      	sub	sp, #12
 800fac6:	af00      	add	r7, sp, #0
 800fac8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800faca:	2300      	movs	r3, #0
}
 800facc:	4618      	mov	r0, r3
 800face:	370c      	adds	r7, #12
 800fad0:	46bd      	mov	sp, r7
 800fad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fad6:	4770      	bx	lr

0800fad8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fad8:	b580      	push	{r7, lr}
 800fada:	b084      	sub	sp, #16
 800fadc:	af00      	add	r7, sp, #0
 800fade:	6078      	str	r0, [r7, #4]
 800fae0:	460b      	mov	r3, r1
 800fae2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800fae4:	2303      	movs	r3, #3
 800fae6:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800fae8:	687b      	ldr	r3, [r7, #4]
 800faea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d009      	beq.n	800fb06 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800faf2:	687b      	ldr	r3, [r7, #4]
 800faf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800faf8:	681b      	ldr	r3, [r3, #0]
 800fafa:	78fa      	ldrb	r2, [r7, #3]
 800fafc:	4611      	mov	r1, r2
 800fafe:	6878      	ldr	r0, [r7, #4]
 800fb00:	4798      	blx	r3
 800fb02:	4603      	mov	r3, r0
 800fb04:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800fb06:	7bfb      	ldrb	r3, [r7, #15]
}
 800fb08:	4618      	mov	r0, r3
 800fb0a:	3710      	adds	r7, #16
 800fb0c:	46bd      	mov	sp, r7
 800fb0e:	bd80      	pop	{r7, pc}

0800fb10 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800fb10:	b580      	push	{r7, lr}
 800fb12:	b082      	sub	sp, #8
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	6078      	str	r0, [r7, #4]
 800fb18:	460b      	mov	r3, r1
 800fb1a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800fb1c:	687b      	ldr	r3, [r7, #4]
 800fb1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb22:	2b00      	cmp	r3, #0
 800fb24:	d007      	beq.n	800fb36 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800fb26:	687b      	ldr	r3, [r7, #4]
 800fb28:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fb2c:	685b      	ldr	r3, [r3, #4]
 800fb2e:	78fa      	ldrb	r2, [r7, #3]
 800fb30:	4611      	mov	r1, r2
 800fb32:	6878      	ldr	r0, [r7, #4]
 800fb34:	4798      	blx	r3
  }

  return USBD_OK;
 800fb36:	2300      	movs	r3, #0
}
 800fb38:	4618      	mov	r0, r3
 800fb3a:	3708      	adds	r7, #8
 800fb3c:	46bd      	mov	sp, r7
 800fb3e:	bd80      	pop	{r7, pc}

0800fb40 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800fb40:	b580      	push	{r7, lr}
 800fb42:	b084      	sub	sp, #16
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	6078      	str	r0, [r7, #4]
 800fb48:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fb50:	6839      	ldr	r1, [r7, #0]
 800fb52:	4618      	mov	r0, r3
 800fb54:	f000 ff2c 	bl	80109b0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800fb58:	687b      	ldr	r3, [r7, #4]
 800fb5a:	2201      	movs	r2, #1
 800fb5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800fb66:	461a      	mov	r2, r3
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800fb74:	f003 031f 	and.w	r3, r3, #31
 800fb78:	2b01      	cmp	r3, #1
 800fb7a:	d00e      	beq.n	800fb9a <USBD_LL_SetupStage+0x5a>
 800fb7c:	2b01      	cmp	r3, #1
 800fb7e:	d302      	bcc.n	800fb86 <USBD_LL_SetupStage+0x46>
 800fb80:	2b02      	cmp	r3, #2
 800fb82:	d014      	beq.n	800fbae <USBD_LL_SetupStage+0x6e>
 800fb84:	e01d      	b.n	800fbc2 <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800fb86:	687b      	ldr	r3, [r7, #4]
 800fb88:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fb8c:	4619      	mov	r1, r3
 800fb8e:	6878      	ldr	r0, [r7, #4]
 800fb90:	f000 fa18 	bl	800ffc4 <USBD_StdDevReq>
 800fb94:	4603      	mov	r3, r0
 800fb96:	73fb      	strb	r3, [r7, #15]
      break;
 800fb98:	e020      	b.n	800fbdc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fba0:	4619      	mov	r1, r3
 800fba2:	6878      	ldr	r0, [r7, #4]
 800fba4:	f000 fa7c 	bl	80100a0 <USBD_StdItfReq>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	73fb      	strb	r3, [r7, #15]
      break;
 800fbac:	e016      	b.n	800fbdc <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800fbae:	687b      	ldr	r3, [r7, #4]
 800fbb0:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800fbb4:	4619      	mov	r1, r3
 800fbb6:	6878      	ldr	r0, [r7, #4]
 800fbb8:	f000 fab8 	bl	801012c <USBD_StdEPReq>
 800fbbc:	4603      	mov	r3, r0
 800fbbe:	73fb      	strb	r3, [r7, #15]
      break;
 800fbc0:	e00c      	b.n	800fbdc <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800fbc2:	687b      	ldr	r3, [r7, #4]
 800fbc4:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800fbc8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800fbcc:	b2db      	uxtb	r3, r3
 800fbce:	4619      	mov	r1, r3
 800fbd0:	6878      	ldr	r0, [r7, #4]
 800fbd2:	f001 fcaf 	bl	8011534 <USBD_LL_StallEP>
 800fbd6:	4603      	mov	r3, r0
 800fbd8:	73fb      	strb	r3, [r7, #15]
      break;
 800fbda:	bf00      	nop
  }

  return ret;
 800fbdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbde:	4618      	mov	r0, r3
 800fbe0:	3710      	adds	r7, #16
 800fbe2:	46bd      	mov	sp, r7
 800fbe4:	bd80      	pop	{r7, pc}

0800fbe6 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800fbe6:	b580      	push	{r7, lr}
 800fbe8:	b086      	sub	sp, #24
 800fbea:	af00      	add	r7, sp, #0
 800fbec:	60f8      	str	r0, [r7, #12]
 800fbee:	460b      	mov	r3, r1
 800fbf0:	607a      	str	r2, [r7, #4]
 800fbf2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800fbf4:	7afb      	ldrb	r3, [r7, #11]
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d137      	bne.n	800fc6a <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 800fbfa:	68fb      	ldr	r3, [r7, #12]
 800fbfc:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800fc00:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800fc02:	68fb      	ldr	r3, [r7, #12]
 800fc04:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fc08:	2b03      	cmp	r3, #3
 800fc0a:	d14a      	bne.n	800fca2 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	689a      	ldr	r2, [r3, #8]
 800fc10:	693b      	ldr	r3, [r7, #16]
 800fc12:	68db      	ldr	r3, [r3, #12]
 800fc14:	429a      	cmp	r2, r3
 800fc16:	d913      	bls.n	800fc40 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	689a      	ldr	r2, [r3, #8]
 800fc1c:	693b      	ldr	r3, [r7, #16]
 800fc1e:	68db      	ldr	r3, [r3, #12]
 800fc20:	1ad2      	subs	r2, r2, r3
 800fc22:	693b      	ldr	r3, [r7, #16]
 800fc24:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800fc26:	693b      	ldr	r3, [r7, #16]
 800fc28:	68da      	ldr	r2, [r3, #12]
 800fc2a:	693b      	ldr	r3, [r7, #16]
 800fc2c:	689b      	ldr	r3, [r3, #8]
 800fc2e:	4293      	cmp	r3, r2
 800fc30:	bf28      	it	cs
 800fc32:	4613      	movcs	r3, r2
 800fc34:	461a      	mov	r2, r3
 800fc36:	6879      	ldr	r1, [r7, #4]
 800fc38:	68f8      	ldr	r0, [r7, #12]
 800fc3a:	f000 ffad 	bl	8010b98 <USBD_CtlContinueRx>
 800fc3e:	e030      	b.n	800fca2 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc40:	68fb      	ldr	r3, [r7, #12]
 800fc42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc46:	691b      	ldr	r3, [r3, #16]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d00a      	beq.n	800fc62 <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fc4c:	68fb      	ldr	r3, [r7, #12]
 800fc4e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800fc52:	2b03      	cmp	r3, #3
 800fc54:	d105      	bne.n	800fc62 <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800fc56:	68fb      	ldr	r3, [r7, #12]
 800fc58:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc5c:	691b      	ldr	r3, [r3, #16]
 800fc5e:	68f8      	ldr	r0, [r7, #12]
 800fc60:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 800fc62:	68f8      	ldr	r0, [r7, #12]
 800fc64:	f000 ffa9 	bl	8010bba <USBD_CtlSendStatus>
 800fc68:	e01b      	b.n	800fca2 <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800fc6a:	68fb      	ldr	r3, [r7, #12]
 800fc6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc70:	699b      	ldr	r3, [r3, #24]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d013      	beq.n	800fc9e <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fc76:	68fb      	ldr	r3, [r7, #12]
 800fc78:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800fc7c:	2b03      	cmp	r3, #3
 800fc7e:	d10e      	bne.n	800fc9e <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800fc80:	68fb      	ldr	r3, [r7, #12]
 800fc82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fc86:	699b      	ldr	r3, [r3, #24]
 800fc88:	7afa      	ldrb	r2, [r7, #11]
 800fc8a:	4611      	mov	r1, r2
 800fc8c:	68f8      	ldr	r0, [r7, #12]
 800fc8e:	4798      	blx	r3
 800fc90:	4603      	mov	r3, r0
 800fc92:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800fc94:	7dfb      	ldrb	r3, [r7, #23]
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d003      	beq.n	800fca2 <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 800fc9a:	7dfb      	ldrb	r3, [r7, #23]
 800fc9c:	e002      	b.n	800fca4 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fc9e:	2303      	movs	r3, #3
 800fca0:	e000      	b.n	800fca4 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 800fca2:	2300      	movs	r3, #0
}
 800fca4:	4618      	mov	r0, r3
 800fca6:	3718      	adds	r7, #24
 800fca8:	46bd      	mov	sp, r7
 800fcaa:	bd80      	pop	{r7, pc}

0800fcac <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800fcac:	b580      	push	{r7, lr}
 800fcae:	b086      	sub	sp, #24
 800fcb0:	af00      	add	r7, sp, #0
 800fcb2:	60f8      	str	r0, [r7, #12]
 800fcb4:	460b      	mov	r3, r1
 800fcb6:	607a      	str	r2, [r7, #4]
 800fcb8:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800fcba:	7afb      	ldrb	r3, [r7, #11]
 800fcbc:	2b00      	cmp	r3, #0
 800fcbe:	d16a      	bne.n	800fd96 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	3314      	adds	r3, #20
 800fcc4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800fccc:	2b02      	cmp	r3, #2
 800fcce:	d155      	bne.n	800fd7c <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 800fcd0:	693b      	ldr	r3, [r7, #16]
 800fcd2:	689a      	ldr	r2, [r3, #8]
 800fcd4:	693b      	ldr	r3, [r7, #16]
 800fcd6:	68db      	ldr	r3, [r3, #12]
 800fcd8:	429a      	cmp	r2, r3
 800fcda:	d914      	bls.n	800fd06 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800fcdc:	693b      	ldr	r3, [r7, #16]
 800fcde:	689a      	ldr	r2, [r3, #8]
 800fce0:	693b      	ldr	r3, [r7, #16]
 800fce2:	68db      	ldr	r3, [r3, #12]
 800fce4:	1ad2      	subs	r2, r2, r3
 800fce6:	693b      	ldr	r3, [r7, #16]
 800fce8:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800fcea:	693b      	ldr	r3, [r7, #16]
 800fcec:	689b      	ldr	r3, [r3, #8]
 800fcee:	461a      	mov	r2, r3
 800fcf0:	6879      	ldr	r1, [r7, #4]
 800fcf2:	68f8      	ldr	r0, [r7, #12]
 800fcf4:	f000 ff22 	bl	8010b3c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fcf8:	2300      	movs	r3, #0
 800fcfa:	2200      	movs	r2, #0
 800fcfc:	2100      	movs	r1, #0
 800fcfe:	68f8      	ldr	r0, [r7, #12]
 800fd00:	f001 fcc2 	bl	8011688 <USBD_LL_PrepareReceive>
 800fd04:	e03a      	b.n	800fd7c <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800fd06:	693b      	ldr	r3, [r7, #16]
 800fd08:	68da      	ldr	r2, [r3, #12]
 800fd0a:	693b      	ldr	r3, [r7, #16]
 800fd0c:	689b      	ldr	r3, [r3, #8]
 800fd0e:	429a      	cmp	r2, r3
 800fd10:	d11c      	bne.n	800fd4c <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800fd12:	693b      	ldr	r3, [r7, #16]
 800fd14:	685a      	ldr	r2, [r3, #4]
 800fd16:	693b      	ldr	r3, [r7, #16]
 800fd18:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	d316      	bcc.n	800fd4c <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800fd1e:	693b      	ldr	r3, [r7, #16]
 800fd20:	685a      	ldr	r2, [r3, #4]
 800fd22:	68fb      	ldr	r3, [r7, #12]
 800fd24:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800fd28:	429a      	cmp	r2, r3
 800fd2a:	d20f      	bcs.n	800fd4c <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	2100      	movs	r1, #0
 800fd30:	68f8      	ldr	r0, [r7, #12]
 800fd32:	f000 ff03 	bl	8010b3c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	2200      	movs	r2, #0
 800fd3a:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800fd3e:	2300      	movs	r3, #0
 800fd40:	2200      	movs	r2, #0
 800fd42:	2100      	movs	r1, #0
 800fd44:	68f8      	ldr	r0, [r7, #12]
 800fd46:	f001 fc9f 	bl	8011688 <USBD_LL_PrepareReceive>
 800fd4a:	e017      	b.n	800fd7c <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd4c:	68fb      	ldr	r3, [r7, #12]
 800fd4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd52:	68db      	ldr	r3, [r3, #12]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d00a      	beq.n	800fd6e <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800fd5e:	2b03      	cmp	r3, #3
 800fd60:	d105      	bne.n	800fd6e <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd68:	68db      	ldr	r3, [r3, #12]
 800fd6a:	68f8      	ldr	r0, [r7, #12]
 800fd6c:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800fd6e:	2180      	movs	r1, #128	; 0x80
 800fd70:	68f8      	ldr	r0, [r7, #12]
 800fd72:	f001 fbdf 	bl	8011534 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800fd76:	68f8      	ldr	r0, [r7, #12]
 800fd78:	f000 ff32 	bl	8010be0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800fd7c:	68fb      	ldr	r3, [r7, #12]
 800fd7e:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800fd82:	2b01      	cmp	r3, #1
 800fd84:	d123      	bne.n	800fdce <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800fd86:	68f8      	ldr	r0, [r7, #12]
 800fd88:	f7ff fe9b 	bl	800fac2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800fd8c:	68fb      	ldr	r3, [r7, #12]
 800fd8e:	2200      	movs	r2, #0
 800fd90:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800fd94:	e01b      	b.n	800fdce <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800fd96:	68fb      	ldr	r3, [r7, #12]
 800fd98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fd9c:	695b      	ldr	r3, [r3, #20]
 800fd9e:	2b00      	cmp	r3, #0
 800fda0:	d013      	beq.n	800fdca <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800fda2:	68fb      	ldr	r3, [r7, #12]
 800fda4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800fda8:	2b03      	cmp	r3, #3
 800fdaa:	d10e      	bne.n	800fdca <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800fdac:	68fb      	ldr	r3, [r7, #12]
 800fdae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fdb2:	695b      	ldr	r3, [r3, #20]
 800fdb4:	7afa      	ldrb	r2, [r7, #11]
 800fdb6:	4611      	mov	r1, r2
 800fdb8:	68f8      	ldr	r0, [r7, #12]
 800fdba:	4798      	blx	r3
 800fdbc:	4603      	mov	r3, r0
 800fdbe:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 800fdc0:	7dfb      	ldrb	r3, [r7, #23]
 800fdc2:	2b00      	cmp	r3, #0
 800fdc4:	d003      	beq.n	800fdce <USBD_LL_DataInStage+0x122>
    {
      return ret;
 800fdc6:	7dfb      	ldrb	r3, [r7, #23]
 800fdc8:	e002      	b.n	800fdd0 <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800fdca:	2303      	movs	r3, #3
 800fdcc:	e000      	b.n	800fdd0 <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 800fdce:	2300      	movs	r3, #0
}
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	3718      	adds	r7, #24
 800fdd4:	46bd      	mov	sp, r7
 800fdd6:	bd80      	pop	{r7, pc}

0800fdd8 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800fdd8:	b580      	push	{r7, lr}
 800fdda:	b082      	sub	sp, #8
 800fddc:	af00      	add	r7, sp, #0
 800fdde:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2201      	movs	r2, #1
 800fde4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800fde8:	687b      	ldr	r3, [r7, #4]
 800fdea:	2200      	movs	r2, #0
 800fdec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800fdf0:	687b      	ldr	r3, [r7, #4]
 800fdf2:	2200      	movs	r2, #0
 800fdf4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800fdf6:	687b      	ldr	r3, [r7, #4]
 800fdf8:	2200      	movs	r2, #0
 800fdfa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800fe04:	2b00      	cmp	r3, #0
 800fe06:	d009      	beq.n	800fe1c <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fe0e:	685b      	ldr	r3, [r3, #4]
 800fe10:	687a      	ldr	r2, [r7, #4]
 800fe12:	6852      	ldr	r2, [r2, #4]
 800fe14:	b2d2      	uxtb	r2, r2
 800fe16:	4611      	mov	r1, r2
 800fe18:	6878      	ldr	r0, [r7, #4]
 800fe1a:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fe1c:	2340      	movs	r3, #64	; 0x40
 800fe1e:	2200      	movs	r2, #0
 800fe20:	2100      	movs	r1, #0
 800fe22:	6878      	ldr	r0, [r7, #4]
 800fe24:	f001 fb41 	bl	80114aa <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	2201      	movs	r2, #1
 800fe2c:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800fe30:	687b      	ldr	r3, [r7, #4]
 800fe32:	2240      	movs	r2, #64	; 0x40
 800fe34:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800fe38:	2340      	movs	r3, #64	; 0x40
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	2180      	movs	r1, #128	; 0x80
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f001 fb33 	bl	80114aa <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	2201      	movs	r2, #1
 800fe48:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800fe4a:	687b      	ldr	r3, [r7, #4]
 800fe4c:	2240      	movs	r2, #64	; 0x40
 800fe4e:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800fe50:	2300      	movs	r3, #0
}
 800fe52:	4618      	mov	r0, r3
 800fe54:	3708      	adds	r7, #8
 800fe56:	46bd      	mov	sp, r7
 800fe58:	bd80      	pop	{r7, pc}

0800fe5a <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800fe5a:	b480      	push	{r7}
 800fe5c:	b083      	sub	sp, #12
 800fe5e:	af00      	add	r7, sp, #0
 800fe60:	6078      	str	r0, [r7, #4]
 800fe62:	460b      	mov	r3, r1
 800fe64:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	78fa      	ldrb	r2, [r7, #3]
 800fe6a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800fe6c:	2300      	movs	r3, #0
}
 800fe6e:	4618      	mov	r0, r3
 800fe70:	370c      	adds	r7, #12
 800fe72:	46bd      	mov	sp, r7
 800fe74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe78:	4770      	bx	lr

0800fe7a <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800fe7a:	b480      	push	{r7}
 800fe7c:	b083      	sub	sp, #12
 800fe7e:	af00      	add	r7, sp, #0
 800fe80:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800fe8e:	687b      	ldr	r3, [r7, #4]
 800fe90:	2204      	movs	r2, #4
 800fe92:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800fe96:	2300      	movs	r3, #0
}
 800fe98:	4618      	mov	r0, r3
 800fe9a:	370c      	adds	r7, #12
 800fe9c:	46bd      	mov	sp, r7
 800fe9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fea2:	4770      	bx	lr

0800fea4 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800fea4:	b480      	push	{r7}
 800fea6:	b083      	sub	sp, #12
 800fea8:	af00      	add	r7, sp, #0
 800feaa:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800feb2:	2b04      	cmp	r3, #4
 800feb4:	d105      	bne.n	800fec2 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800fec2:	2300      	movs	r3, #0
}
 800fec4:	4618      	mov	r0, r3
 800fec6:	370c      	adds	r7, #12
 800fec8:	46bd      	mov	sp, r7
 800feca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fece:	4770      	bx	lr

0800fed0 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800fed0:	b580      	push	{r7, lr}
 800fed2:	b082      	sub	sp, #8
 800fed4:	af00      	add	r7, sp, #0
 800fed6:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800fede:	2b03      	cmp	r3, #3
 800fee0:	d10b      	bne.n	800fefa <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fee8:	69db      	ldr	r3, [r3, #28]
 800feea:	2b00      	cmp	r3, #0
 800feec:	d005      	beq.n	800fefa <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800fef4:	69db      	ldr	r3, [r3, #28]
 800fef6:	6878      	ldr	r0, [r7, #4]
 800fef8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800fefa:	2300      	movs	r3, #0
}
 800fefc:	4618      	mov	r0, r3
 800fefe:	3708      	adds	r7, #8
 800ff00:	46bd      	mov	sp, r7
 800ff02:	bd80      	pop	{r7, pc}

0800ff04 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ff04:	b480      	push	{r7}
 800ff06:	b083      	sub	sp, #12
 800ff08:	af00      	add	r7, sp, #0
 800ff0a:	6078      	str	r0, [r7, #4]
 800ff0c:	460b      	mov	r3, r1
 800ff0e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff10:	2300      	movs	r3, #0
}
 800ff12:	4618      	mov	r0, r3
 800ff14:	370c      	adds	r7, #12
 800ff16:	46bd      	mov	sp, r7
 800ff18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff1c:	4770      	bx	lr

0800ff1e <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800ff1e:	b480      	push	{r7}
 800ff20:	b083      	sub	sp, #12
 800ff22:	af00      	add	r7, sp, #0
 800ff24:	6078      	str	r0, [r7, #4]
 800ff26:	460b      	mov	r3, r1
 800ff28:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800ff2a:	2300      	movs	r3, #0
}
 800ff2c:	4618      	mov	r0, r3
 800ff2e:	370c      	adds	r7, #12
 800ff30:	46bd      	mov	sp, r7
 800ff32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff36:	4770      	bx	lr

0800ff38 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800ff38:	b480      	push	{r7}
 800ff3a:	b083      	sub	sp, #12
 800ff3c:	af00      	add	r7, sp, #0
 800ff3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800ff40:	2300      	movs	r3, #0
}
 800ff42:	4618      	mov	r0, r3
 800ff44:	370c      	adds	r7, #12
 800ff46:	46bd      	mov	sp, r7
 800ff48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff4c:	4770      	bx	lr

0800ff4e <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800ff4e:	b580      	push	{r7, lr}
 800ff50:	b082      	sub	sp, #8
 800ff52:	af00      	add	r7, sp, #0
 800ff54:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	2201      	movs	r2, #1
 800ff5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d009      	beq.n	800ff7c <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ff6e:	685b      	ldr	r3, [r3, #4]
 800ff70:	687a      	ldr	r2, [r7, #4]
 800ff72:	6852      	ldr	r2, [r2, #4]
 800ff74:	b2d2      	uxtb	r2, r2
 800ff76:	4611      	mov	r1, r2
 800ff78:	6878      	ldr	r0, [r7, #4]
 800ff7a:	4798      	blx	r3
  }

  return USBD_OK;
 800ff7c:	2300      	movs	r3, #0
}
 800ff7e:	4618      	mov	r0, r3
 800ff80:	3708      	adds	r7, #8
 800ff82:	46bd      	mov	sp, r7
 800ff84:	bd80      	pop	{r7, pc}

0800ff86 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ff86:	b480      	push	{r7}
 800ff88:	b087      	sub	sp, #28
 800ff8a:	af00      	add	r7, sp, #0
 800ff8c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ff92:	697b      	ldr	r3, [r7, #20]
 800ff94:	781b      	ldrb	r3, [r3, #0]
 800ff96:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ff98:	697b      	ldr	r3, [r7, #20]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ff9e:	697b      	ldr	r3, [r7, #20]
 800ffa0:	781b      	ldrb	r3, [r3, #0]
 800ffa2:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ffa4:	8a3b      	ldrh	r3, [r7, #16]
 800ffa6:	021b      	lsls	r3, r3, #8
 800ffa8:	b21a      	sxth	r2, r3
 800ffaa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ffae:	4313      	orrs	r3, r2
 800ffb0:	b21b      	sxth	r3, r3
 800ffb2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ffb4:	89fb      	ldrh	r3, [r7, #14]
}
 800ffb6:	4618      	mov	r0, r3
 800ffb8:	371c      	adds	r7, #28
 800ffba:	46bd      	mov	sp, r7
 800ffbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffc0:	4770      	bx	lr
	...

0800ffc4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ffc4:	b580      	push	{r7, lr}
 800ffc6:	b084      	sub	sp, #16
 800ffc8:	af00      	add	r7, sp, #0
 800ffca:	6078      	str	r0, [r7, #4]
 800ffcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ffce:	2300      	movs	r3, #0
 800ffd0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ffd2:	683b      	ldr	r3, [r7, #0]
 800ffd4:	781b      	ldrb	r3, [r3, #0]
 800ffd6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ffda:	2b20      	cmp	r3, #32
 800ffdc:	d004      	beq.n	800ffe8 <USBD_StdDevReq+0x24>
 800ffde:	2b40      	cmp	r3, #64	; 0x40
 800ffe0:	d002      	beq.n	800ffe8 <USBD_StdDevReq+0x24>
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d00a      	beq.n	800fffc <USBD_StdDevReq+0x38>
 800ffe6:	e050      	b.n	801008a <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ffee:	689b      	ldr	r3, [r3, #8]
 800fff0:	6839      	ldr	r1, [r7, #0]
 800fff2:	6878      	ldr	r0, [r7, #4]
 800fff4:	4798      	blx	r3
 800fff6:	4603      	mov	r3, r0
 800fff8:	73fb      	strb	r3, [r7, #15]
    break;
 800fffa:	e04b      	b.n	8010094 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800fffc:	683b      	ldr	r3, [r7, #0]
 800fffe:	785b      	ldrb	r3, [r3, #1]
 8010000:	2b09      	cmp	r3, #9
 8010002:	d83c      	bhi.n	801007e <USBD_StdDevReq+0xba>
 8010004:	a201      	add	r2, pc, #4	; (adr r2, 801000c <USBD_StdDevReq+0x48>)
 8010006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801000a:	bf00      	nop
 801000c:	08010061 	.word	0x08010061
 8010010:	08010075 	.word	0x08010075
 8010014:	0801007f 	.word	0x0801007f
 8010018:	0801006b 	.word	0x0801006b
 801001c:	0801007f 	.word	0x0801007f
 8010020:	0801003f 	.word	0x0801003f
 8010024:	08010035 	.word	0x08010035
 8010028:	0801007f 	.word	0x0801007f
 801002c:	08010057 	.word	0x08010057
 8010030:	08010049 	.word	0x08010049
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8010034:	6839      	ldr	r1, [r7, #0]
 8010036:	6878      	ldr	r0, [r7, #4]
 8010038:	f000 f9ce 	bl	80103d8 <USBD_GetDescriptor>
      break;
 801003c:	e024      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 801003e:	6839      	ldr	r1, [r7, #0]
 8010040:	6878      	ldr	r0, [r7, #4]
 8010042:	f000 fb33 	bl	80106ac <USBD_SetAddress>
      break;
 8010046:	e01f      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8010048:	6839      	ldr	r1, [r7, #0]
 801004a:	6878      	ldr	r0, [r7, #4]
 801004c:	f000 fb70 	bl	8010730 <USBD_SetConfig>
 8010050:	4603      	mov	r3, r0
 8010052:	73fb      	strb	r3, [r7, #15]
      break;
 8010054:	e018      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8010056:	6839      	ldr	r1, [r7, #0]
 8010058:	6878      	ldr	r0, [r7, #4]
 801005a:	f000 fc0d 	bl	8010878 <USBD_GetConfig>
      break;
 801005e:	e013      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8010060:	6839      	ldr	r1, [r7, #0]
 8010062:	6878      	ldr	r0, [r7, #4]
 8010064:	f000 fc3c 	bl	80108e0 <USBD_GetStatus>
      break;
 8010068:	e00e      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 801006a:	6839      	ldr	r1, [r7, #0]
 801006c:	6878      	ldr	r0, [r7, #4]
 801006e:	f000 fc6a 	bl	8010946 <USBD_SetFeature>
      break;
 8010072:	e009      	b.n	8010088 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8010074:	6839      	ldr	r1, [r7, #0]
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 fc79 	bl	801096e <USBD_ClrFeature>
      break;
 801007c:	e004      	b.n	8010088 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 801007e:	6839      	ldr	r1, [r7, #0]
 8010080:	6878      	ldr	r0, [r7, #4]
 8010082:	f000 fccf 	bl	8010a24 <USBD_CtlError>
      break;
 8010086:	bf00      	nop
    }
    break;
 8010088:	e004      	b.n	8010094 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 801008a:	6839      	ldr	r1, [r7, #0]
 801008c:	6878      	ldr	r0, [r7, #4]
 801008e:	f000 fcc9 	bl	8010a24 <USBD_CtlError>
    break;
 8010092:	bf00      	nop
  }

  return ret;
 8010094:	7bfb      	ldrb	r3, [r7, #15]
}
 8010096:	4618      	mov	r0, r3
 8010098:	3710      	adds	r7, #16
 801009a:	46bd      	mov	sp, r7
 801009c:	bd80      	pop	{r7, pc}
 801009e:	bf00      	nop

080100a0 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100a0:	b580      	push	{r7, lr}
 80100a2:	b084      	sub	sp, #16
 80100a4:	af00      	add	r7, sp, #0
 80100a6:	6078      	str	r0, [r7, #4]
 80100a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80100aa:	2300      	movs	r3, #0
 80100ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80100ae:	683b      	ldr	r3, [r7, #0]
 80100b0:	781b      	ldrb	r3, [r3, #0]
 80100b2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80100b6:	2b20      	cmp	r3, #32
 80100b8:	d003      	beq.n	80100c2 <USBD_StdItfReq+0x22>
 80100ba:	2b40      	cmp	r3, #64	; 0x40
 80100bc:	d001      	beq.n	80100c2 <USBD_StdItfReq+0x22>
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d12a      	bne.n	8010118 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 80100c2:	687b      	ldr	r3, [r7, #4]
 80100c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80100c8:	3b01      	subs	r3, #1
 80100ca:	2b02      	cmp	r3, #2
 80100cc:	d81d      	bhi.n	801010a <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80100ce:	683b      	ldr	r3, [r7, #0]
 80100d0:	889b      	ldrh	r3, [r3, #4]
 80100d2:	b2db      	uxtb	r3, r3
 80100d4:	2b01      	cmp	r3, #1
 80100d6:	d813      	bhi.n	8010100 <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80100d8:	687b      	ldr	r3, [r7, #4]
 80100da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80100de:	689b      	ldr	r3, [r3, #8]
 80100e0:	6839      	ldr	r1, [r7, #0]
 80100e2:	6878      	ldr	r0, [r7, #4]
 80100e4:	4798      	blx	r3
 80100e6:	4603      	mov	r3, r0
 80100e8:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 80100ea:	683b      	ldr	r3, [r7, #0]
 80100ec:	88db      	ldrh	r3, [r3, #6]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d110      	bne.n	8010114 <USBD_StdItfReq+0x74>
 80100f2:	7bfb      	ldrb	r3, [r7, #15]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d10d      	bne.n	8010114 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 80100f8:	6878      	ldr	r0, [r7, #4]
 80100fa:	f000 fd5e 	bl	8010bba <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 80100fe:	e009      	b.n	8010114 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8010100:	6839      	ldr	r1, [r7, #0]
 8010102:	6878      	ldr	r0, [r7, #4]
 8010104:	f000 fc8e 	bl	8010a24 <USBD_CtlError>
      break;
 8010108:	e004      	b.n	8010114 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 801010a:	6839      	ldr	r1, [r7, #0]
 801010c:	6878      	ldr	r0, [r7, #4]
 801010e:	f000 fc89 	bl	8010a24 <USBD_CtlError>
      break;
 8010112:	e000      	b.n	8010116 <USBD_StdItfReq+0x76>
      break;
 8010114:	bf00      	nop
    }
    break;
 8010116:	e004      	b.n	8010122 <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8010118:	6839      	ldr	r1, [r7, #0]
 801011a:	6878      	ldr	r0, [r7, #4]
 801011c:	f000 fc82 	bl	8010a24 <USBD_CtlError>
    break;
 8010120:	bf00      	nop
  }

  return ret;
 8010122:	7bfb      	ldrb	r3, [r7, #15]
}
 8010124:	4618      	mov	r0, r3
 8010126:	3710      	adds	r7, #16
 8010128:	46bd      	mov	sp, r7
 801012a:	bd80      	pop	{r7, pc}

0801012c <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b084      	sub	sp, #16
 8010130:	af00      	add	r7, sp, #0
 8010132:	6078      	str	r0, [r7, #4]
 8010134:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8010136:	2300      	movs	r3, #0
 8010138:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 801013a:	683b      	ldr	r3, [r7, #0]
 801013c:	889b      	ldrh	r3, [r3, #4]
 801013e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8010148:	2b20      	cmp	r3, #32
 801014a:	d004      	beq.n	8010156 <USBD_StdEPReq+0x2a>
 801014c:	2b40      	cmp	r3, #64	; 0x40
 801014e:	d002      	beq.n	8010156 <USBD_StdEPReq+0x2a>
 8010150:	2b00      	cmp	r3, #0
 8010152:	d00a      	beq.n	801016a <USBD_StdEPReq+0x3e>
 8010154:	e135      	b.n	80103c2 <USBD_StdEPReq+0x296>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 801015c:	689b      	ldr	r3, [r3, #8]
 801015e:	6839      	ldr	r1, [r7, #0]
 8010160:	6878      	ldr	r0, [r7, #4]
 8010162:	4798      	blx	r3
 8010164:	4603      	mov	r3, r0
 8010166:	73fb      	strb	r3, [r7, #15]
    break;
 8010168:	e130      	b.n	80103cc <USBD_StdEPReq+0x2a0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 801016a:	683b      	ldr	r3, [r7, #0]
 801016c:	785b      	ldrb	r3, [r3, #1]
 801016e:	2b01      	cmp	r3, #1
 8010170:	d03e      	beq.n	80101f0 <USBD_StdEPReq+0xc4>
 8010172:	2b03      	cmp	r3, #3
 8010174:	d002      	beq.n	801017c <USBD_StdEPReq+0x50>
 8010176:	2b00      	cmp	r3, #0
 8010178:	d077      	beq.n	801026a <USBD_StdEPReq+0x13e>
 801017a:	e11c      	b.n	80103b6 <USBD_StdEPReq+0x28a>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 801017c:	687b      	ldr	r3, [r7, #4]
 801017e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010182:	2b02      	cmp	r3, #2
 8010184:	d002      	beq.n	801018c <USBD_StdEPReq+0x60>
 8010186:	2b03      	cmp	r3, #3
 8010188:	d015      	beq.n	80101b6 <USBD_StdEPReq+0x8a>
 801018a:	e02b      	b.n	80101e4 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801018c:	7bbb      	ldrb	r3, [r7, #14]
 801018e:	2b00      	cmp	r3, #0
 8010190:	d00c      	beq.n	80101ac <USBD_StdEPReq+0x80>
 8010192:	7bbb      	ldrb	r3, [r7, #14]
 8010194:	2b80      	cmp	r3, #128	; 0x80
 8010196:	d009      	beq.n	80101ac <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8010198:	7bbb      	ldrb	r3, [r7, #14]
 801019a:	4619      	mov	r1, r3
 801019c:	6878      	ldr	r0, [r7, #4]
 801019e:	f001 f9c9 	bl	8011534 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80101a2:	2180      	movs	r1, #128	; 0x80
 80101a4:	6878      	ldr	r0, [r7, #4]
 80101a6:	f001 f9c5 	bl	8011534 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 80101aa:	e020      	b.n	80101ee <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 80101ac:	6839      	ldr	r1, [r7, #0]
 80101ae:	6878      	ldr	r0, [r7, #4]
 80101b0:	f000 fc38 	bl	8010a24 <USBD_CtlError>
        break;
 80101b4:	e01b      	b.n	80101ee <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 80101b6:	683b      	ldr	r3, [r7, #0]
 80101b8:	885b      	ldrh	r3, [r3, #2]
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	d10e      	bne.n	80101dc <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80101be:	7bbb      	ldrb	r3, [r7, #14]
 80101c0:	2b00      	cmp	r3, #0
 80101c2:	d00b      	beq.n	80101dc <USBD_StdEPReq+0xb0>
 80101c4:	7bbb      	ldrb	r3, [r7, #14]
 80101c6:	2b80      	cmp	r3, #128	; 0x80
 80101c8:	d008      	beq.n	80101dc <USBD_StdEPReq+0xb0>
 80101ca:	683b      	ldr	r3, [r7, #0]
 80101cc:	88db      	ldrh	r3, [r3, #6]
 80101ce:	2b00      	cmp	r3, #0
 80101d0:	d104      	bne.n	80101dc <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 80101d2:	7bbb      	ldrb	r3, [r7, #14]
 80101d4:	4619      	mov	r1, r3
 80101d6:	6878      	ldr	r0, [r7, #4]
 80101d8:	f001 f9ac 	bl	8011534 <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 80101dc:	6878      	ldr	r0, [r7, #4]
 80101de:	f000 fcec 	bl	8010bba <USBD_CtlSendStatus>

        break;
 80101e2:	e004      	b.n	80101ee <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 80101e4:	6839      	ldr	r1, [r7, #0]
 80101e6:	6878      	ldr	r0, [r7, #4]
 80101e8:	f000 fc1c 	bl	8010a24 <USBD_CtlError>
        break;
 80101ec:	bf00      	nop
      }
      break;
 80101ee:	e0e7      	b.n	80103c0 <USBD_StdEPReq+0x294>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 80101f0:	687b      	ldr	r3, [r7, #4]
 80101f2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80101f6:	2b02      	cmp	r3, #2
 80101f8:	d002      	beq.n	8010200 <USBD_StdEPReq+0xd4>
 80101fa:	2b03      	cmp	r3, #3
 80101fc:	d015      	beq.n	801022a <USBD_StdEPReq+0xfe>
 80101fe:	e02d      	b.n	801025c <USBD_StdEPReq+0x130>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8010200:	7bbb      	ldrb	r3, [r7, #14]
 8010202:	2b00      	cmp	r3, #0
 8010204:	d00c      	beq.n	8010220 <USBD_StdEPReq+0xf4>
 8010206:	7bbb      	ldrb	r3, [r7, #14]
 8010208:	2b80      	cmp	r3, #128	; 0x80
 801020a:	d009      	beq.n	8010220 <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 801020c:	7bbb      	ldrb	r3, [r7, #14]
 801020e:	4619      	mov	r1, r3
 8010210:	6878      	ldr	r0, [r7, #4]
 8010212:	f001 f98f 	bl	8011534 <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8010216:	2180      	movs	r1, #128	; 0x80
 8010218:	6878      	ldr	r0, [r7, #4]
 801021a:	f001 f98b 	bl	8011534 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 801021e:	e023      	b.n	8010268 <USBD_StdEPReq+0x13c>
          USBD_CtlError(pdev, req);
 8010220:	6839      	ldr	r1, [r7, #0]
 8010222:	6878      	ldr	r0, [r7, #4]
 8010224:	f000 fbfe 	bl	8010a24 <USBD_CtlError>
        break;
 8010228:	e01e      	b.n	8010268 <USBD_StdEPReq+0x13c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 801022a:	683b      	ldr	r3, [r7, #0]
 801022c:	885b      	ldrh	r3, [r3, #2]
 801022e:	2b00      	cmp	r3, #0
 8010230:	d119      	bne.n	8010266 <USBD_StdEPReq+0x13a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 8010232:	7bbb      	ldrb	r3, [r7, #14]
 8010234:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010238:	2b00      	cmp	r3, #0
 801023a:	d004      	beq.n	8010246 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801023c:	7bbb      	ldrb	r3, [r7, #14]
 801023e:	4619      	mov	r1, r3
 8010240:	6878      	ldr	r0, [r7, #4]
 8010242:	f001 f996 	bl	8011572 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f000 fcb7 	bl	8010bba <USBD_CtlSendStatus>
          (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010252:	689b      	ldr	r3, [r3, #8]
 8010254:	6839      	ldr	r1, [r7, #0]
 8010256:	6878      	ldr	r0, [r7, #4]
 8010258:	4798      	blx	r3
        }
        break;
 801025a:	e004      	b.n	8010266 <USBD_StdEPReq+0x13a>

      default:
        USBD_CtlError(pdev, req);
 801025c:	6839      	ldr	r1, [r7, #0]
 801025e:	6878      	ldr	r0, [r7, #4]
 8010260:	f000 fbe0 	bl	8010a24 <USBD_CtlError>
        break;
 8010264:	e000      	b.n	8010268 <USBD_StdEPReq+0x13c>
        break;
 8010266:	bf00      	nop
      }
      break;
 8010268:	e0aa      	b.n	80103c0 <USBD_StdEPReq+0x294>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010270:	2b02      	cmp	r3, #2
 8010272:	d002      	beq.n	801027a <USBD_StdEPReq+0x14e>
 8010274:	2b03      	cmp	r3, #3
 8010276:	d032      	beq.n	80102de <USBD_StdEPReq+0x1b2>
 8010278:	e097      	b.n	80103aa <USBD_StdEPReq+0x27e>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801027a:	7bbb      	ldrb	r3, [r7, #14]
 801027c:	2b00      	cmp	r3, #0
 801027e:	d007      	beq.n	8010290 <USBD_StdEPReq+0x164>
 8010280:	7bbb      	ldrb	r3, [r7, #14]
 8010282:	2b80      	cmp	r3, #128	; 0x80
 8010284:	d004      	beq.n	8010290 <USBD_StdEPReq+0x164>
        {
          USBD_CtlError(pdev, req);
 8010286:	6839      	ldr	r1, [r7, #0]
 8010288:	6878      	ldr	r0, [r7, #4]
 801028a:	f000 fbcb 	bl	8010a24 <USBD_CtlError>
          break;
 801028e:	e091      	b.n	80103b4 <USBD_StdEPReq+0x288>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010290:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010294:	2b00      	cmp	r3, #0
 8010296:	da0b      	bge.n	80102b0 <USBD_StdEPReq+0x184>
 8010298:	7bbb      	ldrb	r3, [r7, #14]
 801029a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801029e:	4613      	mov	r3, r2
 80102a0:	009b      	lsls	r3, r3, #2
 80102a2:	4413      	add	r3, r2
 80102a4:	009b      	lsls	r3, r3, #2
 80102a6:	3310      	adds	r3, #16
 80102a8:	687a      	ldr	r2, [r7, #4]
 80102aa:	4413      	add	r3, r2
 80102ac:	3304      	adds	r3, #4
 80102ae:	e00b      	b.n	80102c8 <USBD_StdEPReq+0x19c>
              &pdev->ep_out[ep_addr & 0x7FU];
 80102b0:	7bbb      	ldrb	r3, [r7, #14]
 80102b2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80102b6:	4613      	mov	r3, r2
 80102b8:	009b      	lsls	r3, r3, #2
 80102ba:	4413      	add	r3, r2
 80102bc:	009b      	lsls	r3, r3, #2
 80102be:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80102c2:	687a      	ldr	r2, [r7, #4]
 80102c4:	4413      	add	r3, r2
 80102c6:	3304      	adds	r3, #4
 80102c8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 80102ca:	68bb      	ldr	r3, [r7, #8]
 80102cc:	2200      	movs	r2, #0
 80102ce:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80102d0:	68bb      	ldr	r3, [r7, #8]
 80102d2:	2202      	movs	r2, #2
 80102d4:	4619      	mov	r1, r3
 80102d6:	6878      	ldr	r0, [r7, #4]
 80102d8:	f000 fc15 	bl	8010b06 <USBD_CtlSendData>
        break;
 80102dc:	e06a      	b.n	80103b4 <USBD_StdEPReq+0x288>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 80102de:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	da11      	bge.n	801030a <USBD_StdEPReq+0x1de>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80102e6:	7bbb      	ldrb	r3, [r7, #14]
 80102e8:	f003 020f 	and.w	r2, r3, #15
 80102ec:	6879      	ldr	r1, [r7, #4]
 80102ee:	4613      	mov	r3, r2
 80102f0:	009b      	lsls	r3, r3, #2
 80102f2:	4413      	add	r3, r2
 80102f4:	009b      	lsls	r3, r3, #2
 80102f6:	440b      	add	r3, r1
 80102f8:	3324      	adds	r3, #36	; 0x24
 80102fa:	881b      	ldrh	r3, [r3, #0]
 80102fc:	2b00      	cmp	r3, #0
 80102fe:	d117      	bne.n	8010330 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010300:	6839      	ldr	r1, [r7, #0]
 8010302:	6878      	ldr	r0, [r7, #4]
 8010304:	f000 fb8e 	bl	8010a24 <USBD_CtlError>
            break;
 8010308:	e054      	b.n	80103b4 <USBD_StdEPReq+0x288>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801030a:	7bbb      	ldrb	r3, [r7, #14]
 801030c:	f003 020f 	and.w	r2, r3, #15
 8010310:	6879      	ldr	r1, [r7, #4]
 8010312:	4613      	mov	r3, r2
 8010314:	009b      	lsls	r3, r3, #2
 8010316:	4413      	add	r3, r2
 8010318:	009b      	lsls	r3, r3, #2
 801031a:	440b      	add	r3, r1
 801031c:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8010320:	881b      	ldrh	r3, [r3, #0]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d104      	bne.n	8010330 <USBD_StdEPReq+0x204>
          {
            USBD_CtlError(pdev, req);
 8010326:	6839      	ldr	r1, [r7, #0]
 8010328:	6878      	ldr	r0, [r7, #4]
 801032a:	f000 fb7b 	bl	8010a24 <USBD_CtlError>
            break;
 801032e:	e041      	b.n	80103b4 <USBD_StdEPReq+0x288>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010330:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010334:	2b00      	cmp	r3, #0
 8010336:	da0b      	bge.n	8010350 <USBD_StdEPReq+0x224>
 8010338:	7bbb      	ldrb	r3, [r7, #14]
 801033a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 801033e:	4613      	mov	r3, r2
 8010340:	009b      	lsls	r3, r3, #2
 8010342:	4413      	add	r3, r2
 8010344:	009b      	lsls	r3, r3, #2
 8010346:	3310      	adds	r3, #16
 8010348:	687a      	ldr	r2, [r7, #4]
 801034a:	4413      	add	r3, r2
 801034c:	3304      	adds	r3, #4
 801034e:	e00b      	b.n	8010368 <USBD_StdEPReq+0x23c>
              &pdev->ep_out[ep_addr & 0x7FU];
 8010350:	7bbb      	ldrb	r3, [r7, #14]
 8010352:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8010356:	4613      	mov	r3, r2
 8010358:	009b      	lsls	r3, r3, #2
 801035a:	4413      	add	r3, r2
 801035c:	009b      	lsls	r3, r3, #2
 801035e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8010362:	687a      	ldr	r2, [r7, #4]
 8010364:	4413      	add	r3, r2
 8010366:	3304      	adds	r3, #4
 8010368:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801036a:	7bbb      	ldrb	r3, [r7, #14]
 801036c:	2b00      	cmp	r3, #0
 801036e:	d002      	beq.n	8010376 <USBD_StdEPReq+0x24a>
 8010370:	7bbb      	ldrb	r3, [r7, #14]
 8010372:	2b80      	cmp	r3, #128	; 0x80
 8010374:	d103      	bne.n	801037e <USBD_StdEPReq+0x252>
          {
            pep->status = 0x0000U;
 8010376:	68bb      	ldr	r3, [r7, #8]
 8010378:	2200      	movs	r2, #0
 801037a:	601a      	str	r2, [r3, #0]
 801037c:	e00e      	b.n	801039c <USBD_StdEPReq+0x270>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801037e:	7bbb      	ldrb	r3, [r7, #14]
 8010380:	4619      	mov	r1, r3
 8010382:	6878      	ldr	r0, [r7, #4]
 8010384:	f001 f914 	bl	80115b0 <USBD_LL_IsStallEP>
 8010388:	4603      	mov	r3, r0
 801038a:	2b00      	cmp	r3, #0
 801038c:	d003      	beq.n	8010396 <USBD_StdEPReq+0x26a>
          {
            pep->status = 0x0001U;
 801038e:	68bb      	ldr	r3, [r7, #8]
 8010390:	2201      	movs	r2, #1
 8010392:	601a      	str	r2, [r3, #0]
 8010394:	e002      	b.n	801039c <USBD_StdEPReq+0x270>
          }
          else
          {
            pep->status = 0x0000U;
 8010396:	68bb      	ldr	r3, [r7, #8]
 8010398:	2200      	movs	r2, #0
 801039a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801039c:	68bb      	ldr	r3, [r7, #8]
 801039e:	2202      	movs	r2, #2
 80103a0:	4619      	mov	r1, r3
 80103a2:	6878      	ldr	r0, [r7, #4]
 80103a4:	f000 fbaf 	bl	8010b06 <USBD_CtlSendData>
          break;
 80103a8:	e004      	b.n	80103b4 <USBD_StdEPReq+0x288>

      default:
        USBD_CtlError(pdev, req);
 80103aa:	6839      	ldr	r1, [r7, #0]
 80103ac:	6878      	ldr	r0, [r7, #4]
 80103ae:	f000 fb39 	bl	8010a24 <USBD_CtlError>
        break;
 80103b2:	bf00      	nop
      }
      break;
 80103b4:	e004      	b.n	80103c0 <USBD_StdEPReq+0x294>

    default:
      USBD_CtlError(pdev, req);
 80103b6:	6839      	ldr	r1, [r7, #0]
 80103b8:	6878      	ldr	r0, [r7, #4]
 80103ba:	f000 fb33 	bl	8010a24 <USBD_CtlError>
      break;
 80103be:	bf00      	nop
    }
    break;
 80103c0:	e004      	b.n	80103cc <USBD_StdEPReq+0x2a0>

  default:
    USBD_CtlError(pdev, req);
 80103c2:	6839      	ldr	r1, [r7, #0]
 80103c4:	6878      	ldr	r0, [r7, #4]
 80103c6:	f000 fb2d 	bl	8010a24 <USBD_CtlError>
    break;
 80103ca:	bf00      	nop
  }

  return ret;
 80103cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80103ce:	4618      	mov	r0, r3
 80103d0:	3710      	adds	r7, #16
 80103d2:	46bd      	mov	sp, r7
 80103d4:	bd80      	pop	{r7, pc}
	...

080103d8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103d8:	b580      	push	{r7, lr}
 80103da:	b084      	sub	sp, #16
 80103dc:	af00      	add	r7, sp, #0
 80103de:	6078      	str	r0, [r7, #4]
 80103e0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80103e2:	2300      	movs	r3, #0
 80103e4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80103e6:	2300      	movs	r3, #0
 80103e8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80103ea:	2300      	movs	r3, #0
 80103ec:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80103ee:	683b      	ldr	r3, [r7, #0]
 80103f0:	885b      	ldrh	r3, [r3, #2]
 80103f2:	0a1b      	lsrs	r3, r3, #8
 80103f4:	b29b      	uxth	r3, r3
 80103f6:	3b01      	subs	r3, #1
 80103f8:	2b06      	cmp	r3, #6
 80103fa:	f200 8128 	bhi.w	801064e <USBD_GetDescriptor+0x276>
 80103fe:	a201      	add	r2, pc, #4	; (adr r2, 8010404 <USBD_GetDescriptor+0x2c>)
 8010400:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010404:	08010421 	.word	0x08010421
 8010408:	08010439 	.word	0x08010439
 801040c:	08010479 	.word	0x08010479
 8010410:	0801064f 	.word	0x0801064f
 8010414:	0801064f 	.word	0x0801064f
 8010418:	080105ef 	.word	0x080105ef
 801041c:	0801061b 	.word	0x0801061b
      err++;
    }
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010426:	681b      	ldr	r3, [r3, #0]
 8010428:	687a      	ldr	r2, [r7, #4]
 801042a:	7c12      	ldrb	r2, [r2, #16]
 801042c:	f107 0108 	add.w	r1, r7, #8
 8010430:	4610      	mov	r0, r2
 8010432:	4798      	blx	r3
 8010434:	60f8      	str	r0, [r7, #12]
    break;
 8010436:	e112      	b.n	801065e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8010438:	687b      	ldr	r3, [r7, #4]
 801043a:	7c1b      	ldrb	r3, [r3, #16]
 801043c:	2b00      	cmp	r3, #0
 801043e:	d10d      	bne.n	801045c <USBD_GetDescriptor+0x84>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010448:	f107 0208 	add.w	r2, r7, #8
 801044c:	4610      	mov	r0, r2
 801044e:	4798      	blx	r3
 8010450:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8010452:	68fb      	ldr	r3, [r7, #12]
 8010454:	3301      	adds	r3, #1
 8010456:	2202      	movs	r2, #2
 8010458:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 801045a:	e100      	b.n	801065e <USBD_GetDescriptor+0x286>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 801045c:	687b      	ldr	r3, [r7, #4]
 801045e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010464:	f107 0208 	add.w	r2, r7, #8
 8010468:	4610      	mov	r0, r2
 801046a:	4798      	blx	r3
 801046c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801046e:	68fb      	ldr	r3, [r7, #12]
 8010470:	3301      	adds	r3, #1
 8010472:	2202      	movs	r2, #2
 8010474:	701a      	strb	r2, [r3, #0]
    break;
 8010476:	e0f2      	b.n	801065e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8010478:	683b      	ldr	r3, [r7, #0]
 801047a:	885b      	ldrh	r3, [r3, #2]
 801047c:	b2db      	uxtb	r3, r3
 801047e:	2b05      	cmp	r3, #5
 8010480:	f200 80ac 	bhi.w	80105dc <USBD_GetDescriptor+0x204>
 8010484:	a201      	add	r2, pc, #4	; (adr r2, 801048c <USBD_GetDescriptor+0xb4>)
 8010486:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801048a:	bf00      	nop
 801048c:	080104a5 	.word	0x080104a5
 8010490:	080104d9 	.word	0x080104d9
 8010494:	0801050d 	.word	0x0801050d
 8010498:	08010541 	.word	0x08010541
 801049c:	08010575 	.word	0x08010575
 80104a0:	080105a9 	.word	0x080105a9
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104aa:	685b      	ldr	r3, [r3, #4]
 80104ac:	2b00      	cmp	r3, #0
 80104ae:	d00b      	beq.n	80104c8 <USBD_GetDescriptor+0xf0>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80104b0:	687b      	ldr	r3, [r7, #4]
 80104b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104b6:	685b      	ldr	r3, [r3, #4]
 80104b8:	687a      	ldr	r2, [r7, #4]
 80104ba:	7c12      	ldrb	r2, [r2, #16]
 80104bc:	f107 0108 	add.w	r1, r7, #8
 80104c0:	4610      	mov	r0, r2
 80104c2:	4798      	blx	r3
 80104c4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80104c6:	e091      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80104c8:	6839      	ldr	r1, [r7, #0]
 80104ca:	6878      	ldr	r0, [r7, #4]
 80104cc:	f000 faaa 	bl	8010a24 <USBD_CtlError>
        err++;
 80104d0:	7afb      	ldrb	r3, [r7, #11]
 80104d2:	3301      	adds	r3, #1
 80104d4:	72fb      	strb	r3, [r7, #11]
      break;
 80104d6:	e089      	b.n	80105ec <USBD_GetDescriptor+0x214>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80104d8:	687b      	ldr	r3, [r7, #4]
 80104da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104de:	689b      	ldr	r3, [r3, #8]
 80104e0:	2b00      	cmp	r3, #0
 80104e2:	d00b      	beq.n	80104fc <USBD_GetDescriptor+0x124>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80104ea:	689b      	ldr	r3, [r3, #8]
 80104ec:	687a      	ldr	r2, [r7, #4]
 80104ee:	7c12      	ldrb	r2, [r2, #16]
 80104f0:	f107 0108 	add.w	r1, r7, #8
 80104f4:	4610      	mov	r0, r2
 80104f6:	4798      	blx	r3
 80104f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80104fa:	e077      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80104fc:	6839      	ldr	r1, [r7, #0]
 80104fe:	6878      	ldr	r0, [r7, #4]
 8010500:	f000 fa90 	bl	8010a24 <USBD_CtlError>
        err++;
 8010504:	7afb      	ldrb	r3, [r7, #11]
 8010506:	3301      	adds	r3, #1
 8010508:	72fb      	strb	r3, [r7, #11]
      break;
 801050a:	e06f      	b.n	80105ec <USBD_GetDescriptor+0x214>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801050c:	687b      	ldr	r3, [r7, #4]
 801050e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010512:	68db      	ldr	r3, [r3, #12]
 8010514:	2b00      	cmp	r3, #0
 8010516:	d00b      	beq.n	8010530 <USBD_GetDescriptor+0x158>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8010518:	687b      	ldr	r3, [r7, #4]
 801051a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801051e:	68db      	ldr	r3, [r3, #12]
 8010520:	687a      	ldr	r2, [r7, #4]
 8010522:	7c12      	ldrb	r2, [r2, #16]
 8010524:	f107 0108 	add.w	r1, r7, #8
 8010528:	4610      	mov	r0, r2
 801052a:	4798      	blx	r3
 801052c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801052e:	e05d      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010530:	6839      	ldr	r1, [r7, #0]
 8010532:	6878      	ldr	r0, [r7, #4]
 8010534:	f000 fa76 	bl	8010a24 <USBD_CtlError>
        err++;
 8010538:	7afb      	ldrb	r3, [r7, #11]
 801053a:	3301      	adds	r3, #1
 801053c:	72fb      	strb	r3, [r7, #11]
      break;
 801053e:	e055      	b.n	80105ec <USBD_GetDescriptor+0x214>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8010540:	687b      	ldr	r3, [r7, #4]
 8010542:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010546:	691b      	ldr	r3, [r3, #16]
 8010548:	2b00      	cmp	r3, #0
 801054a:	d00b      	beq.n	8010564 <USBD_GetDescriptor+0x18c>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010552:	691b      	ldr	r3, [r3, #16]
 8010554:	687a      	ldr	r2, [r7, #4]
 8010556:	7c12      	ldrb	r2, [r2, #16]
 8010558:	f107 0108 	add.w	r1, r7, #8
 801055c:	4610      	mov	r0, r2
 801055e:	4798      	blx	r3
 8010560:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010562:	e043      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010564:	6839      	ldr	r1, [r7, #0]
 8010566:	6878      	ldr	r0, [r7, #4]
 8010568:	f000 fa5c 	bl	8010a24 <USBD_CtlError>
        err++;
 801056c:	7afb      	ldrb	r3, [r7, #11]
 801056e:	3301      	adds	r3, #1
 8010570:	72fb      	strb	r3, [r7, #11]
      break;
 8010572:	e03b      	b.n	80105ec <USBD_GetDescriptor+0x214>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 801057a:	695b      	ldr	r3, [r3, #20]
 801057c:	2b00      	cmp	r3, #0
 801057e:	d00b      	beq.n	8010598 <USBD_GetDescriptor+0x1c0>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8010580:	687b      	ldr	r3, [r7, #4]
 8010582:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8010586:	695b      	ldr	r3, [r3, #20]
 8010588:	687a      	ldr	r2, [r7, #4]
 801058a:	7c12      	ldrb	r2, [r2, #16]
 801058c:	f107 0108 	add.w	r1, r7, #8
 8010590:	4610      	mov	r0, r2
 8010592:	4798      	blx	r3
 8010594:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8010596:	e029      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 8010598:	6839      	ldr	r1, [r7, #0]
 801059a:	6878      	ldr	r0, [r7, #4]
 801059c:	f000 fa42 	bl	8010a24 <USBD_CtlError>
        err++;
 80105a0:	7afb      	ldrb	r3, [r7, #11]
 80105a2:	3301      	adds	r3, #1
 80105a4:	72fb      	strb	r3, [r7, #11]
      break;
 80105a6:	e021      	b.n	80105ec <USBD_GetDescriptor+0x214>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 80105a8:	687b      	ldr	r3, [r7, #4]
 80105aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105ae:	699b      	ldr	r3, [r3, #24]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d00b      	beq.n	80105cc <USBD_GetDescriptor+0x1f4>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80105ba:	699b      	ldr	r3, [r3, #24]
 80105bc:	687a      	ldr	r2, [r7, #4]
 80105be:	7c12      	ldrb	r2, [r2, #16]
 80105c0:	f107 0108 	add.w	r1, r7, #8
 80105c4:	4610      	mov	r0, r2
 80105c6:	4798      	blx	r3
 80105c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80105ca:	e00f      	b.n	80105ec <USBD_GetDescriptor+0x214>
        USBD_CtlError(pdev, req);
 80105cc:	6839      	ldr	r1, [r7, #0]
 80105ce:	6878      	ldr	r0, [r7, #4]
 80105d0:	f000 fa28 	bl	8010a24 <USBD_CtlError>
        err++;
 80105d4:	7afb      	ldrb	r3, [r7, #11]
 80105d6:	3301      	adds	r3, #1
 80105d8:	72fb      	strb	r3, [r7, #11]
      break;
 80105da:	e007      	b.n	80105ec <USBD_GetDescriptor+0x214>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 80105dc:	6839      	ldr	r1, [r7, #0]
 80105de:	6878      	ldr	r0, [r7, #4]
 80105e0:	f000 fa20 	bl	8010a24 <USBD_CtlError>
      err++;
 80105e4:	7afb      	ldrb	r3, [r7, #11]
 80105e6:	3301      	adds	r3, #1
 80105e8:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 80105ea:	bf00      	nop
    }
    break;
 80105ec:	e037      	b.n	801065e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	7c1b      	ldrb	r3, [r3, #16]
 80105f2:	2b00      	cmp	r3, #0
 80105f4:	d109      	bne.n	801060a <USBD_GetDescriptor+0x232>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80105fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80105fe:	f107 0208 	add.w	r2, r7, #8
 8010602:	4610      	mov	r0, r2
 8010604:	4798      	blx	r3
 8010606:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 8010608:	e029      	b.n	801065e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801060a:	6839      	ldr	r1, [r7, #0]
 801060c:	6878      	ldr	r0, [r7, #4]
 801060e:	f000 fa09 	bl	8010a24 <USBD_CtlError>
      err++;
 8010612:	7afb      	ldrb	r3, [r7, #11]
 8010614:	3301      	adds	r3, #1
 8010616:	72fb      	strb	r3, [r7, #11]
    break;
 8010618:	e021      	b.n	801065e <USBD_GetDescriptor+0x286>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	7c1b      	ldrb	r3, [r3, #16]
 801061e:	2b00      	cmp	r3, #0
 8010620:	d10d      	bne.n	801063e <USBD_GetDescriptor+0x266>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8010622:	687b      	ldr	r3, [r7, #4]
 8010624:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8010628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801062a:	f107 0208 	add.w	r2, r7, #8
 801062e:	4610      	mov	r0, r2
 8010630:	4798      	blx	r3
 8010632:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	3301      	adds	r3, #1
 8010638:	2207      	movs	r2, #7
 801063a:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 801063c:	e00f      	b.n	801065e <USBD_GetDescriptor+0x286>
      USBD_CtlError(pdev, req);
 801063e:	6839      	ldr	r1, [r7, #0]
 8010640:	6878      	ldr	r0, [r7, #4]
 8010642:	f000 f9ef 	bl	8010a24 <USBD_CtlError>
      err++;
 8010646:	7afb      	ldrb	r3, [r7, #11]
 8010648:	3301      	adds	r3, #1
 801064a:	72fb      	strb	r3, [r7, #11]
    break;
 801064c:	e007      	b.n	801065e <USBD_GetDescriptor+0x286>

  default:
    USBD_CtlError(pdev, req);
 801064e:	6839      	ldr	r1, [r7, #0]
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f000 f9e7 	bl	8010a24 <USBD_CtlError>
    err++;
 8010656:	7afb      	ldrb	r3, [r7, #11]
 8010658:	3301      	adds	r3, #1
 801065a:	72fb      	strb	r3, [r7, #11]
    break;
 801065c:	bf00      	nop
  }

  if (err != 0U)
 801065e:	7afb      	ldrb	r3, [r7, #11]
 8010660:	2b00      	cmp	r3, #0
 8010662:	d11e      	bne.n	80106a2 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 8010664:	683b      	ldr	r3, [r7, #0]
 8010666:	88db      	ldrh	r3, [r3, #6]
 8010668:	2b00      	cmp	r3, #0
 801066a:	d016      	beq.n	801069a <USBD_GetDescriptor+0x2c2>
    {
      if (len != 0U)
 801066c:	893b      	ldrh	r3, [r7, #8]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d00e      	beq.n	8010690 <USBD_GetDescriptor+0x2b8>
      {
        len = MIN(len, req->wLength);
 8010672:	683b      	ldr	r3, [r7, #0]
 8010674:	88da      	ldrh	r2, [r3, #6]
 8010676:	893b      	ldrh	r3, [r7, #8]
 8010678:	4293      	cmp	r3, r2
 801067a:	bf28      	it	cs
 801067c:	4613      	movcs	r3, r2
 801067e:	b29b      	uxth	r3, r3
 8010680:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 8010682:	893b      	ldrh	r3, [r7, #8]
 8010684:	461a      	mov	r2, r3
 8010686:	68f9      	ldr	r1, [r7, #12]
 8010688:	6878      	ldr	r0, [r7, #4]
 801068a:	f000 fa3c 	bl	8010b06 <USBD_CtlSendData>
 801068e:	e009      	b.n	80106a4 <USBD_GetDescriptor+0x2cc>
      }
      else
      {
        USBD_CtlError(pdev, req);
 8010690:	6839      	ldr	r1, [r7, #0]
 8010692:	6878      	ldr	r0, [r7, #4]
 8010694:	f000 f9c6 	bl	8010a24 <USBD_CtlError>
 8010698:	e004      	b.n	80106a4 <USBD_GetDescriptor+0x2cc>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 801069a:	6878      	ldr	r0, [r7, #4]
 801069c:	f000 fa8d 	bl	8010bba <USBD_CtlSendStatus>
 80106a0:	e000      	b.n	80106a4 <USBD_GetDescriptor+0x2cc>
    return;
 80106a2:	bf00      	nop
    }
  }
}
 80106a4:	3710      	adds	r7, #16
 80106a6:	46bd      	mov	sp, r7
 80106a8:	bd80      	pop	{r7, pc}
 80106aa:	bf00      	nop

080106ac <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106ac:	b580      	push	{r7, lr}
 80106ae:	b084      	sub	sp, #16
 80106b0:	af00      	add	r7, sp, #0
 80106b2:	6078      	str	r0, [r7, #4]
 80106b4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 80106b6:	683b      	ldr	r3, [r7, #0]
 80106b8:	889b      	ldrh	r3, [r3, #4]
 80106ba:	2b00      	cmp	r3, #0
 80106bc:	d130      	bne.n	8010720 <USBD_SetAddress+0x74>
 80106be:	683b      	ldr	r3, [r7, #0]
 80106c0:	88db      	ldrh	r3, [r3, #6]
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d12c      	bne.n	8010720 <USBD_SetAddress+0x74>
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	885b      	ldrh	r3, [r3, #2]
 80106ca:	2b7f      	cmp	r3, #127	; 0x7f
 80106cc:	d828      	bhi.n	8010720 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 80106ce:	683b      	ldr	r3, [r7, #0]
 80106d0:	885b      	ldrh	r3, [r3, #2]
 80106d2:	b2db      	uxtb	r3, r3
 80106d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80106d8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106da:	687b      	ldr	r3, [r7, #4]
 80106dc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80106e0:	2b03      	cmp	r3, #3
 80106e2:	d104      	bne.n	80106ee <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80106e4:	6839      	ldr	r1, [r7, #0]
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f000 f99c 	bl	8010a24 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80106ec:	e01c      	b.n	8010728 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	7bfa      	ldrb	r2, [r7, #15]
 80106f2:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80106f6:	7bfb      	ldrb	r3, [r7, #15]
 80106f8:	4619      	mov	r1, r3
 80106fa:	6878      	ldr	r0, [r7, #4]
 80106fc:	f000 ff84 	bl	8011608 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010700:	6878      	ldr	r0, [r7, #4]
 8010702:	f000 fa5a 	bl	8010bba <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8010706:	7bfb      	ldrb	r3, [r7, #15]
 8010708:	2b00      	cmp	r3, #0
 801070a:	d004      	beq.n	8010716 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	2202      	movs	r2, #2
 8010710:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010714:	e008      	b.n	8010728 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8010716:	687b      	ldr	r3, [r7, #4]
 8010718:	2201      	movs	r2, #1
 801071a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801071e:	e003      	b.n	8010728 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010720:	6839      	ldr	r1, [r7, #0]
 8010722:	6878      	ldr	r0, [r7, #4]
 8010724:	f000 f97e 	bl	8010a24 <USBD_CtlError>
  }
}
 8010728:	bf00      	nop
 801072a:	3710      	adds	r7, #16
 801072c:	46bd      	mov	sp, r7
 801072e:	bd80      	pop	{r7, pc}

08010730 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010730:	b580      	push	{r7, lr}
 8010732:	b084      	sub	sp, #16
 8010734:	af00      	add	r7, sp, #0
 8010736:	6078      	str	r0, [r7, #4]
 8010738:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801073a:	2300      	movs	r3, #0
 801073c:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801073e:	683b      	ldr	r3, [r7, #0]
 8010740:	885b      	ldrh	r3, [r3, #2]
 8010742:	b2da      	uxtb	r2, r3
 8010744:	4b4b      	ldr	r3, [pc, #300]	; (8010874 <USBD_SetConfig+0x144>)
 8010746:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8010748:	4b4a      	ldr	r3, [pc, #296]	; (8010874 <USBD_SetConfig+0x144>)
 801074a:	781b      	ldrb	r3, [r3, #0]
 801074c:	2b01      	cmp	r3, #1
 801074e:	d905      	bls.n	801075c <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8010750:	6839      	ldr	r1, [r7, #0]
 8010752:	6878      	ldr	r0, [r7, #4]
 8010754:	f000 f966 	bl	8010a24 <USBD_CtlError>
    return USBD_FAIL;
 8010758:	2303      	movs	r3, #3
 801075a:	e087      	b.n	801086c <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8010762:	2b02      	cmp	r3, #2
 8010764:	d002      	beq.n	801076c <USBD_SetConfig+0x3c>
 8010766:	2b03      	cmp	r3, #3
 8010768:	d025      	beq.n	80107b6 <USBD_SetConfig+0x86>
 801076a:	e071      	b.n	8010850 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 801076c:	4b41      	ldr	r3, [pc, #260]	; (8010874 <USBD_SetConfig+0x144>)
 801076e:	781b      	ldrb	r3, [r3, #0]
 8010770:	2b00      	cmp	r3, #0
 8010772:	d01c      	beq.n	80107ae <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 8010774:	4b3f      	ldr	r3, [pc, #252]	; (8010874 <USBD_SetConfig+0x144>)
 8010776:	781b      	ldrb	r3, [r3, #0]
 8010778:	461a      	mov	r2, r3
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 801077e:	4b3d      	ldr	r3, [pc, #244]	; (8010874 <USBD_SetConfig+0x144>)
 8010780:	781b      	ldrb	r3, [r3, #0]
 8010782:	4619      	mov	r1, r3
 8010784:	6878      	ldr	r0, [r7, #4]
 8010786:	f7ff f9a7 	bl	800fad8 <USBD_SetClassConfig>
 801078a:	4603      	mov	r3, r0
 801078c:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 801078e:	7bfb      	ldrb	r3, [r7, #15]
 8010790:	2b00      	cmp	r3, #0
 8010792:	d004      	beq.n	801079e <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 8010794:	6839      	ldr	r1, [r7, #0]
 8010796:	6878      	ldr	r0, [r7, #4]
 8010798:	f000 f944 	bl	8010a24 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 801079c:	e065      	b.n	801086a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 801079e:	6878      	ldr	r0, [r7, #4]
 80107a0:	f000 fa0b 	bl	8010bba <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	2203      	movs	r2, #3
 80107a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 80107ac:	e05d      	b.n	801086a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 80107ae:	6878      	ldr	r0, [r7, #4]
 80107b0:	f000 fa03 	bl	8010bba <USBD_CtlSendStatus>
    break;
 80107b4:	e059      	b.n	801086a <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 80107b6:	4b2f      	ldr	r3, [pc, #188]	; (8010874 <USBD_SetConfig+0x144>)
 80107b8:	781b      	ldrb	r3, [r3, #0]
 80107ba:	2b00      	cmp	r3, #0
 80107bc:	d112      	bne.n	80107e4 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2202      	movs	r2, #2
 80107c2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 80107c6:	4b2b      	ldr	r3, [pc, #172]	; (8010874 <USBD_SetConfig+0x144>)
 80107c8:	781b      	ldrb	r3, [r3, #0]
 80107ca:	461a      	mov	r2, r3
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80107d0:	4b28      	ldr	r3, [pc, #160]	; (8010874 <USBD_SetConfig+0x144>)
 80107d2:	781b      	ldrb	r3, [r3, #0]
 80107d4:	4619      	mov	r1, r3
 80107d6:	6878      	ldr	r0, [r7, #4]
 80107d8:	f7ff f99a 	bl	800fb10 <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 80107dc:	6878      	ldr	r0, [r7, #4]
 80107de:	f000 f9ec 	bl	8010bba <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 80107e2:	e042      	b.n	801086a <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 80107e4:	4b23      	ldr	r3, [pc, #140]	; (8010874 <USBD_SetConfig+0x144>)
 80107e6:	781b      	ldrb	r3, [r3, #0]
 80107e8:	461a      	mov	r2, r3
 80107ea:	687b      	ldr	r3, [r7, #4]
 80107ec:	685b      	ldr	r3, [r3, #4]
 80107ee:	429a      	cmp	r2, r3
 80107f0:	d02a      	beq.n	8010848 <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80107f2:	687b      	ldr	r3, [r7, #4]
 80107f4:	685b      	ldr	r3, [r3, #4]
 80107f6:	b2db      	uxtb	r3, r3
 80107f8:	4619      	mov	r1, r3
 80107fa:	6878      	ldr	r0, [r7, #4]
 80107fc:	f7ff f988 	bl	800fb10 <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 8010800:	4b1c      	ldr	r3, [pc, #112]	; (8010874 <USBD_SetConfig+0x144>)
 8010802:	781b      	ldrb	r3, [r3, #0]
 8010804:	461a      	mov	r2, r3
 8010806:	687b      	ldr	r3, [r7, #4]
 8010808:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 801080a:	4b1a      	ldr	r3, [pc, #104]	; (8010874 <USBD_SetConfig+0x144>)
 801080c:	781b      	ldrb	r3, [r3, #0]
 801080e:	4619      	mov	r1, r3
 8010810:	6878      	ldr	r0, [r7, #4]
 8010812:	f7ff f961 	bl	800fad8 <USBD_SetClassConfig>
 8010816:	4603      	mov	r3, r0
 8010818:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 801081a:	7bfb      	ldrb	r3, [r7, #15]
 801081c:	2b00      	cmp	r3, #0
 801081e:	d00f      	beq.n	8010840 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 8010820:	6839      	ldr	r1, [r7, #0]
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	f000 f8fe 	bl	8010a24 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8010828:	687b      	ldr	r3, [r7, #4]
 801082a:	685b      	ldr	r3, [r3, #4]
 801082c:	b2db      	uxtb	r3, r3
 801082e:	4619      	mov	r1, r3
 8010830:	6878      	ldr	r0, [r7, #4]
 8010832:	f7ff f96d 	bl	800fb10 <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	2202      	movs	r2, #2
 801083a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 801083e:	e014      	b.n	801086a <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 8010840:	6878      	ldr	r0, [r7, #4]
 8010842:	f000 f9ba 	bl	8010bba <USBD_CtlSendStatus>
    break;
 8010846:	e010      	b.n	801086a <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 8010848:	6878      	ldr	r0, [r7, #4]
 801084a:	f000 f9b6 	bl	8010bba <USBD_CtlSendStatus>
    break;
 801084e:	e00c      	b.n	801086a <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 8010850:	6839      	ldr	r1, [r7, #0]
 8010852:	6878      	ldr	r0, [r7, #4]
 8010854:	f000 f8e6 	bl	8010a24 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 8010858:	4b06      	ldr	r3, [pc, #24]	; (8010874 <USBD_SetConfig+0x144>)
 801085a:	781b      	ldrb	r3, [r3, #0]
 801085c:	4619      	mov	r1, r3
 801085e:	6878      	ldr	r0, [r7, #4]
 8010860:	f7ff f956 	bl	800fb10 <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 8010864:	2303      	movs	r3, #3
 8010866:	73fb      	strb	r3, [r7, #15]
    break;
 8010868:	bf00      	nop
  }

  return ret;
 801086a:	7bfb      	ldrb	r3, [r7, #15]
}
 801086c:	4618      	mov	r0, r3
 801086e:	3710      	adds	r7, #16
 8010870:	46bd      	mov	sp, r7
 8010872:	bd80      	pop	{r7, pc}
 8010874:	20000694 	.word	0x20000694

08010878 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010878:	b580      	push	{r7, lr}
 801087a:	b082      	sub	sp, #8
 801087c:	af00      	add	r7, sp, #0
 801087e:	6078      	str	r0, [r7, #4]
 8010880:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8010882:	683b      	ldr	r3, [r7, #0]
 8010884:	88db      	ldrh	r3, [r3, #6]
 8010886:	2b01      	cmp	r3, #1
 8010888:	d004      	beq.n	8010894 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801088a:	6839      	ldr	r1, [r7, #0]
 801088c:	6878      	ldr	r0, [r7, #4]
 801088e:	f000 f8c9 	bl	8010a24 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 8010892:	e021      	b.n	80108d8 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8010894:	687b      	ldr	r3, [r7, #4]
 8010896:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801089a:	2b01      	cmp	r3, #1
 801089c:	db17      	blt.n	80108ce <USBD_GetConfig+0x56>
 801089e:	2b02      	cmp	r3, #2
 80108a0:	dd02      	ble.n	80108a8 <USBD_GetConfig+0x30>
 80108a2:	2b03      	cmp	r3, #3
 80108a4:	d00b      	beq.n	80108be <USBD_GetConfig+0x46>
 80108a6:	e012      	b.n	80108ce <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	2200      	movs	r2, #0
 80108ac:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	3308      	adds	r3, #8
 80108b2:	2201      	movs	r2, #1
 80108b4:	4619      	mov	r1, r3
 80108b6:	6878      	ldr	r0, [r7, #4]
 80108b8:	f000 f925 	bl	8010b06 <USBD_CtlSendData>
      break;
 80108bc:	e00c      	b.n	80108d8 <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 80108be:	687b      	ldr	r3, [r7, #4]
 80108c0:	3304      	adds	r3, #4
 80108c2:	2201      	movs	r2, #1
 80108c4:	4619      	mov	r1, r3
 80108c6:	6878      	ldr	r0, [r7, #4]
 80108c8:	f000 f91d 	bl	8010b06 <USBD_CtlSendData>
      break;
 80108cc:	e004      	b.n	80108d8 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 80108ce:	6839      	ldr	r1, [r7, #0]
 80108d0:	6878      	ldr	r0, [r7, #4]
 80108d2:	f000 f8a7 	bl	8010a24 <USBD_CtlError>
      break;
 80108d6:	bf00      	nop
}
 80108d8:	bf00      	nop
 80108da:	3708      	adds	r7, #8
 80108dc:	46bd      	mov	sp, r7
 80108de:	bd80      	pop	{r7, pc}

080108e0 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80108e0:	b580      	push	{r7, lr}
 80108e2:	b082      	sub	sp, #8
 80108e4:	af00      	add	r7, sp, #0
 80108e6:	6078      	str	r0, [r7, #4]
 80108e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80108ea:	687b      	ldr	r3, [r7, #4]
 80108ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80108f0:	3b01      	subs	r3, #1
 80108f2:	2b02      	cmp	r3, #2
 80108f4:	d81e      	bhi.n	8010934 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 80108f6:	683b      	ldr	r3, [r7, #0]
 80108f8:	88db      	ldrh	r3, [r3, #6]
 80108fa:	2b02      	cmp	r3, #2
 80108fc:	d004      	beq.n	8010908 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 80108fe:	6839      	ldr	r1, [r7, #0]
 8010900:	6878      	ldr	r0, [r7, #4]
 8010902:	f000 f88f 	bl	8010a24 <USBD_CtlError>
      break;
 8010906:	e01a      	b.n	801093e <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	2201      	movs	r2, #1
 801090c:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 801090e:	687b      	ldr	r3, [r7, #4]
 8010910:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8010914:	2b00      	cmp	r3, #0
 8010916:	d005      	beq.n	8010924 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8010918:	687b      	ldr	r3, [r7, #4]
 801091a:	68db      	ldr	r3, [r3, #12]
 801091c:	f043 0202 	orr.w	r2, r3, #2
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	330c      	adds	r3, #12
 8010928:	2202      	movs	r2, #2
 801092a:	4619      	mov	r1, r3
 801092c:	6878      	ldr	r0, [r7, #4]
 801092e:	f000 f8ea 	bl	8010b06 <USBD_CtlSendData>
    break;
 8010932:	e004      	b.n	801093e <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 8010934:	6839      	ldr	r1, [r7, #0]
 8010936:	6878      	ldr	r0, [r7, #4]
 8010938:	f000 f874 	bl	8010a24 <USBD_CtlError>
    break;
 801093c:	bf00      	nop
  }
}
 801093e:	bf00      	nop
 8010940:	3708      	adds	r7, #8
 8010942:	46bd      	mov	sp, r7
 8010944:	bd80      	pop	{r7, pc}

08010946 <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010946:	b580      	push	{r7, lr}
 8010948:	b082      	sub	sp, #8
 801094a:	af00      	add	r7, sp, #0
 801094c:	6078      	str	r0, [r7, #4]
 801094e:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	885b      	ldrh	r3, [r3, #2]
 8010954:	2b01      	cmp	r3, #1
 8010956:	d106      	bne.n	8010966 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2201      	movs	r2, #1
 801095c:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8010960:	6878      	ldr	r0, [r7, #4]
 8010962:	f000 f92a 	bl	8010bba <USBD_CtlSendStatus>
  }
}
 8010966:	bf00      	nop
 8010968:	3708      	adds	r7, #8
 801096a:	46bd      	mov	sp, r7
 801096c:	bd80      	pop	{r7, pc}

0801096e <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801096e:	b580      	push	{r7, lr}
 8010970:	b082      	sub	sp, #8
 8010972:	af00      	add	r7, sp, #0
 8010974:	6078      	str	r0, [r7, #4]
 8010976:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 801097e:	3b01      	subs	r3, #1
 8010980:	2b02      	cmp	r3, #2
 8010982:	d80b      	bhi.n	801099c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010984:	683b      	ldr	r3, [r7, #0]
 8010986:	885b      	ldrh	r3, [r3, #2]
 8010988:	2b01      	cmp	r3, #1
 801098a:	d10c      	bne.n	80109a6 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	2200      	movs	r2, #0
 8010990:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010994:	6878      	ldr	r0, [r7, #4]
 8010996:	f000 f910 	bl	8010bba <USBD_CtlSendStatus>
      }
      break;
 801099a:	e004      	b.n	80109a6 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 801099c:	6839      	ldr	r1, [r7, #0]
 801099e:	6878      	ldr	r0, [r7, #4]
 80109a0:	f000 f840 	bl	8010a24 <USBD_CtlError>
      break;
 80109a4:	e000      	b.n	80109a8 <USBD_ClrFeature+0x3a>
      break;
 80109a6:	bf00      	nop
  }
}
 80109a8:	bf00      	nop
 80109aa:	3708      	adds	r7, #8
 80109ac:	46bd      	mov	sp, r7
 80109ae:	bd80      	pop	{r7, pc}

080109b0 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b084      	sub	sp, #16
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
 80109b8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 80109ba:	683b      	ldr	r3, [r7, #0]
 80109bc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 80109be:	68fb      	ldr	r3, [r7, #12]
 80109c0:	781a      	ldrb	r2, [r3, #0]
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	3301      	adds	r3, #1
 80109ca:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80109cc:	68fb      	ldr	r3, [r7, #12]
 80109ce:	781a      	ldrb	r2, [r3, #0]
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80109d4:	68fb      	ldr	r3, [r7, #12]
 80109d6:	3301      	adds	r3, #1
 80109d8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80109da:	68f8      	ldr	r0, [r7, #12]
 80109dc:	f7ff fad3 	bl	800ff86 <SWAPBYTE>
 80109e0:	4603      	mov	r3, r0
 80109e2:	461a      	mov	r2, r3
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80109e8:	68fb      	ldr	r3, [r7, #12]
 80109ea:	3301      	adds	r3, #1
 80109ec:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80109ee:	68fb      	ldr	r3, [r7, #12]
 80109f0:	3301      	adds	r3, #1
 80109f2:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80109f4:	68f8      	ldr	r0, [r7, #12]
 80109f6:	f7ff fac6 	bl	800ff86 <SWAPBYTE>
 80109fa:	4603      	mov	r3, r0
 80109fc:	461a      	mov	r2, r3
 80109fe:	687b      	ldr	r3, [r7, #4]
 8010a00:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010a02:	68fb      	ldr	r3, [r7, #12]
 8010a04:	3301      	adds	r3, #1
 8010a06:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010a08:	68fb      	ldr	r3, [r7, #12]
 8010a0a:	3301      	adds	r3, #1
 8010a0c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010a0e:	68f8      	ldr	r0, [r7, #12]
 8010a10:	f7ff fab9 	bl	800ff86 <SWAPBYTE>
 8010a14:	4603      	mov	r3, r0
 8010a16:	461a      	mov	r2, r3
 8010a18:	687b      	ldr	r3, [r7, #4]
 8010a1a:	80da      	strh	r2, [r3, #6]
}
 8010a1c:	bf00      	nop
 8010a1e:	3710      	adds	r7, #16
 8010a20:	46bd      	mov	sp, r7
 8010a22:	bd80      	pop	{r7, pc}

08010a24 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010a24:	b580      	push	{r7, lr}
 8010a26:	b082      	sub	sp, #8
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
 8010a2c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8010a2e:	2180      	movs	r1, #128	; 0x80
 8010a30:	6878      	ldr	r0, [r7, #4]
 8010a32:	f000 fd7f 	bl	8011534 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8010a36:	2100      	movs	r1, #0
 8010a38:	6878      	ldr	r0, [r7, #4]
 8010a3a:	f000 fd7b 	bl	8011534 <USBD_LL_StallEP>
}
 8010a3e:	bf00      	nop
 8010a40:	3708      	adds	r7, #8
 8010a42:	46bd      	mov	sp, r7
 8010a44:	bd80      	pop	{r7, pc}

08010a46 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8010a46:	b580      	push	{r7, lr}
 8010a48:	b086      	sub	sp, #24
 8010a4a:	af00      	add	r7, sp, #0
 8010a4c:	60f8      	str	r0, [r7, #12]
 8010a4e:	60b9      	str	r1, [r7, #8]
 8010a50:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8010a52:	2300      	movs	r3, #0
 8010a54:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8010a56:	68fb      	ldr	r3, [r7, #12]
 8010a58:	2b00      	cmp	r3, #0
 8010a5a:	d036      	beq.n	8010aca <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 8010a5c:	68fb      	ldr	r3, [r7, #12]
 8010a5e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 8010a60:	6938      	ldr	r0, [r7, #16]
 8010a62:	f000 f836 	bl	8010ad2 <USBD_GetLen>
 8010a66:	4603      	mov	r3, r0
 8010a68:	3301      	adds	r3, #1
 8010a6a:	b29b      	uxth	r3, r3
 8010a6c:	005b      	lsls	r3, r3, #1
 8010a6e:	b29a      	uxth	r2, r3
 8010a70:	687b      	ldr	r3, [r7, #4]
 8010a72:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8010a74:	7dfb      	ldrb	r3, [r7, #23]
 8010a76:	68ba      	ldr	r2, [r7, #8]
 8010a78:	4413      	add	r3, r2
 8010a7a:	687a      	ldr	r2, [r7, #4]
 8010a7c:	7812      	ldrb	r2, [r2, #0]
 8010a7e:	701a      	strb	r2, [r3, #0]
  idx++;
 8010a80:	7dfb      	ldrb	r3, [r7, #23]
 8010a82:	3301      	adds	r3, #1
 8010a84:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8010a86:	7dfb      	ldrb	r3, [r7, #23]
 8010a88:	68ba      	ldr	r2, [r7, #8]
 8010a8a:	4413      	add	r3, r2
 8010a8c:	2203      	movs	r2, #3
 8010a8e:	701a      	strb	r2, [r3, #0]
  idx++;
 8010a90:	7dfb      	ldrb	r3, [r7, #23]
 8010a92:	3301      	adds	r3, #1
 8010a94:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8010a96:	e013      	b.n	8010ac0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 8010a98:	7dfb      	ldrb	r3, [r7, #23]
 8010a9a:	68ba      	ldr	r2, [r7, #8]
 8010a9c:	4413      	add	r3, r2
 8010a9e:	693a      	ldr	r2, [r7, #16]
 8010aa0:	7812      	ldrb	r2, [r2, #0]
 8010aa2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010aa4:	693b      	ldr	r3, [r7, #16]
 8010aa6:	3301      	adds	r3, #1
 8010aa8:	613b      	str	r3, [r7, #16]
    idx++;
 8010aaa:	7dfb      	ldrb	r3, [r7, #23]
 8010aac:	3301      	adds	r3, #1
 8010aae:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010ab0:	7dfb      	ldrb	r3, [r7, #23]
 8010ab2:	68ba      	ldr	r2, [r7, #8]
 8010ab4:	4413      	add	r3, r2
 8010ab6:	2200      	movs	r2, #0
 8010ab8:	701a      	strb	r2, [r3, #0]
    idx++;
 8010aba:	7dfb      	ldrb	r3, [r7, #23]
 8010abc:	3301      	adds	r3, #1
 8010abe:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010ac0:	693b      	ldr	r3, [r7, #16]
 8010ac2:	781b      	ldrb	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d1e7      	bne.n	8010a98 <USBD_GetString+0x52>
 8010ac8:	e000      	b.n	8010acc <USBD_GetString+0x86>
    return;
 8010aca:	bf00      	nop
  }
}
 8010acc:	3718      	adds	r7, #24
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bd80      	pop	{r7, pc}

08010ad2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010ad2:	b480      	push	{r7}
 8010ad4:	b085      	sub	sp, #20
 8010ad6:	af00      	add	r7, sp, #0
 8010ad8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8010ada:	2300      	movs	r3, #0
 8010adc:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010ade:	687b      	ldr	r3, [r7, #4]
 8010ae0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010ae2:	e005      	b.n	8010af0 <USBD_GetLen+0x1e>
  {
    len++;
 8010ae4:	7bfb      	ldrb	r3, [r7, #15]
 8010ae6:	3301      	adds	r3, #1
 8010ae8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8010aea:	68bb      	ldr	r3, [r7, #8]
 8010aec:	3301      	adds	r3, #1
 8010aee:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010af0:	68bb      	ldr	r3, [r7, #8]
 8010af2:	781b      	ldrb	r3, [r3, #0]
 8010af4:	2b00      	cmp	r3, #0
 8010af6:	d1f5      	bne.n	8010ae4 <USBD_GetLen+0x12>
  }

  return len;
 8010af8:	7bfb      	ldrb	r3, [r7, #15]
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3714      	adds	r7, #20
 8010afe:	46bd      	mov	sp, r7
 8010b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010b04:	4770      	bx	lr

08010b06 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8010b06:	b580      	push	{r7, lr}
 8010b08:	b084      	sub	sp, #16
 8010b0a:	af00      	add	r7, sp, #0
 8010b0c:	60f8      	str	r0, [r7, #12]
 8010b0e:	60b9      	str	r1, [r7, #8]
 8010b10:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010b12:	68fb      	ldr	r3, [r7, #12]
 8010b14:	2202      	movs	r2, #2
 8010b16:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	687a      	ldr	r2, [r7, #4]
 8010b1e:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 8010b20:	68fb      	ldr	r3, [r7, #12]
 8010b22:	687a      	ldr	r2, [r7, #4]
 8010b24:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	68ba      	ldr	r2, [r7, #8]
 8010b2a:	2100      	movs	r1, #0
 8010b2c:	68f8      	ldr	r0, [r7, #12]
 8010b2e:	f000 fd8a 	bl	8011646 <USBD_LL_Transmit>

  return USBD_OK;
 8010b32:	2300      	movs	r3, #0
}
 8010b34:	4618      	mov	r0, r3
 8010b36:	3710      	adds	r7, #16
 8010b38:	46bd      	mov	sp, r7
 8010b3a:	bd80      	pop	{r7, pc}

08010b3c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b084      	sub	sp, #16
 8010b40:	af00      	add	r7, sp, #0
 8010b42:	60f8      	str	r0, [r7, #12]
 8010b44:	60b9      	str	r1, [r7, #8]
 8010b46:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8010b48:	687b      	ldr	r3, [r7, #4]
 8010b4a:	68ba      	ldr	r2, [r7, #8]
 8010b4c:	2100      	movs	r1, #0
 8010b4e:	68f8      	ldr	r0, [r7, #12]
 8010b50:	f000 fd79 	bl	8011646 <USBD_LL_Transmit>

  return USBD_OK;
 8010b54:	2300      	movs	r3, #0
}
 8010b56:	4618      	mov	r0, r3
 8010b58:	3710      	adds	r7, #16
 8010b5a:	46bd      	mov	sp, r7
 8010b5c:	bd80      	pop	{r7, pc}

08010b5e <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8010b5e:	b580      	push	{r7, lr}
 8010b60:	b084      	sub	sp, #16
 8010b62:	af00      	add	r7, sp, #0
 8010b64:	60f8      	str	r0, [r7, #12]
 8010b66:	60b9      	str	r1, [r7, #8]
 8010b68:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8010b6a:	68fb      	ldr	r3, [r7, #12]
 8010b6c:	2203      	movs	r2, #3
 8010b6e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	687a      	ldr	r2, [r7, #4]
 8010b76:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 8010b7a:	68fb      	ldr	r3, [r7, #12]
 8010b7c:	687a      	ldr	r2, [r7, #4]
 8010b7e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010b82:	687b      	ldr	r3, [r7, #4]
 8010b84:	68ba      	ldr	r2, [r7, #8]
 8010b86:	2100      	movs	r1, #0
 8010b88:	68f8      	ldr	r0, [r7, #12]
 8010b8a:	f000 fd7d 	bl	8011688 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010b8e:	2300      	movs	r3, #0
}
 8010b90:	4618      	mov	r0, r3
 8010b92:	3710      	adds	r7, #16
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}

08010b98 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8010b98:	b580      	push	{r7, lr}
 8010b9a:	b084      	sub	sp, #16
 8010b9c:	af00      	add	r7, sp, #0
 8010b9e:	60f8      	str	r0, [r7, #12]
 8010ba0:	60b9      	str	r1, [r7, #8]
 8010ba2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010ba4:	687b      	ldr	r3, [r7, #4]
 8010ba6:	68ba      	ldr	r2, [r7, #8]
 8010ba8:	2100      	movs	r1, #0
 8010baa:	68f8      	ldr	r0, [r7, #12]
 8010bac:	f000 fd6c 	bl	8011688 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010bb0:	2300      	movs	r3, #0
}
 8010bb2:	4618      	mov	r0, r3
 8010bb4:	3710      	adds	r7, #16
 8010bb6:	46bd      	mov	sp, r7
 8010bb8:	bd80      	pop	{r7, pc}

08010bba <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8010bba:	b580      	push	{r7, lr}
 8010bbc:	b082      	sub	sp, #8
 8010bbe:	af00      	add	r7, sp, #0
 8010bc0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	2204      	movs	r2, #4
 8010bc6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8010bca:	2300      	movs	r3, #0
 8010bcc:	2200      	movs	r2, #0
 8010bce:	2100      	movs	r1, #0
 8010bd0:	6878      	ldr	r0, [r7, #4]
 8010bd2:	f000 fd38 	bl	8011646 <USBD_LL_Transmit>

  return USBD_OK;
 8010bd6:	2300      	movs	r3, #0
}
 8010bd8:	4618      	mov	r0, r3
 8010bda:	3708      	adds	r7, #8
 8010bdc:	46bd      	mov	sp, r7
 8010bde:	bd80      	pop	{r7, pc}

08010be0 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010be0:	b580      	push	{r7, lr}
 8010be2:	b082      	sub	sp, #8
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	2205      	movs	r2, #5
 8010bec:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	2200      	movs	r2, #0
 8010bf4:	2100      	movs	r1, #0
 8010bf6:	6878      	ldr	r0, [r7, #4]
 8010bf8:	f000 fd46 	bl	8011688 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010bfc:	2300      	movs	r3, #0
}
 8010bfe:	4618      	mov	r0, r3
 8010c00:	3708      	adds	r7, #8
 8010c02:	46bd      	mov	sp, r7
 8010c04:	bd80      	pop	{r7, pc}
	...

08010c08 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8010c08:	b580      	push	{r7, lr}
 8010c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	4912      	ldr	r1, [pc, #72]	; (8010c58 <MX_USB_DEVICE_Init+0x50>)
 8010c10:	4812      	ldr	r0, [pc, #72]	; (8010c5c <MX_USB_DEVICE_Init+0x54>)
 8010c12:	f7fe fef3 	bl	800f9fc <USBD_Init>
 8010c16:	4603      	mov	r3, r0
 8010c18:	2b00      	cmp	r3, #0
 8010c1a:	d001      	beq.n	8010c20 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010c1c:	f7f2 fe94 	bl	8003948 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010c20:	490f      	ldr	r1, [pc, #60]	; (8010c60 <MX_USB_DEVICE_Init+0x58>)
 8010c22:	480e      	ldr	r0, [pc, #56]	; (8010c5c <MX_USB_DEVICE_Init+0x54>)
 8010c24:	f7fe ff20 	bl	800fa68 <USBD_RegisterClass>
 8010c28:	4603      	mov	r3, r0
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d001      	beq.n	8010c32 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010c2e:	f7f2 fe8b 	bl	8003948 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010c32:	490c      	ldr	r1, [pc, #48]	; (8010c64 <MX_USB_DEVICE_Init+0x5c>)
 8010c34:	4809      	ldr	r0, [pc, #36]	; (8010c5c <MX_USB_DEVICE_Init+0x54>)
 8010c36:	f7fe fe45 	bl	800f8c4 <USBD_CDC_RegisterInterface>
 8010c3a:	4603      	mov	r3, r0
 8010c3c:	2b00      	cmp	r3, #0
 8010c3e:	d001      	beq.n	8010c44 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010c40:	f7f2 fe82 	bl	8003948 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010c44:	4805      	ldr	r0, [pc, #20]	; (8010c5c <MX_USB_DEVICE_Init+0x54>)
 8010c46:	f7fe ff30 	bl	800faaa <USBD_Start>
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d001      	beq.n	8010c54 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8010c50:	f7f2 fe7a 	bl	8003948 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8010c54:	bf00      	nop
 8010c56:	bd80      	pop	{r7, pc}
 8010c58:	2000019c 	.word	0x2000019c
 8010c5c:	20000b10 	.word	0x20000b10
 8010c60:	20000084 	.word	0x20000084
 8010c64:	20000188 	.word	0x20000188

08010c68 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8010c68:	b480      	push	{r7}
 8010c6a:	b083      	sub	sp, #12
 8010c6c:	af00      	add	r7, sp, #0
 8010c6e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010c70:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010c74:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8010c78:	f003 0301 	and.w	r3, r3, #1
 8010c7c:	2b00      	cmp	r3, #0
 8010c7e:	d013      	beq.n	8010ca8 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8010c80:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010c84:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8010c88:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8010c8c:	2b00      	cmp	r3, #0
 8010c8e:	d00b      	beq.n	8010ca8 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8010c90:	e000      	b.n	8010c94 <ITM_SendChar+0x2c>
    {
      __NOP();
 8010c92:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010c94:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	d0f9      	beq.n	8010c92 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8010c9e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010ca2:	687a      	ldr	r2, [r7, #4]
 8010ca4:	b2d2      	uxtb	r2, r2
 8010ca6:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010ca8:	687b      	ldr	r3, [r7, #4]
}
 8010caa:	4618      	mov	r0, r3
 8010cac:	370c      	adds	r7, #12
 8010cae:	46bd      	mov	sp, r7
 8010cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cb4:	4770      	bx	lr

08010cb6 <Debug_write>:
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length);
static int8_t CDC_Receive_FS(uint8_t* pbuf, uint32_t *Len);
static int8_t CDC_TransmitCplt_FS(uint8_t *pbuf, uint32_t *Len, uint8_t epnum);

/* USER CODE BEGIN PRIVATE_FUNCTIONS_DECLARATION */
int Debug_write(uint8_t *ptr, uint16_t len){ //added
 8010cb6:	b580      	push	{r7, lr}
 8010cb8:	b084      	sub	sp, #16
 8010cba:	af00      	add	r7, sp, #0
 8010cbc:	6078      	str	r0, [r7, #4]
 8010cbe:	460b      	mov	r3, r1
 8010cc0:	807b      	strh	r3, [r7, #2]
	uint16_t i;
	for(i=0; i<len; i++){
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	81fb      	strh	r3, [r7, #14]
 8010cc6:	e007      	b.n	8010cd8 <Debug_write+0x22>
		ITM_SendChar(*ptr);
 8010cc8:	687b      	ldr	r3, [r7, #4]
 8010cca:	781b      	ldrb	r3, [r3, #0]
 8010ccc:	4618      	mov	r0, r3
 8010cce:	f7ff ffcb 	bl	8010c68 <ITM_SendChar>
	for(i=0; i<len; i++){
 8010cd2:	89fb      	ldrh	r3, [r7, #14]
 8010cd4:	3301      	adds	r3, #1
 8010cd6:	81fb      	strh	r3, [r7, #14]
 8010cd8:	89fa      	ldrh	r2, [r7, #14]
 8010cda:	887b      	ldrh	r3, [r7, #2]
 8010cdc:	429a      	cmp	r2, r3
 8010cde:	d3f3      	bcc.n	8010cc8 <Debug_write+0x12>
	}
	return i;
 8010ce0:	89fb      	ldrh	r3, [r7, #14]
}
 8010ce2:	4618      	mov	r0, r3
 8010ce4:	3710      	adds	r7, #16
 8010ce6:	46bd      	mov	sp, r7
 8010ce8:	bd80      	pop	{r7, pc}
	...

08010cec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8010cf0:	2200      	movs	r2, #0
 8010cf2:	4905      	ldr	r1, [pc, #20]	; (8010d08 <CDC_Init_FS+0x1c>)
 8010cf4:	4805      	ldr	r0, [pc, #20]	; (8010d0c <CDC_Init_FS+0x20>)
 8010cf6:	f7fe fdfa 	bl	800f8ee <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8010cfa:	4905      	ldr	r1, [pc, #20]	; (8010d10 <CDC_Init_FS+0x24>)
 8010cfc:	4803      	ldr	r0, [pc, #12]	; (8010d0c <CDC_Init_FS+0x20>)
 8010cfe:	f7fe fe0f 	bl	800f920 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010d02:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010d04:	4618      	mov	r0, r3
 8010d06:	bd80      	pop	{r7, pc}
 8010d08:	200015e0 	.word	0x200015e0
 8010d0c:	20000b10 	.word	0x20000b10
 8010d10:	20000de0 	.word	0x20000de0

08010d14 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010d14:	b480      	push	{r7}
 8010d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010d18:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8010d1a:	4618      	mov	r0, r3
 8010d1c:	46bd      	mov	sp, r7
 8010d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d22:	4770      	bx	lr

08010d24 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010d24:	b480      	push	{r7}
 8010d26:	b083      	sub	sp, #12
 8010d28:	af00      	add	r7, sp, #0
 8010d2a:	4603      	mov	r3, r0
 8010d2c:	6039      	str	r1, [r7, #0]
 8010d2e:	71fb      	strb	r3, [r7, #7]
 8010d30:	4613      	mov	r3, r2
 8010d32:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010d34:	79fb      	ldrb	r3, [r7, #7]
 8010d36:	2b23      	cmp	r3, #35	; 0x23
 8010d38:	f200 808c 	bhi.w	8010e54 <CDC_Control_FS+0x130>
 8010d3c:	a201      	add	r2, pc, #4	; (adr r2, 8010d44 <CDC_Control_FS+0x20>)
 8010d3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010d42:	bf00      	nop
 8010d44:	08010e55 	.word	0x08010e55
 8010d48:	08010e55 	.word	0x08010e55
 8010d4c:	08010e55 	.word	0x08010e55
 8010d50:	08010e55 	.word	0x08010e55
 8010d54:	08010e55 	.word	0x08010e55
 8010d58:	08010e55 	.word	0x08010e55
 8010d5c:	08010e55 	.word	0x08010e55
 8010d60:	08010e55 	.word	0x08010e55
 8010d64:	08010e55 	.word	0x08010e55
 8010d68:	08010e55 	.word	0x08010e55
 8010d6c:	08010e55 	.word	0x08010e55
 8010d70:	08010e55 	.word	0x08010e55
 8010d74:	08010e55 	.word	0x08010e55
 8010d78:	08010e55 	.word	0x08010e55
 8010d7c:	08010e55 	.word	0x08010e55
 8010d80:	08010e55 	.word	0x08010e55
 8010d84:	08010e55 	.word	0x08010e55
 8010d88:	08010e55 	.word	0x08010e55
 8010d8c:	08010e55 	.word	0x08010e55
 8010d90:	08010e55 	.word	0x08010e55
 8010d94:	08010e55 	.word	0x08010e55
 8010d98:	08010e55 	.word	0x08010e55
 8010d9c:	08010e55 	.word	0x08010e55
 8010da0:	08010e55 	.word	0x08010e55
 8010da4:	08010e55 	.word	0x08010e55
 8010da8:	08010e55 	.word	0x08010e55
 8010dac:	08010e55 	.word	0x08010e55
 8010db0:	08010e55 	.word	0x08010e55
 8010db4:	08010e55 	.word	0x08010e55
 8010db8:	08010e55 	.word	0x08010e55
 8010dbc:	08010e55 	.word	0x08010e55
 8010dc0:	08010e55 	.word	0x08010e55
 8010dc4:	08010dd5 	.word	0x08010dd5
 8010dc8:	08010e0f 	.word	0x08010e0f
 8010dcc:	08010e55 	.word	0x08010e55
 8010dd0:	08010e55 	.word	0x08010e55
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
    	buffer[0]=pbuf[0];
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	781a      	ldrb	r2, [r3, #0]
 8010dd8:	4b22      	ldr	r3, [pc, #136]	; (8010e64 <CDC_Control_FS+0x140>)
 8010dda:	701a      	strb	r2, [r3, #0]
    	buffer[1]=pbuf[1];
 8010ddc:	683b      	ldr	r3, [r7, #0]
 8010dde:	785a      	ldrb	r2, [r3, #1]
 8010de0:	4b20      	ldr	r3, [pc, #128]	; (8010e64 <CDC_Control_FS+0x140>)
 8010de2:	705a      	strb	r2, [r3, #1]
    	buffer[2]=pbuf[2];
 8010de4:	683b      	ldr	r3, [r7, #0]
 8010de6:	789a      	ldrb	r2, [r3, #2]
 8010de8:	4b1e      	ldr	r3, [pc, #120]	; (8010e64 <CDC_Control_FS+0x140>)
 8010dea:	709a      	strb	r2, [r3, #2]
    	buffer[3]=pbuf[3];
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	78da      	ldrb	r2, [r3, #3]
 8010df0:	4b1c      	ldr	r3, [pc, #112]	; (8010e64 <CDC_Control_FS+0x140>)
 8010df2:	70da      	strb	r2, [r3, #3]
    	buffer[4]=pbuf[4];
 8010df4:	683b      	ldr	r3, [r7, #0]
 8010df6:	791a      	ldrb	r2, [r3, #4]
 8010df8:	4b1a      	ldr	r3, [pc, #104]	; (8010e64 <CDC_Control_FS+0x140>)
 8010dfa:	711a      	strb	r2, [r3, #4]
    	buffer[5]=pbuf[5];
 8010dfc:	683b      	ldr	r3, [r7, #0]
 8010dfe:	795a      	ldrb	r2, [r3, #5]
 8010e00:	4b18      	ldr	r3, [pc, #96]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e02:	715a      	strb	r2, [r3, #5]
    	buffer[6]=pbuf[6];
 8010e04:	683b      	ldr	r3, [r7, #0]
 8010e06:	799a      	ldrb	r2, [r3, #6]
 8010e08:	4b16      	ldr	r3, [pc, #88]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e0a:	719a      	strb	r2, [r3, #6]
    break;
 8010e0c:	e023      	b.n	8010e56 <CDC_Control_FS+0x132>

    case CDC_GET_LINE_CODING:
    	pbuf[0]=buffer[0];
 8010e0e:	4b15      	ldr	r3, [pc, #84]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e10:	781a      	ldrb	r2, [r3, #0]
 8010e12:	683b      	ldr	r3, [r7, #0]
 8010e14:	701a      	strb	r2, [r3, #0]
    	pbuf[1]=buffer[1];
 8010e16:	683b      	ldr	r3, [r7, #0]
 8010e18:	3301      	adds	r3, #1
 8010e1a:	4a12      	ldr	r2, [pc, #72]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e1c:	7852      	ldrb	r2, [r2, #1]
 8010e1e:	701a      	strb	r2, [r3, #0]
    	pbuf[2]=buffer[2];
 8010e20:	683b      	ldr	r3, [r7, #0]
 8010e22:	3302      	adds	r3, #2
 8010e24:	4a0f      	ldr	r2, [pc, #60]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e26:	7892      	ldrb	r2, [r2, #2]
 8010e28:	701a      	strb	r2, [r3, #0]
    	pbuf[3]=buffer[3];
 8010e2a:	683b      	ldr	r3, [r7, #0]
 8010e2c:	3303      	adds	r3, #3
 8010e2e:	4a0d      	ldr	r2, [pc, #52]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e30:	78d2      	ldrb	r2, [r2, #3]
 8010e32:	701a      	strb	r2, [r3, #0]
    	pbuf[4]=buffer[4];
 8010e34:	683b      	ldr	r3, [r7, #0]
 8010e36:	3304      	adds	r3, #4
 8010e38:	4a0a      	ldr	r2, [pc, #40]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e3a:	7912      	ldrb	r2, [r2, #4]
 8010e3c:	701a      	strb	r2, [r3, #0]
    	pbuf[5]=buffer[5];
 8010e3e:	683b      	ldr	r3, [r7, #0]
 8010e40:	3305      	adds	r3, #5
 8010e42:	4a08      	ldr	r2, [pc, #32]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e44:	7952      	ldrb	r2, [r2, #5]
 8010e46:	701a      	strb	r2, [r3, #0]
    	pbuf[6]=buffer[6];
 8010e48:	683b      	ldr	r3, [r7, #0]
 8010e4a:	3306      	adds	r3, #6
 8010e4c:	4a05      	ldr	r2, [pc, #20]	; (8010e64 <CDC_Control_FS+0x140>)
 8010e4e:	7992      	ldrb	r2, [r2, #6]
 8010e50:	701a      	strb	r2, [r3, #0]
    break;
 8010e52:	e000      	b.n	8010e56 <CDC_Control_FS+0x132>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8010e54:	bf00      	nop
  }

  return (USBD_OK);
 8010e56:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8010e58:	4618      	mov	r0, r3
 8010e5a:	370c      	adds	r7, #12
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e62:	4770      	bx	lr
 8010e64:	20001de0 	.word	0x20001de0

08010e68 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8010e68:	b580      	push	{r7, lr}
 8010e6a:	b082      	sub	sp, #8
 8010e6c:	af00      	add	r7, sp, #0
 8010e6e:	6078      	str	r0, [r7, #4]
 8010e70:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010e72:	6879      	ldr	r1, [r7, #4]
 8010e74:	480a      	ldr	r0, [pc, #40]	; (8010ea0 <CDC_Receive_FS+0x38>)
 8010e76:	f7fe fd53 	bl	800f920 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010e7a:	4809      	ldr	r0, [pc, #36]	; (8010ea0 <CDC_Receive_FS+0x38>)
 8010e7c:	f7fe fd94 	bl	800f9a8 <USBD_CDC_ReceivePacket>
  CDC_Transmit_FS(Buf, *Len); //added (loopback -> when receive, send it back) [debug]
 8010e80:	683b      	ldr	r3, [r7, #0]
 8010e82:	681b      	ldr	r3, [r3, #0]
 8010e84:	b29b      	uxth	r3, r3
 8010e86:	4619      	mov	r1, r3
 8010e88:	6878      	ldr	r0, [r7, #4]
 8010e8a:	f000 f80d 	bl	8010ea8 <CDC_Transmit_FS>
  Debug_write("coucou\n", (uint16_t)7);
 8010e8e:	2107      	movs	r1, #7
 8010e90:	4804      	ldr	r0, [pc, #16]	; (8010ea4 <CDC_Receive_FS+0x3c>)
 8010e92:	f7ff ff10 	bl	8010cb6 <Debug_write>
  return (USBD_OK);
 8010e96:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010e98:	4618      	mov	r0, r3
 8010e9a:	3708      	adds	r7, #8
 8010e9c:	46bd      	mov	sp, r7
 8010e9e:	bd80      	pop	{r7, pc}
 8010ea0:	20000b10 	.word	0x20000b10
 8010ea4:	08012bec 	.word	0x08012bec

08010ea8 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010ea8:	b580      	push	{r7, lr}
 8010eaa:	b084      	sub	sp, #16
 8010eac:	af00      	add	r7, sp, #0
 8010eae:	6078      	str	r0, [r7, #4]
 8010eb0:	460b      	mov	r3, r1
 8010eb2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010eb4:	2300      	movs	r3, #0
 8010eb6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */

  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010eb8:	4b0d      	ldr	r3, [pc, #52]	; (8010ef0 <CDC_Transmit_FS+0x48>)
 8010eba:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8010ebe:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8010ec0:	68bb      	ldr	r3, [r7, #8]
 8010ec2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d001      	beq.n	8010ece <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010eca:	2301      	movs	r3, #1
 8010ecc:	e00b      	b.n	8010ee6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8010ece:	887b      	ldrh	r3, [r7, #2]
 8010ed0:	461a      	mov	r2, r3
 8010ed2:	6879      	ldr	r1, [r7, #4]
 8010ed4:	4806      	ldr	r0, [pc, #24]	; (8010ef0 <CDC_Transmit_FS+0x48>)
 8010ed6:	f7fe fd0a 	bl	800f8ee <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010eda:	4805      	ldr	r0, [pc, #20]	; (8010ef0 <CDC_Transmit_FS+0x48>)
 8010edc:	f7fe fd34 	bl	800f948 <USBD_CDC_TransmitPacket>
 8010ee0:	4603      	mov	r3, r0
 8010ee2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8010ee6:	4618      	mov	r0, r3
 8010ee8:	3710      	adds	r7, #16
 8010eea:	46bd      	mov	sp, r7
 8010eec:	bd80      	pop	{r7, pc}
 8010eee:	bf00      	nop
 8010ef0:	20000b10 	.word	0x20000b10

08010ef4 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010ef4:	b480      	push	{r7}
 8010ef6:	b087      	sub	sp, #28
 8010ef8:	af00      	add	r7, sp, #0
 8010efa:	60f8      	str	r0, [r7, #12]
 8010efc:	60b9      	str	r1, [r7, #8]
 8010efe:	4613      	mov	r3, r2
 8010f00:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 8010f02:	2300      	movs	r3, #0
 8010f04:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010f06:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	371c      	adds	r7, #28
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f14:	4770      	bx	lr
	...

08010f18 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f18:	b480      	push	{r7}
 8010f1a:	b083      	sub	sp, #12
 8010f1c:	af00      	add	r7, sp, #0
 8010f1e:	4603      	mov	r3, r0
 8010f20:	6039      	str	r1, [r7, #0]
 8010f22:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010f24:	683b      	ldr	r3, [r7, #0]
 8010f26:	2212      	movs	r2, #18
 8010f28:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8010f2a:	4b03      	ldr	r3, [pc, #12]	; (8010f38 <USBD_FS_DeviceDescriptor+0x20>)
}
 8010f2c:	4618      	mov	r0, r3
 8010f2e:	370c      	adds	r7, #12
 8010f30:	46bd      	mov	sp, r7
 8010f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f36:	4770      	bx	lr
 8010f38:	200001b8 	.word	0x200001b8

08010f3c <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f3c:	b480      	push	{r7}
 8010f3e:	b083      	sub	sp, #12
 8010f40:	af00      	add	r7, sp, #0
 8010f42:	4603      	mov	r3, r0
 8010f44:	6039      	str	r1, [r7, #0]
 8010f46:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8010f48:	683b      	ldr	r3, [r7, #0]
 8010f4a:	2204      	movs	r2, #4
 8010f4c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010f4e:	4b03      	ldr	r3, [pc, #12]	; (8010f5c <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	370c      	adds	r7, #12
 8010f54:	46bd      	mov	sp, r7
 8010f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f5a:	4770      	bx	lr
 8010f5c:	200001cc 	.word	0x200001cc

08010f60 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f60:	b580      	push	{r7, lr}
 8010f62:	b082      	sub	sp, #8
 8010f64:	af00      	add	r7, sp, #0
 8010f66:	4603      	mov	r3, r0
 8010f68:	6039      	str	r1, [r7, #0]
 8010f6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010f6c:	79fb      	ldrb	r3, [r7, #7]
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d105      	bne.n	8010f7e <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f72:	683a      	ldr	r2, [r7, #0]
 8010f74:	4907      	ldr	r1, [pc, #28]	; (8010f94 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f76:	4808      	ldr	r0, [pc, #32]	; (8010f98 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f78:	f7ff fd65 	bl	8010a46 <USBD_GetString>
 8010f7c:	e004      	b.n	8010f88 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010f7e:	683a      	ldr	r2, [r7, #0]
 8010f80:	4904      	ldr	r1, [pc, #16]	; (8010f94 <USBD_FS_ProductStrDescriptor+0x34>)
 8010f82:	4805      	ldr	r0, [pc, #20]	; (8010f98 <USBD_FS_ProductStrDescriptor+0x38>)
 8010f84:	f7ff fd5f 	bl	8010a46 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010f88:	4b02      	ldr	r3, [pc, #8]	; (8010f94 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	3708      	adds	r7, #8
 8010f8e:	46bd      	mov	sp, r7
 8010f90:	bd80      	pop	{r7, pc}
 8010f92:	bf00      	nop
 8010f94:	20001de8 	.word	0x20001de8
 8010f98:	08012bf4 	.word	0x08012bf4

08010f9c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010f9c:	b580      	push	{r7, lr}
 8010f9e:	b082      	sub	sp, #8
 8010fa0:	af00      	add	r7, sp, #0
 8010fa2:	4603      	mov	r3, r0
 8010fa4:	6039      	str	r1, [r7, #0]
 8010fa6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010fa8:	683a      	ldr	r2, [r7, #0]
 8010faa:	4904      	ldr	r1, [pc, #16]	; (8010fbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010fac:	4804      	ldr	r0, [pc, #16]	; (8010fc0 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010fae:	f7ff fd4a 	bl	8010a46 <USBD_GetString>
  return USBD_StrDesc;
 8010fb2:	4b02      	ldr	r3, [pc, #8]	; (8010fbc <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010fb4:	4618      	mov	r0, r3
 8010fb6:	3708      	adds	r7, #8
 8010fb8:	46bd      	mov	sp, r7
 8010fba:	bd80      	pop	{r7, pc}
 8010fbc:	20001de8 	.word	0x20001de8
 8010fc0:	08012c0c 	.word	0x08012c0c

08010fc4 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fc4:	b580      	push	{r7, lr}
 8010fc6:	b082      	sub	sp, #8
 8010fc8:	af00      	add	r7, sp, #0
 8010fca:	4603      	mov	r3, r0
 8010fcc:	6039      	str	r1, [r7, #0]
 8010fce:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8010fd0:	683b      	ldr	r3, [r7, #0]
 8010fd2:	221a      	movs	r2, #26
 8010fd4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010fd6:	f000 f843 	bl	8011060 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8010fda:	4b02      	ldr	r3, [pc, #8]	; (8010fe4 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8010fdc:	4618      	mov	r0, r3
 8010fde:	3708      	adds	r7, #8
 8010fe0:	46bd      	mov	sp, r7
 8010fe2:	bd80      	pop	{r7, pc}
 8010fe4:	200001d0 	.word	0x200001d0

08010fe8 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010fe8:	b580      	push	{r7, lr}
 8010fea:	b082      	sub	sp, #8
 8010fec:	af00      	add	r7, sp, #0
 8010fee:	4603      	mov	r3, r0
 8010ff0:	6039      	str	r1, [r7, #0]
 8010ff2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010ff4:	79fb      	ldrb	r3, [r7, #7]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d105      	bne.n	8011006 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8010ffa:	683a      	ldr	r2, [r7, #0]
 8010ffc:	4907      	ldr	r1, [pc, #28]	; (801101c <USBD_FS_ConfigStrDescriptor+0x34>)
 8010ffe:	4808      	ldr	r0, [pc, #32]	; (8011020 <USBD_FS_ConfigStrDescriptor+0x38>)
 8011000:	f7ff fd21 	bl	8010a46 <USBD_GetString>
 8011004:	e004      	b.n	8011010 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8011006:	683a      	ldr	r2, [r7, #0]
 8011008:	4904      	ldr	r1, [pc, #16]	; (801101c <USBD_FS_ConfigStrDescriptor+0x34>)
 801100a:	4805      	ldr	r0, [pc, #20]	; (8011020 <USBD_FS_ConfigStrDescriptor+0x38>)
 801100c:	f7ff fd1b 	bl	8010a46 <USBD_GetString>
  }
  return USBD_StrDesc;
 8011010:	4b02      	ldr	r3, [pc, #8]	; (801101c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8011012:	4618      	mov	r0, r3
 8011014:	3708      	adds	r7, #8
 8011016:	46bd      	mov	sp, r7
 8011018:	bd80      	pop	{r7, pc}
 801101a:	bf00      	nop
 801101c:	20001de8 	.word	0x20001de8
 8011020:	08012c20 	.word	0x08012c20

08011024 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8011024:	b580      	push	{r7, lr}
 8011026:	b082      	sub	sp, #8
 8011028:	af00      	add	r7, sp, #0
 801102a:	4603      	mov	r3, r0
 801102c:	6039      	str	r1, [r7, #0]
 801102e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8011030:	79fb      	ldrb	r3, [r7, #7]
 8011032:	2b00      	cmp	r3, #0
 8011034:	d105      	bne.n	8011042 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011036:	683a      	ldr	r2, [r7, #0]
 8011038:	4907      	ldr	r1, [pc, #28]	; (8011058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 801103a:	4808      	ldr	r0, [pc, #32]	; (801105c <USBD_FS_InterfaceStrDescriptor+0x38>)
 801103c:	f7ff fd03 	bl	8010a46 <USBD_GetString>
 8011040:	e004      	b.n	801104c <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8011042:	683a      	ldr	r2, [r7, #0]
 8011044:	4904      	ldr	r1, [pc, #16]	; (8011058 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8011046:	4805      	ldr	r0, [pc, #20]	; (801105c <USBD_FS_InterfaceStrDescriptor+0x38>)
 8011048:	f7ff fcfd 	bl	8010a46 <USBD_GetString>
  }
  return USBD_StrDesc;
 801104c:	4b02      	ldr	r3, [pc, #8]	; (8011058 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 801104e:	4618      	mov	r0, r3
 8011050:	3708      	adds	r7, #8
 8011052:	46bd      	mov	sp, r7
 8011054:	bd80      	pop	{r7, pc}
 8011056:	bf00      	nop
 8011058:	20001de8 	.word	0x20001de8
 801105c:	08012c2c 	.word	0x08012c2c

08011060 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8011060:	b580      	push	{r7, lr}
 8011062:	b084      	sub	sp, #16
 8011064:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8011066:	4b0f      	ldr	r3, [pc, #60]	; (80110a4 <Get_SerialNum+0x44>)
 8011068:	681b      	ldr	r3, [r3, #0]
 801106a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801106c:	4b0e      	ldr	r3, [pc, #56]	; (80110a8 <Get_SerialNum+0x48>)
 801106e:	681b      	ldr	r3, [r3, #0]
 8011070:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8011072:	4b0e      	ldr	r3, [pc, #56]	; (80110ac <Get_SerialNum+0x4c>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8011078:	68fa      	ldr	r2, [r7, #12]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	4413      	add	r3, r2
 801107e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8011080:	68fb      	ldr	r3, [r7, #12]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d009      	beq.n	801109a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8011086:	2208      	movs	r2, #8
 8011088:	4909      	ldr	r1, [pc, #36]	; (80110b0 <Get_SerialNum+0x50>)
 801108a:	68f8      	ldr	r0, [r7, #12]
 801108c:	f000 f814 	bl	80110b8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8011090:	2204      	movs	r2, #4
 8011092:	4908      	ldr	r1, [pc, #32]	; (80110b4 <Get_SerialNum+0x54>)
 8011094:	68b8      	ldr	r0, [r7, #8]
 8011096:	f000 f80f 	bl	80110b8 <IntToUnicode>
  }
}
 801109a:	bf00      	nop
 801109c:	3710      	adds	r7, #16
 801109e:	46bd      	mov	sp, r7
 80110a0:	bd80      	pop	{r7, pc}
 80110a2:	bf00      	nop
 80110a4:	1fff7a10 	.word	0x1fff7a10
 80110a8:	1fff7a14 	.word	0x1fff7a14
 80110ac:	1fff7a18 	.word	0x1fff7a18
 80110b0:	200001d2 	.word	0x200001d2
 80110b4:	200001e2 	.word	0x200001e2

080110b8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80110b8:	b480      	push	{r7}
 80110ba:	b087      	sub	sp, #28
 80110bc:	af00      	add	r7, sp, #0
 80110be:	60f8      	str	r0, [r7, #12]
 80110c0:	60b9      	str	r1, [r7, #8]
 80110c2:	4613      	mov	r3, r2
 80110c4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80110c6:	2300      	movs	r3, #0
 80110c8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80110ca:	2300      	movs	r3, #0
 80110cc:	75fb      	strb	r3, [r7, #23]
 80110ce:	e027      	b.n	8011120 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80110d0:	68fb      	ldr	r3, [r7, #12]
 80110d2:	0f1b      	lsrs	r3, r3, #28
 80110d4:	2b09      	cmp	r3, #9
 80110d6:	d80b      	bhi.n	80110f0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	0f1b      	lsrs	r3, r3, #28
 80110dc:	b2da      	uxtb	r2, r3
 80110de:	7dfb      	ldrb	r3, [r7, #23]
 80110e0:	005b      	lsls	r3, r3, #1
 80110e2:	4619      	mov	r1, r3
 80110e4:	68bb      	ldr	r3, [r7, #8]
 80110e6:	440b      	add	r3, r1
 80110e8:	3230      	adds	r2, #48	; 0x30
 80110ea:	b2d2      	uxtb	r2, r2
 80110ec:	701a      	strb	r2, [r3, #0]
 80110ee:	e00a      	b.n	8011106 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80110f0:	68fb      	ldr	r3, [r7, #12]
 80110f2:	0f1b      	lsrs	r3, r3, #28
 80110f4:	b2da      	uxtb	r2, r3
 80110f6:	7dfb      	ldrb	r3, [r7, #23]
 80110f8:	005b      	lsls	r3, r3, #1
 80110fa:	4619      	mov	r1, r3
 80110fc:	68bb      	ldr	r3, [r7, #8]
 80110fe:	440b      	add	r3, r1
 8011100:	3237      	adds	r2, #55	; 0x37
 8011102:	b2d2      	uxtb	r2, r2
 8011104:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8011106:	68fb      	ldr	r3, [r7, #12]
 8011108:	011b      	lsls	r3, r3, #4
 801110a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801110c:	7dfb      	ldrb	r3, [r7, #23]
 801110e:	005b      	lsls	r3, r3, #1
 8011110:	3301      	adds	r3, #1
 8011112:	68ba      	ldr	r2, [r7, #8]
 8011114:	4413      	add	r3, r2
 8011116:	2200      	movs	r2, #0
 8011118:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801111a:	7dfb      	ldrb	r3, [r7, #23]
 801111c:	3301      	adds	r3, #1
 801111e:	75fb      	strb	r3, [r7, #23]
 8011120:	7dfa      	ldrb	r2, [r7, #23]
 8011122:	79fb      	ldrb	r3, [r7, #7]
 8011124:	429a      	cmp	r2, r3
 8011126:	d3d3      	bcc.n	80110d0 <IntToUnicode+0x18>
  }
}
 8011128:	bf00      	nop
 801112a:	371c      	adds	r7, #28
 801112c:	46bd      	mov	sp, r7
 801112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011132:	4770      	bx	lr

08011134 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8011134:	b580      	push	{r7, lr}
 8011136:	b08a      	sub	sp, #40	; 0x28
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801113c:	f107 0314 	add.w	r3, r7, #20
 8011140:	2200      	movs	r2, #0
 8011142:	601a      	str	r2, [r3, #0]
 8011144:	605a      	str	r2, [r3, #4]
 8011146:	609a      	str	r2, [r3, #8]
 8011148:	60da      	str	r2, [r3, #12]
 801114a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	681b      	ldr	r3, [r3, #0]
 8011150:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8011154:	d147      	bne.n	80111e6 <HAL_PCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011156:	2300      	movs	r3, #0
 8011158:	613b      	str	r3, [r7, #16]
 801115a:	4b25      	ldr	r3, [pc, #148]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 801115c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801115e:	4a24      	ldr	r2, [pc, #144]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 8011160:	f043 0301 	orr.w	r3, r3, #1
 8011164:	6313      	str	r3, [r2, #48]	; 0x30
 8011166:	4b22      	ldr	r3, [pc, #136]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 8011168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801116a:	f003 0301 	and.w	r3, r3, #1
 801116e:	613b      	str	r3, [r7, #16]
 8011170:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8011172:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011176:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011178:	2300      	movs	r3, #0
 801117a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801117c:	2300      	movs	r3, #0
 801117e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011180:	f107 0314 	add.w	r3, r7, #20
 8011184:	4619      	mov	r1, r3
 8011186:	481b      	ldr	r0, [pc, #108]	; (80111f4 <HAL_PCD_MspInit+0xc0>)
 8011188:	f7f5 fa70 	bl	800666c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 801118c:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8011190:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011192:	2302      	movs	r3, #2
 8011194:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011196:	2300      	movs	r3, #0
 8011198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801119a:	2303      	movs	r3, #3
 801119c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 801119e:	230a      	movs	r3, #10
 80111a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80111a2:	f107 0314 	add.w	r3, r7, #20
 80111a6:	4619      	mov	r1, r3
 80111a8:	4812      	ldr	r0, [pc, #72]	; (80111f4 <HAL_PCD_MspInit+0xc0>)
 80111aa:	f7f5 fa5f 	bl	800666c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80111ae:	4b10      	ldr	r3, [pc, #64]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 80111b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80111b2:	4a0f      	ldr	r2, [pc, #60]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 80111b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80111b8:	6353      	str	r3, [r2, #52]	; 0x34
 80111ba:	2300      	movs	r3, #0
 80111bc:	60fb      	str	r3, [r7, #12]
 80111be:	4b0c      	ldr	r3, [pc, #48]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 80111c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111c2:	4a0b      	ldr	r2, [pc, #44]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 80111c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80111c8:	6453      	str	r3, [r2, #68]	; 0x44
 80111ca:	4b09      	ldr	r3, [pc, #36]	; (80111f0 <HAL_PCD_MspInit+0xbc>)
 80111cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80111ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80111d2:	60fb      	str	r3, [r7, #12]
 80111d4:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 80111d6:	2200      	movs	r2, #0
 80111d8:	2100      	movs	r1, #0
 80111da:	2043      	movs	r0, #67	; 0x43
 80111dc:	f7f4 fa23 	bl	8005626 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80111e0:	2043      	movs	r0, #67	; 0x43
 80111e2:	f7f4 fa3c 	bl	800565e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80111e6:	bf00      	nop
 80111e8:	3728      	adds	r7, #40	; 0x28
 80111ea:	46bd      	mov	sp, r7
 80111ec:	bd80      	pop	{r7, pc}
 80111ee:	bf00      	nop
 80111f0:	40023800 	.word	0x40023800
 80111f4:	40020000 	.word	0x40020000

080111f8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80111f8:	b580      	push	{r7, lr}
 80111fa:	b082      	sub	sp, #8
 80111fc:	af00      	add	r7, sp, #0
 80111fe:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 8011206:	687b      	ldr	r3, [r7, #4]
 8011208:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 801120c:	4619      	mov	r1, r3
 801120e:	4610      	mov	r0, r2
 8011210:	f7fe fc96 	bl	800fb40 <USBD_LL_SetupStage>
}
 8011214:	bf00      	nop
 8011216:	3708      	adds	r7, #8
 8011218:	46bd      	mov	sp, r7
 801121a:	bd80      	pop	{r7, pc}

0801121c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801121c:	b580      	push	{r7, lr}
 801121e:	b082      	sub	sp, #8
 8011220:	af00      	add	r7, sp, #0
 8011222:	6078      	str	r0, [r7, #4]
 8011224:	460b      	mov	r3, r1
 8011226:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8011228:	687b      	ldr	r3, [r7, #4]
 801122a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 801122e:	78fa      	ldrb	r2, [r7, #3]
 8011230:	6879      	ldr	r1, [r7, #4]
 8011232:	4613      	mov	r3, r2
 8011234:	00db      	lsls	r3, r3, #3
 8011236:	1a9b      	subs	r3, r3, r2
 8011238:	009b      	lsls	r3, r3, #2
 801123a:	440b      	add	r3, r1
 801123c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8011240:	681a      	ldr	r2, [r3, #0]
 8011242:	78fb      	ldrb	r3, [r7, #3]
 8011244:	4619      	mov	r1, r3
 8011246:	f7fe fcce 	bl	800fbe6 <USBD_LL_DataOutStage>
}
 801124a:	bf00      	nop
 801124c:	3708      	adds	r7, #8
 801124e:	46bd      	mov	sp, r7
 8011250:	bd80      	pop	{r7, pc}

08011252 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011252:	b580      	push	{r7, lr}
 8011254:	b082      	sub	sp, #8
 8011256:	af00      	add	r7, sp, #0
 8011258:	6078      	str	r0, [r7, #4]
 801125a:	460b      	mov	r3, r1
 801125c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 8011264:	78fa      	ldrb	r2, [r7, #3]
 8011266:	6879      	ldr	r1, [r7, #4]
 8011268:	4613      	mov	r3, r2
 801126a:	00db      	lsls	r3, r3, #3
 801126c:	1a9b      	subs	r3, r3, r2
 801126e:	009b      	lsls	r3, r3, #2
 8011270:	440b      	add	r3, r1
 8011272:	3348      	adds	r3, #72	; 0x48
 8011274:	681a      	ldr	r2, [r3, #0]
 8011276:	78fb      	ldrb	r3, [r7, #3]
 8011278:	4619      	mov	r1, r3
 801127a:	f7fe fd17 	bl	800fcac <USBD_LL_DataInStage>
}
 801127e:	bf00      	nop
 8011280:	3708      	adds	r7, #8
 8011282:	46bd      	mov	sp, r7
 8011284:	bd80      	pop	{r7, pc}

08011286 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011286:	b580      	push	{r7, lr}
 8011288:	b082      	sub	sp, #8
 801128a:	af00      	add	r7, sp, #0
 801128c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011294:	4618      	mov	r0, r3
 8011296:	f7fe fe1b 	bl	800fed0 <USBD_LL_SOF>
}
 801129a:	bf00      	nop
 801129c:	3708      	adds	r7, #8
 801129e:	46bd      	mov	sp, r7
 80112a0:	bd80      	pop	{r7, pc}

080112a2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112a2:	b580      	push	{r7, lr}
 80112a4:	b084      	sub	sp, #16
 80112a6:	af00      	add	r7, sp, #0
 80112a8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80112aa:	2301      	movs	r3, #1
 80112ac:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 80112ae:	687b      	ldr	r3, [r7, #4]
 80112b0:	68db      	ldr	r3, [r3, #12]
 80112b2:	2b00      	cmp	r3, #0
 80112b4:	d102      	bne.n	80112bc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 80112b6:	2300      	movs	r3, #0
 80112b8:	73fb      	strb	r3, [r7, #15]
 80112ba:	e008      	b.n	80112ce <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 80112bc:	687b      	ldr	r3, [r7, #4]
 80112be:	68db      	ldr	r3, [r3, #12]
 80112c0:	2b02      	cmp	r3, #2
 80112c2:	d102      	bne.n	80112ca <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 80112c4:	2301      	movs	r3, #1
 80112c6:	73fb      	strb	r3, [r7, #15]
 80112c8:	e001      	b.n	80112ce <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 80112ca:	f7f2 fb3d 	bl	8003948 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80112ce:	687b      	ldr	r3, [r7, #4]
 80112d0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80112d4:	7bfa      	ldrb	r2, [r7, #15]
 80112d6:	4611      	mov	r1, r2
 80112d8:	4618      	mov	r0, r3
 80112da:	f7fe fdbe 	bl	800fe5a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 80112de:	687b      	ldr	r3, [r7, #4]
 80112e0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80112e4:	4618      	mov	r0, r3
 80112e6:	f7fe fd77 	bl	800fdd8 <USBD_LL_Reset>
}
 80112ea:	bf00      	nop
 80112ec:	3710      	adds	r7, #16
 80112ee:	46bd      	mov	sp, r7
 80112f0:	bd80      	pop	{r7, pc}
	...

080112f4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b082      	sub	sp, #8
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80112fc:	687b      	ldr	r3, [r7, #4]
 80112fe:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011302:	4618      	mov	r0, r3
 8011304:	f7fe fdb9 	bl	800fe7a <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011308:	687b      	ldr	r3, [r7, #4]
 801130a:	681b      	ldr	r3, [r3, #0]
 801130c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011310:	681b      	ldr	r3, [r3, #0]
 8011312:	687a      	ldr	r2, [r7, #4]
 8011314:	6812      	ldr	r2, [r2, #0]
 8011316:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801131a:	f043 0301 	orr.w	r3, r3, #1
 801131e:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	6a1b      	ldr	r3, [r3, #32]
 8011324:	2b00      	cmp	r3, #0
 8011326:	d005      	beq.n	8011334 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011328:	4b04      	ldr	r3, [pc, #16]	; (801133c <HAL_PCD_SuspendCallback+0x48>)
 801132a:	691b      	ldr	r3, [r3, #16]
 801132c:	4a03      	ldr	r2, [pc, #12]	; (801133c <HAL_PCD_SuspendCallback+0x48>)
 801132e:	f043 0306 	orr.w	r3, r3, #6
 8011332:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8011334:	bf00      	nop
 8011336:	3708      	adds	r7, #8
 8011338:	46bd      	mov	sp, r7
 801133a:	bd80      	pop	{r7, pc}
 801133c:	e000ed00 	.word	0xe000ed00

08011340 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011340:	b580      	push	{r7, lr}
 8011342:	b082      	sub	sp, #8
 8011344:	af00      	add	r7, sp, #0
 8011346:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8011348:	687b      	ldr	r3, [r7, #4]
 801134a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801134e:	4618      	mov	r0, r3
 8011350:	f7fe fda8 	bl	800fea4 <USBD_LL_Resume>
}
 8011354:	bf00      	nop
 8011356:	3708      	adds	r7, #8
 8011358:	46bd      	mov	sp, r7
 801135a:	bd80      	pop	{r7, pc}

0801135c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801135c:	b580      	push	{r7, lr}
 801135e:	b082      	sub	sp, #8
 8011360:	af00      	add	r7, sp, #0
 8011362:	6078      	str	r0, [r7, #4]
 8011364:	460b      	mov	r3, r1
 8011366:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8011368:	687b      	ldr	r3, [r7, #4]
 801136a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 801136e:	78fa      	ldrb	r2, [r7, #3]
 8011370:	4611      	mov	r1, r2
 8011372:	4618      	mov	r0, r3
 8011374:	f7fe fdd3 	bl	800ff1e <USBD_LL_IsoOUTIncomplete>
}
 8011378:	bf00      	nop
 801137a:	3708      	adds	r7, #8
 801137c:	46bd      	mov	sp, r7
 801137e:	bd80      	pop	{r7, pc}

08011380 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8011380:	b580      	push	{r7, lr}
 8011382:	b082      	sub	sp, #8
 8011384:	af00      	add	r7, sp, #0
 8011386:	6078      	str	r0, [r7, #4]
 8011388:	460b      	mov	r3, r1
 801138a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801138c:	687b      	ldr	r3, [r7, #4]
 801138e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 8011392:	78fa      	ldrb	r2, [r7, #3]
 8011394:	4611      	mov	r1, r2
 8011396:	4618      	mov	r0, r3
 8011398:	f7fe fdb4 	bl	800ff04 <USBD_LL_IsoINIncomplete>
}
 801139c:	bf00      	nop
 801139e:	3708      	adds	r7, #8
 80113a0:	46bd      	mov	sp, r7
 80113a2:	bd80      	pop	{r7, pc}

080113a4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113a4:	b580      	push	{r7, lr}
 80113a6:	b082      	sub	sp, #8
 80113a8:	af00      	add	r7, sp, #0
 80113aa:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 80113ac:	687b      	ldr	r3, [r7, #4]
 80113ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80113b2:	4618      	mov	r0, r3
 80113b4:	f7fe fdc0 	bl	800ff38 <USBD_LL_DevConnected>
}
 80113b8:	bf00      	nop
 80113ba:	3708      	adds	r7, #8
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}

080113c0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80113c0:	b580      	push	{r7, lr}
 80113c2:	b082      	sub	sp, #8
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 80113c8:	687b      	ldr	r3, [r7, #4]
 80113ca:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 80113ce:	4618      	mov	r0, r3
 80113d0:	f7fe fdbd 	bl	800ff4e <USBD_LL_DevDisconnected>
}
 80113d4:	bf00      	nop
 80113d6:	3708      	adds	r7, #8
 80113d8:	46bd      	mov	sp, r7
 80113da:	bd80      	pop	{r7, pc}

080113dc <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 80113dc:	b580      	push	{r7, lr}
 80113de:	b082      	sub	sp, #8
 80113e0:	af00      	add	r7, sp, #0
 80113e2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 80113e4:	687b      	ldr	r3, [r7, #4]
 80113e6:	781b      	ldrb	r3, [r3, #0]
 80113e8:	2b00      	cmp	r3, #0
 80113ea:	d13c      	bne.n	8011466 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 80113ec:	4a20      	ldr	r2, [pc, #128]	; (8011470 <USBD_LL_Init+0x94>)
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 80113f4:	687b      	ldr	r3, [r7, #4]
 80113f6:	4a1e      	ldr	r2, [pc, #120]	; (8011470 <USBD_LL_Init+0x94>)
 80113f8:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 80113fc:	4b1c      	ldr	r3, [pc, #112]	; (8011470 <USBD_LL_Init+0x94>)
 80113fe:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8011402:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8011404:	4b1a      	ldr	r3, [pc, #104]	; (8011470 <USBD_LL_Init+0x94>)
 8011406:	2204      	movs	r2, #4
 8011408:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 801140a:	4b19      	ldr	r3, [pc, #100]	; (8011470 <USBD_LL_Init+0x94>)
 801140c:	2202      	movs	r2, #2
 801140e:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8011410:	4b17      	ldr	r3, [pc, #92]	; (8011470 <USBD_LL_Init+0x94>)
 8011412:	2200      	movs	r2, #0
 8011414:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8011416:	4b16      	ldr	r3, [pc, #88]	; (8011470 <USBD_LL_Init+0x94>)
 8011418:	2202      	movs	r2, #2
 801141a:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 801141c:	4b14      	ldr	r3, [pc, #80]	; (8011470 <USBD_LL_Init+0x94>)
 801141e:	2200      	movs	r2, #0
 8011420:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8011422:	4b13      	ldr	r3, [pc, #76]	; (8011470 <USBD_LL_Init+0x94>)
 8011424:	2200      	movs	r2, #0
 8011426:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8011428:	4b11      	ldr	r3, [pc, #68]	; (8011470 <USBD_LL_Init+0x94>)
 801142a:	2200      	movs	r2, #0
 801142c:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 801142e:	4b10      	ldr	r3, [pc, #64]	; (8011470 <USBD_LL_Init+0x94>)
 8011430:	2201      	movs	r2, #1
 8011432:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8011434:	4b0e      	ldr	r3, [pc, #56]	; (8011470 <USBD_LL_Init+0x94>)
 8011436:	2200      	movs	r2, #0
 8011438:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 801143a:	480d      	ldr	r0, [pc, #52]	; (8011470 <USBD_LL_Init+0x94>)
 801143c:	f7f7 fbfe 	bl	8008c3c <HAL_PCD_Init>
 8011440:	4603      	mov	r3, r0
 8011442:	2b00      	cmp	r3, #0
 8011444:	d001      	beq.n	801144a <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8011446:	f7f2 fa7f 	bl	8003948 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 801144a:	2180      	movs	r1, #128	; 0x80
 801144c:	4808      	ldr	r0, [pc, #32]	; (8011470 <USBD_LL_Init+0x94>)
 801144e:	f7f8 fd5c 	bl	8009f0a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8011452:	2240      	movs	r2, #64	; 0x40
 8011454:	2100      	movs	r1, #0
 8011456:	4806      	ldr	r0, [pc, #24]	; (8011470 <USBD_LL_Init+0x94>)
 8011458:	f7f8 fd10 	bl	8009e7c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 801145c:	2280      	movs	r2, #128	; 0x80
 801145e:	2101      	movs	r1, #1
 8011460:	4803      	ldr	r0, [pc, #12]	; (8011470 <USBD_LL_Init+0x94>)
 8011462:	f7f8 fd0b 	bl	8009e7c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8011466:	2300      	movs	r3, #0
}
 8011468:	4618      	mov	r0, r3
 801146a:	3708      	adds	r7, #8
 801146c:	46bd      	mov	sp, r7
 801146e:	bd80      	pop	{r7, pc}
 8011470:	20001fe8 	.word	0x20001fe8

08011474 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8011474:	b580      	push	{r7, lr}
 8011476:	b084      	sub	sp, #16
 8011478:	af00      	add	r7, sp, #0
 801147a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801147c:	2300      	movs	r3, #0
 801147e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011480:	2300      	movs	r3, #0
 8011482:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8011484:	687b      	ldr	r3, [r7, #4]
 8011486:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801148a:	4618      	mov	r0, r3
 801148c:	f7f7 fcf3 	bl	8008e76 <HAL_PCD_Start>
 8011490:	4603      	mov	r3, r0
 8011492:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011494:	7bfb      	ldrb	r3, [r7, #15]
 8011496:	4618      	mov	r0, r3
 8011498:	f000 f92a 	bl	80116f0 <USBD_Get_USB_Status>
 801149c:	4603      	mov	r3, r0
 801149e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80114a0:	7bbb      	ldrb	r3, [r7, #14]
}
 80114a2:	4618      	mov	r0, r3
 80114a4:	3710      	adds	r7, #16
 80114a6:	46bd      	mov	sp, r7
 80114a8:	bd80      	pop	{r7, pc}

080114aa <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80114aa:	b580      	push	{r7, lr}
 80114ac:	b084      	sub	sp, #16
 80114ae:	af00      	add	r7, sp, #0
 80114b0:	6078      	str	r0, [r7, #4]
 80114b2:	4608      	mov	r0, r1
 80114b4:	4611      	mov	r1, r2
 80114b6:	461a      	mov	r2, r3
 80114b8:	4603      	mov	r3, r0
 80114ba:	70fb      	strb	r3, [r7, #3]
 80114bc:	460b      	mov	r3, r1
 80114be:	70bb      	strb	r3, [r7, #2]
 80114c0:	4613      	mov	r3, r2
 80114c2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80114c4:	2300      	movs	r3, #0
 80114c6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80114c8:	2300      	movs	r3, #0
 80114ca:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80114cc:	687b      	ldr	r3, [r7, #4]
 80114ce:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80114d2:	78bb      	ldrb	r3, [r7, #2]
 80114d4:	883a      	ldrh	r2, [r7, #0]
 80114d6:	78f9      	ldrb	r1, [r7, #3]
 80114d8:	f7f8 f8d7 	bl	800968a <HAL_PCD_EP_Open>
 80114dc:	4603      	mov	r3, r0
 80114de:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80114e0:	7bfb      	ldrb	r3, [r7, #15]
 80114e2:	4618      	mov	r0, r3
 80114e4:	f000 f904 	bl	80116f0 <USBD_Get_USB_Status>
 80114e8:	4603      	mov	r3, r0
 80114ea:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80114ec:	7bbb      	ldrb	r3, [r7, #14]
}
 80114ee:	4618      	mov	r0, r3
 80114f0:	3710      	adds	r7, #16
 80114f2:	46bd      	mov	sp, r7
 80114f4:	bd80      	pop	{r7, pc}

080114f6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80114f6:	b580      	push	{r7, lr}
 80114f8:	b084      	sub	sp, #16
 80114fa:	af00      	add	r7, sp, #0
 80114fc:	6078      	str	r0, [r7, #4]
 80114fe:	460b      	mov	r3, r1
 8011500:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011502:	2300      	movs	r3, #0
 8011504:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011506:	2300      	movs	r3, #0
 8011508:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801150a:	687b      	ldr	r3, [r7, #4]
 801150c:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011510:	78fa      	ldrb	r2, [r7, #3]
 8011512:	4611      	mov	r1, r2
 8011514:	4618      	mov	r0, r3
 8011516:	f7f8 f920 	bl	800975a <HAL_PCD_EP_Close>
 801151a:	4603      	mov	r3, r0
 801151c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801151e:	7bfb      	ldrb	r3, [r7, #15]
 8011520:	4618      	mov	r0, r3
 8011522:	f000 f8e5 	bl	80116f0 <USBD_Get_USB_Status>
 8011526:	4603      	mov	r3, r0
 8011528:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801152a:	7bbb      	ldrb	r3, [r7, #14]
}
 801152c:	4618      	mov	r0, r3
 801152e:	3710      	adds	r7, #16
 8011530:	46bd      	mov	sp, r7
 8011532:	bd80      	pop	{r7, pc}

08011534 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b084      	sub	sp, #16
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
 801153c:	460b      	mov	r3, r1
 801153e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011540:	2300      	movs	r3, #0
 8011542:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011544:	2300      	movs	r3, #0
 8011546:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8011548:	687b      	ldr	r3, [r7, #4]
 801154a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801154e:	78fa      	ldrb	r2, [r7, #3]
 8011550:	4611      	mov	r1, r2
 8011552:	4618      	mov	r0, r3
 8011554:	f7f8 f9f8 	bl	8009948 <HAL_PCD_EP_SetStall>
 8011558:	4603      	mov	r3, r0
 801155a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801155c:	7bfb      	ldrb	r3, [r7, #15]
 801155e:	4618      	mov	r0, r3
 8011560:	f000 f8c6 	bl	80116f0 <USBD_Get_USB_Status>
 8011564:	4603      	mov	r3, r0
 8011566:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8011568:	7bbb      	ldrb	r3, [r7, #14]
}
 801156a:	4618      	mov	r0, r3
 801156c:	3710      	adds	r7, #16
 801156e:	46bd      	mov	sp, r7
 8011570:	bd80      	pop	{r7, pc}

08011572 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8011572:	b580      	push	{r7, lr}
 8011574:	b084      	sub	sp, #16
 8011576:	af00      	add	r7, sp, #0
 8011578:	6078      	str	r0, [r7, #4]
 801157a:	460b      	mov	r3, r1
 801157c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801157e:	2300      	movs	r3, #0
 8011580:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011582:	2300      	movs	r3, #0
 8011584:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 801158c:	78fa      	ldrb	r2, [r7, #3]
 801158e:	4611      	mov	r1, r2
 8011590:	4618      	mov	r0, r3
 8011592:	f7f8 fa3d 	bl	8009a10 <HAL_PCD_EP_ClrStall>
 8011596:	4603      	mov	r3, r0
 8011598:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801159a:	7bfb      	ldrb	r3, [r7, #15]
 801159c:	4618      	mov	r0, r3
 801159e:	f000 f8a7 	bl	80116f0 <USBD_Get_USB_Status>
 80115a2:	4603      	mov	r3, r0
 80115a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80115a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80115a8:	4618      	mov	r0, r3
 80115aa:	3710      	adds	r7, #16
 80115ac:	46bd      	mov	sp, r7
 80115ae:	bd80      	pop	{r7, pc}

080115b0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80115b0:	b480      	push	{r7}
 80115b2:	b085      	sub	sp, #20
 80115b4:	af00      	add	r7, sp, #0
 80115b6:	6078      	str	r0, [r7, #4]
 80115b8:	460b      	mov	r3, r1
 80115ba:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80115bc:	687b      	ldr	r3, [r7, #4]
 80115be:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80115c2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80115c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80115c8:	2b00      	cmp	r3, #0
 80115ca:	da0b      	bge.n	80115e4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80115cc:	78fb      	ldrb	r3, [r7, #3]
 80115ce:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80115d2:	68f9      	ldr	r1, [r7, #12]
 80115d4:	4613      	mov	r3, r2
 80115d6:	00db      	lsls	r3, r3, #3
 80115d8:	1a9b      	subs	r3, r3, r2
 80115da:	009b      	lsls	r3, r3, #2
 80115dc:	440b      	add	r3, r1
 80115de:	333e      	adds	r3, #62	; 0x3e
 80115e0:	781b      	ldrb	r3, [r3, #0]
 80115e2:	e00b      	b.n	80115fc <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80115e4:	78fb      	ldrb	r3, [r7, #3]
 80115e6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80115ea:	68f9      	ldr	r1, [r7, #12]
 80115ec:	4613      	mov	r3, r2
 80115ee:	00db      	lsls	r3, r3, #3
 80115f0:	1a9b      	subs	r3, r3, r2
 80115f2:	009b      	lsls	r3, r3, #2
 80115f4:	440b      	add	r3, r1
 80115f6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80115fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 80115fc:	4618      	mov	r0, r3
 80115fe:	3714      	adds	r7, #20
 8011600:	46bd      	mov	sp, r7
 8011602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011606:	4770      	bx	lr

08011608 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b084      	sub	sp, #16
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
 8011610:	460b      	mov	r3, r1
 8011612:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011614:	2300      	movs	r3, #0
 8011616:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8011618:	2300      	movs	r3, #0
 801161a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801161c:	687b      	ldr	r3, [r7, #4]
 801161e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8011622:	78fa      	ldrb	r2, [r7, #3]
 8011624:	4611      	mov	r1, r2
 8011626:	4618      	mov	r0, r3
 8011628:	f7f8 f80a 	bl	8009640 <HAL_PCD_SetAddress>
 801162c:	4603      	mov	r3, r0
 801162e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011630:	7bfb      	ldrb	r3, [r7, #15]
 8011632:	4618      	mov	r0, r3
 8011634:	f000 f85c 	bl	80116f0 <USBD_Get_USB_Status>
 8011638:	4603      	mov	r3, r0
 801163a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801163c:	7bbb      	ldrb	r3, [r7, #14]
}
 801163e:	4618      	mov	r0, r3
 8011640:	3710      	adds	r7, #16
 8011642:	46bd      	mov	sp, r7
 8011644:	bd80      	pop	{r7, pc}

08011646 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011646:	b580      	push	{r7, lr}
 8011648:	b086      	sub	sp, #24
 801164a:	af00      	add	r7, sp, #0
 801164c:	60f8      	str	r0, [r7, #12]
 801164e:	607a      	str	r2, [r7, #4]
 8011650:	603b      	str	r3, [r7, #0]
 8011652:	460b      	mov	r3, r1
 8011654:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011656:	2300      	movs	r3, #0
 8011658:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801165a:	2300      	movs	r3, #0
 801165c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801165e:	68fb      	ldr	r3, [r7, #12]
 8011660:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 8011664:	7af9      	ldrb	r1, [r7, #11]
 8011666:	683b      	ldr	r3, [r7, #0]
 8011668:	687a      	ldr	r2, [r7, #4]
 801166a:	f7f8 f923 	bl	80098b4 <HAL_PCD_EP_Transmit>
 801166e:	4603      	mov	r3, r0
 8011670:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8011672:	7dfb      	ldrb	r3, [r7, #23]
 8011674:	4618      	mov	r0, r3
 8011676:	f000 f83b 	bl	80116f0 <USBD_Get_USB_Status>
 801167a:	4603      	mov	r3, r0
 801167c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801167e:	7dbb      	ldrb	r3, [r7, #22]
}
 8011680:	4618      	mov	r0, r3
 8011682:	3718      	adds	r7, #24
 8011684:	46bd      	mov	sp, r7
 8011686:	bd80      	pop	{r7, pc}

08011688 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8011688:	b580      	push	{r7, lr}
 801168a:	b086      	sub	sp, #24
 801168c:	af00      	add	r7, sp, #0
 801168e:	60f8      	str	r0, [r7, #12]
 8011690:	607a      	str	r2, [r7, #4]
 8011692:	603b      	str	r3, [r7, #0]
 8011694:	460b      	mov	r3, r1
 8011696:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8011698:	2300      	movs	r3, #0
 801169a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801169c:	2300      	movs	r3, #0
 801169e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80116a0:	68fb      	ldr	r3, [r7, #12]
 80116a2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 80116a6:	7af9      	ldrb	r1, [r7, #11]
 80116a8:	683b      	ldr	r3, [r7, #0]
 80116aa:	687a      	ldr	r2, [r7, #4]
 80116ac:	f7f8 f89f 	bl	80097ee <HAL_PCD_EP_Receive>
 80116b0:	4603      	mov	r3, r0
 80116b2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80116b4:	7dfb      	ldrb	r3, [r7, #23]
 80116b6:	4618      	mov	r0, r3
 80116b8:	f000 f81a 	bl	80116f0 <USBD_Get_USB_Status>
 80116bc:	4603      	mov	r3, r0
 80116be:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80116c0:	7dbb      	ldrb	r3, [r7, #22]
}
 80116c2:	4618      	mov	r0, r3
 80116c4:	3718      	adds	r7, #24
 80116c6:	46bd      	mov	sp, r7
 80116c8:	bd80      	pop	{r7, pc}

080116ca <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80116ca:	b580      	push	{r7, lr}
 80116cc:	b082      	sub	sp, #8
 80116ce:	af00      	add	r7, sp, #0
 80116d0:	6078      	str	r0, [r7, #4]
 80116d2:	460b      	mov	r3, r1
 80116d4:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80116d6:	687b      	ldr	r3, [r7, #4]
 80116d8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 80116dc:	78fa      	ldrb	r2, [r7, #3]
 80116de:	4611      	mov	r1, r2
 80116e0:	4618      	mov	r0, r3
 80116e2:	f7f8 f8cf 	bl	8009884 <HAL_PCD_EP_GetRxCount>
 80116e6:	4603      	mov	r3, r0
}
 80116e8:	4618      	mov	r0, r3
 80116ea:	3708      	adds	r7, #8
 80116ec:	46bd      	mov	sp, r7
 80116ee:	bd80      	pop	{r7, pc}

080116f0 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80116f0:	b480      	push	{r7}
 80116f2:	b085      	sub	sp, #20
 80116f4:	af00      	add	r7, sp, #0
 80116f6:	4603      	mov	r3, r0
 80116f8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80116fa:	2300      	movs	r3, #0
 80116fc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80116fe:	79fb      	ldrb	r3, [r7, #7]
 8011700:	2b03      	cmp	r3, #3
 8011702:	d817      	bhi.n	8011734 <USBD_Get_USB_Status+0x44>
 8011704:	a201      	add	r2, pc, #4	; (adr r2, 801170c <USBD_Get_USB_Status+0x1c>)
 8011706:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801170a:	bf00      	nop
 801170c:	0801171d 	.word	0x0801171d
 8011710:	08011723 	.word	0x08011723
 8011714:	08011729 	.word	0x08011729
 8011718:	0801172f 	.word	0x0801172f
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801171c:	2300      	movs	r3, #0
 801171e:	73fb      	strb	r3, [r7, #15]
    break;
 8011720:	e00b      	b.n	801173a <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8011722:	2303      	movs	r3, #3
 8011724:	73fb      	strb	r3, [r7, #15]
    break;
 8011726:	e008      	b.n	801173a <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8011728:	2301      	movs	r3, #1
 801172a:	73fb      	strb	r3, [r7, #15]
    break;
 801172c:	e005      	b.n	801173a <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801172e:	2303      	movs	r3, #3
 8011730:	73fb      	strb	r3, [r7, #15]
    break;
 8011732:	e002      	b.n	801173a <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011734:	2303      	movs	r3, #3
 8011736:	73fb      	strb	r3, [r7, #15]
    break;
 8011738:	bf00      	nop
  }
  return usb_status;
 801173a:	7bfb      	ldrb	r3, [r7, #15]
}
 801173c:	4618      	mov	r0, r3
 801173e:	3714      	adds	r7, #20
 8011740:	46bd      	mov	sp, r7
 8011742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011746:	4770      	bx	lr

08011748 <__assert_func>:
 8011748:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801174a:	461c      	mov	r4, r3
 801174c:	4b09      	ldr	r3, [pc, #36]	; (8011774 <__assert_func+0x2c>)
 801174e:	681b      	ldr	r3, [r3, #0]
 8011750:	4605      	mov	r5, r0
 8011752:	68d8      	ldr	r0, [r3, #12]
 8011754:	b152      	cbz	r2, 801176c <__assert_func+0x24>
 8011756:	4b08      	ldr	r3, [pc, #32]	; (8011778 <__assert_func+0x30>)
 8011758:	9100      	str	r1, [sp, #0]
 801175a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801175e:	4907      	ldr	r1, [pc, #28]	; (801177c <__assert_func+0x34>)
 8011760:	462b      	mov	r3, r5
 8011762:	4622      	mov	r2, r4
 8011764:	f000 f814 	bl	8011790 <fiprintf>
 8011768:	f000 fccc 	bl	8012104 <abort>
 801176c:	4b04      	ldr	r3, [pc, #16]	; (8011780 <__assert_func+0x38>)
 801176e:	461a      	mov	r2, r3
 8011770:	e7f2      	b.n	8011758 <__assert_func+0x10>
 8011772:	bf00      	nop
 8011774:	200001ec 	.word	0x200001ec
 8011778:	080132f4 	.word	0x080132f4
 801177c:	08013301 	.word	0x08013301
 8011780:	0801332f 	.word	0x0801332f

08011784 <__errno>:
 8011784:	4b01      	ldr	r3, [pc, #4]	; (801178c <__errno+0x8>)
 8011786:	6818      	ldr	r0, [r3, #0]
 8011788:	4770      	bx	lr
 801178a:	bf00      	nop
 801178c:	200001ec 	.word	0x200001ec

08011790 <fiprintf>:
 8011790:	b40e      	push	{r1, r2, r3}
 8011792:	b503      	push	{r0, r1, lr}
 8011794:	4601      	mov	r1, r0
 8011796:	ab03      	add	r3, sp, #12
 8011798:	4805      	ldr	r0, [pc, #20]	; (80117b0 <fiprintf+0x20>)
 801179a:	f853 2b04 	ldr.w	r2, [r3], #4
 801179e:	6800      	ldr	r0, [r0, #0]
 80117a0:	9301      	str	r3, [sp, #4]
 80117a2:	f000 f921 	bl	80119e8 <_vfiprintf_r>
 80117a6:	b002      	add	sp, #8
 80117a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80117ac:	b003      	add	sp, #12
 80117ae:	4770      	bx	lr
 80117b0:	200001ec 	.word	0x200001ec

080117b4 <__libc_init_array>:
 80117b4:	b570      	push	{r4, r5, r6, lr}
 80117b6:	4e0d      	ldr	r6, [pc, #52]	; (80117ec <__libc_init_array+0x38>)
 80117b8:	4c0d      	ldr	r4, [pc, #52]	; (80117f0 <__libc_init_array+0x3c>)
 80117ba:	1ba4      	subs	r4, r4, r6
 80117bc:	10a4      	asrs	r4, r4, #2
 80117be:	2500      	movs	r5, #0
 80117c0:	42a5      	cmp	r5, r4
 80117c2:	d109      	bne.n	80117d8 <__libc_init_array+0x24>
 80117c4:	4e0b      	ldr	r6, [pc, #44]	; (80117f4 <__libc_init_array+0x40>)
 80117c6:	4c0c      	ldr	r4, [pc, #48]	; (80117f8 <__libc_init_array+0x44>)
 80117c8:	f001 f958 	bl	8012a7c <_init>
 80117cc:	1ba4      	subs	r4, r4, r6
 80117ce:	10a4      	asrs	r4, r4, #2
 80117d0:	2500      	movs	r5, #0
 80117d2:	42a5      	cmp	r5, r4
 80117d4:	d105      	bne.n	80117e2 <__libc_init_array+0x2e>
 80117d6:	bd70      	pop	{r4, r5, r6, pc}
 80117d8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117dc:	4798      	blx	r3
 80117de:	3501      	adds	r5, #1
 80117e0:	e7ee      	b.n	80117c0 <__libc_init_array+0xc>
 80117e2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80117e6:	4798      	blx	r3
 80117e8:	3501      	adds	r5, #1
 80117ea:	e7f2      	b.n	80117d2 <__libc_init_array+0x1e>
 80117ec:	080133d0 	.word	0x080133d0
 80117f0:	080133d0 	.word	0x080133d0
 80117f4:	080133d0 	.word	0x080133d0
 80117f8:	080133d4 	.word	0x080133d4

080117fc <malloc>:
 80117fc:	4b02      	ldr	r3, [pc, #8]	; (8011808 <malloc+0xc>)
 80117fe:	4601      	mov	r1, r0
 8011800:	6818      	ldr	r0, [r3, #0]
 8011802:	f000 b86d 	b.w	80118e0 <_malloc_r>
 8011806:	bf00      	nop
 8011808:	200001ec 	.word	0x200001ec

0801180c <free>:
 801180c:	4b02      	ldr	r3, [pc, #8]	; (8011818 <free+0xc>)
 801180e:	4601      	mov	r1, r0
 8011810:	6818      	ldr	r0, [r3, #0]
 8011812:	f000 b817 	b.w	8011844 <_free_r>
 8011816:	bf00      	nop
 8011818:	200001ec 	.word	0x200001ec

0801181c <memcpy>:
 801181c:	b510      	push	{r4, lr}
 801181e:	1e43      	subs	r3, r0, #1
 8011820:	440a      	add	r2, r1
 8011822:	4291      	cmp	r1, r2
 8011824:	d100      	bne.n	8011828 <memcpy+0xc>
 8011826:	bd10      	pop	{r4, pc}
 8011828:	f811 4b01 	ldrb.w	r4, [r1], #1
 801182c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011830:	e7f7      	b.n	8011822 <memcpy+0x6>

08011832 <memset>:
 8011832:	4402      	add	r2, r0
 8011834:	4603      	mov	r3, r0
 8011836:	4293      	cmp	r3, r2
 8011838:	d100      	bne.n	801183c <memset+0xa>
 801183a:	4770      	bx	lr
 801183c:	f803 1b01 	strb.w	r1, [r3], #1
 8011840:	e7f9      	b.n	8011836 <memset+0x4>
	...

08011844 <_free_r>:
 8011844:	b538      	push	{r3, r4, r5, lr}
 8011846:	4605      	mov	r5, r0
 8011848:	2900      	cmp	r1, #0
 801184a:	d045      	beq.n	80118d8 <_free_r+0x94>
 801184c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011850:	1f0c      	subs	r4, r1, #4
 8011852:	2b00      	cmp	r3, #0
 8011854:	bfb8      	it	lt
 8011856:	18e4      	addlt	r4, r4, r3
 8011858:	f000 fe53 	bl	8012502 <__malloc_lock>
 801185c:	4a1f      	ldr	r2, [pc, #124]	; (80118dc <_free_r+0x98>)
 801185e:	6813      	ldr	r3, [r2, #0]
 8011860:	4610      	mov	r0, r2
 8011862:	b933      	cbnz	r3, 8011872 <_free_r+0x2e>
 8011864:	6063      	str	r3, [r4, #4]
 8011866:	6014      	str	r4, [r2, #0]
 8011868:	4628      	mov	r0, r5
 801186a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801186e:	f000 be49 	b.w	8012504 <__malloc_unlock>
 8011872:	42a3      	cmp	r3, r4
 8011874:	d90c      	bls.n	8011890 <_free_r+0x4c>
 8011876:	6821      	ldr	r1, [r4, #0]
 8011878:	1862      	adds	r2, r4, r1
 801187a:	4293      	cmp	r3, r2
 801187c:	bf04      	itt	eq
 801187e:	681a      	ldreq	r2, [r3, #0]
 8011880:	685b      	ldreq	r3, [r3, #4]
 8011882:	6063      	str	r3, [r4, #4]
 8011884:	bf04      	itt	eq
 8011886:	1852      	addeq	r2, r2, r1
 8011888:	6022      	streq	r2, [r4, #0]
 801188a:	6004      	str	r4, [r0, #0]
 801188c:	e7ec      	b.n	8011868 <_free_r+0x24>
 801188e:	4613      	mov	r3, r2
 8011890:	685a      	ldr	r2, [r3, #4]
 8011892:	b10a      	cbz	r2, 8011898 <_free_r+0x54>
 8011894:	42a2      	cmp	r2, r4
 8011896:	d9fa      	bls.n	801188e <_free_r+0x4a>
 8011898:	6819      	ldr	r1, [r3, #0]
 801189a:	1858      	adds	r0, r3, r1
 801189c:	42a0      	cmp	r0, r4
 801189e:	d10b      	bne.n	80118b8 <_free_r+0x74>
 80118a0:	6820      	ldr	r0, [r4, #0]
 80118a2:	4401      	add	r1, r0
 80118a4:	1858      	adds	r0, r3, r1
 80118a6:	4282      	cmp	r2, r0
 80118a8:	6019      	str	r1, [r3, #0]
 80118aa:	d1dd      	bne.n	8011868 <_free_r+0x24>
 80118ac:	6810      	ldr	r0, [r2, #0]
 80118ae:	6852      	ldr	r2, [r2, #4]
 80118b0:	605a      	str	r2, [r3, #4]
 80118b2:	4401      	add	r1, r0
 80118b4:	6019      	str	r1, [r3, #0]
 80118b6:	e7d7      	b.n	8011868 <_free_r+0x24>
 80118b8:	d902      	bls.n	80118c0 <_free_r+0x7c>
 80118ba:	230c      	movs	r3, #12
 80118bc:	602b      	str	r3, [r5, #0]
 80118be:	e7d3      	b.n	8011868 <_free_r+0x24>
 80118c0:	6820      	ldr	r0, [r4, #0]
 80118c2:	1821      	adds	r1, r4, r0
 80118c4:	428a      	cmp	r2, r1
 80118c6:	bf04      	itt	eq
 80118c8:	6811      	ldreq	r1, [r2, #0]
 80118ca:	6852      	ldreq	r2, [r2, #4]
 80118cc:	6062      	str	r2, [r4, #4]
 80118ce:	bf04      	itt	eq
 80118d0:	1809      	addeq	r1, r1, r0
 80118d2:	6021      	streq	r1, [r4, #0]
 80118d4:	605c      	str	r4, [r3, #4]
 80118d6:	e7c7      	b.n	8011868 <_free_r+0x24>
 80118d8:	bd38      	pop	{r3, r4, r5, pc}
 80118da:	bf00      	nop
 80118dc:	20000698 	.word	0x20000698

080118e0 <_malloc_r>:
 80118e0:	b570      	push	{r4, r5, r6, lr}
 80118e2:	1ccd      	adds	r5, r1, #3
 80118e4:	f025 0503 	bic.w	r5, r5, #3
 80118e8:	3508      	adds	r5, #8
 80118ea:	2d0c      	cmp	r5, #12
 80118ec:	bf38      	it	cc
 80118ee:	250c      	movcc	r5, #12
 80118f0:	2d00      	cmp	r5, #0
 80118f2:	4606      	mov	r6, r0
 80118f4:	db01      	blt.n	80118fa <_malloc_r+0x1a>
 80118f6:	42a9      	cmp	r1, r5
 80118f8:	d903      	bls.n	8011902 <_malloc_r+0x22>
 80118fa:	230c      	movs	r3, #12
 80118fc:	6033      	str	r3, [r6, #0]
 80118fe:	2000      	movs	r0, #0
 8011900:	bd70      	pop	{r4, r5, r6, pc}
 8011902:	f000 fdfe 	bl	8012502 <__malloc_lock>
 8011906:	4a21      	ldr	r2, [pc, #132]	; (801198c <_malloc_r+0xac>)
 8011908:	6814      	ldr	r4, [r2, #0]
 801190a:	4621      	mov	r1, r4
 801190c:	b991      	cbnz	r1, 8011934 <_malloc_r+0x54>
 801190e:	4c20      	ldr	r4, [pc, #128]	; (8011990 <_malloc_r+0xb0>)
 8011910:	6823      	ldr	r3, [r4, #0]
 8011912:	b91b      	cbnz	r3, 801191c <_malloc_r+0x3c>
 8011914:	4630      	mov	r0, r6
 8011916:	f000 fb05 	bl	8011f24 <_sbrk_r>
 801191a:	6020      	str	r0, [r4, #0]
 801191c:	4629      	mov	r1, r5
 801191e:	4630      	mov	r0, r6
 8011920:	f000 fb00 	bl	8011f24 <_sbrk_r>
 8011924:	1c43      	adds	r3, r0, #1
 8011926:	d124      	bne.n	8011972 <_malloc_r+0x92>
 8011928:	230c      	movs	r3, #12
 801192a:	6033      	str	r3, [r6, #0]
 801192c:	4630      	mov	r0, r6
 801192e:	f000 fde9 	bl	8012504 <__malloc_unlock>
 8011932:	e7e4      	b.n	80118fe <_malloc_r+0x1e>
 8011934:	680b      	ldr	r3, [r1, #0]
 8011936:	1b5b      	subs	r3, r3, r5
 8011938:	d418      	bmi.n	801196c <_malloc_r+0x8c>
 801193a:	2b0b      	cmp	r3, #11
 801193c:	d90f      	bls.n	801195e <_malloc_r+0x7e>
 801193e:	600b      	str	r3, [r1, #0]
 8011940:	50cd      	str	r5, [r1, r3]
 8011942:	18cc      	adds	r4, r1, r3
 8011944:	4630      	mov	r0, r6
 8011946:	f000 fddd 	bl	8012504 <__malloc_unlock>
 801194a:	f104 000b 	add.w	r0, r4, #11
 801194e:	1d23      	adds	r3, r4, #4
 8011950:	f020 0007 	bic.w	r0, r0, #7
 8011954:	1ac3      	subs	r3, r0, r3
 8011956:	d0d3      	beq.n	8011900 <_malloc_r+0x20>
 8011958:	425a      	negs	r2, r3
 801195a:	50e2      	str	r2, [r4, r3]
 801195c:	e7d0      	b.n	8011900 <_malloc_r+0x20>
 801195e:	428c      	cmp	r4, r1
 8011960:	684b      	ldr	r3, [r1, #4]
 8011962:	bf16      	itet	ne
 8011964:	6063      	strne	r3, [r4, #4]
 8011966:	6013      	streq	r3, [r2, #0]
 8011968:	460c      	movne	r4, r1
 801196a:	e7eb      	b.n	8011944 <_malloc_r+0x64>
 801196c:	460c      	mov	r4, r1
 801196e:	6849      	ldr	r1, [r1, #4]
 8011970:	e7cc      	b.n	801190c <_malloc_r+0x2c>
 8011972:	1cc4      	adds	r4, r0, #3
 8011974:	f024 0403 	bic.w	r4, r4, #3
 8011978:	42a0      	cmp	r0, r4
 801197a:	d005      	beq.n	8011988 <_malloc_r+0xa8>
 801197c:	1a21      	subs	r1, r4, r0
 801197e:	4630      	mov	r0, r6
 8011980:	f000 fad0 	bl	8011f24 <_sbrk_r>
 8011984:	3001      	adds	r0, #1
 8011986:	d0cf      	beq.n	8011928 <_malloc_r+0x48>
 8011988:	6025      	str	r5, [r4, #0]
 801198a:	e7db      	b.n	8011944 <_malloc_r+0x64>
 801198c:	20000698 	.word	0x20000698
 8011990:	2000069c 	.word	0x2000069c

08011994 <__sfputc_r>:
 8011994:	6893      	ldr	r3, [r2, #8]
 8011996:	3b01      	subs	r3, #1
 8011998:	2b00      	cmp	r3, #0
 801199a:	b410      	push	{r4}
 801199c:	6093      	str	r3, [r2, #8]
 801199e:	da08      	bge.n	80119b2 <__sfputc_r+0x1e>
 80119a0:	6994      	ldr	r4, [r2, #24]
 80119a2:	42a3      	cmp	r3, r4
 80119a4:	db01      	blt.n	80119aa <__sfputc_r+0x16>
 80119a6:	290a      	cmp	r1, #10
 80119a8:	d103      	bne.n	80119b2 <__sfputc_r+0x1e>
 80119aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119ae:	f000 bae9 	b.w	8011f84 <__swbuf_r>
 80119b2:	6813      	ldr	r3, [r2, #0]
 80119b4:	1c58      	adds	r0, r3, #1
 80119b6:	6010      	str	r0, [r2, #0]
 80119b8:	7019      	strb	r1, [r3, #0]
 80119ba:	4608      	mov	r0, r1
 80119bc:	f85d 4b04 	ldr.w	r4, [sp], #4
 80119c0:	4770      	bx	lr

080119c2 <__sfputs_r>:
 80119c2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80119c4:	4606      	mov	r6, r0
 80119c6:	460f      	mov	r7, r1
 80119c8:	4614      	mov	r4, r2
 80119ca:	18d5      	adds	r5, r2, r3
 80119cc:	42ac      	cmp	r4, r5
 80119ce:	d101      	bne.n	80119d4 <__sfputs_r+0x12>
 80119d0:	2000      	movs	r0, #0
 80119d2:	e007      	b.n	80119e4 <__sfputs_r+0x22>
 80119d4:	463a      	mov	r2, r7
 80119d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80119da:	4630      	mov	r0, r6
 80119dc:	f7ff ffda 	bl	8011994 <__sfputc_r>
 80119e0:	1c43      	adds	r3, r0, #1
 80119e2:	d1f3      	bne.n	80119cc <__sfputs_r+0xa>
 80119e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080119e8 <_vfiprintf_r>:
 80119e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80119ec:	460c      	mov	r4, r1
 80119ee:	b09d      	sub	sp, #116	; 0x74
 80119f0:	4617      	mov	r7, r2
 80119f2:	461d      	mov	r5, r3
 80119f4:	4606      	mov	r6, r0
 80119f6:	b118      	cbz	r0, 8011a00 <_vfiprintf_r+0x18>
 80119f8:	6983      	ldr	r3, [r0, #24]
 80119fa:	b90b      	cbnz	r3, 8011a00 <_vfiprintf_r+0x18>
 80119fc:	f000 fc7a 	bl	80122f4 <__sinit>
 8011a00:	4b7c      	ldr	r3, [pc, #496]	; (8011bf4 <_vfiprintf_r+0x20c>)
 8011a02:	429c      	cmp	r4, r3
 8011a04:	d158      	bne.n	8011ab8 <_vfiprintf_r+0xd0>
 8011a06:	6874      	ldr	r4, [r6, #4]
 8011a08:	89a3      	ldrh	r3, [r4, #12]
 8011a0a:	0718      	lsls	r0, r3, #28
 8011a0c:	d55e      	bpl.n	8011acc <_vfiprintf_r+0xe4>
 8011a0e:	6923      	ldr	r3, [r4, #16]
 8011a10:	2b00      	cmp	r3, #0
 8011a12:	d05b      	beq.n	8011acc <_vfiprintf_r+0xe4>
 8011a14:	2300      	movs	r3, #0
 8011a16:	9309      	str	r3, [sp, #36]	; 0x24
 8011a18:	2320      	movs	r3, #32
 8011a1a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011a1e:	2330      	movs	r3, #48	; 0x30
 8011a20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011a24:	9503      	str	r5, [sp, #12]
 8011a26:	f04f 0b01 	mov.w	fp, #1
 8011a2a:	46b8      	mov	r8, r7
 8011a2c:	4645      	mov	r5, r8
 8011a2e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8011a32:	b10b      	cbz	r3, 8011a38 <_vfiprintf_r+0x50>
 8011a34:	2b25      	cmp	r3, #37	; 0x25
 8011a36:	d154      	bne.n	8011ae2 <_vfiprintf_r+0xfa>
 8011a38:	ebb8 0a07 	subs.w	sl, r8, r7
 8011a3c:	d00b      	beq.n	8011a56 <_vfiprintf_r+0x6e>
 8011a3e:	4653      	mov	r3, sl
 8011a40:	463a      	mov	r2, r7
 8011a42:	4621      	mov	r1, r4
 8011a44:	4630      	mov	r0, r6
 8011a46:	f7ff ffbc 	bl	80119c2 <__sfputs_r>
 8011a4a:	3001      	adds	r0, #1
 8011a4c:	f000 80c2 	beq.w	8011bd4 <_vfiprintf_r+0x1ec>
 8011a50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011a52:	4453      	add	r3, sl
 8011a54:	9309      	str	r3, [sp, #36]	; 0x24
 8011a56:	f898 3000 	ldrb.w	r3, [r8]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	f000 80ba 	beq.w	8011bd4 <_vfiprintf_r+0x1ec>
 8011a60:	2300      	movs	r3, #0
 8011a62:	f04f 32ff 	mov.w	r2, #4294967295
 8011a66:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011a6a:	9304      	str	r3, [sp, #16]
 8011a6c:	9307      	str	r3, [sp, #28]
 8011a6e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011a72:	931a      	str	r3, [sp, #104]	; 0x68
 8011a74:	46a8      	mov	r8, r5
 8011a76:	2205      	movs	r2, #5
 8011a78:	f818 1b01 	ldrb.w	r1, [r8], #1
 8011a7c:	485e      	ldr	r0, [pc, #376]	; (8011bf8 <_vfiprintf_r+0x210>)
 8011a7e:	f7ee fbaf 	bl	80001e0 <memchr>
 8011a82:	9b04      	ldr	r3, [sp, #16]
 8011a84:	bb78      	cbnz	r0, 8011ae6 <_vfiprintf_r+0xfe>
 8011a86:	06d9      	lsls	r1, r3, #27
 8011a88:	bf44      	itt	mi
 8011a8a:	2220      	movmi	r2, #32
 8011a8c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011a90:	071a      	lsls	r2, r3, #28
 8011a92:	bf44      	itt	mi
 8011a94:	222b      	movmi	r2, #43	; 0x2b
 8011a96:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8011a9a:	782a      	ldrb	r2, [r5, #0]
 8011a9c:	2a2a      	cmp	r2, #42	; 0x2a
 8011a9e:	d02a      	beq.n	8011af6 <_vfiprintf_r+0x10e>
 8011aa0:	9a07      	ldr	r2, [sp, #28]
 8011aa2:	46a8      	mov	r8, r5
 8011aa4:	2000      	movs	r0, #0
 8011aa6:	250a      	movs	r5, #10
 8011aa8:	4641      	mov	r1, r8
 8011aaa:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011aae:	3b30      	subs	r3, #48	; 0x30
 8011ab0:	2b09      	cmp	r3, #9
 8011ab2:	d969      	bls.n	8011b88 <_vfiprintf_r+0x1a0>
 8011ab4:	b360      	cbz	r0, 8011b10 <_vfiprintf_r+0x128>
 8011ab6:	e024      	b.n	8011b02 <_vfiprintf_r+0x11a>
 8011ab8:	4b50      	ldr	r3, [pc, #320]	; (8011bfc <_vfiprintf_r+0x214>)
 8011aba:	429c      	cmp	r4, r3
 8011abc:	d101      	bne.n	8011ac2 <_vfiprintf_r+0xda>
 8011abe:	68b4      	ldr	r4, [r6, #8]
 8011ac0:	e7a2      	b.n	8011a08 <_vfiprintf_r+0x20>
 8011ac2:	4b4f      	ldr	r3, [pc, #316]	; (8011c00 <_vfiprintf_r+0x218>)
 8011ac4:	429c      	cmp	r4, r3
 8011ac6:	bf08      	it	eq
 8011ac8:	68f4      	ldreq	r4, [r6, #12]
 8011aca:	e79d      	b.n	8011a08 <_vfiprintf_r+0x20>
 8011acc:	4621      	mov	r1, r4
 8011ace:	4630      	mov	r0, r6
 8011ad0:	f000 faaa 	bl	8012028 <__swsetup_r>
 8011ad4:	2800      	cmp	r0, #0
 8011ad6:	d09d      	beq.n	8011a14 <_vfiprintf_r+0x2c>
 8011ad8:	f04f 30ff 	mov.w	r0, #4294967295
 8011adc:	b01d      	add	sp, #116	; 0x74
 8011ade:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ae2:	46a8      	mov	r8, r5
 8011ae4:	e7a2      	b.n	8011a2c <_vfiprintf_r+0x44>
 8011ae6:	4a44      	ldr	r2, [pc, #272]	; (8011bf8 <_vfiprintf_r+0x210>)
 8011ae8:	1a80      	subs	r0, r0, r2
 8011aea:	fa0b f000 	lsl.w	r0, fp, r0
 8011aee:	4318      	orrs	r0, r3
 8011af0:	9004      	str	r0, [sp, #16]
 8011af2:	4645      	mov	r5, r8
 8011af4:	e7be      	b.n	8011a74 <_vfiprintf_r+0x8c>
 8011af6:	9a03      	ldr	r2, [sp, #12]
 8011af8:	1d11      	adds	r1, r2, #4
 8011afa:	6812      	ldr	r2, [r2, #0]
 8011afc:	9103      	str	r1, [sp, #12]
 8011afe:	2a00      	cmp	r2, #0
 8011b00:	db01      	blt.n	8011b06 <_vfiprintf_r+0x11e>
 8011b02:	9207      	str	r2, [sp, #28]
 8011b04:	e004      	b.n	8011b10 <_vfiprintf_r+0x128>
 8011b06:	4252      	negs	r2, r2
 8011b08:	f043 0302 	orr.w	r3, r3, #2
 8011b0c:	9207      	str	r2, [sp, #28]
 8011b0e:	9304      	str	r3, [sp, #16]
 8011b10:	f898 3000 	ldrb.w	r3, [r8]
 8011b14:	2b2e      	cmp	r3, #46	; 0x2e
 8011b16:	d10e      	bne.n	8011b36 <_vfiprintf_r+0x14e>
 8011b18:	f898 3001 	ldrb.w	r3, [r8, #1]
 8011b1c:	2b2a      	cmp	r3, #42	; 0x2a
 8011b1e:	d138      	bne.n	8011b92 <_vfiprintf_r+0x1aa>
 8011b20:	9b03      	ldr	r3, [sp, #12]
 8011b22:	1d1a      	adds	r2, r3, #4
 8011b24:	681b      	ldr	r3, [r3, #0]
 8011b26:	9203      	str	r2, [sp, #12]
 8011b28:	2b00      	cmp	r3, #0
 8011b2a:	bfb8      	it	lt
 8011b2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8011b30:	f108 0802 	add.w	r8, r8, #2
 8011b34:	9305      	str	r3, [sp, #20]
 8011b36:	4d33      	ldr	r5, [pc, #204]	; (8011c04 <_vfiprintf_r+0x21c>)
 8011b38:	f898 1000 	ldrb.w	r1, [r8]
 8011b3c:	2203      	movs	r2, #3
 8011b3e:	4628      	mov	r0, r5
 8011b40:	f7ee fb4e 	bl	80001e0 <memchr>
 8011b44:	b140      	cbz	r0, 8011b58 <_vfiprintf_r+0x170>
 8011b46:	2340      	movs	r3, #64	; 0x40
 8011b48:	1b40      	subs	r0, r0, r5
 8011b4a:	fa03 f000 	lsl.w	r0, r3, r0
 8011b4e:	9b04      	ldr	r3, [sp, #16]
 8011b50:	4303      	orrs	r3, r0
 8011b52:	f108 0801 	add.w	r8, r8, #1
 8011b56:	9304      	str	r3, [sp, #16]
 8011b58:	f898 1000 	ldrb.w	r1, [r8]
 8011b5c:	482a      	ldr	r0, [pc, #168]	; (8011c08 <_vfiprintf_r+0x220>)
 8011b5e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011b62:	2206      	movs	r2, #6
 8011b64:	f108 0701 	add.w	r7, r8, #1
 8011b68:	f7ee fb3a 	bl	80001e0 <memchr>
 8011b6c:	2800      	cmp	r0, #0
 8011b6e:	d037      	beq.n	8011be0 <_vfiprintf_r+0x1f8>
 8011b70:	4b26      	ldr	r3, [pc, #152]	; (8011c0c <_vfiprintf_r+0x224>)
 8011b72:	bb1b      	cbnz	r3, 8011bbc <_vfiprintf_r+0x1d4>
 8011b74:	9b03      	ldr	r3, [sp, #12]
 8011b76:	3307      	adds	r3, #7
 8011b78:	f023 0307 	bic.w	r3, r3, #7
 8011b7c:	3308      	adds	r3, #8
 8011b7e:	9303      	str	r3, [sp, #12]
 8011b80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011b82:	444b      	add	r3, r9
 8011b84:	9309      	str	r3, [sp, #36]	; 0x24
 8011b86:	e750      	b.n	8011a2a <_vfiprintf_r+0x42>
 8011b88:	fb05 3202 	mla	r2, r5, r2, r3
 8011b8c:	2001      	movs	r0, #1
 8011b8e:	4688      	mov	r8, r1
 8011b90:	e78a      	b.n	8011aa8 <_vfiprintf_r+0xc0>
 8011b92:	2300      	movs	r3, #0
 8011b94:	f108 0801 	add.w	r8, r8, #1
 8011b98:	9305      	str	r3, [sp, #20]
 8011b9a:	4619      	mov	r1, r3
 8011b9c:	250a      	movs	r5, #10
 8011b9e:	4640      	mov	r0, r8
 8011ba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011ba4:	3a30      	subs	r2, #48	; 0x30
 8011ba6:	2a09      	cmp	r2, #9
 8011ba8:	d903      	bls.n	8011bb2 <_vfiprintf_r+0x1ca>
 8011baa:	2b00      	cmp	r3, #0
 8011bac:	d0c3      	beq.n	8011b36 <_vfiprintf_r+0x14e>
 8011bae:	9105      	str	r1, [sp, #20]
 8011bb0:	e7c1      	b.n	8011b36 <_vfiprintf_r+0x14e>
 8011bb2:	fb05 2101 	mla	r1, r5, r1, r2
 8011bb6:	2301      	movs	r3, #1
 8011bb8:	4680      	mov	r8, r0
 8011bba:	e7f0      	b.n	8011b9e <_vfiprintf_r+0x1b6>
 8011bbc:	ab03      	add	r3, sp, #12
 8011bbe:	9300      	str	r3, [sp, #0]
 8011bc0:	4622      	mov	r2, r4
 8011bc2:	4b13      	ldr	r3, [pc, #76]	; (8011c10 <_vfiprintf_r+0x228>)
 8011bc4:	a904      	add	r1, sp, #16
 8011bc6:	4630      	mov	r0, r6
 8011bc8:	f3af 8000 	nop.w
 8011bcc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8011bd0:	4681      	mov	r9, r0
 8011bd2:	d1d5      	bne.n	8011b80 <_vfiprintf_r+0x198>
 8011bd4:	89a3      	ldrh	r3, [r4, #12]
 8011bd6:	065b      	lsls	r3, r3, #25
 8011bd8:	f53f af7e 	bmi.w	8011ad8 <_vfiprintf_r+0xf0>
 8011bdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011bde:	e77d      	b.n	8011adc <_vfiprintf_r+0xf4>
 8011be0:	ab03      	add	r3, sp, #12
 8011be2:	9300      	str	r3, [sp, #0]
 8011be4:	4622      	mov	r2, r4
 8011be6:	4b0a      	ldr	r3, [pc, #40]	; (8011c10 <_vfiprintf_r+0x228>)
 8011be8:	a904      	add	r1, sp, #16
 8011bea:	4630      	mov	r0, r6
 8011bec:	f000 f888 	bl	8011d00 <_printf_i>
 8011bf0:	e7ec      	b.n	8011bcc <_vfiprintf_r+0x1e4>
 8011bf2:	bf00      	nop
 8011bf4:	08013388 	.word	0x08013388
 8011bf8:	08013334 	.word	0x08013334
 8011bfc:	080133a8 	.word	0x080133a8
 8011c00:	08013368 	.word	0x08013368
 8011c04:	0801333a 	.word	0x0801333a
 8011c08:	0801333e 	.word	0x0801333e
 8011c0c:	00000000 	.word	0x00000000
 8011c10:	080119c3 	.word	0x080119c3

08011c14 <_printf_common>:
 8011c14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c18:	4691      	mov	r9, r2
 8011c1a:	461f      	mov	r7, r3
 8011c1c:	688a      	ldr	r2, [r1, #8]
 8011c1e:	690b      	ldr	r3, [r1, #16]
 8011c20:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011c24:	4293      	cmp	r3, r2
 8011c26:	bfb8      	it	lt
 8011c28:	4613      	movlt	r3, r2
 8011c2a:	f8c9 3000 	str.w	r3, [r9]
 8011c2e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011c32:	4606      	mov	r6, r0
 8011c34:	460c      	mov	r4, r1
 8011c36:	b112      	cbz	r2, 8011c3e <_printf_common+0x2a>
 8011c38:	3301      	adds	r3, #1
 8011c3a:	f8c9 3000 	str.w	r3, [r9]
 8011c3e:	6823      	ldr	r3, [r4, #0]
 8011c40:	0699      	lsls	r1, r3, #26
 8011c42:	bf42      	ittt	mi
 8011c44:	f8d9 3000 	ldrmi.w	r3, [r9]
 8011c48:	3302      	addmi	r3, #2
 8011c4a:	f8c9 3000 	strmi.w	r3, [r9]
 8011c4e:	6825      	ldr	r5, [r4, #0]
 8011c50:	f015 0506 	ands.w	r5, r5, #6
 8011c54:	d107      	bne.n	8011c66 <_printf_common+0x52>
 8011c56:	f104 0a19 	add.w	sl, r4, #25
 8011c5a:	68e3      	ldr	r3, [r4, #12]
 8011c5c:	f8d9 2000 	ldr.w	r2, [r9]
 8011c60:	1a9b      	subs	r3, r3, r2
 8011c62:	42ab      	cmp	r3, r5
 8011c64:	dc28      	bgt.n	8011cb8 <_printf_common+0xa4>
 8011c66:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8011c6a:	6822      	ldr	r2, [r4, #0]
 8011c6c:	3300      	adds	r3, #0
 8011c6e:	bf18      	it	ne
 8011c70:	2301      	movne	r3, #1
 8011c72:	0692      	lsls	r2, r2, #26
 8011c74:	d42d      	bmi.n	8011cd2 <_printf_common+0xbe>
 8011c76:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011c7a:	4639      	mov	r1, r7
 8011c7c:	4630      	mov	r0, r6
 8011c7e:	47c0      	blx	r8
 8011c80:	3001      	adds	r0, #1
 8011c82:	d020      	beq.n	8011cc6 <_printf_common+0xb2>
 8011c84:	6823      	ldr	r3, [r4, #0]
 8011c86:	68e5      	ldr	r5, [r4, #12]
 8011c88:	f8d9 2000 	ldr.w	r2, [r9]
 8011c8c:	f003 0306 	and.w	r3, r3, #6
 8011c90:	2b04      	cmp	r3, #4
 8011c92:	bf08      	it	eq
 8011c94:	1aad      	subeq	r5, r5, r2
 8011c96:	68a3      	ldr	r3, [r4, #8]
 8011c98:	6922      	ldr	r2, [r4, #16]
 8011c9a:	bf0c      	ite	eq
 8011c9c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011ca0:	2500      	movne	r5, #0
 8011ca2:	4293      	cmp	r3, r2
 8011ca4:	bfc4      	itt	gt
 8011ca6:	1a9b      	subgt	r3, r3, r2
 8011ca8:	18ed      	addgt	r5, r5, r3
 8011caa:	f04f 0900 	mov.w	r9, #0
 8011cae:	341a      	adds	r4, #26
 8011cb0:	454d      	cmp	r5, r9
 8011cb2:	d11a      	bne.n	8011cea <_printf_common+0xd6>
 8011cb4:	2000      	movs	r0, #0
 8011cb6:	e008      	b.n	8011cca <_printf_common+0xb6>
 8011cb8:	2301      	movs	r3, #1
 8011cba:	4652      	mov	r2, sl
 8011cbc:	4639      	mov	r1, r7
 8011cbe:	4630      	mov	r0, r6
 8011cc0:	47c0      	blx	r8
 8011cc2:	3001      	adds	r0, #1
 8011cc4:	d103      	bne.n	8011cce <_printf_common+0xba>
 8011cc6:	f04f 30ff 	mov.w	r0, #4294967295
 8011cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011cce:	3501      	adds	r5, #1
 8011cd0:	e7c3      	b.n	8011c5a <_printf_common+0x46>
 8011cd2:	18e1      	adds	r1, r4, r3
 8011cd4:	1c5a      	adds	r2, r3, #1
 8011cd6:	2030      	movs	r0, #48	; 0x30
 8011cd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011cdc:	4422      	add	r2, r4
 8011cde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011ce2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011ce6:	3302      	adds	r3, #2
 8011ce8:	e7c5      	b.n	8011c76 <_printf_common+0x62>
 8011cea:	2301      	movs	r3, #1
 8011cec:	4622      	mov	r2, r4
 8011cee:	4639      	mov	r1, r7
 8011cf0:	4630      	mov	r0, r6
 8011cf2:	47c0      	blx	r8
 8011cf4:	3001      	adds	r0, #1
 8011cf6:	d0e6      	beq.n	8011cc6 <_printf_common+0xb2>
 8011cf8:	f109 0901 	add.w	r9, r9, #1
 8011cfc:	e7d8      	b.n	8011cb0 <_printf_common+0x9c>
	...

08011d00 <_printf_i>:
 8011d00:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011d04:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8011d08:	460c      	mov	r4, r1
 8011d0a:	7e09      	ldrb	r1, [r1, #24]
 8011d0c:	b085      	sub	sp, #20
 8011d0e:	296e      	cmp	r1, #110	; 0x6e
 8011d10:	4617      	mov	r7, r2
 8011d12:	4606      	mov	r6, r0
 8011d14:	4698      	mov	r8, r3
 8011d16:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011d18:	f000 80b3 	beq.w	8011e82 <_printf_i+0x182>
 8011d1c:	d822      	bhi.n	8011d64 <_printf_i+0x64>
 8011d1e:	2963      	cmp	r1, #99	; 0x63
 8011d20:	d036      	beq.n	8011d90 <_printf_i+0x90>
 8011d22:	d80a      	bhi.n	8011d3a <_printf_i+0x3a>
 8011d24:	2900      	cmp	r1, #0
 8011d26:	f000 80b9 	beq.w	8011e9c <_printf_i+0x19c>
 8011d2a:	2958      	cmp	r1, #88	; 0x58
 8011d2c:	f000 8083 	beq.w	8011e36 <_printf_i+0x136>
 8011d30:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d34:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8011d38:	e032      	b.n	8011da0 <_printf_i+0xa0>
 8011d3a:	2964      	cmp	r1, #100	; 0x64
 8011d3c:	d001      	beq.n	8011d42 <_printf_i+0x42>
 8011d3e:	2969      	cmp	r1, #105	; 0x69
 8011d40:	d1f6      	bne.n	8011d30 <_printf_i+0x30>
 8011d42:	6820      	ldr	r0, [r4, #0]
 8011d44:	6813      	ldr	r3, [r2, #0]
 8011d46:	0605      	lsls	r5, r0, #24
 8011d48:	f103 0104 	add.w	r1, r3, #4
 8011d4c:	d52a      	bpl.n	8011da4 <_printf_i+0xa4>
 8011d4e:	681b      	ldr	r3, [r3, #0]
 8011d50:	6011      	str	r1, [r2, #0]
 8011d52:	2b00      	cmp	r3, #0
 8011d54:	da03      	bge.n	8011d5e <_printf_i+0x5e>
 8011d56:	222d      	movs	r2, #45	; 0x2d
 8011d58:	425b      	negs	r3, r3
 8011d5a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8011d5e:	486f      	ldr	r0, [pc, #444]	; (8011f1c <_printf_i+0x21c>)
 8011d60:	220a      	movs	r2, #10
 8011d62:	e039      	b.n	8011dd8 <_printf_i+0xd8>
 8011d64:	2973      	cmp	r1, #115	; 0x73
 8011d66:	f000 809d 	beq.w	8011ea4 <_printf_i+0x1a4>
 8011d6a:	d808      	bhi.n	8011d7e <_printf_i+0x7e>
 8011d6c:	296f      	cmp	r1, #111	; 0x6f
 8011d6e:	d020      	beq.n	8011db2 <_printf_i+0xb2>
 8011d70:	2970      	cmp	r1, #112	; 0x70
 8011d72:	d1dd      	bne.n	8011d30 <_printf_i+0x30>
 8011d74:	6823      	ldr	r3, [r4, #0]
 8011d76:	f043 0320 	orr.w	r3, r3, #32
 8011d7a:	6023      	str	r3, [r4, #0]
 8011d7c:	e003      	b.n	8011d86 <_printf_i+0x86>
 8011d7e:	2975      	cmp	r1, #117	; 0x75
 8011d80:	d017      	beq.n	8011db2 <_printf_i+0xb2>
 8011d82:	2978      	cmp	r1, #120	; 0x78
 8011d84:	d1d4      	bne.n	8011d30 <_printf_i+0x30>
 8011d86:	2378      	movs	r3, #120	; 0x78
 8011d88:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011d8c:	4864      	ldr	r0, [pc, #400]	; (8011f20 <_printf_i+0x220>)
 8011d8e:	e055      	b.n	8011e3c <_printf_i+0x13c>
 8011d90:	6813      	ldr	r3, [r2, #0]
 8011d92:	1d19      	adds	r1, r3, #4
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	6011      	str	r1, [r2, #0]
 8011d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011d9c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011da0:	2301      	movs	r3, #1
 8011da2:	e08c      	b.n	8011ebe <_printf_i+0x1be>
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	6011      	str	r1, [r2, #0]
 8011da8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011dac:	bf18      	it	ne
 8011dae:	b21b      	sxthne	r3, r3
 8011db0:	e7cf      	b.n	8011d52 <_printf_i+0x52>
 8011db2:	6813      	ldr	r3, [r2, #0]
 8011db4:	6825      	ldr	r5, [r4, #0]
 8011db6:	1d18      	adds	r0, r3, #4
 8011db8:	6010      	str	r0, [r2, #0]
 8011dba:	0628      	lsls	r0, r5, #24
 8011dbc:	d501      	bpl.n	8011dc2 <_printf_i+0xc2>
 8011dbe:	681b      	ldr	r3, [r3, #0]
 8011dc0:	e002      	b.n	8011dc8 <_printf_i+0xc8>
 8011dc2:	0668      	lsls	r0, r5, #25
 8011dc4:	d5fb      	bpl.n	8011dbe <_printf_i+0xbe>
 8011dc6:	881b      	ldrh	r3, [r3, #0]
 8011dc8:	4854      	ldr	r0, [pc, #336]	; (8011f1c <_printf_i+0x21c>)
 8011dca:	296f      	cmp	r1, #111	; 0x6f
 8011dcc:	bf14      	ite	ne
 8011dce:	220a      	movne	r2, #10
 8011dd0:	2208      	moveq	r2, #8
 8011dd2:	2100      	movs	r1, #0
 8011dd4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011dd8:	6865      	ldr	r5, [r4, #4]
 8011dda:	60a5      	str	r5, [r4, #8]
 8011ddc:	2d00      	cmp	r5, #0
 8011dde:	f2c0 8095 	blt.w	8011f0c <_printf_i+0x20c>
 8011de2:	6821      	ldr	r1, [r4, #0]
 8011de4:	f021 0104 	bic.w	r1, r1, #4
 8011de8:	6021      	str	r1, [r4, #0]
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d13d      	bne.n	8011e6a <_printf_i+0x16a>
 8011dee:	2d00      	cmp	r5, #0
 8011df0:	f040 808e 	bne.w	8011f10 <_printf_i+0x210>
 8011df4:	4665      	mov	r5, ip
 8011df6:	2a08      	cmp	r2, #8
 8011df8:	d10b      	bne.n	8011e12 <_printf_i+0x112>
 8011dfa:	6823      	ldr	r3, [r4, #0]
 8011dfc:	07db      	lsls	r3, r3, #31
 8011dfe:	d508      	bpl.n	8011e12 <_printf_i+0x112>
 8011e00:	6923      	ldr	r3, [r4, #16]
 8011e02:	6862      	ldr	r2, [r4, #4]
 8011e04:	429a      	cmp	r2, r3
 8011e06:	bfde      	ittt	le
 8011e08:	2330      	movle	r3, #48	; 0x30
 8011e0a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011e0e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011e12:	ebac 0305 	sub.w	r3, ip, r5
 8011e16:	6123      	str	r3, [r4, #16]
 8011e18:	f8cd 8000 	str.w	r8, [sp]
 8011e1c:	463b      	mov	r3, r7
 8011e1e:	aa03      	add	r2, sp, #12
 8011e20:	4621      	mov	r1, r4
 8011e22:	4630      	mov	r0, r6
 8011e24:	f7ff fef6 	bl	8011c14 <_printf_common>
 8011e28:	3001      	adds	r0, #1
 8011e2a:	d14d      	bne.n	8011ec8 <_printf_i+0x1c8>
 8011e2c:	f04f 30ff 	mov.w	r0, #4294967295
 8011e30:	b005      	add	sp, #20
 8011e32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011e36:	4839      	ldr	r0, [pc, #228]	; (8011f1c <_printf_i+0x21c>)
 8011e38:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8011e3c:	6813      	ldr	r3, [r2, #0]
 8011e3e:	6821      	ldr	r1, [r4, #0]
 8011e40:	1d1d      	adds	r5, r3, #4
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	6015      	str	r5, [r2, #0]
 8011e46:	060a      	lsls	r2, r1, #24
 8011e48:	d50b      	bpl.n	8011e62 <_printf_i+0x162>
 8011e4a:	07ca      	lsls	r2, r1, #31
 8011e4c:	bf44      	itt	mi
 8011e4e:	f041 0120 	orrmi.w	r1, r1, #32
 8011e52:	6021      	strmi	r1, [r4, #0]
 8011e54:	b91b      	cbnz	r3, 8011e5e <_printf_i+0x15e>
 8011e56:	6822      	ldr	r2, [r4, #0]
 8011e58:	f022 0220 	bic.w	r2, r2, #32
 8011e5c:	6022      	str	r2, [r4, #0]
 8011e5e:	2210      	movs	r2, #16
 8011e60:	e7b7      	b.n	8011dd2 <_printf_i+0xd2>
 8011e62:	064d      	lsls	r5, r1, #25
 8011e64:	bf48      	it	mi
 8011e66:	b29b      	uxthmi	r3, r3
 8011e68:	e7ef      	b.n	8011e4a <_printf_i+0x14a>
 8011e6a:	4665      	mov	r5, ip
 8011e6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8011e70:	fb02 3311 	mls	r3, r2, r1, r3
 8011e74:	5cc3      	ldrb	r3, [r0, r3]
 8011e76:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8011e7a:	460b      	mov	r3, r1
 8011e7c:	2900      	cmp	r1, #0
 8011e7e:	d1f5      	bne.n	8011e6c <_printf_i+0x16c>
 8011e80:	e7b9      	b.n	8011df6 <_printf_i+0xf6>
 8011e82:	6813      	ldr	r3, [r2, #0]
 8011e84:	6825      	ldr	r5, [r4, #0]
 8011e86:	6961      	ldr	r1, [r4, #20]
 8011e88:	1d18      	adds	r0, r3, #4
 8011e8a:	6010      	str	r0, [r2, #0]
 8011e8c:	0628      	lsls	r0, r5, #24
 8011e8e:	681b      	ldr	r3, [r3, #0]
 8011e90:	d501      	bpl.n	8011e96 <_printf_i+0x196>
 8011e92:	6019      	str	r1, [r3, #0]
 8011e94:	e002      	b.n	8011e9c <_printf_i+0x19c>
 8011e96:	066a      	lsls	r2, r5, #25
 8011e98:	d5fb      	bpl.n	8011e92 <_printf_i+0x192>
 8011e9a:	8019      	strh	r1, [r3, #0]
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	6123      	str	r3, [r4, #16]
 8011ea0:	4665      	mov	r5, ip
 8011ea2:	e7b9      	b.n	8011e18 <_printf_i+0x118>
 8011ea4:	6813      	ldr	r3, [r2, #0]
 8011ea6:	1d19      	adds	r1, r3, #4
 8011ea8:	6011      	str	r1, [r2, #0]
 8011eaa:	681d      	ldr	r5, [r3, #0]
 8011eac:	6862      	ldr	r2, [r4, #4]
 8011eae:	2100      	movs	r1, #0
 8011eb0:	4628      	mov	r0, r5
 8011eb2:	f7ee f995 	bl	80001e0 <memchr>
 8011eb6:	b108      	cbz	r0, 8011ebc <_printf_i+0x1bc>
 8011eb8:	1b40      	subs	r0, r0, r5
 8011eba:	6060      	str	r0, [r4, #4]
 8011ebc:	6863      	ldr	r3, [r4, #4]
 8011ebe:	6123      	str	r3, [r4, #16]
 8011ec0:	2300      	movs	r3, #0
 8011ec2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011ec6:	e7a7      	b.n	8011e18 <_printf_i+0x118>
 8011ec8:	6923      	ldr	r3, [r4, #16]
 8011eca:	462a      	mov	r2, r5
 8011ecc:	4639      	mov	r1, r7
 8011ece:	4630      	mov	r0, r6
 8011ed0:	47c0      	blx	r8
 8011ed2:	3001      	adds	r0, #1
 8011ed4:	d0aa      	beq.n	8011e2c <_printf_i+0x12c>
 8011ed6:	6823      	ldr	r3, [r4, #0]
 8011ed8:	079b      	lsls	r3, r3, #30
 8011eda:	d413      	bmi.n	8011f04 <_printf_i+0x204>
 8011edc:	68e0      	ldr	r0, [r4, #12]
 8011ede:	9b03      	ldr	r3, [sp, #12]
 8011ee0:	4298      	cmp	r0, r3
 8011ee2:	bfb8      	it	lt
 8011ee4:	4618      	movlt	r0, r3
 8011ee6:	e7a3      	b.n	8011e30 <_printf_i+0x130>
 8011ee8:	2301      	movs	r3, #1
 8011eea:	464a      	mov	r2, r9
 8011eec:	4639      	mov	r1, r7
 8011eee:	4630      	mov	r0, r6
 8011ef0:	47c0      	blx	r8
 8011ef2:	3001      	adds	r0, #1
 8011ef4:	d09a      	beq.n	8011e2c <_printf_i+0x12c>
 8011ef6:	3501      	adds	r5, #1
 8011ef8:	68e3      	ldr	r3, [r4, #12]
 8011efa:	9a03      	ldr	r2, [sp, #12]
 8011efc:	1a9b      	subs	r3, r3, r2
 8011efe:	42ab      	cmp	r3, r5
 8011f00:	dcf2      	bgt.n	8011ee8 <_printf_i+0x1e8>
 8011f02:	e7eb      	b.n	8011edc <_printf_i+0x1dc>
 8011f04:	2500      	movs	r5, #0
 8011f06:	f104 0919 	add.w	r9, r4, #25
 8011f0a:	e7f5      	b.n	8011ef8 <_printf_i+0x1f8>
 8011f0c:	2b00      	cmp	r3, #0
 8011f0e:	d1ac      	bne.n	8011e6a <_printf_i+0x16a>
 8011f10:	7803      	ldrb	r3, [r0, #0]
 8011f12:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011f16:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011f1a:	e76c      	b.n	8011df6 <_printf_i+0xf6>
 8011f1c:	08013345 	.word	0x08013345
 8011f20:	08013356 	.word	0x08013356

08011f24 <_sbrk_r>:
 8011f24:	b538      	push	{r3, r4, r5, lr}
 8011f26:	4c06      	ldr	r4, [pc, #24]	; (8011f40 <_sbrk_r+0x1c>)
 8011f28:	2300      	movs	r3, #0
 8011f2a:	4605      	mov	r5, r0
 8011f2c:	4608      	mov	r0, r1
 8011f2e:	6023      	str	r3, [r4, #0]
 8011f30:	f7f2 fcb8 	bl	80048a4 <_sbrk>
 8011f34:	1c43      	adds	r3, r0, #1
 8011f36:	d102      	bne.n	8011f3e <_sbrk_r+0x1a>
 8011f38:	6823      	ldr	r3, [r4, #0]
 8011f3a:	b103      	cbz	r3, 8011f3e <_sbrk_r+0x1a>
 8011f3c:	602b      	str	r3, [r5, #0]
 8011f3e:	bd38      	pop	{r3, r4, r5, pc}
 8011f40:	200023f0 	.word	0x200023f0

08011f44 <siprintf>:
 8011f44:	b40e      	push	{r1, r2, r3}
 8011f46:	b500      	push	{lr}
 8011f48:	b09c      	sub	sp, #112	; 0x70
 8011f4a:	ab1d      	add	r3, sp, #116	; 0x74
 8011f4c:	9002      	str	r0, [sp, #8]
 8011f4e:	9006      	str	r0, [sp, #24]
 8011f50:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8011f54:	4809      	ldr	r0, [pc, #36]	; (8011f7c <siprintf+0x38>)
 8011f56:	9107      	str	r1, [sp, #28]
 8011f58:	9104      	str	r1, [sp, #16]
 8011f5a:	4909      	ldr	r1, [pc, #36]	; (8011f80 <siprintf+0x3c>)
 8011f5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f60:	9105      	str	r1, [sp, #20]
 8011f62:	6800      	ldr	r0, [r0, #0]
 8011f64:	9301      	str	r3, [sp, #4]
 8011f66:	a902      	add	r1, sp, #8
 8011f68:	f000 fb4e 	bl	8012608 <_svfiprintf_r>
 8011f6c:	9b02      	ldr	r3, [sp, #8]
 8011f6e:	2200      	movs	r2, #0
 8011f70:	701a      	strb	r2, [r3, #0]
 8011f72:	b01c      	add	sp, #112	; 0x70
 8011f74:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f78:	b003      	add	sp, #12
 8011f7a:	4770      	bx	lr
 8011f7c:	200001ec 	.word	0x200001ec
 8011f80:	ffff0208 	.word	0xffff0208

08011f84 <__swbuf_r>:
 8011f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011f86:	460e      	mov	r6, r1
 8011f88:	4614      	mov	r4, r2
 8011f8a:	4605      	mov	r5, r0
 8011f8c:	b118      	cbz	r0, 8011f96 <__swbuf_r+0x12>
 8011f8e:	6983      	ldr	r3, [r0, #24]
 8011f90:	b90b      	cbnz	r3, 8011f96 <__swbuf_r+0x12>
 8011f92:	f000 f9af 	bl	80122f4 <__sinit>
 8011f96:	4b21      	ldr	r3, [pc, #132]	; (801201c <__swbuf_r+0x98>)
 8011f98:	429c      	cmp	r4, r3
 8011f9a:	d12a      	bne.n	8011ff2 <__swbuf_r+0x6e>
 8011f9c:	686c      	ldr	r4, [r5, #4]
 8011f9e:	69a3      	ldr	r3, [r4, #24]
 8011fa0:	60a3      	str	r3, [r4, #8]
 8011fa2:	89a3      	ldrh	r3, [r4, #12]
 8011fa4:	071a      	lsls	r2, r3, #28
 8011fa6:	d52e      	bpl.n	8012006 <__swbuf_r+0x82>
 8011fa8:	6923      	ldr	r3, [r4, #16]
 8011faa:	b363      	cbz	r3, 8012006 <__swbuf_r+0x82>
 8011fac:	6923      	ldr	r3, [r4, #16]
 8011fae:	6820      	ldr	r0, [r4, #0]
 8011fb0:	1ac0      	subs	r0, r0, r3
 8011fb2:	6963      	ldr	r3, [r4, #20]
 8011fb4:	b2f6      	uxtb	r6, r6
 8011fb6:	4283      	cmp	r3, r0
 8011fb8:	4637      	mov	r7, r6
 8011fba:	dc04      	bgt.n	8011fc6 <__swbuf_r+0x42>
 8011fbc:	4621      	mov	r1, r4
 8011fbe:	4628      	mov	r0, r5
 8011fc0:	f000 f92e 	bl	8012220 <_fflush_r>
 8011fc4:	bb28      	cbnz	r0, 8012012 <__swbuf_r+0x8e>
 8011fc6:	68a3      	ldr	r3, [r4, #8]
 8011fc8:	3b01      	subs	r3, #1
 8011fca:	60a3      	str	r3, [r4, #8]
 8011fcc:	6823      	ldr	r3, [r4, #0]
 8011fce:	1c5a      	adds	r2, r3, #1
 8011fd0:	6022      	str	r2, [r4, #0]
 8011fd2:	701e      	strb	r6, [r3, #0]
 8011fd4:	6963      	ldr	r3, [r4, #20]
 8011fd6:	3001      	adds	r0, #1
 8011fd8:	4283      	cmp	r3, r0
 8011fda:	d004      	beq.n	8011fe6 <__swbuf_r+0x62>
 8011fdc:	89a3      	ldrh	r3, [r4, #12]
 8011fde:	07db      	lsls	r3, r3, #31
 8011fe0:	d519      	bpl.n	8012016 <__swbuf_r+0x92>
 8011fe2:	2e0a      	cmp	r6, #10
 8011fe4:	d117      	bne.n	8012016 <__swbuf_r+0x92>
 8011fe6:	4621      	mov	r1, r4
 8011fe8:	4628      	mov	r0, r5
 8011fea:	f000 f919 	bl	8012220 <_fflush_r>
 8011fee:	b190      	cbz	r0, 8012016 <__swbuf_r+0x92>
 8011ff0:	e00f      	b.n	8012012 <__swbuf_r+0x8e>
 8011ff2:	4b0b      	ldr	r3, [pc, #44]	; (8012020 <__swbuf_r+0x9c>)
 8011ff4:	429c      	cmp	r4, r3
 8011ff6:	d101      	bne.n	8011ffc <__swbuf_r+0x78>
 8011ff8:	68ac      	ldr	r4, [r5, #8]
 8011ffa:	e7d0      	b.n	8011f9e <__swbuf_r+0x1a>
 8011ffc:	4b09      	ldr	r3, [pc, #36]	; (8012024 <__swbuf_r+0xa0>)
 8011ffe:	429c      	cmp	r4, r3
 8012000:	bf08      	it	eq
 8012002:	68ec      	ldreq	r4, [r5, #12]
 8012004:	e7cb      	b.n	8011f9e <__swbuf_r+0x1a>
 8012006:	4621      	mov	r1, r4
 8012008:	4628      	mov	r0, r5
 801200a:	f000 f80d 	bl	8012028 <__swsetup_r>
 801200e:	2800      	cmp	r0, #0
 8012010:	d0cc      	beq.n	8011fac <__swbuf_r+0x28>
 8012012:	f04f 37ff 	mov.w	r7, #4294967295
 8012016:	4638      	mov	r0, r7
 8012018:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801201a:	bf00      	nop
 801201c:	08013388 	.word	0x08013388
 8012020:	080133a8 	.word	0x080133a8
 8012024:	08013368 	.word	0x08013368

08012028 <__swsetup_r>:
 8012028:	4b32      	ldr	r3, [pc, #200]	; (80120f4 <__swsetup_r+0xcc>)
 801202a:	b570      	push	{r4, r5, r6, lr}
 801202c:	681d      	ldr	r5, [r3, #0]
 801202e:	4606      	mov	r6, r0
 8012030:	460c      	mov	r4, r1
 8012032:	b125      	cbz	r5, 801203e <__swsetup_r+0x16>
 8012034:	69ab      	ldr	r3, [r5, #24]
 8012036:	b913      	cbnz	r3, 801203e <__swsetup_r+0x16>
 8012038:	4628      	mov	r0, r5
 801203a:	f000 f95b 	bl	80122f4 <__sinit>
 801203e:	4b2e      	ldr	r3, [pc, #184]	; (80120f8 <__swsetup_r+0xd0>)
 8012040:	429c      	cmp	r4, r3
 8012042:	d10f      	bne.n	8012064 <__swsetup_r+0x3c>
 8012044:	686c      	ldr	r4, [r5, #4]
 8012046:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801204a:	b29a      	uxth	r2, r3
 801204c:	0715      	lsls	r5, r2, #28
 801204e:	d42c      	bmi.n	80120aa <__swsetup_r+0x82>
 8012050:	06d0      	lsls	r0, r2, #27
 8012052:	d411      	bmi.n	8012078 <__swsetup_r+0x50>
 8012054:	2209      	movs	r2, #9
 8012056:	6032      	str	r2, [r6, #0]
 8012058:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801205c:	81a3      	strh	r3, [r4, #12]
 801205e:	f04f 30ff 	mov.w	r0, #4294967295
 8012062:	e03e      	b.n	80120e2 <__swsetup_r+0xba>
 8012064:	4b25      	ldr	r3, [pc, #148]	; (80120fc <__swsetup_r+0xd4>)
 8012066:	429c      	cmp	r4, r3
 8012068:	d101      	bne.n	801206e <__swsetup_r+0x46>
 801206a:	68ac      	ldr	r4, [r5, #8]
 801206c:	e7eb      	b.n	8012046 <__swsetup_r+0x1e>
 801206e:	4b24      	ldr	r3, [pc, #144]	; (8012100 <__swsetup_r+0xd8>)
 8012070:	429c      	cmp	r4, r3
 8012072:	bf08      	it	eq
 8012074:	68ec      	ldreq	r4, [r5, #12]
 8012076:	e7e6      	b.n	8012046 <__swsetup_r+0x1e>
 8012078:	0751      	lsls	r1, r2, #29
 801207a:	d512      	bpl.n	80120a2 <__swsetup_r+0x7a>
 801207c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801207e:	b141      	cbz	r1, 8012092 <__swsetup_r+0x6a>
 8012080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012084:	4299      	cmp	r1, r3
 8012086:	d002      	beq.n	801208e <__swsetup_r+0x66>
 8012088:	4630      	mov	r0, r6
 801208a:	f7ff fbdb 	bl	8011844 <_free_r>
 801208e:	2300      	movs	r3, #0
 8012090:	6363      	str	r3, [r4, #52]	; 0x34
 8012092:	89a3      	ldrh	r3, [r4, #12]
 8012094:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8012098:	81a3      	strh	r3, [r4, #12]
 801209a:	2300      	movs	r3, #0
 801209c:	6063      	str	r3, [r4, #4]
 801209e:	6923      	ldr	r3, [r4, #16]
 80120a0:	6023      	str	r3, [r4, #0]
 80120a2:	89a3      	ldrh	r3, [r4, #12]
 80120a4:	f043 0308 	orr.w	r3, r3, #8
 80120a8:	81a3      	strh	r3, [r4, #12]
 80120aa:	6923      	ldr	r3, [r4, #16]
 80120ac:	b94b      	cbnz	r3, 80120c2 <__swsetup_r+0x9a>
 80120ae:	89a3      	ldrh	r3, [r4, #12]
 80120b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80120b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80120b8:	d003      	beq.n	80120c2 <__swsetup_r+0x9a>
 80120ba:	4621      	mov	r1, r4
 80120bc:	4630      	mov	r0, r6
 80120be:	f000 f9c7 	bl	8012450 <__smakebuf_r>
 80120c2:	89a2      	ldrh	r2, [r4, #12]
 80120c4:	f012 0301 	ands.w	r3, r2, #1
 80120c8:	d00c      	beq.n	80120e4 <__swsetup_r+0xbc>
 80120ca:	2300      	movs	r3, #0
 80120cc:	60a3      	str	r3, [r4, #8]
 80120ce:	6963      	ldr	r3, [r4, #20]
 80120d0:	425b      	negs	r3, r3
 80120d2:	61a3      	str	r3, [r4, #24]
 80120d4:	6923      	ldr	r3, [r4, #16]
 80120d6:	b953      	cbnz	r3, 80120ee <__swsetup_r+0xc6>
 80120d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120dc:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80120e0:	d1ba      	bne.n	8012058 <__swsetup_r+0x30>
 80120e2:	bd70      	pop	{r4, r5, r6, pc}
 80120e4:	0792      	lsls	r2, r2, #30
 80120e6:	bf58      	it	pl
 80120e8:	6963      	ldrpl	r3, [r4, #20]
 80120ea:	60a3      	str	r3, [r4, #8]
 80120ec:	e7f2      	b.n	80120d4 <__swsetup_r+0xac>
 80120ee:	2000      	movs	r0, #0
 80120f0:	e7f7      	b.n	80120e2 <__swsetup_r+0xba>
 80120f2:	bf00      	nop
 80120f4:	200001ec 	.word	0x200001ec
 80120f8:	08013388 	.word	0x08013388
 80120fc:	080133a8 	.word	0x080133a8
 8012100:	08013368 	.word	0x08013368

08012104 <abort>:
 8012104:	b508      	push	{r3, lr}
 8012106:	2006      	movs	r0, #6
 8012108:	f000 fb9e 	bl	8012848 <raise>
 801210c:	2001      	movs	r0, #1
 801210e:	f7f2 fb51 	bl	80047b4 <_exit>
	...

08012114 <__sflush_r>:
 8012114:	898a      	ldrh	r2, [r1, #12]
 8012116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801211a:	4605      	mov	r5, r0
 801211c:	0710      	lsls	r0, r2, #28
 801211e:	460c      	mov	r4, r1
 8012120:	d458      	bmi.n	80121d4 <__sflush_r+0xc0>
 8012122:	684b      	ldr	r3, [r1, #4]
 8012124:	2b00      	cmp	r3, #0
 8012126:	dc05      	bgt.n	8012134 <__sflush_r+0x20>
 8012128:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801212a:	2b00      	cmp	r3, #0
 801212c:	dc02      	bgt.n	8012134 <__sflush_r+0x20>
 801212e:	2000      	movs	r0, #0
 8012130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012136:	2e00      	cmp	r6, #0
 8012138:	d0f9      	beq.n	801212e <__sflush_r+0x1a>
 801213a:	2300      	movs	r3, #0
 801213c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012140:	682f      	ldr	r7, [r5, #0]
 8012142:	6a21      	ldr	r1, [r4, #32]
 8012144:	602b      	str	r3, [r5, #0]
 8012146:	d032      	beq.n	80121ae <__sflush_r+0x9a>
 8012148:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801214a:	89a3      	ldrh	r3, [r4, #12]
 801214c:	075a      	lsls	r2, r3, #29
 801214e:	d505      	bpl.n	801215c <__sflush_r+0x48>
 8012150:	6863      	ldr	r3, [r4, #4]
 8012152:	1ac0      	subs	r0, r0, r3
 8012154:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012156:	b10b      	cbz	r3, 801215c <__sflush_r+0x48>
 8012158:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801215a:	1ac0      	subs	r0, r0, r3
 801215c:	2300      	movs	r3, #0
 801215e:	4602      	mov	r2, r0
 8012160:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012162:	6a21      	ldr	r1, [r4, #32]
 8012164:	4628      	mov	r0, r5
 8012166:	47b0      	blx	r6
 8012168:	1c43      	adds	r3, r0, #1
 801216a:	89a3      	ldrh	r3, [r4, #12]
 801216c:	d106      	bne.n	801217c <__sflush_r+0x68>
 801216e:	6829      	ldr	r1, [r5, #0]
 8012170:	291d      	cmp	r1, #29
 8012172:	d848      	bhi.n	8012206 <__sflush_r+0xf2>
 8012174:	4a29      	ldr	r2, [pc, #164]	; (801221c <__sflush_r+0x108>)
 8012176:	40ca      	lsrs	r2, r1
 8012178:	07d6      	lsls	r6, r2, #31
 801217a:	d544      	bpl.n	8012206 <__sflush_r+0xf2>
 801217c:	2200      	movs	r2, #0
 801217e:	6062      	str	r2, [r4, #4]
 8012180:	04d9      	lsls	r1, r3, #19
 8012182:	6922      	ldr	r2, [r4, #16]
 8012184:	6022      	str	r2, [r4, #0]
 8012186:	d504      	bpl.n	8012192 <__sflush_r+0x7e>
 8012188:	1c42      	adds	r2, r0, #1
 801218a:	d101      	bne.n	8012190 <__sflush_r+0x7c>
 801218c:	682b      	ldr	r3, [r5, #0]
 801218e:	b903      	cbnz	r3, 8012192 <__sflush_r+0x7e>
 8012190:	6560      	str	r0, [r4, #84]	; 0x54
 8012192:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012194:	602f      	str	r7, [r5, #0]
 8012196:	2900      	cmp	r1, #0
 8012198:	d0c9      	beq.n	801212e <__sflush_r+0x1a>
 801219a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801219e:	4299      	cmp	r1, r3
 80121a0:	d002      	beq.n	80121a8 <__sflush_r+0x94>
 80121a2:	4628      	mov	r0, r5
 80121a4:	f7ff fb4e 	bl	8011844 <_free_r>
 80121a8:	2000      	movs	r0, #0
 80121aa:	6360      	str	r0, [r4, #52]	; 0x34
 80121ac:	e7c0      	b.n	8012130 <__sflush_r+0x1c>
 80121ae:	2301      	movs	r3, #1
 80121b0:	4628      	mov	r0, r5
 80121b2:	47b0      	blx	r6
 80121b4:	1c41      	adds	r1, r0, #1
 80121b6:	d1c8      	bne.n	801214a <__sflush_r+0x36>
 80121b8:	682b      	ldr	r3, [r5, #0]
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d0c5      	beq.n	801214a <__sflush_r+0x36>
 80121be:	2b1d      	cmp	r3, #29
 80121c0:	d001      	beq.n	80121c6 <__sflush_r+0xb2>
 80121c2:	2b16      	cmp	r3, #22
 80121c4:	d101      	bne.n	80121ca <__sflush_r+0xb6>
 80121c6:	602f      	str	r7, [r5, #0]
 80121c8:	e7b1      	b.n	801212e <__sflush_r+0x1a>
 80121ca:	89a3      	ldrh	r3, [r4, #12]
 80121cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80121d0:	81a3      	strh	r3, [r4, #12]
 80121d2:	e7ad      	b.n	8012130 <__sflush_r+0x1c>
 80121d4:	690f      	ldr	r7, [r1, #16]
 80121d6:	2f00      	cmp	r7, #0
 80121d8:	d0a9      	beq.n	801212e <__sflush_r+0x1a>
 80121da:	0793      	lsls	r3, r2, #30
 80121dc:	680e      	ldr	r6, [r1, #0]
 80121de:	bf08      	it	eq
 80121e0:	694b      	ldreq	r3, [r1, #20]
 80121e2:	600f      	str	r7, [r1, #0]
 80121e4:	bf18      	it	ne
 80121e6:	2300      	movne	r3, #0
 80121e8:	eba6 0807 	sub.w	r8, r6, r7
 80121ec:	608b      	str	r3, [r1, #8]
 80121ee:	f1b8 0f00 	cmp.w	r8, #0
 80121f2:	dd9c      	ble.n	801212e <__sflush_r+0x1a>
 80121f4:	4643      	mov	r3, r8
 80121f6:	463a      	mov	r2, r7
 80121f8:	6a21      	ldr	r1, [r4, #32]
 80121fa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80121fc:	4628      	mov	r0, r5
 80121fe:	47b0      	blx	r6
 8012200:	2800      	cmp	r0, #0
 8012202:	dc06      	bgt.n	8012212 <__sflush_r+0xfe>
 8012204:	89a3      	ldrh	r3, [r4, #12]
 8012206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801220a:	81a3      	strh	r3, [r4, #12]
 801220c:	f04f 30ff 	mov.w	r0, #4294967295
 8012210:	e78e      	b.n	8012130 <__sflush_r+0x1c>
 8012212:	4407      	add	r7, r0
 8012214:	eba8 0800 	sub.w	r8, r8, r0
 8012218:	e7e9      	b.n	80121ee <__sflush_r+0xda>
 801221a:	bf00      	nop
 801221c:	20400001 	.word	0x20400001

08012220 <_fflush_r>:
 8012220:	b538      	push	{r3, r4, r5, lr}
 8012222:	690b      	ldr	r3, [r1, #16]
 8012224:	4605      	mov	r5, r0
 8012226:	460c      	mov	r4, r1
 8012228:	b1db      	cbz	r3, 8012262 <_fflush_r+0x42>
 801222a:	b118      	cbz	r0, 8012234 <_fflush_r+0x14>
 801222c:	6983      	ldr	r3, [r0, #24]
 801222e:	b90b      	cbnz	r3, 8012234 <_fflush_r+0x14>
 8012230:	f000 f860 	bl	80122f4 <__sinit>
 8012234:	4b0c      	ldr	r3, [pc, #48]	; (8012268 <_fflush_r+0x48>)
 8012236:	429c      	cmp	r4, r3
 8012238:	d109      	bne.n	801224e <_fflush_r+0x2e>
 801223a:	686c      	ldr	r4, [r5, #4]
 801223c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012240:	b17b      	cbz	r3, 8012262 <_fflush_r+0x42>
 8012242:	4621      	mov	r1, r4
 8012244:	4628      	mov	r0, r5
 8012246:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801224a:	f7ff bf63 	b.w	8012114 <__sflush_r>
 801224e:	4b07      	ldr	r3, [pc, #28]	; (801226c <_fflush_r+0x4c>)
 8012250:	429c      	cmp	r4, r3
 8012252:	d101      	bne.n	8012258 <_fflush_r+0x38>
 8012254:	68ac      	ldr	r4, [r5, #8]
 8012256:	e7f1      	b.n	801223c <_fflush_r+0x1c>
 8012258:	4b05      	ldr	r3, [pc, #20]	; (8012270 <_fflush_r+0x50>)
 801225a:	429c      	cmp	r4, r3
 801225c:	bf08      	it	eq
 801225e:	68ec      	ldreq	r4, [r5, #12]
 8012260:	e7ec      	b.n	801223c <_fflush_r+0x1c>
 8012262:	2000      	movs	r0, #0
 8012264:	bd38      	pop	{r3, r4, r5, pc}
 8012266:	bf00      	nop
 8012268:	08013388 	.word	0x08013388
 801226c:	080133a8 	.word	0x080133a8
 8012270:	08013368 	.word	0x08013368

08012274 <std>:
 8012274:	2300      	movs	r3, #0
 8012276:	b510      	push	{r4, lr}
 8012278:	4604      	mov	r4, r0
 801227a:	e9c0 3300 	strd	r3, r3, [r0]
 801227e:	6083      	str	r3, [r0, #8]
 8012280:	8181      	strh	r1, [r0, #12]
 8012282:	6643      	str	r3, [r0, #100]	; 0x64
 8012284:	81c2      	strh	r2, [r0, #14]
 8012286:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801228a:	6183      	str	r3, [r0, #24]
 801228c:	4619      	mov	r1, r3
 801228e:	2208      	movs	r2, #8
 8012290:	305c      	adds	r0, #92	; 0x5c
 8012292:	f7ff face 	bl	8011832 <memset>
 8012296:	4b05      	ldr	r3, [pc, #20]	; (80122ac <std+0x38>)
 8012298:	6263      	str	r3, [r4, #36]	; 0x24
 801229a:	4b05      	ldr	r3, [pc, #20]	; (80122b0 <std+0x3c>)
 801229c:	62a3      	str	r3, [r4, #40]	; 0x28
 801229e:	4b05      	ldr	r3, [pc, #20]	; (80122b4 <std+0x40>)
 80122a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80122a2:	4b05      	ldr	r3, [pc, #20]	; (80122b8 <std+0x44>)
 80122a4:	6224      	str	r4, [r4, #32]
 80122a6:	6323      	str	r3, [r4, #48]	; 0x30
 80122a8:	bd10      	pop	{r4, pc}
 80122aa:	bf00      	nop
 80122ac:	08012881 	.word	0x08012881
 80122b0:	080128a3 	.word	0x080128a3
 80122b4:	080128db 	.word	0x080128db
 80122b8:	080128ff 	.word	0x080128ff

080122bc <_cleanup_r>:
 80122bc:	4901      	ldr	r1, [pc, #4]	; (80122c4 <_cleanup_r+0x8>)
 80122be:	f000 b885 	b.w	80123cc <_fwalk_reent>
 80122c2:	bf00      	nop
 80122c4:	08012221 	.word	0x08012221

080122c8 <__sfmoreglue>:
 80122c8:	b570      	push	{r4, r5, r6, lr}
 80122ca:	1e4a      	subs	r2, r1, #1
 80122cc:	2568      	movs	r5, #104	; 0x68
 80122ce:	4355      	muls	r5, r2
 80122d0:	460e      	mov	r6, r1
 80122d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80122d6:	f7ff fb03 	bl	80118e0 <_malloc_r>
 80122da:	4604      	mov	r4, r0
 80122dc:	b140      	cbz	r0, 80122f0 <__sfmoreglue+0x28>
 80122de:	2100      	movs	r1, #0
 80122e0:	e9c0 1600 	strd	r1, r6, [r0]
 80122e4:	300c      	adds	r0, #12
 80122e6:	60a0      	str	r0, [r4, #8]
 80122e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80122ec:	f7ff faa1 	bl	8011832 <memset>
 80122f0:	4620      	mov	r0, r4
 80122f2:	bd70      	pop	{r4, r5, r6, pc}

080122f4 <__sinit>:
 80122f4:	6983      	ldr	r3, [r0, #24]
 80122f6:	b510      	push	{r4, lr}
 80122f8:	4604      	mov	r4, r0
 80122fa:	bb33      	cbnz	r3, 801234a <__sinit+0x56>
 80122fc:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012300:	6503      	str	r3, [r0, #80]	; 0x50
 8012302:	4b12      	ldr	r3, [pc, #72]	; (801234c <__sinit+0x58>)
 8012304:	4a12      	ldr	r2, [pc, #72]	; (8012350 <__sinit+0x5c>)
 8012306:	681b      	ldr	r3, [r3, #0]
 8012308:	6282      	str	r2, [r0, #40]	; 0x28
 801230a:	4298      	cmp	r0, r3
 801230c:	bf04      	itt	eq
 801230e:	2301      	moveq	r3, #1
 8012310:	6183      	streq	r3, [r0, #24]
 8012312:	f000 f81f 	bl	8012354 <__sfp>
 8012316:	6060      	str	r0, [r4, #4]
 8012318:	4620      	mov	r0, r4
 801231a:	f000 f81b 	bl	8012354 <__sfp>
 801231e:	60a0      	str	r0, [r4, #8]
 8012320:	4620      	mov	r0, r4
 8012322:	f000 f817 	bl	8012354 <__sfp>
 8012326:	2200      	movs	r2, #0
 8012328:	60e0      	str	r0, [r4, #12]
 801232a:	2104      	movs	r1, #4
 801232c:	6860      	ldr	r0, [r4, #4]
 801232e:	f7ff ffa1 	bl	8012274 <std>
 8012332:	2201      	movs	r2, #1
 8012334:	2109      	movs	r1, #9
 8012336:	68a0      	ldr	r0, [r4, #8]
 8012338:	f7ff ff9c 	bl	8012274 <std>
 801233c:	2202      	movs	r2, #2
 801233e:	2112      	movs	r1, #18
 8012340:	68e0      	ldr	r0, [r4, #12]
 8012342:	f7ff ff97 	bl	8012274 <std>
 8012346:	2301      	movs	r3, #1
 8012348:	61a3      	str	r3, [r4, #24]
 801234a:	bd10      	pop	{r4, pc}
 801234c:	08013330 	.word	0x08013330
 8012350:	080122bd 	.word	0x080122bd

08012354 <__sfp>:
 8012354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012356:	4b1b      	ldr	r3, [pc, #108]	; (80123c4 <__sfp+0x70>)
 8012358:	681e      	ldr	r6, [r3, #0]
 801235a:	69b3      	ldr	r3, [r6, #24]
 801235c:	4607      	mov	r7, r0
 801235e:	b913      	cbnz	r3, 8012366 <__sfp+0x12>
 8012360:	4630      	mov	r0, r6
 8012362:	f7ff ffc7 	bl	80122f4 <__sinit>
 8012366:	3648      	adds	r6, #72	; 0x48
 8012368:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801236c:	3b01      	subs	r3, #1
 801236e:	d503      	bpl.n	8012378 <__sfp+0x24>
 8012370:	6833      	ldr	r3, [r6, #0]
 8012372:	b133      	cbz	r3, 8012382 <__sfp+0x2e>
 8012374:	6836      	ldr	r6, [r6, #0]
 8012376:	e7f7      	b.n	8012368 <__sfp+0x14>
 8012378:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801237c:	b16d      	cbz	r5, 801239a <__sfp+0x46>
 801237e:	3468      	adds	r4, #104	; 0x68
 8012380:	e7f4      	b.n	801236c <__sfp+0x18>
 8012382:	2104      	movs	r1, #4
 8012384:	4638      	mov	r0, r7
 8012386:	f7ff ff9f 	bl	80122c8 <__sfmoreglue>
 801238a:	6030      	str	r0, [r6, #0]
 801238c:	2800      	cmp	r0, #0
 801238e:	d1f1      	bne.n	8012374 <__sfp+0x20>
 8012390:	230c      	movs	r3, #12
 8012392:	603b      	str	r3, [r7, #0]
 8012394:	4604      	mov	r4, r0
 8012396:	4620      	mov	r0, r4
 8012398:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801239a:	4b0b      	ldr	r3, [pc, #44]	; (80123c8 <__sfp+0x74>)
 801239c:	6665      	str	r5, [r4, #100]	; 0x64
 801239e:	e9c4 5500 	strd	r5, r5, [r4]
 80123a2:	60a5      	str	r5, [r4, #8]
 80123a4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80123a8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80123ac:	2208      	movs	r2, #8
 80123ae:	4629      	mov	r1, r5
 80123b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80123b4:	f7ff fa3d 	bl	8011832 <memset>
 80123b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80123bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80123c0:	e7e9      	b.n	8012396 <__sfp+0x42>
 80123c2:	bf00      	nop
 80123c4:	08013330 	.word	0x08013330
 80123c8:	ffff0001 	.word	0xffff0001

080123cc <_fwalk_reent>:
 80123cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80123d0:	4680      	mov	r8, r0
 80123d2:	4689      	mov	r9, r1
 80123d4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80123d8:	2600      	movs	r6, #0
 80123da:	b914      	cbnz	r4, 80123e2 <_fwalk_reent+0x16>
 80123dc:	4630      	mov	r0, r6
 80123de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80123e2:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80123e6:	3f01      	subs	r7, #1
 80123e8:	d501      	bpl.n	80123ee <_fwalk_reent+0x22>
 80123ea:	6824      	ldr	r4, [r4, #0]
 80123ec:	e7f5      	b.n	80123da <_fwalk_reent+0xe>
 80123ee:	89ab      	ldrh	r3, [r5, #12]
 80123f0:	2b01      	cmp	r3, #1
 80123f2:	d907      	bls.n	8012404 <_fwalk_reent+0x38>
 80123f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80123f8:	3301      	adds	r3, #1
 80123fa:	d003      	beq.n	8012404 <_fwalk_reent+0x38>
 80123fc:	4629      	mov	r1, r5
 80123fe:	4640      	mov	r0, r8
 8012400:	47c8      	blx	r9
 8012402:	4306      	orrs	r6, r0
 8012404:	3568      	adds	r5, #104	; 0x68
 8012406:	e7ee      	b.n	80123e6 <_fwalk_reent+0x1a>

08012408 <__swhatbuf_r>:
 8012408:	b570      	push	{r4, r5, r6, lr}
 801240a:	460e      	mov	r6, r1
 801240c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012410:	2900      	cmp	r1, #0
 8012412:	b096      	sub	sp, #88	; 0x58
 8012414:	4614      	mov	r4, r2
 8012416:	461d      	mov	r5, r3
 8012418:	da07      	bge.n	801242a <__swhatbuf_r+0x22>
 801241a:	2300      	movs	r3, #0
 801241c:	602b      	str	r3, [r5, #0]
 801241e:	89b3      	ldrh	r3, [r6, #12]
 8012420:	061a      	lsls	r2, r3, #24
 8012422:	d410      	bmi.n	8012446 <__swhatbuf_r+0x3e>
 8012424:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012428:	e00e      	b.n	8012448 <__swhatbuf_r+0x40>
 801242a:	466a      	mov	r2, sp
 801242c:	f000 fa8e 	bl	801294c <_fstat_r>
 8012430:	2800      	cmp	r0, #0
 8012432:	dbf2      	blt.n	801241a <__swhatbuf_r+0x12>
 8012434:	9a01      	ldr	r2, [sp, #4]
 8012436:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801243a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801243e:	425a      	negs	r2, r3
 8012440:	415a      	adcs	r2, r3
 8012442:	602a      	str	r2, [r5, #0]
 8012444:	e7ee      	b.n	8012424 <__swhatbuf_r+0x1c>
 8012446:	2340      	movs	r3, #64	; 0x40
 8012448:	2000      	movs	r0, #0
 801244a:	6023      	str	r3, [r4, #0]
 801244c:	b016      	add	sp, #88	; 0x58
 801244e:	bd70      	pop	{r4, r5, r6, pc}

08012450 <__smakebuf_r>:
 8012450:	898b      	ldrh	r3, [r1, #12]
 8012452:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8012454:	079d      	lsls	r5, r3, #30
 8012456:	4606      	mov	r6, r0
 8012458:	460c      	mov	r4, r1
 801245a:	d507      	bpl.n	801246c <__smakebuf_r+0x1c>
 801245c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8012460:	6023      	str	r3, [r4, #0]
 8012462:	6123      	str	r3, [r4, #16]
 8012464:	2301      	movs	r3, #1
 8012466:	6163      	str	r3, [r4, #20]
 8012468:	b002      	add	sp, #8
 801246a:	bd70      	pop	{r4, r5, r6, pc}
 801246c:	ab01      	add	r3, sp, #4
 801246e:	466a      	mov	r2, sp
 8012470:	f7ff ffca 	bl	8012408 <__swhatbuf_r>
 8012474:	9900      	ldr	r1, [sp, #0]
 8012476:	4605      	mov	r5, r0
 8012478:	4630      	mov	r0, r6
 801247a:	f7ff fa31 	bl	80118e0 <_malloc_r>
 801247e:	b948      	cbnz	r0, 8012494 <__smakebuf_r+0x44>
 8012480:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012484:	059a      	lsls	r2, r3, #22
 8012486:	d4ef      	bmi.n	8012468 <__smakebuf_r+0x18>
 8012488:	f023 0303 	bic.w	r3, r3, #3
 801248c:	f043 0302 	orr.w	r3, r3, #2
 8012490:	81a3      	strh	r3, [r4, #12]
 8012492:	e7e3      	b.n	801245c <__smakebuf_r+0xc>
 8012494:	4b0d      	ldr	r3, [pc, #52]	; (80124cc <__smakebuf_r+0x7c>)
 8012496:	62b3      	str	r3, [r6, #40]	; 0x28
 8012498:	89a3      	ldrh	r3, [r4, #12]
 801249a:	6020      	str	r0, [r4, #0]
 801249c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124a0:	81a3      	strh	r3, [r4, #12]
 80124a2:	9b00      	ldr	r3, [sp, #0]
 80124a4:	6163      	str	r3, [r4, #20]
 80124a6:	9b01      	ldr	r3, [sp, #4]
 80124a8:	6120      	str	r0, [r4, #16]
 80124aa:	b15b      	cbz	r3, 80124c4 <__smakebuf_r+0x74>
 80124ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80124b0:	4630      	mov	r0, r6
 80124b2:	f000 fa5d 	bl	8012970 <_isatty_r>
 80124b6:	b128      	cbz	r0, 80124c4 <__smakebuf_r+0x74>
 80124b8:	89a3      	ldrh	r3, [r4, #12]
 80124ba:	f023 0303 	bic.w	r3, r3, #3
 80124be:	f043 0301 	orr.w	r3, r3, #1
 80124c2:	81a3      	strh	r3, [r4, #12]
 80124c4:	89a3      	ldrh	r3, [r4, #12]
 80124c6:	431d      	orrs	r5, r3
 80124c8:	81a5      	strh	r5, [r4, #12]
 80124ca:	e7cd      	b.n	8012468 <__smakebuf_r+0x18>
 80124cc:	080122bd 	.word	0x080122bd

080124d0 <memmove>:
 80124d0:	4288      	cmp	r0, r1
 80124d2:	b510      	push	{r4, lr}
 80124d4:	eb01 0302 	add.w	r3, r1, r2
 80124d8:	d807      	bhi.n	80124ea <memmove+0x1a>
 80124da:	1e42      	subs	r2, r0, #1
 80124dc:	4299      	cmp	r1, r3
 80124de:	d00a      	beq.n	80124f6 <memmove+0x26>
 80124e0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80124e4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80124e8:	e7f8      	b.n	80124dc <memmove+0xc>
 80124ea:	4283      	cmp	r3, r0
 80124ec:	d9f5      	bls.n	80124da <memmove+0xa>
 80124ee:	1881      	adds	r1, r0, r2
 80124f0:	1ad2      	subs	r2, r2, r3
 80124f2:	42d3      	cmn	r3, r2
 80124f4:	d100      	bne.n	80124f8 <memmove+0x28>
 80124f6:	bd10      	pop	{r4, pc}
 80124f8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80124fc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8012500:	e7f7      	b.n	80124f2 <memmove+0x22>

08012502 <__malloc_lock>:
 8012502:	4770      	bx	lr

08012504 <__malloc_unlock>:
 8012504:	4770      	bx	lr

08012506 <_realloc_r>:
 8012506:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012508:	4607      	mov	r7, r0
 801250a:	4614      	mov	r4, r2
 801250c:	460e      	mov	r6, r1
 801250e:	b921      	cbnz	r1, 801251a <_realloc_r+0x14>
 8012510:	4611      	mov	r1, r2
 8012512:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8012516:	f7ff b9e3 	b.w	80118e0 <_malloc_r>
 801251a:	b922      	cbnz	r2, 8012526 <_realloc_r+0x20>
 801251c:	f7ff f992 	bl	8011844 <_free_r>
 8012520:	4625      	mov	r5, r4
 8012522:	4628      	mov	r0, r5
 8012524:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012526:	f000 fa45 	bl	80129b4 <_malloc_usable_size_r>
 801252a:	42a0      	cmp	r0, r4
 801252c:	d20f      	bcs.n	801254e <_realloc_r+0x48>
 801252e:	4621      	mov	r1, r4
 8012530:	4638      	mov	r0, r7
 8012532:	f7ff f9d5 	bl	80118e0 <_malloc_r>
 8012536:	4605      	mov	r5, r0
 8012538:	2800      	cmp	r0, #0
 801253a:	d0f2      	beq.n	8012522 <_realloc_r+0x1c>
 801253c:	4631      	mov	r1, r6
 801253e:	4622      	mov	r2, r4
 8012540:	f7ff f96c 	bl	801181c <memcpy>
 8012544:	4631      	mov	r1, r6
 8012546:	4638      	mov	r0, r7
 8012548:	f7ff f97c 	bl	8011844 <_free_r>
 801254c:	e7e9      	b.n	8012522 <_realloc_r+0x1c>
 801254e:	4635      	mov	r5, r6
 8012550:	e7e7      	b.n	8012522 <_realloc_r+0x1c>

08012552 <__ssputs_r>:
 8012552:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012556:	688e      	ldr	r6, [r1, #8]
 8012558:	429e      	cmp	r6, r3
 801255a:	4682      	mov	sl, r0
 801255c:	460c      	mov	r4, r1
 801255e:	4690      	mov	r8, r2
 8012560:	4699      	mov	r9, r3
 8012562:	d837      	bhi.n	80125d4 <__ssputs_r+0x82>
 8012564:	898a      	ldrh	r2, [r1, #12]
 8012566:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801256a:	d031      	beq.n	80125d0 <__ssputs_r+0x7e>
 801256c:	6825      	ldr	r5, [r4, #0]
 801256e:	6909      	ldr	r1, [r1, #16]
 8012570:	1a6f      	subs	r7, r5, r1
 8012572:	6965      	ldr	r5, [r4, #20]
 8012574:	2302      	movs	r3, #2
 8012576:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801257a:	fb95 f5f3 	sdiv	r5, r5, r3
 801257e:	f109 0301 	add.w	r3, r9, #1
 8012582:	443b      	add	r3, r7
 8012584:	429d      	cmp	r5, r3
 8012586:	bf38      	it	cc
 8012588:	461d      	movcc	r5, r3
 801258a:	0553      	lsls	r3, r2, #21
 801258c:	d530      	bpl.n	80125f0 <__ssputs_r+0x9e>
 801258e:	4629      	mov	r1, r5
 8012590:	f7ff f9a6 	bl	80118e0 <_malloc_r>
 8012594:	4606      	mov	r6, r0
 8012596:	b950      	cbnz	r0, 80125ae <__ssputs_r+0x5c>
 8012598:	230c      	movs	r3, #12
 801259a:	f8ca 3000 	str.w	r3, [sl]
 801259e:	89a3      	ldrh	r3, [r4, #12]
 80125a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80125a4:	81a3      	strh	r3, [r4, #12]
 80125a6:	f04f 30ff 	mov.w	r0, #4294967295
 80125aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80125ae:	463a      	mov	r2, r7
 80125b0:	6921      	ldr	r1, [r4, #16]
 80125b2:	f7ff f933 	bl	801181c <memcpy>
 80125b6:	89a3      	ldrh	r3, [r4, #12]
 80125b8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80125bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80125c0:	81a3      	strh	r3, [r4, #12]
 80125c2:	6126      	str	r6, [r4, #16]
 80125c4:	6165      	str	r5, [r4, #20]
 80125c6:	443e      	add	r6, r7
 80125c8:	1bed      	subs	r5, r5, r7
 80125ca:	6026      	str	r6, [r4, #0]
 80125cc:	60a5      	str	r5, [r4, #8]
 80125ce:	464e      	mov	r6, r9
 80125d0:	454e      	cmp	r6, r9
 80125d2:	d900      	bls.n	80125d6 <__ssputs_r+0x84>
 80125d4:	464e      	mov	r6, r9
 80125d6:	4632      	mov	r2, r6
 80125d8:	4641      	mov	r1, r8
 80125da:	6820      	ldr	r0, [r4, #0]
 80125dc:	f7ff ff78 	bl	80124d0 <memmove>
 80125e0:	68a3      	ldr	r3, [r4, #8]
 80125e2:	1b9b      	subs	r3, r3, r6
 80125e4:	60a3      	str	r3, [r4, #8]
 80125e6:	6823      	ldr	r3, [r4, #0]
 80125e8:	441e      	add	r6, r3
 80125ea:	6026      	str	r6, [r4, #0]
 80125ec:	2000      	movs	r0, #0
 80125ee:	e7dc      	b.n	80125aa <__ssputs_r+0x58>
 80125f0:	462a      	mov	r2, r5
 80125f2:	f7ff ff88 	bl	8012506 <_realloc_r>
 80125f6:	4606      	mov	r6, r0
 80125f8:	2800      	cmp	r0, #0
 80125fa:	d1e2      	bne.n	80125c2 <__ssputs_r+0x70>
 80125fc:	6921      	ldr	r1, [r4, #16]
 80125fe:	4650      	mov	r0, sl
 8012600:	f7ff f920 	bl	8011844 <_free_r>
 8012604:	e7c8      	b.n	8012598 <__ssputs_r+0x46>
	...

08012608 <_svfiprintf_r>:
 8012608:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801260c:	461d      	mov	r5, r3
 801260e:	898b      	ldrh	r3, [r1, #12]
 8012610:	061f      	lsls	r7, r3, #24
 8012612:	b09d      	sub	sp, #116	; 0x74
 8012614:	4680      	mov	r8, r0
 8012616:	460c      	mov	r4, r1
 8012618:	4616      	mov	r6, r2
 801261a:	d50f      	bpl.n	801263c <_svfiprintf_r+0x34>
 801261c:	690b      	ldr	r3, [r1, #16]
 801261e:	b96b      	cbnz	r3, 801263c <_svfiprintf_r+0x34>
 8012620:	2140      	movs	r1, #64	; 0x40
 8012622:	f7ff f95d 	bl	80118e0 <_malloc_r>
 8012626:	6020      	str	r0, [r4, #0]
 8012628:	6120      	str	r0, [r4, #16]
 801262a:	b928      	cbnz	r0, 8012638 <_svfiprintf_r+0x30>
 801262c:	230c      	movs	r3, #12
 801262e:	f8c8 3000 	str.w	r3, [r8]
 8012632:	f04f 30ff 	mov.w	r0, #4294967295
 8012636:	e0c8      	b.n	80127ca <_svfiprintf_r+0x1c2>
 8012638:	2340      	movs	r3, #64	; 0x40
 801263a:	6163      	str	r3, [r4, #20]
 801263c:	2300      	movs	r3, #0
 801263e:	9309      	str	r3, [sp, #36]	; 0x24
 8012640:	2320      	movs	r3, #32
 8012642:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8012646:	2330      	movs	r3, #48	; 0x30
 8012648:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801264c:	9503      	str	r5, [sp, #12]
 801264e:	f04f 0b01 	mov.w	fp, #1
 8012652:	4637      	mov	r7, r6
 8012654:	463d      	mov	r5, r7
 8012656:	f815 3b01 	ldrb.w	r3, [r5], #1
 801265a:	b10b      	cbz	r3, 8012660 <_svfiprintf_r+0x58>
 801265c:	2b25      	cmp	r3, #37	; 0x25
 801265e:	d13e      	bne.n	80126de <_svfiprintf_r+0xd6>
 8012660:	ebb7 0a06 	subs.w	sl, r7, r6
 8012664:	d00b      	beq.n	801267e <_svfiprintf_r+0x76>
 8012666:	4653      	mov	r3, sl
 8012668:	4632      	mov	r2, r6
 801266a:	4621      	mov	r1, r4
 801266c:	4640      	mov	r0, r8
 801266e:	f7ff ff70 	bl	8012552 <__ssputs_r>
 8012672:	3001      	adds	r0, #1
 8012674:	f000 80a4 	beq.w	80127c0 <_svfiprintf_r+0x1b8>
 8012678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801267a:	4453      	add	r3, sl
 801267c:	9309      	str	r3, [sp, #36]	; 0x24
 801267e:	783b      	ldrb	r3, [r7, #0]
 8012680:	2b00      	cmp	r3, #0
 8012682:	f000 809d 	beq.w	80127c0 <_svfiprintf_r+0x1b8>
 8012686:	2300      	movs	r3, #0
 8012688:	f04f 32ff 	mov.w	r2, #4294967295
 801268c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012690:	9304      	str	r3, [sp, #16]
 8012692:	9307      	str	r3, [sp, #28]
 8012694:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8012698:	931a      	str	r3, [sp, #104]	; 0x68
 801269a:	462f      	mov	r7, r5
 801269c:	2205      	movs	r2, #5
 801269e:	f817 1b01 	ldrb.w	r1, [r7], #1
 80126a2:	4850      	ldr	r0, [pc, #320]	; (80127e4 <_svfiprintf_r+0x1dc>)
 80126a4:	f7ed fd9c 	bl	80001e0 <memchr>
 80126a8:	9b04      	ldr	r3, [sp, #16]
 80126aa:	b9d0      	cbnz	r0, 80126e2 <_svfiprintf_r+0xda>
 80126ac:	06d9      	lsls	r1, r3, #27
 80126ae:	bf44      	itt	mi
 80126b0:	2220      	movmi	r2, #32
 80126b2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80126b6:	071a      	lsls	r2, r3, #28
 80126b8:	bf44      	itt	mi
 80126ba:	222b      	movmi	r2, #43	; 0x2b
 80126bc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80126c0:	782a      	ldrb	r2, [r5, #0]
 80126c2:	2a2a      	cmp	r2, #42	; 0x2a
 80126c4:	d015      	beq.n	80126f2 <_svfiprintf_r+0xea>
 80126c6:	9a07      	ldr	r2, [sp, #28]
 80126c8:	462f      	mov	r7, r5
 80126ca:	2000      	movs	r0, #0
 80126cc:	250a      	movs	r5, #10
 80126ce:	4639      	mov	r1, r7
 80126d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80126d4:	3b30      	subs	r3, #48	; 0x30
 80126d6:	2b09      	cmp	r3, #9
 80126d8:	d94d      	bls.n	8012776 <_svfiprintf_r+0x16e>
 80126da:	b1b8      	cbz	r0, 801270c <_svfiprintf_r+0x104>
 80126dc:	e00f      	b.n	80126fe <_svfiprintf_r+0xf6>
 80126de:	462f      	mov	r7, r5
 80126e0:	e7b8      	b.n	8012654 <_svfiprintf_r+0x4c>
 80126e2:	4a40      	ldr	r2, [pc, #256]	; (80127e4 <_svfiprintf_r+0x1dc>)
 80126e4:	1a80      	subs	r0, r0, r2
 80126e6:	fa0b f000 	lsl.w	r0, fp, r0
 80126ea:	4318      	orrs	r0, r3
 80126ec:	9004      	str	r0, [sp, #16]
 80126ee:	463d      	mov	r5, r7
 80126f0:	e7d3      	b.n	801269a <_svfiprintf_r+0x92>
 80126f2:	9a03      	ldr	r2, [sp, #12]
 80126f4:	1d11      	adds	r1, r2, #4
 80126f6:	6812      	ldr	r2, [r2, #0]
 80126f8:	9103      	str	r1, [sp, #12]
 80126fa:	2a00      	cmp	r2, #0
 80126fc:	db01      	blt.n	8012702 <_svfiprintf_r+0xfa>
 80126fe:	9207      	str	r2, [sp, #28]
 8012700:	e004      	b.n	801270c <_svfiprintf_r+0x104>
 8012702:	4252      	negs	r2, r2
 8012704:	f043 0302 	orr.w	r3, r3, #2
 8012708:	9207      	str	r2, [sp, #28]
 801270a:	9304      	str	r3, [sp, #16]
 801270c:	783b      	ldrb	r3, [r7, #0]
 801270e:	2b2e      	cmp	r3, #46	; 0x2e
 8012710:	d10c      	bne.n	801272c <_svfiprintf_r+0x124>
 8012712:	787b      	ldrb	r3, [r7, #1]
 8012714:	2b2a      	cmp	r3, #42	; 0x2a
 8012716:	d133      	bne.n	8012780 <_svfiprintf_r+0x178>
 8012718:	9b03      	ldr	r3, [sp, #12]
 801271a:	1d1a      	adds	r2, r3, #4
 801271c:	681b      	ldr	r3, [r3, #0]
 801271e:	9203      	str	r2, [sp, #12]
 8012720:	2b00      	cmp	r3, #0
 8012722:	bfb8      	it	lt
 8012724:	f04f 33ff 	movlt.w	r3, #4294967295
 8012728:	3702      	adds	r7, #2
 801272a:	9305      	str	r3, [sp, #20]
 801272c:	4d2e      	ldr	r5, [pc, #184]	; (80127e8 <_svfiprintf_r+0x1e0>)
 801272e:	7839      	ldrb	r1, [r7, #0]
 8012730:	2203      	movs	r2, #3
 8012732:	4628      	mov	r0, r5
 8012734:	f7ed fd54 	bl	80001e0 <memchr>
 8012738:	b138      	cbz	r0, 801274a <_svfiprintf_r+0x142>
 801273a:	2340      	movs	r3, #64	; 0x40
 801273c:	1b40      	subs	r0, r0, r5
 801273e:	fa03 f000 	lsl.w	r0, r3, r0
 8012742:	9b04      	ldr	r3, [sp, #16]
 8012744:	4303      	orrs	r3, r0
 8012746:	3701      	adds	r7, #1
 8012748:	9304      	str	r3, [sp, #16]
 801274a:	7839      	ldrb	r1, [r7, #0]
 801274c:	4827      	ldr	r0, [pc, #156]	; (80127ec <_svfiprintf_r+0x1e4>)
 801274e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8012752:	2206      	movs	r2, #6
 8012754:	1c7e      	adds	r6, r7, #1
 8012756:	f7ed fd43 	bl	80001e0 <memchr>
 801275a:	2800      	cmp	r0, #0
 801275c:	d038      	beq.n	80127d0 <_svfiprintf_r+0x1c8>
 801275e:	4b24      	ldr	r3, [pc, #144]	; (80127f0 <_svfiprintf_r+0x1e8>)
 8012760:	bb13      	cbnz	r3, 80127a8 <_svfiprintf_r+0x1a0>
 8012762:	9b03      	ldr	r3, [sp, #12]
 8012764:	3307      	adds	r3, #7
 8012766:	f023 0307 	bic.w	r3, r3, #7
 801276a:	3308      	adds	r3, #8
 801276c:	9303      	str	r3, [sp, #12]
 801276e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012770:	444b      	add	r3, r9
 8012772:	9309      	str	r3, [sp, #36]	; 0x24
 8012774:	e76d      	b.n	8012652 <_svfiprintf_r+0x4a>
 8012776:	fb05 3202 	mla	r2, r5, r2, r3
 801277a:	2001      	movs	r0, #1
 801277c:	460f      	mov	r7, r1
 801277e:	e7a6      	b.n	80126ce <_svfiprintf_r+0xc6>
 8012780:	2300      	movs	r3, #0
 8012782:	3701      	adds	r7, #1
 8012784:	9305      	str	r3, [sp, #20]
 8012786:	4619      	mov	r1, r3
 8012788:	250a      	movs	r5, #10
 801278a:	4638      	mov	r0, r7
 801278c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012790:	3a30      	subs	r2, #48	; 0x30
 8012792:	2a09      	cmp	r2, #9
 8012794:	d903      	bls.n	801279e <_svfiprintf_r+0x196>
 8012796:	2b00      	cmp	r3, #0
 8012798:	d0c8      	beq.n	801272c <_svfiprintf_r+0x124>
 801279a:	9105      	str	r1, [sp, #20]
 801279c:	e7c6      	b.n	801272c <_svfiprintf_r+0x124>
 801279e:	fb05 2101 	mla	r1, r5, r1, r2
 80127a2:	2301      	movs	r3, #1
 80127a4:	4607      	mov	r7, r0
 80127a6:	e7f0      	b.n	801278a <_svfiprintf_r+0x182>
 80127a8:	ab03      	add	r3, sp, #12
 80127aa:	9300      	str	r3, [sp, #0]
 80127ac:	4622      	mov	r2, r4
 80127ae:	4b11      	ldr	r3, [pc, #68]	; (80127f4 <_svfiprintf_r+0x1ec>)
 80127b0:	a904      	add	r1, sp, #16
 80127b2:	4640      	mov	r0, r8
 80127b4:	f3af 8000 	nop.w
 80127b8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80127bc:	4681      	mov	r9, r0
 80127be:	d1d6      	bne.n	801276e <_svfiprintf_r+0x166>
 80127c0:	89a3      	ldrh	r3, [r4, #12]
 80127c2:	065b      	lsls	r3, r3, #25
 80127c4:	f53f af35 	bmi.w	8012632 <_svfiprintf_r+0x2a>
 80127c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80127ca:	b01d      	add	sp, #116	; 0x74
 80127cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127d0:	ab03      	add	r3, sp, #12
 80127d2:	9300      	str	r3, [sp, #0]
 80127d4:	4622      	mov	r2, r4
 80127d6:	4b07      	ldr	r3, [pc, #28]	; (80127f4 <_svfiprintf_r+0x1ec>)
 80127d8:	a904      	add	r1, sp, #16
 80127da:	4640      	mov	r0, r8
 80127dc:	f7ff fa90 	bl	8011d00 <_printf_i>
 80127e0:	e7ea      	b.n	80127b8 <_svfiprintf_r+0x1b0>
 80127e2:	bf00      	nop
 80127e4:	08013334 	.word	0x08013334
 80127e8:	0801333a 	.word	0x0801333a
 80127ec:	0801333e 	.word	0x0801333e
 80127f0:	00000000 	.word	0x00000000
 80127f4:	08012553 	.word	0x08012553

080127f8 <_raise_r>:
 80127f8:	291f      	cmp	r1, #31
 80127fa:	b538      	push	{r3, r4, r5, lr}
 80127fc:	4604      	mov	r4, r0
 80127fe:	460d      	mov	r5, r1
 8012800:	d904      	bls.n	801280c <_raise_r+0x14>
 8012802:	2316      	movs	r3, #22
 8012804:	6003      	str	r3, [r0, #0]
 8012806:	f04f 30ff 	mov.w	r0, #4294967295
 801280a:	bd38      	pop	{r3, r4, r5, pc}
 801280c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 801280e:	b112      	cbz	r2, 8012816 <_raise_r+0x1e>
 8012810:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012814:	b94b      	cbnz	r3, 801282a <_raise_r+0x32>
 8012816:	4620      	mov	r0, r4
 8012818:	f000 f830 	bl	801287c <_getpid_r>
 801281c:	462a      	mov	r2, r5
 801281e:	4601      	mov	r1, r0
 8012820:	4620      	mov	r0, r4
 8012822:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012826:	f000 b817 	b.w	8012858 <_kill_r>
 801282a:	2b01      	cmp	r3, #1
 801282c:	d00a      	beq.n	8012844 <_raise_r+0x4c>
 801282e:	1c59      	adds	r1, r3, #1
 8012830:	d103      	bne.n	801283a <_raise_r+0x42>
 8012832:	2316      	movs	r3, #22
 8012834:	6003      	str	r3, [r0, #0]
 8012836:	2001      	movs	r0, #1
 8012838:	e7e7      	b.n	801280a <_raise_r+0x12>
 801283a:	2400      	movs	r4, #0
 801283c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012840:	4628      	mov	r0, r5
 8012842:	4798      	blx	r3
 8012844:	2000      	movs	r0, #0
 8012846:	e7e0      	b.n	801280a <_raise_r+0x12>

08012848 <raise>:
 8012848:	4b02      	ldr	r3, [pc, #8]	; (8012854 <raise+0xc>)
 801284a:	4601      	mov	r1, r0
 801284c:	6818      	ldr	r0, [r3, #0]
 801284e:	f7ff bfd3 	b.w	80127f8 <_raise_r>
 8012852:	bf00      	nop
 8012854:	200001ec 	.word	0x200001ec

08012858 <_kill_r>:
 8012858:	b538      	push	{r3, r4, r5, lr}
 801285a:	4c07      	ldr	r4, [pc, #28]	; (8012878 <_kill_r+0x20>)
 801285c:	2300      	movs	r3, #0
 801285e:	4605      	mov	r5, r0
 8012860:	4608      	mov	r0, r1
 8012862:	4611      	mov	r1, r2
 8012864:	6023      	str	r3, [r4, #0]
 8012866:	f7f1 ff95 	bl	8004794 <_kill>
 801286a:	1c43      	adds	r3, r0, #1
 801286c:	d102      	bne.n	8012874 <_kill_r+0x1c>
 801286e:	6823      	ldr	r3, [r4, #0]
 8012870:	b103      	cbz	r3, 8012874 <_kill_r+0x1c>
 8012872:	602b      	str	r3, [r5, #0]
 8012874:	bd38      	pop	{r3, r4, r5, pc}
 8012876:	bf00      	nop
 8012878:	200023f0 	.word	0x200023f0

0801287c <_getpid_r>:
 801287c:	f7f1 bf82 	b.w	8004784 <_getpid>

08012880 <__sread>:
 8012880:	b510      	push	{r4, lr}
 8012882:	460c      	mov	r4, r1
 8012884:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012888:	f000 f89c 	bl	80129c4 <_read_r>
 801288c:	2800      	cmp	r0, #0
 801288e:	bfab      	itete	ge
 8012890:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012892:	89a3      	ldrhlt	r3, [r4, #12]
 8012894:	181b      	addge	r3, r3, r0
 8012896:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801289a:	bfac      	ite	ge
 801289c:	6563      	strge	r3, [r4, #84]	; 0x54
 801289e:	81a3      	strhlt	r3, [r4, #12]
 80128a0:	bd10      	pop	{r4, pc}

080128a2 <__swrite>:
 80128a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128a6:	461f      	mov	r7, r3
 80128a8:	898b      	ldrh	r3, [r1, #12]
 80128aa:	05db      	lsls	r3, r3, #23
 80128ac:	4605      	mov	r5, r0
 80128ae:	460c      	mov	r4, r1
 80128b0:	4616      	mov	r6, r2
 80128b2:	d505      	bpl.n	80128c0 <__swrite+0x1e>
 80128b4:	2302      	movs	r3, #2
 80128b6:	2200      	movs	r2, #0
 80128b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128bc:	f000 f868 	bl	8012990 <_lseek_r>
 80128c0:	89a3      	ldrh	r3, [r4, #12]
 80128c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80128c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80128ca:	81a3      	strh	r3, [r4, #12]
 80128cc:	4632      	mov	r2, r6
 80128ce:	463b      	mov	r3, r7
 80128d0:	4628      	mov	r0, r5
 80128d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80128d6:	f000 b817 	b.w	8012908 <_write_r>

080128da <__sseek>:
 80128da:	b510      	push	{r4, lr}
 80128dc:	460c      	mov	r4, r1
 80128de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80128e2:	f000 f855 	bl	8012990 <_lseek_r>
 80128e6:	1c43      	adds	r3, r0, #1
 80128e8:	89a3      	ldrh	r3, [r4, #12]
 80128ea:	bf15      	itete	ne
 80128ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80128ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80128f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80128f6:	81a3      	strheq	r3, [r4, #12]
 80128f8:	bf18      	it	ne
 80128fa:	81a3      	strhne	r3, [r4, #12]
 80128fc:	bd10      	pop	{r4, pc}

080128fe <__sclose>:
 80128fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012902:	f000 b813 	b.w	801292c <_close_r>
	...

08012908 <_write_r>:
 8012908:	b538      	push	{r3, r4, r5, lr}
 801290a:	4c07      	ldr	r4, [pc, #28]	; (8012928 <_write_r+0x20>)
 801290c:	4605      	mov	r5, r0
 801290e:	4608      	mov	r0, r1
 8012910:	4611      	mov	r1, r2
 8012912:	2200      	movs	r2, #0
 8012914:	6022      	str	r2, [r4, #0]
 8012916:	461a      	mov	r2, r3
 8012918:	f7f1 ff73 	bl	8004802 <_write>
 801291c:	1c43      	adds	r3, r0, #1
 801291e:	d102      	bne.n	8012926 <_write_r+0x1e>
 8012920:	6823      	ldr	r3, [r4, #0]
 8012922:	b103      	cbz	r3, 8012926 <_write_r+0x1e>
 8012924:	602b      	str	r3, [r5, #0]
 8012926:	bd38      	pop	{r3, r4, r5, pc}
 8012928:	200023f0 	.word	0x200023f0

0801292c <_close_r>:
 801292c:	b538      	push	{r3, r4, r5, lr}
 801292e:	4c06      	ldr	r4, [pc, #24]	; (8012948 <_close_r+0x1c>)
 8012930:	2300      	movs	r3, #0
 8012932:	4605      	mov	r5, r0
 8012934:	4608      	mov	r0, r1
 8012936:	6023      	str	r3, [r4, #0]
 8012938:	f7f1 ff7f 	bl	800483a <_close>
 801293c:	1c43      	adds	r3, r0, #1
 801293e:	d102      	bne.n	8012946 <_close_r+0x1a>
 8012940:	6823      	ldr	r3, [r4, #0]
 8012942:	b103      	cbz	r3, 8012946 <_close_r+0x1a>
 8012944:	602b      	str	r3, [r5, #0]
 8012946:	bd38      	pop	{r3, r4, r5, pc}
 8012948:	200023f0 	.word	0x200023f0

0801294c <_fstat_r>:
 801294c:	b538      	push	{r3, r4, r5, lr}
 801294e:	4c07      	ldr	r4, [pc, #28]	; (801296c <_fstat_r+0x20>)
 8012950:	2300      	movs	r3, #0
 8012952:	4605      	mov	r5, r0
 8012954:	4608      	mov	r0, r1
 8012956:	4611      	mov	r1, r2
 8012958:	6023      	str	r3, [r4, #0]
 801295a:	f7f1 ff7a 	bl	8004852 <_fstat>
 801295e:	1c43      	adds	r3, r0, #1
 8012960:	d102      	bne.n	8012968 <_fstat_r+0x1c>
 8012962:	6823      	ldr	r3, [r4, #0]
 8012964:	b103      	cbz	r3, 8012968 <_fstat_r+0x1c>
 8012966:	602b      	str	r3, [r5, #0]
 8012968:	bd38      	pop	{r3, r4, r5, pc}
 801296a:	bf00      	nop
 801296c:	200023f0 	.word	0x200023f0

08012970 <_isatty_r>:
 8012970:	b538      	push	{r3, r4, r5, lr}
 8012972:	4c06      	ldr	r4, [pc, #24]	; (801298c <_isatty_r+0x1c>)
 8012974:	2300      	movs	r3, #0
 8012976:	4605      	mov	r5, r0
 8012978:	4608      	mov	r0, r1
 801297a:	6023      	str	r3, [r4, #0]
 801297c:	f7f1 ff79 	bl	8004872 <_isatty>
 8012980:	1c43      	adds	r3, r0, #1
 8012982:	d102      	bne.n	801298a <_isatty_r+0x1a>
 8012984:	6823      	ldr	r3, [r4, #0]
 8012986:	b103      	cbz	r3, 801298a <_isatty_r+0x1a>
 8012988:	602b      	str	r3, [r5, #0]
 801298a:	bd38      	pop	{r3, r4, r5, pc}
 801298c:	200023f0 	.word	0x200023f0

08012990 <_lseek_r>:
 8012990:	b538      	push	{r3, r4, r5, lr}
 8012992:	4c07      	ldr	r4, [pc, #28]	; (80129b0 <_lseek_r+0x20>)
 8012994:	4605      	mov	r5, r0
 8012996:	4608      	mov	r0, r1
 8012998:	4611      	mov	r1, r2
 801299a:	2200      	movs	r2, #0
 801299c:	6022      	str	r2, [r4, #0]
 801299e:	461a      	mov	r2, r3
 80129a0:	f7f1 ff72 	bl	8004888 <_lseek>
 80129a4:	1c43      	adds	r3, r0, #1
 80129a6:	d102      	bne.n	80129ae <_lseek_r+0x1e>
 80129a8:	6823      	ldr	r3, [r4, #0]
 80129aa:	b103      	cbz	r3, 80129ae <_lseek_r+0x1e>
 80129ac:	602b      	str	r3, [r5, #0]
 80129ae:	bd38      	pop	{r3, r4, r5, pc}
 80129b0:	200023f0 	.word	0x200023f0

080129b4 <_malloc_usable_size_r>:
 80129b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80129b8:	1f18      	subs	r0, r3, #4
 80129ba:	2b00      	cmp	r3, #0
 80129bc:	bfbc      	itt	lt
 80129be:	580b      	ldrlt	r3, [r1, r0]
 80129c0:	18c0      	addlt	r0, r0, r3
 80129c2:	4770      	bx	lr

080129c4 <_read_r>:
 80129c4:	b538      	push	{r3, r4, r5, lr}
 80129c6:	4c07      	ldr	r4, [pc, #28]	; (80129e4 <_read_r+0x20>)
 80129c8:	4605      	mov	r5, r0
 80129ca:	4608      	mov	r0, r1
 80129cc:	4611      	mov	r1, r2
 80129ce:	2200      	movs	r2, #0
 80129d0:	6022      	str	r2, [r4, #0]
 80129d2:	461a      	mov	r2, r3
 80129d4:	f7f1 fef8 	bl	80047c8 <_read>
 80129d8:	1c43      	adds	r3, r0, #1
 80129da:	d102      	bne.n	80129e2 <_read_r+0x1e>
 80129dc:	6823      	ldr	r3, [r4, #0]
 80129de:	b103      	cbz	r3, 80129e2 <_read_r+0x1e>
 80129e0:	602b      	str	r3, [r5, #0]
 80129e2:	bd38      	pop	{r3, r4, r5, pc}
 80129e4:	200023f0 	.word	0x200023f0

080129e8 <round>:
 80129e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80129ea:	ec57 6b10 	vmov	r6, r7, d0
 80129ee:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80129f2:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80129f6:	2c13      	cmp	r4, #19
 80129f8:	463b      	mov	r3, r7
 80129fa:	463d      	mov	r5, r7
 80129fc:	dc17      	bgt.n	8012a2e <round+0x46>
 80129fe:	2c00      	cmp	r4, #0
 8012a00:	da09      	bge.n	8012a16 <round+0x2e>
 8012a02:	3401      	adds	r4, #1
 8012a04:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8012a08:	d103      	bne.n	8012a12 <round+0x2a>
 8012a0a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8012a0e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8012a12:	2100      	movs	r1, #0
 8012a14:	e02c      	b.n	8012a70 <round+0x88>
 8012a16:	4a18      	ldr	r2, [pc, #96]	; (8012a78 <round+0x90>)
 8012a18:	4122      	asrs	r2, r4
 8012a1a:	4217      	tst	r7, r2
 8012a1c:	d100      	bne.n	8012a20 <round+0x38>
 8012a1e:	b19e      	cbz	r6, 8012a48 <round+0x60>
 8012a20:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8012a24:	4123      	asrs	r3, r4
 8012a26:	442b      	add	r3, r5
 8012a28:	ea23 0302 	bic.w	r3, r3, r2
 8012a2c:	e7f1      	b.n	8012a12 <round+0x2a>
 8012a2e:	2c33      	cmp	r4, #51	; 0x33
 8012a30:	dd0d      	ble.n	8012a4e <round+0x66>
 8012a32:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8012a36:	d107      	bne.n	8012a48 <round+0x60>
 8012a38:	4630      	mov	r0, r6
 8012a3a:	4639      	mov	r1, r7
 8012a3c:	ee10 2a10 	vmov	r2, s0
 8012a40:	f7ed fc24 	bl	800028c <__adddf3>
 8012a44:	4606      	mov	r6, r0
 8012a46:	460f      	mov	r7, r1
 8012a48:	ec47 6b10 	vmov	d0, r6, r7
 8012a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012a4e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8012a52:	f04f 30ff 	mov.w	r0, #4294967295
 8012a56:	40d0      	lsrs	r0, r2
 8012a58:	4206      	tst	r6, r0
 8012a5a:	d0f5      	beq.n	8012a48 <round+0x60>
 8012a5c:	2201      	movs	r2, #1
 8012a5e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8012a62:	fa02 f404 	lsl.w	r4, r2, r4
 8012a66:	1931      	adds	r1, r6, r4
 8012a68:	bf28      	it	cs
 8012a6a:	189b      	addcs	r3, r3, r2
 8012a6c:	ea21 0100 	bic.w	r1, r1, r0
 8012a70:	461f      	mov	r7, r3
 8012a72:	460e      	mov	r6, r1
 8012a74:	e7e8      	b.n	8012a48 <round+0x60>
 8012a76:	bf00      	nop
 8012a78:	000fffff 	.word	0x000fffff

08012a7c <_init>:
 8012a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a7e:	bf00      	nop
 8012a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012a82:	bc08      	pop	{r3}
 8012a84:	469e      	mov	lr, r3
 8012a86:	4770      	bx	lr

08012a88 <_fini>:
 8012a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012a8a:	bf00      	nop
 8012a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012a8e:	bc08      	pop	{r3}
 8012a90:	469e      	mov	lr, r3
 8012a92:	4770      	bx	lr
