//==================================================
// This file contains the Excluded objects
// Generated By User: cn9397
// Format Version: 2
// Date: Tue May  6 13:47:58 2025
// ExclMode: default
//==================================================
CHECKSUM: "265104752 2454871123"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0
ANNOTATION: "VCOMPRESS instruction must be PMT instruction"
Condition 1174 "4186538070" "((pmtrdt_uop.uop_exe_unit == PMT) && (pmtrdt_uop.uop_funct6 == $unit::VCOMPRESS)) 1 -1" (1 "01")
ANNOTATION: "red_widen_sum_flag can be asserted only if rdt_ctrl.widen is valid"
Condition 1183 "4118967389" "(rdt_ctrl.last_uop_valid && rdt_ctrl.widen && red_widen_sum_flag) 1 -1" (2 "101")
CHECKSUM: "3126538397 225796470"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_ctrl_fifo
ANNOTATION: "push can not be asserted when fifo is full"
Condition 1 "626325517" "(push_seq[0] && ((!full))) 1 -1" (2 "10")
CHECKSUM: "3126538397 1983350401"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_ctrl_fifo
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle datain[0].rob_entry [7] "logic datain[0].rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle datain[0].rob_entry [3] "logic datain[0].rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle datain[0].rob_entry [4] "logic datain[0].rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle datain[0].rob_entry [5] "logic datain[0].rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle datain[0].rob_entry [6] "logic datain[0].rob_entry[7:0]"
CHECKSUM: "612623884 3779502554"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.pmt_go_reg
ANNOTATION: "the enable signal is always 1."
Toggle e "net e"
CHECKSUM: "612623884 2232066820"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_cnt_reg_reg
ANNOTATION: "the enable signal is always 1."
Toggle e "net e"
CHECKSUM: "612623884 2842053199"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.rdt_ctrl_reg
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [7] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [3] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [4] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [5] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [6] "logic d.rob_entry[7:0]"
ANNOTATION: "minium of cmp_evl is 4"
Toggle d.cmp_evl [1] "logic d.cmp_evl[7:0]"
ANNOTATION: "minium of cmp_evl is 4 "
Toggle d.cmp_evl [0] "logic d.cmp_evl[7:0]"
CHECKSUM: "612623884 638327780"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.pmt_ctrl_reg
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [7] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [3] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [4] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [5] "logic d.rob_entry[7:0]"
ANNOTATION: "Rob_entry width should be $clog2(ROB_DEPTH). It is a typo but no functional issue."
Toggle d.rob_entry [6] "logic d.rob_entry[7:0]"
CHECKSUM: "265104752 2749020696"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop.vs2_data_valid "logic pmtrdt_uop.vs2_data_valid"
ANNOTATION: "the signal is always 1."
Toggle pmtrdt_res_ready "net pmtrdt_res_ready"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_src1_2stage [7:4][8:0] "logic [7:0][8:0]max_src1_2stage"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_src2_2stage [7:4][8:0] "logic [7:0][8:0]max_src2_2stage"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_cin_2stage [7] "logic max_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_cin_2stage [4] "logic max_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_cin_2stage [5] "logic max_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle max_cin_2stage [6] "logic max_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_src1_2stage [7:4][8:0] "logic [7:0][8:0]min_src1_2stage"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_cin_2stage [7] "logic min_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_cin_2stage [4] "logic min_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_cin_2stage [5] "logic min_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_cin_2stage [6] "logic min_cin_2stage[7:0]"
ANNOTATION: "typo, the number of arraies can be `VLENB/4"
Toggle min_src2_2stage [7:4][8:0] "logic [7:0][8:0]min_src2_2stage"
ANNOTATION: "the signal is never used"
Toggle uop_data[1].vs2_data_valid "logic uop_data[1].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[0].vs2_data_valid "logic uop_data[0].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[2].vs2_data_valid "logic uop_data[2].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[3].vs2_data_valid "logic uop_data[3].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[7].vs2_data_valid "logic uop_data[7].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[6].vs2_data_valid "logic uop_data[6].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[5].vs2_data_valid "logic uop_data[5].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle uop_data[4].vs2_data_valid "logic uop_data[4].vs2_data_valid"
CHECKSUM: "2846833483 3464633410"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop_rs2ex[0].vs2_data_valid "logic pmtrdt_uop_rs2ex[0].vs2_data_valid"
ANNOTATION: "the ready signal is always 1"
Toggle result_ready_rob2ex "logic result_ready_rob2ex[0:0]"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[0].vs2_data_valid "logic all_uop_data[0].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[7].vs2_data_valid "logic all_uop_data[7].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[6].vs2_data_valid "logic all_uop_data[6].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[5].vs2_data_valid "logic all_uop_data[5].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[4].vs2_data_valid "logic all_uop_data[4].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[3].vs2_data_valid "logic all_uop_data[3].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[2].vs2_data_valid "logic all_uop_data[2].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle all_uop_data[1].vs2_data_valid "logic all_uop_data[1].vs2_data_valid"
ANNOTATION: "the signal is never used!"
Toggle pmtrdt_uop[0].vs2_data_valid "logic pmtrdt_uop[0].vs2_data_valid"
CHECKSUM: "4169051749 4038947360"
INSTANCE: rvv_backend_top.DUT.u_pmtrdt.gen_pmtrdt_unit[0].u_pmtrdt_unit0.genblk3.compress_mask_reg
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [127] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [124] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [125] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle q [126] "logic q[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [127] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [124] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [125] "logic d[127:0]"
ANNOTATION: "the MSB 4bit are never asserted because data is shifted 4-bit at least."
Toggle d [126] "logic d[127:0]"
