<!doctype html>
<html>
<head>
<title>PIR (DDR_PHY) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___ddr_phy.html")>DDR_PHY Module</a> &gt; PIR (DDR_PHY) Register</p><h1>PIR (DDR_PHY) Register</h1>
<h2>PIR (DDR_PHY) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>PIR</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000004</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FD080004 (DDR_PHY)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">mixed<span class="tooltiptext">Mixed types. See bit-field details.</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>PHY Initialization Register</td></tr>
</table>
<p></p>
<h2>PIR (DDR_PHY) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">31</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>ZCALBYP</td><td class="center">30</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Impedance Calibration Bypass: Bypasses or stops, if set, impedance<br/>calibration of all ZQ control blocks that automatically triggers after reset.<br/>Impedance calibration may be triggered manually using INIT and ZCAL<br/>bits of the PIR register.<br/>This bit is self-clearing.<br/>Note: The impedance calibration is stopped immediately. However, DFI<br/>control/PHY update requests will continue to be processed. ZCTRL<br/>override does not work in this mode.</td></tr>
<tr valign=top><td>DCALPSE</td><td class="center">29</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Digital Delay Line (DDL) Calibration Pause: Pauses or halts, if set, DDL<br/>calibration. Clearing this bit will restart DDL calibrations. DDL<br/>calibration may be triggered manually using INIT and DCAL bits of the<br/>PIR register.<br/>This bit should be set to 0 during DFI low power operation.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center">28:21</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>DQS2DQ</td><td class="center">20</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write DQS2DQ training: Executes a PUB training routine that<br/>compensates the clock tree delay (tDQS2DQ) in memory devices</td></tr>
<tr valign=top><td>RDIMMINIT</td><td class="center">19</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>RDIMM Initialization: Executes the RDIMM buffer chip initialization<br/>before executing DRAM initialization. The RDIMM buffer chip<br/>initialization is run after the DRAM is reset and CKE have been driven<br/>high by the DRAM initialization sequence</td></tr>
<tr valign=top><td>CTLDINIT</td><td class="center">18</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Controller DRAM Initialization: Indicates if set that DRAM initialization<br/>will be performed by the controller. Otherwise if not set it indicates that<br/>DRAM initialization will be performed using the built-in initialization<br/>sequence or using software through the configuration port.</td></tr>
<tr valign=top><td>VREF</td><td class="center">17</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>VREF training: Executes a PUB training routine for DRAM and HOST<br/>DQ I/O VREF values to enhance the write and read eye position.</td></tr>
<tr valign=top><td>WREYE</td><td class="center">15</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Data Eye Training: Executes a PUB training routine to maximize<br/>the write data eye.</td></tr>
<tr valign=top><td>RDEYE</td><td class="center">14</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Data Eye Training: Executes a PUB training routine to maximize<br/>the read data eye.</td></tr>
<tr valign=top><td>WRDSKW</td><td class="center">13</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Data Bit Deskew: Executes a PUB training routine to deskew the<br/>DQ bits during write.</td></tr>
<tr valign=top><td>RDDSKW</td><td class="center">12</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read Data Bit Deskew: Executes a PUB training routine to deskew the<br/>DQ bits during read.</td></tr>
<tr valign=top><td>WLADJ</td><td class="center">11</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Leveling Adjust: Executes a PUB training routine that re-adjusts<br/>the write latency used during write in case the write leveling routine<br/>changed the expected latency.</td></tr>
<tr valign=top><td>QSGATE</td><td class="center">10</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Read DQS Gate Training: Executes a PUB training routine to determine<br/>the optimum position of the read data DQS strobe for maximum system<br/>timing margins.</td></tr>
<tr valign=top><td>WL</td><td class="center"> 9</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Write Leveling: Executes a PUB write leveling routine.</td></tr>
<tr valign=top><td>DRAMINIT</td><td class="center"> 8</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DRAM Initialization: Executes the DRAM initialization sequence.</td></tr>
<tr valign=top><td>DRAMRST</td><td class="center"> 7</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>DRAM Reset Issues a reset to the DRAM (by driving the DRAM reset<br/>pin low) and wait 200us. This can be triggered in isolation or with the full<br/>DRAM initialization (DRAMINIT). For the later case, the reset is issued<br/>and 200us is waited before starting the full initialization sequence.<br/>Note: DDR4 and DDR3 only</td></tr>
<tr valign=top><td>PHYRST</td><td class="center"> 6</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PHY Reset: Resets the AC and DATX8 modules by asserting the<br/>AC/DATX8 reset pin.</td></tr>
<tr valign=top><td>DCAL</td><td class="center"> 5</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Digital Delay Line (DDL) Calibration: Performs PHY delay line<br/>calibration. If maintaining valid DRAM data and state through this<br/>calibration is required, then the DRAM should be put into self refresh<br/>before setting this bit to trigger the calibration; the use must also remove<br/>DRAM from self refresh after the calibration is completed before<br/>accessing the DRAM.</td></tr>
<tr valign=top><td>PLLINIT</td><td class="center"> 4</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>PLL Initialization: Executes the PLL initialization sequence which<br/>includes correct driving of PLL power-down, reset and gear shift pins,<br/>and then waiting for the PHY PLLs to lock.</td></tr>
<tr valign=top><td class="grayback">Reserved</td><td class="grayback center"> 3</td><td class="tooltip grayback">ro<span class="tooltiptext">Read-only</span></td><td class="hex grayback">0x0</td><td class=grayback>Return zeroes on reads.</td></tr>
<tr valign=top><td>CA</td><td class="center"> 2</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>CA Training: Performs PHY LPDDR3 CA training. When set theLPDDR3<br/>CA training will be performed after with PHY initialization (PLL<br/>initialization + DDL calibration + PHY reset).</td></tr>
<tr valign=top><td>ZCAL</td><td class="center"> 1</td><td class="tooltip">rw<span class="tooltiptext">Normal read/write</span></td><td class="hex">0x0</td><td>Impedance Calibration: Executes impedance calibration</td></tr>
<tr valign=top><td>INIT</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Initialization Trigger: A write of 1b1 to this bit triggers the DDR system<br/>initialization, including PHY initialization, DRAM initialization, and PHY<br/>training. The exact initialization steps to be executed are specified in bits<br/>1 to 15 of this register. A bit setting of 1 means the step will be executed<br/>as part of the initialization sequence, while a setting of 1b0 means the<br/>step will be bypassed. The initialization trigger bit is self-clearing.<br/>It is recommended that this bit be set 1b1 in a separate config write step<br/>after other bits in this register have been programmed to avoid any race<br/>condition.<br/>The PGSR0.IDONE status bit indicates when the initialization steps are<br/>complete. Wait at least 32 ctl_clk cycles after PGSR0.IDONE is<br/>observed to be 1b1 before starting or resuming traffic to DRAM.<br/>Caution: This bit should be set to 1b1 to trigger the DDR system<br/>initialization only when the DDR/DFI interfaces are idle and DFI update<br/>interface is disabled in Controller as well as in PHY<br/>(DSGCR.PUREN=0).<br/>Note: Controller/Software must ensure that all DRAM timings have been<br/>met for all prior issued commands before triggering any PUB Mode<br/>operation.</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>