Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Apr  5 00:09:04 2019
| Host         : RaghavDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 92 register/latch pins with no clock driven by root clock pin: gbc/button_clock_reg/Q (HIGH)

 There are 658 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4820 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.025     -123.459                    122                 3135        0.131        0.000                      0                 3135        3.000        0.000                       0                   781  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.793        0.000                      0                  164        0.252        0.000                      0                  164        3.000        0.000                       0                   105  
  clk_out1_clk_wiz_0       -2.025     -123.459                    122                 2971        0.131        0.000                      0                 2971        3.380        0.000                       0                   673  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.793ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.793ns  (required time - arrival time)
  Source:                 vc1/count2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 1.076ns (20.795%)  route 4.098ns (79.205%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.555     5.076    vc1/CLK_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  vc1/count2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  vc1/count2_reg[2]/Q
                         net (fo=10, routed)          1.048     6.580    vc1/count2_reg[2]
    SLICE_X43Y52         LUT5 (Prop_lut5_I0_O)        0.124     6.704 r  vc1/sclk_i_21/O
                         net (fo=1, routed)           0.665     7.370    vc1/sclk_i_21_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.494 r  vc1/sclk_i_16/O
                         net (fo=1, routed)           0.727     8.221    vc1/sclk_i_16_n_0
    SLICE_X42Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.345 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.860     9.205    vc1/sclk_i_13_n_0
    SLICE_X43Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.329 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.797    10.126    vc1/sclk_i_5_n_0
    SLICE_X43Y53         LUT6 (Prop_lut6_I4_O)        0.124    10.250 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.250    vc1/sclk_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.437    14.778    vc1/CLK_IBUF_BUFG
    SLICE_X43Y53         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.272    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X43Y53         FDRE (Setup_fdre_C_D)        0.029    15.044    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  4.793    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.627ns (36.898%)  route 2.782ns (63.102%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I0_O)        0.357     8.655 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.829     9.485    vi/p_2_out[8]
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.413    14.605    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.627ns (36.898%)  route 2.782ns (63.102%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I0_O)        0.357     8.655 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.829     9.485    vi/p_2_out[8]
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.413    14.605    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.627ns (36.898%)  route 2.782ns (63.102%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I0_O)        0.357     8.655 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.829     9.485    vi/p_2_out[8]
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.413    14.605    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.409ns  (logic 1.627ns (36.898%)  route 2.782ns (63.102%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 r  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I0_O)        0.357     8.655 r  vi/max_value[11]_i_2/O
                         net (fo=12, routed)          0.829     9.485    vi/p_2_out[8]
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[9]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_CE)      -0.413    14.605    vi/max_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                          -9.485    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.602ns (38.534%)  route 2.555ns (61.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.630 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.602     9.233    vi/max_value[11]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[10]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    vi/max_value_reg[10]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.602ns (38.534%)  route 2.555ns (61.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.630 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.602     9.233    vi/max_value[11]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[11]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    vi/max_value_reg[11]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.602ns (38.534%)  route 2.555ns (61.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.630 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.602     9.233    vi/max_value[11]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[6]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    vi/max_value_reg[6]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.356ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 1.602ns (38.534%)  route 2.555ns (61.466%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.630 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.602     9.233    vi/max_value[11]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X32Y18         FDRE                                         r  vi/max_value_reg[9]/C
                         clock pessimism              0.277    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X32Y18         FDRE (Setup_fdre_C_R)       -0.429    14.589    vi/max_value_reg[9]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                  5.356    

Slack (MET) :             5.383ns  (required time - arrival time)
  Source:                 vi/max_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/max_value_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 1.602ns (38.574%)  route 2.551ns (61.426%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.554     5.075    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y18         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  vi/max_value_reg[2]/Q
                         net (fo=8, routed)           1.288     6.819    vc1/max_value[0]
    SLICE_X34Y16         LUT4 (Prop_lut4_I3_O)        0.124     6.943 r  vc1/max_value[11]_i_15/O
                         net (fo=1, routed)           0.000     6.943    vc1/max_value[11]_i_15_n_0
    SLICE_X34Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.476 r  vc1/max_value_reg[11]_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.476    vc1/max_value_reg[11]_i_4_n_0
    SLICE_X34Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.633 f  vc1/max_value_reg[11]_i_3/CO[1]
                         net (fo=2, routed)           0.665     8.298    vi/CO[0]
    SLICE_X32Y18         LUT2 (Prop_lut2_I1_O)        0.332     8.630 r  vi/max_value[11]_i_1/O
                         net (fo=12, routed)          0.598     9.228    vi/max_value[11]_i_1_n_0
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.435    14.776    vi/CLK_IBUF_BUFG
    SLICE_X33Y18         FDRE                                         r  vi/max_value_reg[2]/C
                         clock pessimism              0.299    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X33Y18         FDRE (Setup_fdre_C_R)       -0.429    14.611    vi/max_value_reg[2]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  5.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  vi/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[11]
    SLICE_X33Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[8]_i_1_n_4
    SLICE_X33Y41         FDRE                                         r  vi/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X33Y41         FDRE                                         r  vi/counter_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[15]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[12]_i_1_n_4
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.695    vi/counter_reg_n_0_[19]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  vi/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[16]_i_1_n_4
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[19]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.695    vi/counter_reg_n_0_[23]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  vi/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    vi/counter_reg[20]_i_1_n_4
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.561     1.444    vi/CLK_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  vi/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  vi/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.693    vi/counter_reg_n_0_[3]
    SLICE_X33Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  vi/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    vi/counter_reg[0]_i_1_n_4
    SLICE_X33Y39         FDRE                                         r  vi/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.957    vi/CLK_IBUF_BUFG
    SLICE_X33Y39         FDRE                                         r  vi/counter_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X33Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    vi/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vi/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.694    vi/counter_reg_n_0_[7]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  vi/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.802    vi/counter_reg[4]_i_1_n_4
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.691    vi/counter_reg_n_0_[12]
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  vi/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    vi/counter_reg[12]_i_1_n_7
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X33Y42         FDRE                                         r  vi/counter_reg[12]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[16]/Q
                         net (fo=1, routed)           0.105     1.692    vi/counter_reg_n_0_[16]
    SLICE_X33Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  vi/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    vi/counter_reg[16]_i_1_n_7
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X33Y43         FDRE                                         r  vi/counter_reg[16]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    vi/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  vi/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.692    vi/counter_reg_n_0_[20]
    SLICE_X33Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.807 r  vi/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.807    vi/counter_reg[20]_i_1_n_7
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    vi/CLK_IBUF_BUFG
    SLICE_X33Y44         FDRE                                         r  vi/counter_reg[20]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    vi/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vi/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vi/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    vi/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  vi/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.691    vi/counter_reg_n_0_[4]
    SLICE_X33Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.806 r  vi/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.806    vi/counter_reg[4]_i_1_n_7
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.831     1.958    vi/CLK_IBUF_BUFG
    SLICE_X33Y40         FDRE                                         r  vi/counter_reg[4]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X33Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    vi/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y53     vc1/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y53     vc1/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y51     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y52     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X40Y52     vc1/count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y46     gbc/button_clock_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     gbc/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     gbc/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     gbc/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     gbc/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     gbc/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     gbc/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y45     gbc/counter_reg[16]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y53     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y53     vc1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y51     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y52     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X40Y52     vc1/count2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          122  Failing Endpoints,  Worst Slack       -2.025ns,  Total Violation     -123.459ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 3.103ns (29.058%)  route 7.576ns (70.942%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.914    15.749    dgb/restart_reg
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.446    14.047    dgb/clk_out1
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[10]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    13.724    dgb/player_vert_lower_reg[10]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 3.103ns (29.058%)  route 7.576ns (70.942%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.914    15.749    dgb/restart_reg
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.446    14.047    dgb/clk_out1
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[11]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    13.724    dgb/player_vert_lower_reg[11]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 3.103ns (29.058%)  route 7.576ns (70.942%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.914    15.749    dgb/restart_reg
    SLICE_X8Y37          FDSE                                         r  dgb/player_vert_lower_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.446    14.047    dgb/clk_out1
    SLICE_X8Y37          FDSE                                         r  dgb/player_vert_lower_reg[8]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X8Y37          FDSE (Setup_fdse_C_S)       -0.524    13.724    dgb/player_vert_lower_reg[8]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -2.025ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.679ns  (logic 3.103ns (29.058%)  route 7.576ns (70.942%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.914    15.749    dgb/restart_reg
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.446    14.047    dgb/clk_out1
    SLICE_X8Y37          FDRE                                         r  dgb/player_vert_lower_reg[9]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X8Y37          FDRE (Setup_fdre_C_R)       -0.524    13.724    dgb/player_vert_lower_reg[9]
  -------------------------------------------------------------------
                         required time                         13.724    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -2.025    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 3.103ns (29.222%)  route 7.516ns (70.778%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.854    15.689    dgb/restart_reg
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[0]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[0]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 3.103ns (29.222%)  route 7.516ns (70.778%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.854    15.689    dgb/restart_reg
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[1]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[1]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 3.103ns (29.222%)  route 7.516ns (70.778%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.854    15.689    dgb/restart_reg
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[2]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[2]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.966ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 3.103ns (29.222%)  route 7.516ns (70.778%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.854    15.689    dgb/restart_reg
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y35          FDRE                                         r  dgb/player_vert_lower_reg[3]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[3]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.689    
  -------------------------------------------------------------------
                         slack                                 -1.966    

Slack (VIOLATED) :        -1.957ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 3.103ns (29.246%)  route 7.507ns (70.754%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.845    15.680    dgb/restart_reg
    SLICE_X8Y36          FDRE                                         r  dgb/player_vert_lower_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y36          FDRE                                         r  dgb/player_vert_lower_reg[4]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[4]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -1.957    

Slack (VIOLATED) :        -1.957ns  (required time - arrival time)
  Source:                 nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 3.103ns (29.246%)  route 7.507ns (70.754%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.549     5.070    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X9Y25          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[0]_rep__2/Q
                         net (fo=123, routed)         1.443     6.970    dgb/recorded_wave_reg_576_639_0_2/ADDRC0
    SLICE_X8Y30          RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     7.094 r  dgb/recorded_wave_reg_576_639_0_2/RAMC/O
                         net (fo=1, routed)           1.176     8.269    dgb/recorded_wave_reg_576_639_0_2_n_2
    SLICE_X4Y22          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  dgb/game_won_i_112/O
                         net (fo=1, routed)           0.000     8.393    dgb/game_won_i_112_n_0
    SLICE_X4Y22          MUXF7 (Prop_muxf7_I0_O)      0.212     8.605 r  dgb/game_won_reg_i_82/O
                         net (fo=1, routed)           0.636     9.241    nolabel_line156/VGA_CONTROL/h_cntr_reg_reg[8]_rep_4
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.299     9.540 r  nolabel_line156/VGA_CONTROL/game_won_i_51/O
                         net (fo=2, routed)           0.832    10.372    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition3[2]
    SLICE_X5Y27          LUT3 (Prop_lut3_I2_O)        0.153    10.525 r  nolabel_line156/VGA_CONTROL/game_won_i_40/O
                         net (fo=2, routed)           0.425    10.950    nolabel_line156/VGA_CONTROL/game_won_i_40_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.327    11.277 r  nolabel_line156/VGA_CONTROL/game_won_i_25/O
                         net (fo=1, routed)           0.000    11.277    nolabel_line156/VGA_CONTROL/game_won_i_25_n_0
    SLICE_X4Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.827 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_11/CO[3]
                         net (fo=1, routed)           0.000    11.827    nolabel_line156/VGA_CONTROL/game_won_reg_i_11_n_0
    SLICE_X4Y29          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.984 r  nolabel_line156/VGA_CONTROL/game_won_reg_i_8/CO[1]
                         net (fo=1, routed)           0.647    12.631    nolabel_line156/VGA_CONTROL/dgb/obstacle_condition1
    SLICE_X9Y30          LUT6 (Prop_lut6_I3_O)        0.329    12.960 r  nolabel_line156/VGA_CONTROL/game_won_i_5/O
                         net (fo=6, routed)           0.427    13.387    nolabel_line156/VGA_CONTROL/VGA_game_cliff[4]
    SLICE_X9Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.511 r  nolabel_line156/VGA_CONTROL/HP[1]_i_3/O
                         net (fo=2, routed)           0.276    13.787    dgb/h_cntr_reg_reg[11]_7
    SLICE_X9Y30          LUT6 (Prop_lut6_I0_O)        0.124    13.911 r  dgb/HP[1]_i_1/O
                         net (fo=12, routed)          0.800    14.711    grt/sel
    SLICE_X5Y32          LUT2 (Prop_lut2_I1_O)        0.124    14.835 r  grt/player_vert_upper[0]_i_1/O
                         net (fo=49, routed)          0.845    15.680    dgb/restart_reg
    SLICE_X8Y36          FDRE                                         r  dgb/player_vert_lower_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         1.445    14.046    dgb/clk_out1
    SLICE_X8Y36          FDRE                                         r  dgb/player_vert_lower_reg[5]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X8Y36          FDRE (Setup_fdre_C_R)       -0.524    13.723    dgb/player_vert_lower_reg[5]
  -------------------------------------------------------------------
                         required time                         13.723    
                         arrival time                         -15.680    
  -------------------------------------------------------------------
                         slack                                 -1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nolabel_line156/VGA_CONTROL/h_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line156/VGA_HS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.587     1.470    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line156/VGA_CONTROL/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line156/VGA_CONTROL/h_sync_reg_reg/Q
                         net (fo=1, routed)           0.065     1.676    nolabel_line156/h_sync_reg
    SLICE_X0Y19          FDRE                                         r  nolabel_line156/VGA_HS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.856     1.983    nolabel_line156/clk_out1
    SLICE_X0Y19          FDRE                                         r  nolabel_line156/VGA_HS_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X0Y19          FDRE (Hold_fdre_C_D)         0.075     1.545    nolabel_line156/VGA_HS_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 nolabel_line156/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line156/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.594     1.477    nolabel_line156/VGA_CONTROL/clk_out1
    SLICE_X1Y42          FDRE                                         r  nolabel_line156/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  nolabel_line156/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.110     1.728    nolabel_line156/v_sync_reg
    SLICE_X1Y41          FDRE                                         r  nolabel_line156/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.865     1.992    nolabel_line156/clk_out1
    SLICE_X1Y41          FDRE                                         r  nolabel_line156/VGA_VS_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.070     1.563    nolabel_line156/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 dgb/cloud_horz_upper_reg[3][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/cloud_horz_upper_reg[3][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.189ns (65.387%)  route 0.100ns (34.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X0Y16          FDSE                                         r  dgb/cloud_horz_upper_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  dgb/cloud_horz_upper_reg[3][7]/Q
                         net (fo=6, routed)           0.100     1.714    dgb/cloud_horz_upper_reg[3][10]_0[6]
    SLICE_X1Y16          LUT4 (Prop_lut4_I3_O)        0.048     1.762 r  dgb/cloud_horz_upper[3][9]_i_1/O
                         net (fo=1, routed)           0.000     1.762    dgb/p_0_in__8[9]
    SLICE_X1Y16          FDRE                                         r  dgb/cloud_horz_upper_reg[3][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.859     1.986    dgb/clk_out1
    SLICE_X1Y16          FDRE                                         r  dgb/cloud_horz_upper_reg[3][9]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.107     1.593    dgb/cloud_horz_upper_reg[3][9]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.271ns (51.058%)  route 0.260ns (48.942%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.567     1.450    dgb/clk_out1
    SLICE_X15Y49         FDRE                                         r  dgb/recording_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.128     1.578 f  dgb/recording_counter_reg[3]/Q
                         net (fo=3, routed)           0.115     1.693    dgb/recording_counter_reg_n_0_[3]
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.098     1.791 r  dgb/recording_counter[8]_i_2__0/O
                         net (fo=5, routed)           0.145     1.936    dgb/recording_counter[8]_i_2__0_n_0
    SLICE_X15Y50         LUT6 (Prop_lut6_I2_O)        0.045     1.981 r  dgb/recording_counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.981    dgb/p_0_in__1[8]
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.834     1.962    dgb/clk_out1
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[8]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.810    dgb/recording_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 dgb/cloud_horz_upper_reg[3][7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/cloud_horz_upper_reg[3][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.024%)  route 0.100ns (34.976%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.590     1.473    dgb/clk_out1
    SLICE_X0Y16          FDSE                                         r  dgb/cloud_horz_upper_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDSE (Prop_fdse_C_Q)         0.141     1.614 r  dgb/cloud_horz_upper_reg[3][7]/Q
                         net (fo=6, routed)           0.100     1.714    dgb/cloud_horz_upper_reg[3][10]_0[6]
    SLICE_X1Y16          LUT5 (Prop_lut5_I2_O)        0.045     1.759 r  dgb/cloud_horz_upper[3][10]_i_1/O
                         net (fo=1, routed)           0.000     1.759    dgb/p_0_in__8[10]
    SLICE_X1Y16          FDRE                                         r  dgb/cloud_horz_upper_reg[3][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.859     1.986    dgb/clk_out1
    SLICE_X1Y16          FDRE                                         r  dgb/cloud_horz_upper_reg[3][10]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.091     1.577    dgb/cloud_horz_upper_reg[3][10]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.190ns (32.505%)  route 0.395ns (67.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.567     1.450    dgb/clk_out1
    SLICE_X15Y49         FDRE                                         r  dgb/recording_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  dgb/recording_counter_reg[10]/Q
                         net (fo=16, routed)          0.395     1.986    dgb/i_reg[0]_0[0]
    SLICE_X15Y50         LUT5 (Prop_lut5_I3_O)        0.049     2.035 r  dgb/recording_counter[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.035    dgb/recording_counter[7]_i_1__0_n_0
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.834     1.962    dgb/clk_out1
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[7]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.107     1.825    dgb/recording_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 dgb/cloud_horz_upper_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/cloud_horz_upper_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.563     1.446    dgb/clk_out1
    SLICE_X29Y5          FDRE                                         r  dgb/cloud_horz_upper_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y5          FDRE (Prop_fdre_C_Q)         0.141     1.587 r  dgb/cloud_horz_upper_reg[2][10]/Q
                         net (fo=3, routed)           0.121     1.708    dgb/cloud_horz_upper_reg[2][10]_0[9]
    SLICE_X29Y5          LUT5 (Prop_lut5_I0_O)        0.045     1.753 r  dgb/cloud_horz_upper[2][10]_i_1/O
                         net (fo=1, routed)           0.000     1.753    dgb/p_0_in__6[10]
    SLICE_X29Y5          FDRE                                         r  dgb/cloud_horz_upper_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.833     1.960    dgb/clk_out1
    SLICE_X29Y5          FDRE                                         r  dgb/cloud_horz_upper_reg[2][10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X29Y5          FDRE (Hold_fdre_C_D)         0.092     1.538    dgb/cloud_horz_upper_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 dgb/cloud_horz_lower_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/cloud_horz_lower_reg[5][10]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.365%)  route 0.138ns (42.635%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.594     1.477    dgb/clk_out1
    SLICE_X1Y9           FDRE                                         r  dgb/cloud_horz_lower_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  dgb/cloud_horz_lower_reg[5][7]/Q
                         net (fo=6, routed)           0.138     1.756    dgb/cloud_horz_lower_reg[5][10]_0[6]
    SLICE_X1Y8           LUT5 (Prop_lut5_I2_O)        0.045     1.801 r  dgb/cloud_horz_lower[5][10]_i_1/O
                         net (fo=1, routed)           0.000     1.801    dgb/p_0_in__13[10]
    SLICE_X1Y8           FDSE                                         r  dgb/cloud_horz_lower_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.865     1.992    dgb/clk_out1
    SLICE_X1Y8           FDSE                                         r  dgb/cloud_horz_lower_reg[5][10]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X1Y8           FDSE (Hold_fdse_C_D)         0.091     1.584    dgb/cloud_horz_lower_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.581ns  (logic 0.186ns (32.040%)  route 0.395ns (67.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.567     1.450    dgb/clk_out1
    SLICE_X15Y49         FDRE                                         r  dgb/recording_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 f  dgb/recording_counter_reg[10]/Q
                         net (fo=16, routed)          0.395     1.986    dgb/i_reg[0]_0[0]
    SLICE_X15Y50         LUT4 (Prop_lut4_I3_O)        0.045     2.031 r  dgb/recording_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     2.031    dgb/p_0_in__1[6]
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.834     1.962    dgb/clk_out1
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[6]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.092     1.810    dgb/recording_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.227ns (38.813%)  route 0.358ns (61.187%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.565     1.448    dgb/clk_out1
    SLICE_X15Y50         FDRE                                         r  dgb/recording_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y50         FDRE (Prop_fdre_C_Q)         0.128     1.576 r  dgb/recording_counter_reg[9]/Q
                         net (fo=2, routed)           0.358     1.934    dgb/recording_counter_reg_n_0_[9]
    SLICE_X15Y49         LUT3 (Prop_lut3_I2_O)        0.099     2.033 r  dgb/recording_counter[10]_i_1/O
                         net (fo=1, routed)           0.000     2.033    dgb/p_0_in__1[10]
    SLICE_X15Y49         FDRE                                         r  dgb/recording_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line156/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line156/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line156/VGA_CLK_108M/clkout1_buf/O
                         net (fo=671, routed)         0.837     1.964    dgb/clk_out1
    SLICE_X15Y49         FDRE                                         r  dgb/recording_counter_reg[10]/C
                         clock pessimism             -0.244     1.720    
    SLICE_X15Y49         FDRE (Hold_fdre_C_D)         0.091     1.811    dgb/recording_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.222    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y10     dgb/gwt/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y10     dgb/gwt/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y16     grt/record_status/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y16     grt/record_status/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      dt_mode_one/sw15/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y4      dt_mode_one/sw15/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y17     mc/mc2/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y17     mc/mc2/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      dt_mode_one/sw3/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y4      dt_mode_one/sw3/FontRom/fontRow_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y19      dgb/recorded_wave_reg_384_447_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y19      dgb/recorded_wave_reg_384_447_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y19      dgb/recorded_wave_reg_384_447_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y19      dgb/recorded_wave_reg_384_447_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_448_511_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y16      dgb/recorded_wave_reg_448_511_9_9/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X6Y16      dgb/recorded_wave_reg_448_511_9_9/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X8Y24      dgb/recorded_wave_reg_448_511_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y30     dgb/recorded_wave_reg_448_511_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y30     dgb/recorded_wave_reg_448_511_3_5/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line156/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line156/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



