\documentclass{resume} % Use the custom resume.cls style

\newcommand{\tab}[1]{\hspace{.2667\textwidth}\rlap{#1}} 
\newcommand{\itab}[1]{\hspace{0em}\rlap{#1}}
\name{Shuai Zhang} % Your name
% You can merge both of these into a single line, if you do not have a website.
\address{323 W 96th St, New York, NY \\ \href{https://www.linkedin.com/in/shuaizhang39/}{linkedin.com/in/shuaizhang39} \\ \href{sz3034@columbia.edu}{sz3034@columbia.edu} \\ 6084210730} 

\begin{document}

\newcommand\LineShrinkBeforeItem{\vspace*{-1.5em}}

%----------------------------------------------------------------------------------------
%   EDUCATION SECTION
%----------------------------------------------------------------------------------------

\begin{rSection}{Education}

    {\bf Columbia University} \hfill {New York, NY}\\
    M.S. Computer Engineering  \hfill {Dec 2022}\\
    GPA: 3.5 / 4.0
    
    {\bf University of Wisconsin-Madison} \hfill {Madison, WI}\\
    B.S. Electrical Engineering \& B.S. Computer Science  \hfill {May 2021}\\
    GPA: 3.6 / 4.0

\end{rSection}

%----------------------------------------------------------------------------------------
%   PROFESSIONAL EXPERIENCE
%----------------------------------------------------------------------------------------

\begin{rSection}{PROFESSIONAL EXPERIENCE}
    \textbf{Arm Ltd.}                           \hfill Chandler, AZ\\
    \emph{CPU Verification Engineer Intern}     \hfill May 2022 - Aug 2022\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em
        \item Migrated event/trace-based verification workflow from A class CPU to M class CPU
        \item Captured memory system RTL signal and compiled the signal into linked events
        \item Traced memory transaction events, and visualized them in an intuitive manner for easier debugging
    \end{itemize}
    
    %\vspace*{-0.5em}
     
    \textbf{Arm Ltd.}                           \hfill Chandler, AZ\\
    \emph{CPU Verification Engineer Intern}     \hfill May 2021 - Aug 2021\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em 
        \item Optimized run-time performance of interrupt controller testbench
        \item Identified performance bottleneck and enhanced UVM testbench resource utilization
        \item Collaborated and Improved workflow efficiency by reducing testbench runtime overhead by 25\%
    \end{itemize}
\end{rSection} 


%----------------------------------------------------------------------------------------
%   ENGINEERING PROJECTS
%----------------------------------------------------------------------------------------

\begin{rSection}{ENGINEERING PROJECTS}
    \textbf{RISC-V Processor \& SoC}        \hfill May 2021 - Present\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em
        \item Designed and verified a functional 32-bit, RISC-V processor on Xilinx Artix-7 FPGA
        \item Formally verified, synthesizable, bootable, cached, serial I/O, SDRAM controller
        \item Build SoC System; Unified AXI4Lite bus / interconnect; AXI4Lite controller / peripherals
    \end{itemize}
    
    %\vspace*{-0.5em}

    \textbf{FPGA NumPy Accelerator}         \hfill Jun 2020 - Dec 2020\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em
        \item Designed and implemented a functional matrix operation hardware acceleration solution for NumPy \\ based on Altera Cyclone IV FPGA
        \item Achieved peak 200 MFLOPS on real-life workload
        \item Proposed approximate computing to improve speed and energy consumption (simulation)
    \end{itemize}
\end{rSection} 

%----------------------------------------------------------------------------------------
%   RESEARCH EXPERIENCE
%----------------------------------------------------------------------------------------

\begin{rSection}{Extra-Curricular Activities} 
    \textbf{Columbia University: Creative Machines lab}         \hfill Jun 2020 - Dec 2020\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em
        \item Member of open-source ultrasonic flaw detection system research group
        \item Customized embedded system functions: ADC/DAC; data flow; data processing
        \item Cooperated on micro-controller code run-time performance optimization
    \end{itemize}

    %\vspace*{-0.5em}

    \textbf{University of Wisconsin â€“ Madison: Photonics lab}   \hfill Apr 2019 - May 2021\\
    \LineShrinkBeforeItem
    \begin{itemize} [leftmargin=1em]
        \itemsep -0.6em
        \item Member of ML-based magnetic levitation research group
        \item Collaborated on embedded system data acquisition \& digital signal processing
        \item Enhanced controlling system and circuitry, reduced response time overhead by 10 times
    \end{itemize}
\end{rSection}

\begin{rSection}{TECHNICAL SKILLS}

    \begin{tabular}{ @{} >{\bfseries}l @{\hspace{6ex}} l }
        Programming Skills  & Verilog / SystemVerilog, Python, C / C++, Java, CUDA, MATLAB\\
        EDA Tools           & QuestaSim, QuestaFormal, Quartus, Vivado, DVT, Verdi\\
        Courses             & Computer Architecture, Formal Verification, Hardware Security, Machine Learning\\
        Computer Skills     & Linux, Git, VS Code\\
    \end{tabular}\\

\end{rSection}

\end{document}
