

================================================================
== Vivado HLS Report for 'Conv2d_2'
================================================================
* Date:           Mon Oct 31 21:58:57 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        f_b_3
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.507|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  388|  388|  388|  388|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1            |  387|  387|        43|          -|          -|     9|    no    |
        | + Conv2d_label0_L  |   40|   40|         9|          4|          1|     9|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 4, D = 9, States = { 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 12 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 3 
12 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([8100 x float]* @fc_hidden_layer2, [1 x i8]* @p_str, [14 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [f_b_1/forw_back_LTL.c:31]   --->   Operation 13 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.75ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:31]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.16>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i4 [ 0, %0 ], [ %add_ln31, %2 ]" [f_b_1/forw_back_LTL.c:31]   --->   Operation 15 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%col = phi i2 [ 0, %0 ], [ %col_cast7_mid2_v, %2 ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 16 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 [ 3, %0 ], [ %add_ln32, %2 ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 17 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%row = phi i2 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 18 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%col_cast6 = zext i2 %col to i5" [f_b_1/forw_back_LTL.c:32]   --->   Operation 19 'zext' 'col_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %col, i2 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln33_8 = zext i4 %shl_ln to i5" [f_b_1/forw_back_LTL.c:33]   --->   Operation 21 'zext' 'zext_ln33_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.86ns)   --->   "%sub_ln33 = sub i5 %zext_ln33_8, %col_cast6" [f_b_1/forw_back_LTL.c:33]   --->   Operation 22 'sub' 'sub_ln33' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.88ns)   --->   "%icmp_ln31 = icmp eq i4 %indvar_flatten7, -7" [f_b_1/forw_back_LTL.c:31]   --->   Operation 23 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.86ns)   --->   "%add_ln31 = add i4 %indvar_flatten7, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 24 'add' 'add_ln31' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln31, label %3, label %.preheader.preheader" [f_b_1/forw_back_LTL.c:31]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.62ns)   --->   "%i = add i2 %col, 1" [f_b_1/forw_back_LTL.c:31]   --->   Operation 26 'add' 'i' <Predicate = (!icmp_ln31)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_124 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 27 'speclooptripcount' 'empty_124' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.69ns)   --->   "%icmp_ln32 = icmp eq i3 %indvars_iv, -2" [f_b_1/forw_back_LTL.c:32]   --->   Operation 28 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%indvars_iv_mid2 = select i1 %icmp_ln32, i3 3, i3 %indvars_iv" [f_b_1/forw_back_LTL.c:32]   --->   Operation 29 'select' 'indvars_iv_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.26ns)   --->   "%row_mid2 = select i1 %icmp_ln32, i2 0, i2 %row" [f_b_1/forw_back_LTL.c:32]   --->   Operation 30 'select' 'row_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.26ns)   --->   "%col_cast7_mid2_v = select i1 %icmp_ln32, i2 %i, i2 %col" [f_b_1/forw_back_LTL.c:32]   --->   Operation 31 'select' 'col_cast7_mid2_v' <Predicate = (!icmp_ln31)> <Delay = 0.26> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%col_cast7_mid2 = zext i2 %col_cast7_mid2_v to i3" [f_b_1/forw_back_LTL.c:32]   --->   Operation 32 'zext' 'col_cast7_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%col_cast6_mid1 = zext i2 %i to i5" [f_b_1/forw_back_LTL.c:31]   --->   Operation 33 'zext' 'col_cast6_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%col_cast_mid2 = zext i2 %col_cast7_mid2_v to i4" [f_b_1/forw_back_LTL.c:32]   --->   Operation 34 'zext' 'col_cast_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln33_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [f_b_1/forw_back_LTL.c:33]   --->   Operation 35 'bitconcatenate' 'shl_ln33_mid1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln33_16 = zext i4 %shl_ln33_mid1 to i5" [f_b_1/forw_back_LTL.c:33]   --->   Operation 36 'zext' 'zext_ln33_16' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.86ns)   --->   "%sub_ln33_4 = sub i5 %zext_ln33_16, %col_cast6_mid1" [f_b_1/forw_back_LTL.c:33]   --->   Operation 37 'sub' 'sub_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%sub_ln33_mid2 = select i1 %icmp_ln32, i5 %sub_ln33_4, i5 %sub_ln33" [f_b_1/forw_back_LTL.c:32]   --->   Operation 38 'select' 'sub_ln33_mid2' <Predicate = (!icmp_ln31)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node add_ln33)   --->   "%row_cast5 = zext i2 %row_mid2 to i5" [f_b_1/forw_back_LTL.c:32]   --->   Operation 39 'zext' 'row_cast5' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%row_cast4 = zext i2 %row_mid2 to i3" [f_b_1/forw_back_LTL.c:32]   --->   Operation 40 'zext' 'row_cast4' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%row_cast = zext i2 %row_mid2 to i8" [f_b_1/forw_back_LTL.c:32]   --->   Operation 41 'zext' 'row_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.87ns) (out node of the LUT)   --->   "%add_ln33 = add i5 %sub_ln33_mid2, %row_cast5" [f_b_1/forw_back_LTL.c:33]   --->   Operation 42 'add' 'add_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i5 %add_ln33 to i32" [f_b_1/forw_back_LTL.c:33]   --->   Operation 43 'sext' 'sext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln33 = zext i32 %sext_ln33 to i64" [f_b_1/forw_back_LTL.c:33]   --->   Operation 44 'zext' 'zext_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%out_matrix_addr = getelementptr [9 x float]* %out_matrix, i64 0, i64 %zext_ln33" [f_b_1/forw_back_LTL.c:33]   --->   Operation 45 'getelementptr' 'out_matrix_addr' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.79ns)   --->   "store float 0.000000e+00, float* %out_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:33]   --->   Operation 46 'store' <Predicate = (!icmp_ln31)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_2 : Operation 47 [1/1] (0.75ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:34]   --->   Operation 47 'br' <Predicate = (!icmp_ln31)> <Delay = 0.75>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "ret void" [f_b_1/forw_back_LTL.c:38]   --->   Operation 48 'ret' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.87>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4 [ 0, %.preheader.preheader ], [ %add_ln34, %.reset ]" [f_b_1/forw_back_LTL.c:34]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%col_0 = phi i3 [ %col_cast7_mid2, %.preheader.preheader ], [ %sub_ln36_6_mid2_v_v_s, %.reset ]" [f_b_1/forw_back_LTL.c:32]   --->   Operation 50 'phi' 'col_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty = phi float [ 0.000000e+00, %.preheader.preheader ], [ %tmp_s, %.reset ]" [f_b_1/forw_back_LTL.c:36]   --->   Operation 51 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%row_0 = phi i3 [ %row_cast4, %.preheader.preheader ], [ %row_6, %.reset ]"   --->   Operation 52 'phi' 'row_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 53 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln7 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_0, i5 0)" [f_b_1/forw_back_LTL.c:36]   --->   Operation 54 'bitconcatenate' 'shl_ln7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i8 %shl_ln7 to i9" [f_b_1/forw_back_LTL.c:36]   --->   Operation 55 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln36_8 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %col_0, i2 0)" [f_b_1/forw_back_LTL.c:36]   --->   Operation 56 'bitconcatenate' 'shl_ln36_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i5 %shl_ln36_8 to i9" [f_b_1/forw_back_LTL.c:36]   --->   Operation 57 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.90ns)   --->   "%sub_ln36_10 = sub i9 %zext_ln36_2, %zext_ln36_3" [f_b_1/forw_back_LTL.c:36]   --->   Operation 58 'sub' 'sub_ln36_10' <Predicate = true> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.88ns)   --->   "%icmp_ln34 = icmp eq i4 %indvar_flatten, -7" [f_b_1/forw_back_LTL.c:34]   --->   Operation 59 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.86ns)   --->   "%add_ln34 = add i4 %indvar_flatten, 1" [f_b_1/forw_back_LTL.c:34]   --->   Operation 60 'add' 'add_ln34' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %2, label %.reset" [f_b_1/forw_back_LTL.c:34]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.74ns)   --->   "%col_8 = add i3 %col_0, 1" [f_b_1/forw_back_LTL.c:34]   --->   Operation 62 'add' 'col_8' <Predicate = (!icmp_ln34)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%icmp_ln35 = icmp eq i3 %row_0, %indvars_iv_mid2" [f_b_1/forw_back_LTL.c:35]   --->   Operation 63 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.27ns)   --->   "%row_0_mid2 = select i1 %icmp_ln35, i3 %row_cast4, i3 %row_0" [f_b_1/forw_back_LTL.c:35]   --->   Operation 64 'select' 'row_0_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln36_mid1 = call i8 @_ssdm_op_BitConcatenate.i8.i3.i5(i3 %col_8, i5 0)" [f_b_1/forw_back_LTL.c:36]   --->   Operation 65 'bitconcatenate' 'shl_ln36_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i8 %shl_ln36_mid1 to i9" [f_b_1/forw_back_LTL.c:36]   --->   Operation 66 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln36_8_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %col_8, i2 0)" [f_b_1/forw_back_LTL.c:36]   --->   Operation 67 'bitconcatenate' 'shl_ln36_8_mid1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i5 %shl_ln36_8_mid1 to i9" [f_b_1/forw_back_LTL.c:36]   --->   Operation 68 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.90ns)   --->   "%sub_ln36 = sub i9 %zext_ln36_4, %zext_ln36_5" [f_b_1/forw_back_LTL.c:36]   --->   Operation 69 'sub' 'sub_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%sub_ln36_10_mid2 = select i1 %icmp_ln35, i9 %sub_ln36, i9 %sub_ln36_10" [f_b_1/forw_back_LTL.c:35]   --->   Operation 70 'select' 'sub_ln36_10_mid2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.27ns)   --->   "%sub_ln36_6_mid2_v_v_s = select i1 %icmp_ln35, i3 %col_8, i3 %col_0" [f_b_1/forw_back_LTL.c:35]   --->   Operation 71 'select' 'sub_ln36_6_mid2_v_v_s' <Predicate = (!icmp_ln34)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%sub_ln36_6_mid2_v_v_1 = zext i3 %sub_ln36_6_mid2_v_v_s to i4" [f_b_1/forw_back_LTL.c:35]   --->   Operation 72 'zext' 'sub_ln36_6_mid2_v_v_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.74ns)   --->   "%sub_ln36_6_mid2_v_v_2 = sub i4 %sub_ln36_6_mid2_v_v_1, %col_cast_mid2" [f_b_1/forw_back_LTL.c:35]   --->   Operation 73 'sub' 'sub_ln36_6_mid2_v_v_2' <Predicate = (!icmp_ln34)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%sub_ln36_6_mid2_v_v = sext i4 %sub_ln36_6_mid2_v_v_2 to i8" [f_b_1/forw_back_LTL.c:35]   --->   Operation 74 'sext' 'sub_ln36_6_mid2_v_v' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.63ns) (grouped into DSP with root node sub_ln36_6_mid2)   --->   "%sub_ln36_6_mid2_v = mul i8 %sub_ln36_6_mid2_v_v, 26" [f_b_1/forw_back_LTL.c:35]   --->   Operation 75 'mul' 'sub_ln36_6_mid2_v' <Predicate = (!icmp_ln34)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 76 [1/1] (2.20ns) (root node of the DSP)   --->   "%sub_ln36_6_mid2 = sub i8 %sub_ln36_6_mid2_v, %row_cast" [f_b_1/forw_back_LTL.c:35]   --->   Operation 76 'sub' 'sub_ln36_6_mid2' <Predicate = (!icmp_ln34)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%row_0_cast1_mid2_cas = zext i3 %row_0_mid2 to i8" [f_b_1/forw_back_LTL.c:35]   --->   Operation 77 'zext' 'row_0_cast1_mid2_cas' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln36)   --->   "%row_0_cast_mid2_cast = zext i3 %row_0_mid2 to i9" [f_b_1/forw_back_LTL.c:35]   --->   Operation 78 'zext' 'row_0_cast_mid2_cast' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.92ns) (out node of the LUT)   --->   "%add_ln36 = add i9 %sub_ln36_10_mid2, %row_0_cast_mid2_cast" [f_b_1/forw_back_LTL.c:36]   --->   Operation 79 'add' 'add_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln36_2 = sext i9 %add_ln36 to i32" [f_b_1/forw_back_LTL.c:36]   --->   Operation 80 'sext' 'sext_ln36_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i32 %sext_ln36_2 to i64" [f_b_1/forw_back_LTL.c:36]   --->   Operation 81 'zext' 'zext_ln36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%conv_out_1_addr = getelementptr [784 x float]* @conv_out_1, i64 0, i64 %zext_ln36" [f_b_1/forw_back_LTL.c:36]   --->   Operation 82 'getelementptr' 'conv_out_1_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 83 [2/2] (1.35ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 83 'load' 'conv_out_1_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 84 [1/1] (0.90ns)   --->   "%add_ln36_2 = add i8 %row_0_cast1_mid2_cas, %sub_ln36_6_mid2" [f_b_1/forw_back_LTL.c:36]   --->   Operation 84 'add' 'add_ln36_2' <Predicate = (!icmp_ln34)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln36_1 = sext i8 %add_ln36_2 to i64" [f_b_1/forw_back_LTL.c:36]   --->   Operation 85 'sext' 'sext_ln36_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [676 x float]* %kernel, i64 0, i64 %sext_ln36_1" [f_b_1/forw_back_LTL.c:36]   --->   Operation 86 'getelementptr' 'kernel_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_3 : Operation 87 [2/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 87 'load' 'kernel_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 4 <SV = 3> <Delay = 1.35>
ST_4 : Operation 88 [1/2] (1.35ns)   --->   "%conv_out_1_load = load float* %conv_out_1_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 88 'load' 'conv_out_1_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_4 : Operation 89 [1/2] (1.35ns)   --->   "%kernel_load = load float* %kernel_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 89 'load' 'kernel_load' <Predicate = (!icmp_ln34)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 8.28>
ST_5 : Operation 90 [3/3] (8.28ns)   --->   "%tmp = fmul float %conv_out_1_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 90 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 8.28>
ST_6 : Operation 91 [2/3] (8.28ns)   --->   "%tmp = fmul float %conv_out_1_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 91 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.74ns)   --->   "%row_6 = add i3 %row_0_mid2, 1" [f_b_1/forw_back_LTL.c:35]   --->   Operation 92 'add' 'row_6' <Predicate = (!icmp_ln34)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 8.28>
ST_7 : Operation 93 [1/3] (8.28ns)   --->   "%tmp = fmul float %conv_out_1_load, %kernel_load" [f_b_1/forw_back_LTL.c:36]   --->   Operation 93 'fmul' 'tmp' <Predicate = (!icmp_ln34)> <Delay = 8.28> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 2> <II = 1> <Delay = 8.28> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.71>
ST_8 : Operation 94 [4/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 94 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.71>
ST_9 : Operation 95 [3/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 95 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.71>
ST_10 : Operation 96 [2/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 96 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.50>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 97 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @Conv2d_label0_L_str)"   --->   Operation 98 'specloopname' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%empty_123 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 99 'speclooptripcount' 'empty_123' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [f_b_1/forw_back_LTL.c:35]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 101 [1/4] (7.71ns)   --->   "%tmp_s = fadd float %empty, %tmp" [f_b_1/forw_back_LTL.c:36]   --->   Operation 101 'fadd' 'tmp_s' <Predicate = (!icmp_ln34)> <Delay = 7.71> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.71> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (0.79ns)   --->   "store float %tmp_s, float* %out_matrix_addr, align 4" [f_b_1/forw_back_LTL.c:36]   --->   Operation 102 'store' <Predicate = (!icmp_ln34)> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "br label %1" [f_b_1/forw_back_LTL.c:35]   --->   Operation 103 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 12 <SV = 3> <Delay = 0.74>
ST_12 : Operation 104 [1/1] (0.62ns)   --->   "%j = add i2 %row_mid2, 1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 104 'add' 'j' <Predicate = true> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.74ns)   --->   "%add_ln32 = add i3 %indvars_iv_mid2, 1" [f_b_1/forw_back_LTL.c:32]   --->   Operation 105 'add' 'add_ln32' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader" [f_b_1/forw_back_LTL.c:32]   --->   Operation 106 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', f_b_1/forw_back_LTL.c:31) with incoming values : ('add_ln31', f_b_1/forw_back_LTL.c:31) [7]  (0.755 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'phi' operation ('col', f_b_1/forw_back_LTL.c:32) with incoming values : ('col_cast7_mid2_v', f_b_1/forw_back_LTL.c:32) [8]  (0 ns)
	'add' operation ('i', f_b_1/forw_back_LTL.c:31) [19]  (0.625 ns)
	'sub' operation ('sub_ln33_4', f_b_1/forw_back_LTL.c:33) [30]  (0.868 ns)
	'select' operation ('sub_ln33_mid2', f_b_1/forw_back_LTL.c:32) [31]  (0 ns)
	'add' operation ('add_ln33', f_b_1/forw_back_LTL.c:33) [35]  (0.878 ns)
	'getelementptr' operation ('out_matrix_addr', f_b_1/forw_back_LTL.c:33) [38]  (0 ns)
	'store' operation ('store_ln33', f_b_1/forw_back_LTL.c:33) of constant 0 on array 'out_matrix' [39]  (0.79 ns)

 <State 3>: 6.87ns
The critical path consists of the following:
	'phi' operation ('col_0', f_b_1/forw_back_LTL.c:32) with incoming values : ('col_cast7_mid2', f_b_1/forw_back_LTL.c:32) ('sub_ln36_6_mid2_v_v_s', f_b_1/forw_back_LTL.c:35) [43]  (0 ns)
	'add' operation ('col', f_b_1/forw_back_LTL.c:34) [56]  (0.746 ns)
	'select' operation ('sub_ln36_6_mid2_v_v_s', f_b_1/forw_back_LTL.c:35) [69]  (0.275 ns)
	'sub' operation ('sub_ln36_6_mid2_v_v_2', f_b_1/forw_back_LTL.c:35) [71]  (0.746 ns)
	'mul' operation of DSP[74] ('sub_ln36_6_mid2_v', f_b_1/forw_back_LTL.c:35) [73]  (0.638 ns)
	'sub' operation of DSP[74] ('sub_ln36_6_mid2', f_b_1/forw_back_LTL.c:35) [74]  (2.21 ns)
	'add' operation ('add_ln36_2', f_b_1/forw_back_LTL.c:36) [82]  (0.907 ns)
	'getelementptr' operation ('kernel_addr', f_b_1/forw_back_LTL.c:36) [84]  (0 ns)
	'load' operation ('kernel_load', f_b_1/forw_back_LTL.c:36) on array 'kernel' [85]  (1.35 ns)

 <State 4>: 1.35ns
The critical path consists of the following:
	'load' operation ('conv_out_1_load', f_b_1/forw_back_LTL.c:36) on array 'conv_out_1' [81]  (1.35 ns)

 <State 5>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_1/forw_back_LTL.c:36) [86]  (8.29 ns)

 <State 6>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_1/forw_back_LTL.c:36) [86]  (8.29 ns)

 <State 7>: 8.29ns
The critical path consists of the following:
	'fmul' operation ('tmp', f_b_1/forw_back_LTL.c:36) [86]  (8.29 ns)

 <State 8>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) [87]  (7.72 ns)

 <State 9>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) [87]  (7.72 ns)

 <State 10>: 7.72ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) [87]  (7.72 ns)

 <State 11>: 8.51ns
The critical path consists of the following:
	'fadd' operation ('tmp_s', f_b_1/forw_back_LTL.c:36) [87]  (7.72 ns)
	'store' operation ('store_ln36', f_b_1/forw_back_LTL.c:36) of variable 'tmp_s', f_b_1/forw_back_LTL.c:36 on array 'out_matrix' [88]  (0.79 ns)

 <State 12>: 0.746ns
The critical path consists of the following:
	'add' operation ('add_ln32', f_b_1/forw_back_LTL.c:32) [93]  (0.746 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
