$date
	Tue Jun 13 07:35:03 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module piso_tb $end
$var wire 1 ! so $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ pi [3:0] $end
$scope module p1 $end
$var wire 1 " clk $end
$var wire 1 # load $end
$var wire 4 % pi [3:0] $end
$var reg 1 ! so $end
$var reg 4 & temp [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
bx $
x#
0"
x!
$end
#5
0!
1"
#10
1#
b1010 $
b1010 %
#20
0#
#30
1#
#40
0#
b101 $
b101 %
