{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1567108039315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1567108039316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 30 00:47:19 2019 " "Processing started: Fri Aug 30 00:47:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1567108039316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1567108039316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1567108039317 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1567108039746 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a part3.v(90) " "Verilog HDL Declaration information at part3.v(90): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 90 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567108039839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G g part3.v(91) " "Verilog HDL Declaration information at part3.v(91): object \"G\" differs only in case from object \"g\" in the same scope" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 91 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567108039839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IR ir part3.v(102) " "Verilog HDL Declaration information at part3.v(102): object \"IR\" differs only in case from object \"ir\" in the same scope" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 102 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567108039839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR addr part3.v(73) " "Verilog HDL Declaration information at part3.v(73): object \"ADDR\" differs only in case from object \"addr\" in the same scope" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1567108039839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 9 9 " "Found 9 design units, including 9 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 part3 " "Found entity 1: part3" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu " "Found entity 2: cpu" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "3 processor " "Found entity 3: processor" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "4 control_unit " "Found entity 4: control_unit" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "5 multiplexer " "Found entity 5: multiplexer" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "6 AddSub " "Found entity 6: AddSub" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "7 regn " "Found entity 7: regn" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 453 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "8 counter " "Found entity 8: counter" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec3to8 " "Found entity 9: dec3to8" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 485 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567108039843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_mem.v 2 2 " "Found 2 design units, including 2 entities, in source file init_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 init_mem_meminit_nsl " "Found entity 1: init_mem_meminit_nsl" {  } { { "init_mem.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/init_mem.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039884 ""} { "Info" "ISGN_ENTITY_NAME" "2 init_mem " "Found entity 2: init_mem" {  } { { "init_mem.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/init_mem.v" 347 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567108039884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108039886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567108039886 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "LED part3.v(34) " "Verilog HDL Implicit Net warning at part3.v(34): created implicit net for \"LED\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567108039886 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3 " "Elaborating entity \"part3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1567108039962 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[8\] part3.v(4) " "Output port \"LEDR\[8\]\" at part3.v(4) has no driver" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1567108039964 "|part3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:mycpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:mycpu\"" {  } { { "part3.v" "mycpu" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108039977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor cpu:mycpu\|processor:proc " "Elaborating entity \"processor\" for hierarchy \"cpu:mycpu\|processor:proc\"" {  } { { "part3.v" "proc" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108039983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn cpu:mycpu\|processor:proc\|regn:r0 " "Elaborating entity \"regn\" for hierarchy \"cpu:mycpu\|processor:proc\|regn:r0\"" {  } { { "part3.v" "r0" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108039996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter cpu:mycpu\|processor:proc\|counter:PC " "Elaborating entity \"counter\" for hierarchy \"cpu:mycpu\|processor:proc\|counter:PC\"" {  } { { "part3.v" "PC" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040006 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 part3.v(480) " "Verilog HDL assignment warning at part3.v(480): truncated value with size 32 to match size of target (16)" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1567108040007 "|part3|cpu:mycpu|processor:proc|counter:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn cpu:mycpu\|processor:proc\|regn:ir " "Elaborating entity \"regn\" for hierarchy \"cpu:mycpu\|processor:proc\|regn:ir\"" {  } { { "part3.v" "ir" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub cpu:mycpu\|processor:proc\|AddSub:adder " "Elaborating entity \"AddSub\" for hierarchy \"cpu:mycpu\|processor:proc\|AddSub:adder\"" {  } { { "part3.v" "adder" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer cpu:mycpu\|processor:proc\|multiplexer:mux " "Elaborating entity \"multiplexer\" for hierarchy \"cpu:mycpu\|processor:proc\|multiplexer:mux\"" {  } { { "part3.v" "mux" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit cpu:mycpu\|processor:proc\|control_unit:CU " "Elaborating entity \"control_unit\" for hierarchy \"cpu:mycpu\|processor:proc\|control_unit:CU\"" {  } { { "part3.v" "CU" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040031 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(281) " "Verilog HDL Always Construct warning at part3.v(281): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 281 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040033 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(283) " "Verilog HDL Always Construct warning at part3.v(283): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040033 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(284) " "Verilog HDL Always Construct warning at part3.v(284): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 284 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040033 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(287) " "Verilog HDL Always Construct warning at part3.v(287): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040033 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(292) " "Verilog HDL Always Construct warning at part3.v(292): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040033 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(294) " "Verilog HDL Always Construct warning at part3.v(294): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(297) " "Verilog HDL Always Construct warning at part3.v(297): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 297 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(299) " "Verilog HDL Always Construct warning at part3.v(299): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(302) " "Verilog HDL Always Construct warning at part3.v(302): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(304) " "Verilog HDL Always Construct warning at part3.v(304): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(307) " "Verilog HDL Always Construct warning at part3.v(307): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(309) " "Verilog HDL Always Construct warning at part3.v(309): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 309 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(312) " "Verilog HDL Always Construct warning at part3.v(312): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 312 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(314) " "Verilog HDL Always Construct warning at part3.v(314): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(315) " "Verilog HDL Always Construct warning at part3.v(315): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040034 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(334) " "Verilog HDL Always Construct warning at part3.v(334): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 334 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040035 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(336) " "Verilog HDL Always Construct warning at part3.v(336): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 336 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040035 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(339) " "Verilog HDL Always Construct warning at part3.v(339): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 339 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040035 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(343) " "Verilog HDL Always Construct warning at part3.v(343): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 343 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040035 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Yreg part3.v(345) " "Verilog HDL Always Construct warning at part3.v(345): variable \"Yreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 345 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(349) " "Verilog HDL Always Construct warning at part3.v(349): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 349 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(351) " "Verilog HDL Always Construct warning at part3.v(351): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 351 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(370) " "Verilog HDL Always Construct warning at part3.v(370): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 370 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(373) " "Verilog HDL Always Construct warning at part3.v(373): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 373 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(375) " "Verilog HDL Always Construct warning at part3.v(375): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 375 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(379) " "Verilog HDL Always Construct warning at part3.v(379): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 379 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(381) " "Verilog HDL Always Construct warning at part3.v(381): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 381 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040036 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Xreg part3.v(383) " "Verilog HDL Always Construct warning at part3.v(383): variable \"Xreg\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040037 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "instruction part3.v(385) " "Verilog HDL Always Construct warning at part3.v(385): variable \"instruction\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 385 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1567108040037 "|part3|cpu:mycpu|processor:proc|control_unit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 cpu:mycpu\|processor:proc\|control_unit:CU\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"cpu:mycpu\|processor:proc\|control_unit:CU\|dec3to8:decX\"" {  } { { "part3.v" "decX" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory cpu:mycpu\|memory:memory_inst " "Elaborating entity \"memory\" for hierarchy \"cpu:mycpu\|memory:memory_inst\"" {  } { { "part3.v" "memory_inst" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file init.mif " "Parameter \"init_file\" = \"init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040142 ""}  } { { "memory.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1567108040142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6ke1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6ke1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6ke1 " "Found entity 1: altsyncram_6ke1" {  } { { "db/altsyncram_6ke1.tdf" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/db/altsyncram_6ke1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1567108040189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1567108040189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6ke1 cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_6ke1:auto_generated " "Elaborating entity \"altsyncram_6ke1\" for hierarchy \"cpu:mycpu\|memory:memory_inst\|altsyncram:altsyncram_component\|altsyncram_6ke1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/omar/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1567108040190 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1567108040861 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1567108041050 "|part3|LEDR[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1567108041050 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1567108041551 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/output_files/part3.map.smsg " "Generated suppressed messages file /home/omar/Desktop/FPGA/labs_performed/lab10/part3/output_files/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1567108041603 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1567108041758 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567108041758 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "part3.v" "" { Text "/home/omar/Desktop/FPGA/labs_performed/lab10/part3/part3.v" 1 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1567108041850 "|part3|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1567108041850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "434 " "Implemented 434 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1567108041850 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1567108041850 ""} { "Info" "ICUT_CUT_TM_LCELLS" "396 " "Implemented 396 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1567108041850 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1567108041850 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1567108041850 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1567108041881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 30 00:47:21 2019 " "Processing ended: Fri Aug 30 00:47:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1567108041881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1567108041881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1567108041881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1567108041881 ""}
