/*************************************************************************************
 *                                                                                   *
 * Copyright: (c) 2021 Broadcom.                                                     *
 * Broadcom Proprietary and Confidential. All rights reserved.                       *
 *                                                                                   *
 *************************************************************************************/

/*************************************************************************************
 *************************************************************************************
 *                                                                                   *
 *  Revision      :  Id                                                              *
 *                                                                                   *
 *  Description   :  const array definition used by  merlin7_pcieg3_reg_dump().              *
 *                   Each row of merlin7_pcieg3_reg_dump_arr represents a block of 16        *
 *                   addresses. The first value of a row is the starting address of  *
 *                   a register block, and the second value is a valid register      *
 *                   enable bitmap. The bitmap represents which addresses are valid  *
 *                   within the block.                                               *
 *                                                                                   *
 *************************************************************************************
 *************************************************************************************/


/* THIS FILE IS GENERATED USING AN AUTOMATED SCRIPT... PLEASE DO NOT EDIT THIS FILE DIRECTLY !!! */

#include "merlin7_pcieg3_reg_dump.h"

/*! @file
 *
 */

merlin7_pcieg3_reg_dump_arr_t *merlin7_pcieg3_get_reg_dump_arr(void) {
    static const uint16_t merlin7_pcieg3_reg_dump_arr[MERLIN7_PCIEG3_REG_DUMP_SECTIONS][2] = {
    /* start register block, valid register enable */
    {0xd000, 0x6ffe},
    {0xd010, 0x7fff},
    {0xd020, 0x7eff},
    {0xd030, 0x7fff},
    {0xd040, 0x0007},
    {0xd070, 0x3f3f},
    {0xd080, 0x5e6b},
    {0xd090, 0x03ff},
    {0xd0a0, 0x07ff},
    {0xd0d0, 0x1fff},
    {0xd0e0, 0x010f},
    {0xd110, 0x780f},
    {0xd140, 0x00fe},
    {0xd160, 0x119e},
    {0xd170, 0x309e},
    {0xd180, 0x5e6b},
    {0xd190, 0x5e6b},
    {0xd1a0, 0x3fff},
    {0xd240, 0x00ff},
    {0xd250, 0x7fff},
    {0xd260, 0x7fff},
    {0xd270, 0x003f},
    {0xd280, 0x7fff},
    {0xd290, 0x7fff},
    {0xd2a0, 0x007f},
    {0xd300, 0x00ff},
    {0xd310, 0x7fff},
    {0xd320, 0x07ff},
    {0xd330, 0x003f},
    {0xd340, 0x003f},
    {0xd350, 0x003f},
    {0xd0f0, 0x47ff},
    {0xd100, 0x7fff},
    {0xd130, 0x0003},
    {0xd150, 0x000f},
    {0xd200, 0x7fff},
    {0xd210, 0x0fff},
    {0xd220, 0x07ff},
    {0xd230, 0x0003},
    {0xffd0, 0xf000},
    {0xd0b0, 0xcfff},
    {0xd120, 0x7f7f},
    };
    return merlin7_pcieg3_reg_dump_arr;
}
