// Seed: 3714319057
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output tri0 id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1'b0;
endmodule
module module_0 #(
    parameter id_16 = 32'd26,
    parameter id_18 = 32'd91,
    parameter id_20 = 32'd80,
    parameter id_23 = 32'd56,
    parameter id_8  = 32'd73
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    id_17,
    _id_18,
    id_19,
    _id_20,
    id_21,
    id_22,
    module_1
);
  input wire _id_23;
  module_0 modCall_1 (
      id_17,
      id_21,
      id_2,
      id_21,
      id_21,
      id_14
  );
  inout wire id_22;
  inout wire id_21;
  inout wire _id_20;
  output wire id_19;
  inout wire _id_18;
  inout wire id_17;
  input wire _id_16;
  output supply1 id_15;
  output supply1 id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire _id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output logic [7:0] id_5;
  output wire id_4;
  input supply0 id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_24 = 1;
  wire id_25;
  assign id_7 = id_21;
  assign id_14 = 1;
  assign id_5[id_18*~id_20==-1] = 1;
  wire [1 : 1] id_26;
  wire id_27;
  logic [1 : -1 'd0 -  id_8] id_28;
  assign id_7[id_16>""] = id_2 ? -1 : (id_16);
  assign id_15.id_3 = 1'b0;
  logic id_29;
  ;
  logic [1 'h0 : id_23] id_30;
  ;
endmodule
