\hypertarget{group__UART__Half__Duplex__Selection}{}\doxysection{UART Half Duplex Selection}
\label{group__UART__Half__Duplex__Selection}\index{UART Half Duplex Selection@{UART Half Duplex Selection}}
Collaboration diagram for UART Half Duplex Selection\+:
% FIG 0
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__UART__Half__Duplex__Selection_ga282d253c045fd9a3785c6c3e3293346c}{UART\+\_\+\+HALF\+\_\+\+DUPLEX\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__UART__Half__Duplex__Selection_ga61e92cc4435c05d850f9fd5456f391e6}{UART\+\_\+\+HALF\+\_\+\+DUPLEX\+\_\+\+ENABLE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__UART__Half__Duplex__Selection_ga282d253c045fd9a3785c6c3e3293346c}\label{group__UART__Half__Duplex__Selection_ga282d253c045fd9a3785c6c3e3293346c}} 
\index{UART Half Duplex Selection@{UART Half Duplex Selection}!UART\_HALF\_DUPLEX\_DISABLE@{UART\_HALF\_DUPLEX\_DISABLE}}
\index{UART\_HALF\_DUPLEX\_DISABLE@{UART\_HALF\_DUPLEX\_DISABLE}!UART Half Duplex Selection@{UART Half Duplex Selection}}
\doxysubsubsection{\texorpdfstring{UART\_HALF\_DUPLEX\_DISABLE}{UART\_HALF\_DUPLEX\_DISABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+HALF\+\_\+\+DUPLEX\+\_\+\+DISABLE~0x00000000U}

UART half-\/duplex disabled \mbox{\Hypertarget{group__UART__Half__Duplex__Selection_ga61e92cc4435c05d850f9fd5456f391e6}\label{group__UART__Half__Duplex__Selection_ga61e92cc4435c05d850f9fd5456f391e6}} 
\index{UART Half Duplex Selection@{UART Half Duplex Selection}!UART\_HALF\_DUPLEX\_ENABLE@{UART\_HALF\_DUPLEX\_ENABLE}}
\index{UART\_HALF\_DUPLEX\_ENABLE@{UART\_HALF\_DUPLEX\_ENABLE}!UART Half Duplex Selection@{UART Half Duplex Selection}}
\doxysubsubsection{\texorpdfstring{UART\_HALF\_DUPLEX\_ENABLE}{UART\_HALF\_DUPLEX\_ENABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+HALF\+\_\+\+DUPLEX\+\_\+\+ENABLE~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac71129810fab0b46d91161a39e3f8d01}{USART\+\_\+\+CR3\+\_\+\+HDSEL}}}

UART half-\/duplex enabled ~\newline
 