Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: ect_master.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ect_master.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ect_master"
Output Format                      : NGC
Target Device                      : xc6slx4-2-cpg196

---- Source Options
Top Module Name                    : ect_master
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\HU\DA_test\ect_master\ipcore_dir\microblaze_mcs.vhd" into library work
Parsing VHDL file "D:\HU\DA_test\ect_master\ipcore_dir\dcm.vhd" into library work
Parsing entity <dcm>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "D:\HU\DA_test\ect_master\ipcore_dir\dds.vhd" into library work
Parsing entity <dds>.
Parsing architecture <dds_a> of entity <dds>.
Parsing VHDL file "D:\HU\DA_test\ect_master\AD9240.vhd" into library work
Parsing entity <ad9240>.
Parsing architecture <Behavioral> of entity <ad9240>.
Parsing VHDL file "D:\HU\DA_test\ect_master\ect_master.vhd" into library work
Parsing entity <ect_master>.
Parsing architecture <Behavioral> of entity <ect_master>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ect_master> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "D:\HU\DA_test\ect_master\ect_master.vhd" Line 167: Using initial value "0000000000001000001100010" for dds_data since it is never assigned
WARNING:HDLCompiler:89 - "D:\HU\DA_test\ect_master\ect_master.vhd" Line 63: <microblaze_mcs> remains a black-box since it has no binding entity.

Elaborating entity <ad9240> (architecture <Behavioral>) from library <work>.

Elaborating entity <dcm> (architecture <xilinx>) from library <work>.

Elaborating entity <dds> (architecture <dds_a>) from library <work>.
WARNING:HDLCompiler:634 - "D:\HU\DA_test\ect_master\ect_master.vhd" Line 136: Net <IO_Read_Data[31]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\HU\DA_test\ect_master\ect_master.vhd" Line 164: Net <dcmreset> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ect_master>.
    Related source file is "D:\HU\DA_test\ect_master\ect_master.vhd".
WARNING:Xst:647 - Input <pwait> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <RTS> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "D:\HU\DA_test\ect_master\ect_master.vhd" line 193: Output port <IO_Byte_Enable> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\HU\DA_test\ect_master\ect_master.vhd" line 193: Output port <UART_Interrupt> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\HU\DA_test\ect_master\ect_master.vhd" line 193: Output port <INTC_IRQ> of the instance <mcs_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\HU\DA_test\ect_master\ect_master.vhd" line 342: Output port <CLK_OUT2> of the instance <Inst_clk> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\HU\DA_test\ect_master\ect_master.vhd" line 342: Output port <clocklocked> of the instance <Inst_clk> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <IO_Read_Data<31:16>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <dcmreset> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <IO_Ready>.
    Found 1-bit register for signal <IO_Read_Data<15>>.
    Found 1-bit register for signal <IO_Read_Data<14>>.
    Found 1-bit register for signal <IO_Read_Data<13>>.
    Found 1-bit register for signal <IO_Read_Data<12>>.
    Found 1-bit register for signal <IO_Read_Data<11>>.
    Found 1-bit register for signal <IO_Read_Data<10>>.
    Found 1-bit register for signal <IO_Read_Data<9>>.
    Found 1-bit register for signal <IO_Read_Data<8>>.
    Found 1-bit register for signal <IO_Read_Data<7>>.
    Found 1-bit register for signal <IO_Read_Data<6>>.
    Found 1-bit register for signal <IO_Read_Data<5>>.
    Found 1-bit register for signal <IO_Read_Data<4>>.
    Found 1-bit register for signal <IO_Read_Data<3>>.
    Found 1-bit register for signal <IO_Read_Data<2>>.
    Found 1-bit register for signal <IO_Read_Data<1>>.
    Found 1-bit register for signal <IO_Read_Data<0>>.
    Found 1-bit register for signal <rled<2>>.
    Found 1-bit register for signal <rled<1>>.
    Found 1-bit register for signal <rled<0>>.
    Found 1-bit register for signal <astb>.
    Found 1-bit register for signal <dstb>.
    Found 1-bit register for signal <pwr>.
    Summary:
	inferred  23 D-type flip-flop(s).
Unit <ect_master> synthesized.

Synthesizing Unit <ad9240>.
    Related source file is "D:\HU\DA_test\ect_master\AD9240.vhd".
WARNING:Xst:647 - Input <otr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 14-bit register for signal <adout>.
    Summary:
	inferred  14 D-type flip-flop(s).
Unit <ad9240> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "D:\HU\DA_test\ect_master\ipcore_dir\dcm.vhd".
    Summary:
	no macro.
Unit <dcm> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 1-bit register                                        : 23
 14-bit register                                       : 1
# Xors                                                 : 1
 14-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/microblaze_mcs.ngc>.
Reading core <ipcore_dir/dds.ngc>.
Loading core <microblaze_mcs> for timing and area information for instance <mcs_0>.
Loading core <dds> for timing and area information for instance <Inst_dds>.
WARNING:Xst:1710 - FF/Latch <IO_Read_Data_14> (without init value) has a constant value of 0 in block <ect_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IO_Read_Data_15> (without init value) has a constant value of 0 in block <ect_master>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37
# Xors                                                 : 1
 14-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <IO_Read_Data_15> (without init value) has a constant value of 0 in block <ect_master>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <IO_Read_Data_14> (without init value) has a constant value of 0 in block <ect_master>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <ad9240> ...

Optimizing unit <ect_master> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ect_master, actual ratio is 30.
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <blk00000156> in Unit <Inst_dds> is equivalent to the following 2 FFs/Latches : <blk000001bb> <blk000001bc> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 29 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <blk00000156> in Unit <Inst_dds> is equivalent to the following 2 FFs/Latches : <blk000001bb> <blk000001bc> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ect_master.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1085
#      GND                         : 3
#      INV                         : 14
#      LUT1                        : 4
#      LUT2                        : 136
#      LUT3                        : 95
#      LUT4                        : 201
#      LUT5                        : 40
#      LUT6                        : 164
#      LUT6_2                      : 90
#      MULT_AND                    : 3
#      MUXCY                       : 65
#      MUXCY_L                     : 74
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 12
#      VCC                         : 3
#      XORCY                       : 114
# FlipFlops/Latches                : 816
#      FD                          : 313
#      FDE                         : 173
#      FDR                         : 111
#      FDRE                        : 194
#      FDS                         : 9
#      FDSE                        : 16
# RAMS                             : 73
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 9
# Shift Registers                  : 61
#      SRL16E                      : 58
#      SRLC16E                     : 3
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 40
#      IBUF                        : 15
#      IBUFG                       : 1
#      OBUF                        : 24
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx4cpg196-2 


Slice Logic Utilization: 
 Number of Slice Registers:             816  out of   4800    17%  
 Number of Slice LUTs:                  933  out of   2400    38%  
    Number used as Logic:               744  out of   2400    31%  
    Number used as Memory:              189  out of   1200    15%  
       Number used as RAM:              128
       Number used as SRL:               61

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1423
   Number with an unused Flip Flop:     607  out of   1423    42%  
   Number with an unused LUT:           490  out of   1423    34%  
   Number of fully used LUT-FF pairs:   326  out of   1423    22%  
   Number of unique control sets:        52

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  40  out of    106    37%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                9  out of     12    75%  
    Number using Block RAM only:          9
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | DCM_SP:CLKFX           | 737   |
clk                                | DCM_SP:CLK0            | 213   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 86.193ns (Maximum Frequency: 11.602MHz)
   Minimum input arrival time before clock: 2.338ns
   Maximum output required time after clock: 5.054ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 86.193ns (frequency: 11.602MHz)
  Total number of paths / destination ports: 138034 / 2708
-------------------------------------------------------------------------
Delay:               8.619ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      clk rising 10.0X
  Destination Clock: clk rising 10.0X

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             47   0.525   1.770  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         51   0.254   2.105  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[16].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.imm_Value<0>)
     LUT4:I0->O            1   0.254   0.958  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.res_forward2_1)
     LUT4:I0->O           44   0.254   1.997  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/Using_FPGA.Res_Forward2_LUT4 (U0/microblaze_I/MicroBlaze_Core_I/Area.res_Forward2)
     LUT6:I2->O            1   0.254   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12_G (N117)
     MUXF7:I1->O           1   0.175   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Mmux_op2_I12 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.074          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[23].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      8.619ns (1.790ns logic, 6.829ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.338ns (Levels of Logic = 3)
  Source:            RXD (PAD)
  Destination:       mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1 (FF)
  Destination Clock: clk rising 10.0X

  Data Path: RXD to mcs_0/U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.682  RXD_IBUF (RXD_IBUF)
     begin scope: 'mcs_0:UART_Rx'
     LUT2:I1->O            1   0.254   0.000  U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/Mmux_RX_PWR_87_o_MUX_4577_o11 (U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/RX_PWR_87_o_MUX_4577_o)
     FD:D                      0.074          U0/iomodule_0/IOModule_Core_I1/Using_UART_RX.UART_RX_I1/rx_1
    ----------------------------------------
    Total                      2.338ns (1.656ns logic, 0.682ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              5.054ns (Levels of Logic = 3)
  Source:            Inst_dds/blk00000136 (FF)
  Destination:       DO<13> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_dds/blk00000136 to DO<13>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  blk00000136 (U0/i_synth/I_SINCOS.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q<6>)
     end scope: 'Inst_dds:sine<13>'
     INV:I->O              1   0.255   0.681  Mxor_DO_13_xo<0>1_INV_0 (DO_13_OBUF)
     OBUF:I->O                 2.912          DO_13_OBUF (DO<13>)
    ----------------------------------------
    Total                      5.054ns (3.692ns logic, 1.362ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.619|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.14 secs
 
--> 

Total memory usage is 311688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :   11 (   0 filtered)

