{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1600433768680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1600433768680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 18 09:56:08 2020 " "Processing started: Fri Sep 18 09:56:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1600433768680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1600433768680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off reg32_avalon_interface -c reg32_avalon_interface " "Command: quartus_map --read_settings_files=on --write_settings_files=off reg32_avalon_interface -c reg32_avalon_interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1600433768680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1600433768999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32_avalon_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32_avalon_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32_avalon_interface-Structure " "Found design unit 1: reg32_avalon_interface-Structure" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32_avalon_interface " "Found entity 1: reg32_avalon_interface" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-Behavior " "Found design unit 1: reg32-Behavior" {  } { { "reg32.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador8bit-contador " "Found design unit 1: contador8bit-contador" {  } { { "contador8bit.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador8bit " "Found entity 1: contador8bit" {  } { { "contador8bit.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador1-cont1 " "Found design unit 1: contador1-cont1" {  } { { "contador1.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador1 " "Found entity 1: contador1" {  } { { "contador1.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador0-cont0 " "Found design unit 1: contador0-cont0" {  } { { "contador0.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador0.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador0 " "Found entity 1: contador0" {  } { { "contador0.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/contador0.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "read_enable_cnt reg32_avalon_interface.vhd(76) " "VHDL error at reg32_avalon_interface.vhd(76): object \"read_enable_cnt\" is used but not declared" {  } { { "reg32_avalon_interface.vhd" "" { Text "D:/exemplo_VHDL/SimpleNiosII/hw/reg32_avalon_interface.vhd" 76 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1600433769463 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1600433769639 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 18 09:56:09 2020 " "Processing ended: Fri Sep 18 09:56:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1600433769639 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1600433769639 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1600433769639 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600433769639 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1600433770389 ""}
