-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.
--cntr[24] is cntr[24]
--register power-up is low

cntr[24] = DFFEAS(A1L2, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--UC1_W_alu_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[5]
--register power-up is low

UC1_W_alu_result[5] = DFFEAS(UC1L313, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[4]
--register power-up is low

UC1_W_alu_result[4] = DFFEAS(UC1L312, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[15]
--register power-up is low

UC1_W_alu_result[15] = DFFEAS(UC1L323, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[14]
--register power-up is low

UC1_W_alu_result[14] = DFFEAS(UC1L322, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[13]
--register power-up is low

UC1_W_alu_result[13] = DFFEAS(UC1L321, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[12]
--register power-up is low

UC1_W_alu_result[12] = DFFEAS(UC1L320, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[11]
--register power-up is low

UC1_W_alu_result[11] = DFFEAS(UC1L319, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[10]
--register power-up is low

UC1_W_alu_result[10] = DFFEAS(UC1L318, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[9]
--register power-up is low

UC1_W_alu_result[9] = DFFEAS(UC1L317, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[8]
--register power-up is low

UC1_W_alu_result[8] = DFFEAS(UC1L316, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[7]
--register power-up is low

UC1_W_alu_result[7] = DFFEAS(UC1L315, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[6]
--register power-up is low

UC1_W_alu_result[6] = DFFEAS(UC1L314, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[2]
--register power-up is low

UC1_W_alu_result[2] = DFFEAS(UC1L310, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[3]
--register power-up is low

UC1_W_alu_result[3] = DFFEAS(UC1L311, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--A1L2 is Add0~1
A1L2_adder_eqn = ( cntr[24] ) + ( GND ) + ( A1L7 );
A1L2 = SUM(A1L2_adder_eqn);


--EB1_td_shift[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]
--register power-up is low

EB1_td_shift[0] = AMPP_FUNCTION(A1L136, EB1L69, !A1L128, !A1L134, EB1L57);


--QD1_sr[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[1]
--register power-up is low

QD1_sr[1] = DFFEAS(QD1L57, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--ZC2_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[0]_PORT_A_data_in = UC1L804;
ZC2_q_b[0]_PORT_A_data_in_reg = DFFE(ZC2_q_b[0]_PORT_A_data_in, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[0]_PORT_A_address_reg = DFFE(ZC2_q_b[0]_PORT_A_address, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[0]_PORT_B_address_reg = DFFE(ZC2_q_b[0]_PORT_B_address, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[0]_PORT_A_write_enable, ZC2_q_b[0]_clock_0, , , );
ZC2_q_b[0]_PORT_B_read_enable = VCC;
ZC2_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[0]_PORT_B_read_enable, ZC2_q_b[0]_clock_1, , , );
ZC2_q_b[0]_clock_0 = CLOCK_50;
ZC2_q_b[0]_clock_1 = CLOCK_50;
ZC2_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[0]_PORT_B_data_out = MEMORY(ZC2_q_b[0]_PORT_A_data_in_reg, , ZC2_q_b[0]_PORT_A_address_reg, ZC2_q_b[0]_PORT_B_address_reg, ZC2_q_b[0]_PORT_A_write_enable_reg, , , ZC2_q_b[0]_PORT_B_read_enable_reg, , , ZC2_q_b[0]_clock_0, ZC2_q_b[0]_clock_1, ZC2_q_b[0]_clock_enable_0, , , , , );
ZC2_q_b[0] = ZC2_q_b[0]_PORT_B_data_out[0];


--UC1_R_ctrl_st is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_st
--register power-up is low

UC1_R_ctrl_st = DFFEAS(UC1L250, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , !UC1_D_iw[2],  );


--UC1_F_pc[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[9]
--register power-up is low

UC1_F_pc[9] = DFFEAS(UC1L82, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L10,  , !UC1L667, UC1L668);


--UC1_F_pc[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[10]
--register power-up is low

UC1_F_pc[10] = DFFEAS(UC1L78, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L14,  , !UC1L667, UC1L668);


--UC1_F_pc[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[11]
--register power-up is low

UC1_F_pc[11] = DFFEAS(UC1L74, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L18,  , !UC1L667, UC1L668);


--UC1_E_shift_rot_result[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]
--register power-up is low

UC1_E_shift_rot_result[5] = DFFEAS(UC1L433, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[5],  ,  , UC1_E_new_inst);


--UC1_E_src2[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]
--register power-up is low

UC1_E_src2[5] = DFFEAS(UC1_D_iw[11], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[5],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~1
UC1L58_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[5]) ) + ( UC1_E_src1[5] ) + ( UC1L63 );
UC1L58 = SUM(UC1L58_adder_eqn);

--UC1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~2
UC1L59_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[5]) ) + ( UC1_E_src1[5] ) + ( UC1L63 );
UC1L59 = CARRY(UC1L59_adder_eqn);


--UC1_E_shift_rot_result[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]
--register power-up is low

UC1_E_shift_rot_result[4] = DFFEAS(UC1L432, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[4],  ,  , UC1_E_new_inst);


--UC1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~5
UC1L62_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[4]) ) + ( UC1_E_src1[4] ) + ( UC1L111 );
UC1L62 = SUM(UC1L62_adder_eqn);

--UC1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~6
UC1L63_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[4]) ) + ( UC1_E_src1[4] ) + ( UC1L111 );
UC1L63 = CARRY(UC1L63_adder_eqn);


--UC1_E_shift_rot_result[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]
--register power-up is low

UC1_E_shift_rot_result[15] = DFFEAS(UC1L443, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[15],  ,  , UC1_E_new_inst);


--UC1_E_src2[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[15]
--register power-up is low

UC1_E_src2[15] = DFFEAS(UC1_D_iw[21], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[15],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~9
UC1L66_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[15]) ) + ( UC1_E_src1[15] ) + ( UC1L71 );
UC1L66 = SUM(UC1L66_adder_eqn);

--UC1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~10
UC1L67_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[15]) ) + ( UC1_E_src1[15] ) + ( UC1L71 );
UC1L67 = CARRY(UC1L67_adder_eqn);


--UC1_E_shift_rot_result[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]
--register power-up is low

UC1_E_shift_rot_result[14] = DFFEAS(UC1L442, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[14],  ,  , UC1_E_new_inst);


--UC1_E_src2[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[14]
--register power-up is low

UC1_E_src2[14] = DFFEAS(UC1_D_iw[20], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[14],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~13
UC1L70_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[14]) ) + ( UC1_E_src1[14] ) + ( UC1L75 );
UC1L70 = SUM(UC1L70_adder_eqn);

--UC1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~14
UC1L71_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[14]) ) + ( UC1_E_src1[14] ) + ( UC1L75 );
UC1L71 = CARRY(UC1L71_adder_eqn);


--UC1_E_shift_rot_result[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]
--register power-up is low

UC1_E_shift_rot_result[13] = DFFEAS(UC1L441, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[13],  ,  , UC1_E_new_inst);


--UC1_E_src2[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[13]
--register power-up is low

UC1_E_src2[13] = DFFEAS(UC1_D_iw[19], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[13],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~17
UC1L74_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[13]) ) + ( UC1_E_src1[13] ) + ( UC1L79 );
UC1L74 = SUM(UC1L74_adder_eqn);

--UC1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~18
UC1L75_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[13]) ) + ( UC1_E_src1[13] ) + ( UC1L79 );
UC1L75 = CARRY(UC1L75_adder_eqn);


--UC1_E_shift_rot_result[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]
--register power-up is low

UC1_E_shift_rot_result[12] = DFFEAS(UC1L440, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[12],  ,  , UC1_E_new_inst);


--UC1_E_src2[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[12]
--register power-up is low

UC1_E_src2[12] = DFFEAS(UC1_D_iw[18], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[12],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~21
UC1L78_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[12]) ) + ( UC1_E_src1[12] ) + ( UC1L83 );
UC1L78 = SUM(UC1L78_adder_eqn);

--UC1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~22
UC1L79_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[12]) ) + ( UC1_E_src1[12] ) + ( UC1L83 );
UC1L79 = CARRY(UC1L79_adder_eqn);


--UC1_E_shift_rot_result[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]
--register power-up is low

UC1_E_shift_rot_result[11] = DFFEAS(UC1L439, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[11],  ,  , UC1_E_new_inst);


--UC1_E_src2[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[11]
--register power-up is low

UC1_E_src2[11] = DFFEAS(UC1_D_iw[17], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[11],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~25
UC1L82_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[11]) ) + ( UC1_E_src1[11] ) + ( UC1L87 );
UC1L82 = SUM(UC1L82_adder_eqn);

--UC1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~26
UC1L83_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[11]) ) + ( UC1_E_src1[11] ) + ( UC1L87 );
UC1L83 = CARRY(UC1L83_adder_eqn);


--UC1_E_shift_rot_result[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]
--register power-up is low

UC1_E_shift_rot_result[10] = DFFEAS(UC1L438, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[10],  ,  , UC1_E_new_inst);


--UC1_E_src2[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[10]
--register power-up is low

UC1_E_src2[10] = DFFEAS(UC1_D_iw[16], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[10],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~29
UC1L86_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[10]) ) + ( UC1_E_src1[10] ) + ( UC1L91 );
UC1L86 = SUM(UC1L86_adder_eqn);

--UC1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~30
UC1L87_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[10]) ) + ( UC1_E_src1[10] ) + ( UC1L91 );
UC1L87 = CARRY(UC1L87_adder_eqn);


--UC1_E_shift_rot_result[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]
--register power-up is low

UC1_E_shift_rot_result[9] = DFFEAS(UC1L437, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[9],  ,  , UC1_E_new_inst);


--UC1_E_src2[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[9]
--register power-up is low

UC1_E_src2[9] = DFFEAS(UC1_D_iw[15], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[9],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~33
UC1L90_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[9]) ) + ( UC1_E_src1[9] ) + ( UC1L95 );
UC1L90 = SUM(UC1L90_adder_eqn);

--UC1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~34
UC1L91_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[9]) ) + ( UC1_E_src1[9] ) + ( UC1L95 );
UC1L91 = CARRY(UC1L91_adder_eqn);


--UC1_E_shift_rot_result[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]
--register power-up is low

UC1_E_shift_rot_result[8] = DFFEAS(UC1L436, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[8],  ,  , UC1_E_new_inst);


--UC1_E_src2[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[8]
--register power-up is low

UC1_E_src2[8] = DFFEAS(UC1_D_iw[14], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[8],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~37
UC1L94_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[8]) ) + ( UC1_E_src1[8] ) + ( UC1L99 );
UC1L94 = SUM(UC1L94_adder_eqn);

--UC1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~38
UC1L95_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[8]) ) + ( UC1_E_src1[8] ) + ( UC1L99 );
UC1L95 = CARRY(UC1L95_adder_eqn);


--UC1_E_shift_rot_result[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]
--register power-up is low

UC1_E_shift_rot_result[7] = DFFEAS(UC1L435, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[7],  ,  , UC1_E_new_inst);


--UC1_E_src2[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[7]
--register power-up is low

UC1_E_src2[7] = DFFEAS(UC1_D_iw[13], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[7],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~41
UC1L98_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[7]) ) + ( UC1_E_src1[7] ) + ( UC1L103 );
UC1L98 = SUM(UC1L98_adder_eqn);

--UC1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~42
UC1L99_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[7]) ) + ( UC1_E_src1[7] ) + ( UC1L103 );
UC1L99 = CARRY(UC1L99_adder_eqn);


--UC1_E_shift_rot_result[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]
--register power-up is low

UC1_E_shift_rot_result[6] = DFFEAS(UC1L434, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[6],  ,  , UC1_E_new_inst);


--UC1_E_src2[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[6]
--register power-up is low

UC1_E_src2[6] = DFFEAS(UC1_D_iw[12], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[6],  , UC1L501, !UC1_R_src2_use_imm);


--UC1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~45
UC1L102_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[6]) ) + ( UC1_E_src1[6] ) + ( UC1L59 );
UC1L102 = SUM(UC1L102_adder_eqn);

--UC1L103 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~46
UC1L103_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[6]) ) + ( UC1_E_src1[6] ) + ( UC1L59 );
UC1L103 = CARRY(UC1L103_adder_eqn);


--UC1_E_shift_rot_result[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]
--register power-up is low

UC1_E_shift_rot_result[2] = DFFEAS(UC1L430, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[2],  ,  , UC1_E_new_inst);


--UC1L106 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~49
UC1L106_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[2]) ) + ( UC1_E_src1[2] ) + ( UC1L115 );
UC1L106 = SUM(UC1L106_adder_eqn);

--UC1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~50
UC1L107_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[2]) ) + ( UC1_E_src1[2] ) + ( UC1L115 );
UC1L107 = CARRY(UC1L107_adder_eqn);


--UC1_E_shift_rot_result[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]
--register power-up is low

UC1_E_shift_rot_result[3] = DFFEAS(UC1L431, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[3],  ,  , UC1_E_new_inst);


--UC1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~53
UC1L110_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[3]) ) + ( UC1_E_src1[3] ) + ( UC1L107 );
UC1L110 = SUM(UC1L110_adder_eqn);

--UC1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~54
UC1L111_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[3]) ) + ( UC1_E_src1[3] ) + ( UC1L107 );
UC1L111 = CARRY(UC1L111_adder_eqn);


--ZC2_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[1]_PORT_A_data_in = UC1L808;
ZC2_q_b[1]_PORT_A_data_in_reg = DFFE(ZC2_q_b[1]_PORT_A_data_in, ZC2_q_b[1]_clock_0, , , );
ZC2_q_b[1]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[1]_PORT_A_address_reg = DFFE(ZC2_q_b[1]_PORT_A_address, ZC2_q_b[1]_clock_0, , , );
ZC2_q_b[1]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[1]_PORT_B_address_reg = DFFE(ZC2_q_b[1]_PORT_B_address, ZC2_q_b[1]_clock_1, , , );
ZC2_q_b[1]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[1]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[1]_PORT_A_write_enable, ZC2_q_b[1]_clock_0, , , );
ZC2_q_b[1]_PORT_B_read_enable = VCC;
ZC2_q_b[1]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[1]_PORT_B_read_enable, ZC2_q_b[1]_clock_1, , , );
ZC2_q_b[1]_clock_0 = CLOCK_50;
ZC2_q_b[1]_clock_1 = CLOCK_50;
ZC2_q_b[1]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[1]_PORT_B_data_out = MEMORY(ZC2_q_b[1]_PORT_A_data_in_reg, , ZC2_q_b[1]_PORT_A_address_reg, ZC2_q_b[1]_PORT_B_address_reg, ZC2_q_b[1]_PORT_A_write_enable_reg, , , ZC2_q_b[1]_PORT_B_read_enable_reg, , , ZC2_q_b[1]_clock_0, ZC2_q_b[1]_clock_1, ZC2_q_b[1]_clock_enable_0, , , , , );
ZC2_q_b[1] = ZC2_q_b[1]_PORT_B_data_out[0];


--ZC2_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[2]_PORT_A_data_in = UC1L809;
ZC2_q_b[2]_PORT_A_data_in_reg = DFFE(ZC2_q_b[2]_PORT_A_data_in, ZC2_q_b[2]_clock_0, , , );
ZC2_q_b[2]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[2]_PORT_A_address_reg = DFFE(ZC2_q_b[2]_PORT_A_address, ZC2_q_b[2]_clock_0, , , );
ZC2_q_b[2]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[2]_PORT_B_address_reg = DFFE(ZC2_q_b[2]_PORT_B_address, ZC2_q_b[2]_clock_1, , , );
ZC2_q_b[2]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[2]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[2]_PORT_A_write_enable, ZC2_q_b[2]_clock_0, , , );
ZC2_q_b[2]_PORT_B_read_enable = VCC;
ZC2_q_b[2]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[2]_PORT_B_read_enable, ZC2_q_b[2]_clock_1, , , );
ZC2_q_b[2]_clock_0 = CLOCK_50;
ZC2_q_b[2]_clock_1 = CLOCK_50;
ZC2_q_b[2]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[2]_PORT_B_data_out = MEMORY(ZC2_q_b[2]_PORT_A_data_in_reg, , ZC2_q_b[2]_PORT_A_address_reg, ZC2_q_b[2]_PORT_B_address_reg, ZC2_q_b[2]_PORT_A_write_enable_reg, , , ZC2_q_b[2]_PORT_B_read_enable_reg, , , ZC2_q_b[2]_clock_0, ZC2_q_b[2]_clock_1, ZC2_q_b[2]_clock_enable_0, , , , , );
ZC2_q_b[2] = ZC2_q_b[2]_PORT_B_data_out[0];


--ZC2_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[3]_PORT_A_data_in = UC1L810;
ZC2_q_b[3]_PORT_A_data_in_reg = DFFE(ZC2_q_b[3]_PORT_A_data_in, ZC2_q_b[3]_clock_0, , , );
ZC2_q_b[3]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[3]_PORT_A_address_reg = DFFE(ZC2_q_b[3]_PORT_A_address, ZC2_q_b[3]_clock_0, , , );
ZC2_q_b[3]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[3]_PORT_B_address_reg = DFFE(ZC2_q_b[3]_PORT_B_address, ZC2_q_b[3]_clock_1, , , );
ZC2_q_b[3]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[3]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[3]_PORT_A_write_enable, ZC2_q_b[3]_clock_0, , , );
ZC2_q_b[3]_PORT_B_read_enable = VCC;
ZC2_q_b[3]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[3]_PORT_B_read_enable, ZC2_q_b[3]_clock_1, , , );
ZC2_q_b[3]_clock_0 = CLOCK_50;
ZC2_q_b[3]_clock_1 = CLOCK_50;
ZC2_q_b[3]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[3]_PORT_B_data_out = MEMORY(ZC2_q_b[3]_PORT_A_data_in_reg, , ZC2_q_b[3]_PORT_A_address_reg, ZC2_q_b[3]_PORT_B_address_reg, ZC2_q_b[3]_PORT_A_write_enable_reg, , , ZC2_q_b[3]_PORT_B_read_enable_reg, , , ZC2_q_b[3]_clock_0, ZC2_q_b[3]_clock_1, ZC2_q_b[3]_clock_enable_0, , , , , );
ZC2_q_b[3] = ZC2_q_b[3]_PORT_B_data_out[0];


--ZC2_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[4]_PORT_A_data_in = UC1L811;
ZC2_q_b[4]_PORT_A_data_in_reg = DFFE(ZC2_q_b[4]_PORT_A_data_in, ZC2_q_b[4]_clock_0, , , );
ZC2_q_b[4]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[4]_PORT_A_address_reg = DFFE(ZC2_q_b[4]_PORT_A_address, ZC2_q_b[4]_clock_0, , , );
ZC2_q_b[4]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[4]_PORT_B_address_reg = DFFE(ZC2_q_b[4]_PORT_B_address, ZC2_q_b[4]_clock_1, , , );
ZC2_q_b[4]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[4]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[4]_PORT_A_write_enable, ZC2_q_b[4]_clock_0, , , );
ZC2_q_b[4]_PORT_B_read_enable = VCC;
ZC2_q_b[4]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[4]_PORT_B_read_enable, ZC2_q_b[4]_clock_1, , , );
ZC2_q_b[4]_clock_0 = CLOCK_50;
ZC2_q_b[4]_clock_1 = CLOCK_50;
ZC2_q_b[4]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[4]_PORT_B_data_out = MEMORY(ZC2_q_b[4]_PORT_A_data_in_reg, , ZC2_q_b[4]_PORT_A_address_reg, ZC2_q_b[4]_PORT_B_address_reg, ZC2_q_b[4]_PORT_A_write_enable_reg, , , ZC2_q_b[4]_PORT_B_read_enable_reg, , , ZC2_q_b[4]_clock_0, ZC2_q_b[4]_clock_1, ZC2_q_b[4]_clock_enable_0, , , , , );
ZC2_q_b[4] = ZC2_q_b[4]_PORT_B_data_out[0];


--ZC2_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[5]_PORT_A_data_in = UC1L812;
ZC2_q_b[5]_PORT_A_data_in_reg = DFFE(ZC2_q_b[5]_PORT_A_data_in, ZC2_q_b[5]_clock_0, , , );
ZC2_q_b[5]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[5]_PORT_A_address_reg = DFFE(ZC2_q_b[5]_PORT_A_address, ZC2_q_b[5]_clock_0, , , );
ZC2_q_b[5]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[5]_PORT_B_address_reg = DFFE(ZC2_q_b[5]_PORT_B_address, ZC2_q_b[5]_clock_1, , , );
ZC2_q_b[5]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[5]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[5]_PORT_A_write_enable, ZC2_q_b[5]_clock_0, , , );
ZC2_q_b[5]_PORT_B_read_enable = VCC;
ZC2_q_b[5]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[5]_PORT_B_read_enable, ZC2_q_b[5]_clock_1, , , );
ZC2_q_b[5]_clock_0 = CLOCK_50;
ZC2_q_b[5]_clock_1 = CLOCK_50;
ZC2_q_b[5]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[5]_PORT_B_data_out = MEMORY(ZC2_q_b[5]_PORT_A_data_in_reg, , ZC2_q_b[5]_PORT_A_address_reg, ZC2_q_b[5]_PORT_B_address_reg, ZC2_q_b[5]_PORT_A_write_enable_reg, , , ZC2_q_b[5]_PORT_B_read_enable_reg, , , ZC2_q_b[5]_clock_0, ZC2_q_b[5]_clock_1, ZC2_q_b[5]_clock_enable_0, , , , , );
ZC2_q_b[5] = ZC2_q_b[5]_PORT_B_data_out[0];


--ZC2_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[6]_PORT_A_data_in = UC1L813;
ZC2_q_b[6]_PORT_A_data_in_reg = DFFE(ZC2_q_b[6]_PORT_A_data_in, ZC2_q_b[6]_clock_0, , , );
ZC2_q_b[6]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[6]_PORT_A_address_reg = DFFE(ZC2_q_b[6]_PORT_A_address, ZC2_q_b[6]_clock_0, , , );
ZC2_q_b[6]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[6]_PORT_B_address_reg = DFFE(ZC2_q_b[6]_PORT_B_address, ZC2_q_b[6]_clock_1, , , );
ZC2_q_b[6]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[6]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[6]_PORT_A_write_enable, ZC2_q_b[6]_clock_0, , , );
ZC2_q_b[6]_PORT_B_read_enable = VCC;
ZC2_q_b[6]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[6]_PORT_B_read_enable, ZC2_q_b[6]_clock_1, , , );
ZC2_q_b[6]_clock_0 = CLOCK_50;
ZC2_q_b[6]_clock_1 = CLOCK_50;
ZC2_q_b[6]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[6]_PORT_B_data_out = MEMORY(ZC2_q_b[6]_PORT_A_data_in_reg, , ZC2_q_b[6]_PORT_A_address_reg, ZC2_q_b[6]_PORT_B_address_reg, ZC2_q_b[6]_PORT_A_write_enable_reg, , , ZC2_q_b[6]_PORT_B_read_enable_reg, , , ZC2_q_b[6]_clock_0, ZC2_q_b[6]_clock_1, ZC2_q_b[6]_clock_enable_0, , , , , );
ZC2_q_b[6] = ZC2_q_b[6]_PORT_B_data_out[0];


--ZC2_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[7]_PORT_A_data_in = UC1L814;
ZC2_q_b[7]_PORT_A_data_in_reg = DFFE(ZC2_q_b[7]_PORT_A_data_in, ZC2_q_b[7]_clock_0, , , );
ZC2_q_b[7]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[7]_PORT_A_address_reg = DFFE(ZC2_q_b[7]_PORT_A_address, ZC2_q_b[7]_clock_0, , , );
ZC2_q_b[7]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[7]_PORT_B_address_reg = DFFE(ZC2_q_b[7]_PORT_B_address, ZC2_q_b[7]_clock_1, , , );
ZC2_q_b[7]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[7]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[7]_PORT_A_write_enable, ZC2_q_b[7]_clock_0, , , );
ZC2_q_b[7]_PORT_B_read_enable = VCC;
ZC2_q_b[7]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[7]_PORT_B_read_enable, ZC2_q_b[7]_clock_1, , , );
ZC2_q_b[7]_clock_0 = CLOCK_50;
ZC2_q_b[7]_clock_1 = CLOCK_50;
ZC2_q_b[7]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[7]_PORT_B_data_out = MEMORY(ZC2_q_b[7]_PORT_A_data_in_reg, , ZC2_q_b[7]_PORT_A_address_reg, ZC2_q_b[7]_PORT_B_address_reg, ZC2_q_b[7]_PORT_A_write_enable_reg, , , ZC2_q_b[7]_PORT_B_read_enable_reg, , , ZC2_q_b[7]_clock_0, ZC2_q_b[7]_clock_1, ZC2_q_b[7]_clock_enable_0, , , , , );
ZC2_q_b[7] = ZC2_q_b[7]_PORT_B_data_out[0];


--A1L6 is Add0~5
A1L6_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L6 = SUM(A1L6_adder_eqn);

--A1L7 is Add0~6
A1L7_adder_eqn = ( cntr[23] ) + ( GND ) + ( A1L11 );
A1L7 = CARRY(A1L7_adder_eqn);


--EB1_count[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[1]
--register power-up is low

EB1_count[1] = AMPP_FUNCTION(A1L136, EB1_count[0], !A1L128, !A1L134, EB1L57);


--EB1_td_shift[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]
--register power-up is low

EB1_td_shift[9] = AMPP_FUNCTION(A1L136, EB1L70, !A1L128, !A1L134, EB1L57);


--QD1_sr[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]
--register power-up is low

QD1_sr[2] = DFFEAS(QD1L58, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]
--register power-up is low

CD1_break_readreg[0] = DFFEAS(PD1_jdo[0], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]
--register power-up is low

MD1_MonDReg[0] = DFFEAS(PD1_jdo[3], CLOCK_50,  ,  , MD1L50, YD1_q_a[0],  , MD1L53, PD1_take_action_ocimem_b);


--UC1_av_ld_byte0_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]
--register power-up is low

UC1_av_ld_byte0_data[0] = DFFEAS(JC1_src_data[0], CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[0],  ,  , UC1L959);


--UC1_W_alu_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[0]
--register power-up is low

UC1_W_alu_result[0] = DFFEAS(UC1L308, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_D_iw[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[22]
--register power-up is low

UC1_D_iw[22] = DFFEAS(UC1L630, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[23]
--register power-up is low

UC1_D_iw[23] = DFFEAS(UC1L632, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[24]
--register power-up is low

UC1_D_iw[24] = DFFEAS(UC1L634, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[25]
--register power-up is low

UC1_D_iw[25] = DFFEAS(UC1L636, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[26]
--register power-up is low

UC1_D_iw[26] = DFFEAS(UC1L638, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[0]
--register power-up is low

UC1_D_iw[0] = DFFEAS(UC1L586, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[2]
--register power-up is low

UC1_D_iw[2] = DFFEAS(UC1L590, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~1
UC1L2_adder_eqn = ( !UC1_F_pc[13] ) + ( GND ) + ( UC1L7 );
UC1L2 = SUM(UC1L2_adder_eqn);


--UC1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~5
UC1L6_adder_eqn = ( !UC1_F_pc[12] ) + ( GND ) + ( UC1L19 );
UC1L6 = SUM(UC1L6_adder_eqn);

--UC1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~6
UC1L7_adder_eqn = ( !UC1_F_pc[12] ) + ( GND ) + ( UC1L19 );
UC1L7 = CARRY(UC1L7_adder_eqn);


--UC1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~9
UC1L10_adder_eqn = ( UC1_F_pc[9] ) + ( GND ) + ( UC1L31 );
UC1L10 = SUM(UC1L10_adder_eqn);

--UC1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~10
UC1L11_adder_eqn = ( UC1_F_pc[9] ) + ( GND ) + ( UC1L31 );
UC1L11 = CARRY(UC1L11_adder_eqn);


--UC1L14 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~13
UC1L14_adder_eqn = ( UC1_F_pc[10] ) + ( GND ) + ( UC1L11 );
UC1L14 = SUM(UC1L14_adder_eqn);

--UC1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~14
UC1L15_adder_eqn = ( UC1_F_pc[10] ) + ( GND ) + ( UC1L11 );
UC1L15 = CARRY(UC1L15_adder_eqn);


--UC1L18 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~17
UC1L18_adder_eqn = ( UC1_F_pc[11] ) + ( GND ) + ( UC1L15 );
UC1L18 = SUM(UC1L18_adder_eqn);

--UC1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~18
UC1L19_adder_eqn = ( UC1_F_pc[11] ) + ( GND ) + ( UC1L15 );
UC1L19 = CARRY(UC1L19_adder_eqn);


--UC1_D_iw[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[12]
--register power-up is low

UC1_D_iw[12] = DFFEAS(UC1L610, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[14]
--register power-up is low

UC1_D_iw[14] = DFFEAS(UC1L614, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[9]
--register power-up is low

UC1_D_iw[9] = DFFEAS(UC1L604, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1L22 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~21
UC1L22_adder_eqn = ( UC1_F_pc[3] ) + ( GND ) + ( UC1L27 );
UC1L22 = SUM(UC1L22_adder_eqn);

--UC1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~22
UC1L23_adder_eqn = ( UC1_F_pc[3] ) + ( GND ) + ( UC1L27 );
UC1L23 = CARRY(UC1L23_adder_eqn);


--ZC1_q_b[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[5]_PORT_A_data_in = UC1L812;
ZC1_q_b[5]_PORT_A_data_in_reg = DFFE(ZC1_q_b[5]_PORT_A_data_in, ZC1_q_b[5]_clock_0, , , );
ZC1_q_b[5]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[5]_PORT_A_address_reg = DFFE(ZC1_q_b[5]_PORT_A_address, ZC1_q_b[5]_clock_0, , , );
ZC1_q_b[5]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[5]_PORT_B_address_reg = DFFE(ZC1_q_b[5]_PORT_B_address, ZC1_q_b[5]_clock_1, , , );
ZC1_q_b[5]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[5]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[5]_PORT_A_write_enable, ZC1_q_b[5]_clock_0, , , );
ZC1_q_b[5]_PORT_B_read_enable = VCC;
ZC1_q_b[5]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[5]_PORT_B_read_enable, ZC1_q_b[5]_clock_1, , , );
ZC1_q_b[5]_clock_0 = CLOCK_50;
ZC1_q_b[5]_clock_1 = CLOCK_50;
ZC1_q_b[5]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[5]_PORT_B_data_out = MEMORY(ZC1_q_b[5]_PORT_A_data_in_reg, , ZC1_q_b[5]_PORT_A_address_reg, ZC1_q_b[5]_PORT_B_address_reg, ZC1_q_b[5]_PORT_A_write_enable_reg, , , ZC1_q_b[5]_PORT_B_read_enable_reg, , , ZC1_q_b[5]_clock_0, ZC1_q_b[5]_clock_1, ZC1_q_b[5]_clock_enable_0, , , , , );
ZC1_q_b[5] = ZC1_q_b[5]_PORT_B_data_out[0];


--UC1_D_iw[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[10]
--register power-up is low

UC1_D_iw[10] = DFFEAS(UC1L606, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[8]
--register power-up is low

UC1_D_iw[8] = DFFEAS(UC1L602, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1L26 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~25
UC1L26_adder_eqn = ( UC1_F_pc[2] ) + ( GND ) + ( UC1L55 );
UC1L26 = SUM(UC1L26_adder_eqn);

--UC1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~26
UC1L27_adder_eqn = ( UC1_F_pc[2] ) + ( GND ) + ( UC1L55 );
UC1L27 = CARRY(UC1L27_adder_eqn);


--ZC1_q_b[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[4]_PORT_A_data_in = UC1L811;
ZC1_q_b[4]_PORT_A_data_in_reg = DFFE(ZC1_q_b[4]_PORT_A_data_in, ZC1_q_b[4]_clock_0, , , );
ZC1_q_b[4]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[4]_PORT_A_address_reg = DFFE(ZC1_q_b[4]_PORT_A_address, ZC1_q_b[4]_clock_0, , , );
ZC1_q_b[4]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[4]_PORT_B_address_reg = DFFE(ZC1_q_b[4]_PORT_B_address, ZC1_q_b[4]_clock_1, , , );
ZC1_q_b[4]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[4]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[4]_PORT_A_write_enable, ZC1_q_b[4]_clock_0, , , );
ZC1_q_b[4]_PORT_B_read_enable = VCC;
ZC1_q_b[4]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[4]_PORT_B_read_enable, ZC1_q_b[4]_clock_1, , , );
ZC1_q_b[4]_clock_0 = CLOCK_50;
ZC1_q_b[4]_clock_1 = CLOCK_50;
ZC1_q_b[4]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[4]_PORT_B_data_out = MEMORY(ZC1_q_b[4]_PORT_A_data_in_reg, , ZC1_q_b[4]_PORT_A_address_reg, ZC1_q_b[4]_PORT_B_address_reg, ZC1_q_b[4]_PORT_A_write_enable_reg, , , ZC1_q_b[4]_PORT_B_read_enable_reg, , , ZC1_q_b[4]_clock_0, ZC1_q_b[4]_clock_1, ZC1_q_b[4]_clock_enable_0, , , , , );
ZC1_q_b[4] = ZC1_q_b[4]_PORT_B_data_out[0];


--UC1_E_shift_rot_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]
--register power-up is low

UC1_E_shift_rot_result[16] = DFFEAS(UC1L444, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[16],  ,  , UC1_E_new_inst);


--ZC1_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[15]_PORT_A_data_in = UC1L822;
ZC1_q_b[15]_PORT_A_data_in_reg = DFFE(ZC1_q_b[15]_PORT_A_data_in, ZC1_q_b[15]_clock_0, , , );
ZC1_q_b[15]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[15]_PORT_A_address_reg = DFFE(ZC1_q_b[15]_PORT_A_address, ZC1_q_b[15]_clock_0, , , );
ZC1_q_b[15]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[15]_PORT_B_address_reg = DFFE(ZC1_q_b[15]_PORT_B_address, ZC1_q_b[15]_clock_1, , , );
ZC1_q_b[15]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[15]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[15]_PORT_A_write_enable, ZC1_q_b[15]_clock_0, , , );
ZC1_q_b[15]_PORT_B_read_enable = VCC;
ZC1_q_b[15]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[15]_PORT_B_read_enable, ZC1_q_b[15]_clock_1, , , );
ZC1_q_b[15]_clock_0 = CLOCK_50;
ZC1_q_b[15]_clock_1 = CLOCK_50;
ZC1_q_b[15]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[15]_PORT_B_data_out = MEMORY(ZC1_q_b[15]_PORT_A_data_in_reg, , ZC1_q_b[15]_PORT_A_address_reg, ZC1_q_b[15]_PORT_B_address_reg, ZC1_q_b[15]_PORT_A_write_enable_reg, , , ZC1_q_b[15]_PORT_B_read_enable_reg, , , ZC1_q_b[15]_clock_0, ZC1_q_b[15]_clock_1, ZC1_q_b[15]_clock_enable_0, , , , , );
ZC1_q_b[15] = ZC1_q_b[15]_PORT_B_data_out[0];


--ZC2_q_b[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[15]_PORT_A_data_in = UC1L822;
ZC2_q_b[15]_PORT_A_data_in_reg = DFFE(ZC2_q_b[15]_PORT_A_data_in, ZC2_q_b[15]_clock_0, , , );
ZC2_q_b[15]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[15]_PORT_A_address_reg = DFFE(ZC2_q_b[15]_PORT_A_address, ZC2_q_b[15]_clock_0, , , );
ZC2_q_b[15]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[15]_PORT_B_address_reg = DFFE(ZC2_q_b[15]_PORT_B_address, ZC2_q_b[15]_clock_1, , , );
ZC2_q_b[15]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[15]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[15]_PORT_A_write_enable, ZC2_q_b[15]_clock_0, , , );
ZC2_q_b[15]_PORT_B_read_enable = VCC;
ZC2_q_b[15]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[15]_PORT_B_read_enable, ZC2_q_b[15]_clock_1, , , );
ZC2_q_b[15]_clock_0 = CLOCK_50;
ZC2_q_b[15]_clock_1 = CLOCK_50;
ZC2_q_b[15]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[15]_PORT_B_data_out = MEMORY(ZC2_q_b[15]_PORT_A_data_in_reg, , ZC2_q_b[15]_PORT_A_address_reg, ZC2_q_b[15]_PORT_B_address_reg, ZC2_q_b[15]_PORT_A_write_enable_reg, , , ZC2_q_b[15]_PORT_B_read_enable_reg, , , ZC2_q_b[15]_clock_0, ZC2_q_b[15]_clock_1, ZC2_q_b[15]_clock_enable_0, , , , , );
ZC2_q_b[15] = ZC2_q_b[15]_PORT_B_data_out[0];


--ZC2_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[14]_PORT_A_data_in = UC1L821;
ZC2_q_b[14]_PORT_A_data_in_reg = DFFE(ZC2_q_b[14]_PORT_A_data_in, ZC2_q_b[14]_clock_0, , , );
ZC2_q_b[14]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[14]_PORT_A_address_reg = DFFE(ZC2_q_b[14]_PORT_A_address, ZC2_q_b[14]_clock_0, , , );
ZC2_q_b[14]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[14]_PORT_B_address_reg = DFFE(ZC2_q_b[14]_PORT_B_address, ZC2_q_b[14]_clock_1, , , );
ZC2_q_b[14]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[14]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[14]_PORT_A_write_enable, ZC2_q_b[14]_clock_0, , , );
ZC2_q_b[14]_PORT_B_read_enable = VCC;
ZC2_q_b[14]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[14]_PORT_B_read_enable, ZC2_q_b[14]_clock_1, , , );
ZC2_q_b[14]_clock_0 = CLOCK_50;
ZC2_q_b[14]_clock_1 = CLOCK_50;
ZC2_q_b[14]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[14]_PORT_B_data_out = MEMORY(ZC2_q_b[14]_PORT_A_data_in_reg, , ZC2_q_b[14]_PORT_A_address_reg, ZC2_q_b[14]_PORT_B_address_reg, ZC2_q_b[14]_PORT_A_write_enable_reg, , , ZC2_q_b[14]_PORT_B_read_enable_reg, , , ZC2_q_b[14]_clock_0, ZC2_q_b[14]_clock_1, ZC2_q_b[14]_clock_enable_0, , , , , );
ZC2_q_b[14] = ZC2_q_b[14]_PORT_B_data_out[0];


--ZC1_q_b[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[14]_PORT_A_data_in = UC1L821;
ZC1_q_b[14]_PORT_A_data_in_reg = DFFE(ZC1_q_b[14]_PORT_A_data_in, ZC1_q_b[14]_clock_0, , , );
ZC1_q_b[14]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[14]_PORT_A_address_reg = DFFE(ZC1_q_b[14]_PORT_A_address, ZC1_q_b[14]_clock_0, , , );
ZC1_q_b[14]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[14]_PORT_B_address_reg = DFFE(ZC1_q_b[14]_PORT_B_address, ZC1_q_b[14]_clock_1, , , );
ZC1_q_b[14]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[14]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[14]_PORT_A_write_enable, ZC1_q_b[14]_clock_0, , , );
ZC1_q_b[14]_PORT_B_read_enable = VCC;
ZC1_q_b[14]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[14]_PORT_B_read_enable, ZC1_q_b[14]_clock_1, , , );
ZC1_q_b[14]_clock_0 = CLOCK_50;
ZC1_q_b[14]_clock_1 = CLOCK_50;
ZC1_q_b[14]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[14]_PORT_B_data_out = MEMORY(ZC1_q_b[14]_PORT_A_data_in_reg, , ZC1_q_b[14]_PORT_A_address_reg, ZC1_q_b[14]_PORT_B_address_reg, ZC1_q_b[14]_PORT_A_write_enable_reg, , , ZC1_q_b[14]_PORT_B_read_enable_reg, , , ZC1_q_b[14]_clock_0, ZC1_q_b[14]_clock_1, ZC1_q_b[14]_clock_enable_0, , , , , );
ZC1_q_b[14] = ZC1_q_b[14]_PORT_B_data_out[0];


--ZC2_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[13]_PORT_A_data_in = UC1L820;
ZC2_q_b[13]_PORT_A_data_in_reg = DFFE(ZC2_q_b[13]_PORT_A_data_in, ZC2_q_b[13]_clock_0, , , );
ZC2_q_b[13]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[13]_PORT_A_address_reg = DFFE(ZC2_q_b[13]_PORT_A_address, ZC2_q_b[13]_clock_0, , , );
ZC2_q_b[13]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[13]_PORT_B_address_reg = DFFE(ZC2_q_b[13]_PORT_B_address, ZC2_q_b[13]_clock_1, , , );
ZC2_q_b[13]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[13]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[13]_PORT_A_write_enable, ZC2_q_b[13]_clock_0, , , );
ZC2_q_b[13]_PORT_B_read_enable = VCC;
ZC2_q_b[13]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[13]_PORT_B_read_enable, ZC2_q_b[13]_clock_1, , , );
ZC2_q_b[13]_clock_0 = CLOCK_50;
ZC2_q_b[13]_clock_1 = CLOCK_50;
ZC2_q_b[13]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[13]_PORT_B_data_out = MEMORY(ZC2_q_b[13]_PORT_A_data_in_reg, , ZC2_q_b[13]_PORT_A_address_reg, ZC2_q_b[13]_PORT_B_address_reg, ZC2_q_b[13]_PORT_A_write_enable_reg, , , ZC2_q_b[13]_PORT_B_read_enable_reg, , , ZC2_q_b[13]_clock_0, ZC2_q_b[13]_clock_1, ZC2_q_b[13]_clock_enable_0, , , , , );
ZC2_q_b[13] = ZC2_q_b[13]_PORT_B_data_out[0];


--UC1_D_iw[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[17]
--register power-up is low

UC1_D_iw[17] = DFFEAS(UC1L620, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--ZC1_q_b[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[13]_PORT_A_data_in = UC1L820;
ZC1_q_b[13]_PORT_A_data_in_reg = DFFE(ZC1_q_b[13]_PORT_A_data_in, ZC1_q_b[13]_clock_0, , , );
ZC1_q_b[13]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[13]_PORT_A_address_reg = DFFE(ZC1_q_b[13]_PORT_A_address, ZC1_q_b[13]_clock_0, , , );
ZC1_q_b[13]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[13]_PORT_B_address_reg = DFFE(ZC1_q_b[13]_PORT_B_address, ZC1_q_b[13]_clock_1, , , );
ZC1_q_b[13]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[13]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[13]_PORT_A_write_enable, ZC1_q_b[13]_clock_0, , , );
ZC1_q_b[13]_PORT_B_read_enable = VCC;
ZC1_q_b[13]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[13]_PORT_B_read_enable, ZC1_q_b[13]_clock_1, , , );
ZC1_q_b[13]_clock_0 = CLOCK_50;
ZC1_q_b[13]_clock_1 = CLOCK_50;
ZC1_q_b[13]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[13]_PORT_B_data_out = MEMORY(ZC1_q_b[13]_PORT_A_data_in_reg, , ZC1_q_b[13]_PORT_A_address_reg, ZC1_q_b[13]_PORT_B_address_reg, ZC1_q_b[13]_PORT_A_write_enable_reg, , , ZC1_q_b[13]_PORT_B_read_enable_reg, , , ZC1_q_b[13]_clock_0, ZC1_q_b[13]_clock_1, ZC1_q_b[13]_clock_enable_0, , , , , );
ZC1_q_b[13] = ZC1_q_b[13]_PORT_B_data_out[0];


--ZC2_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[12]_PORT_A_data_in = UC1L819;
ZC2_q_b[12]_PORT_A_data_in_reg = DFFE(ZC2_q_b[12]_PORT_A_data_in, ZC2_q_b[12]_clock_0, , , );
ZC2_q_b[12]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[12]_PORT_A_address_reg = DFFE(ZC2_q_b[12]_PORT_A_address, ZC2_q_b[12]_clock_0, , , );
ZC2_q_b[12]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[12]_PORT_B_address_reg = DFFE(ZC2_q_b[12]_PORT_B_address, ZC2_q_b[12]_clock_1, , , );
ZC2_q_b[12]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[12]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[12]_PORT_A_write_enable, ZC2_q_b[12]_clock_0, , , );
ZC2_q_b[12]_PORT_B_read_enable = VCC;
ZC2_q_b[12]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[12]_PORT_B_read_enable, ZC2_q_b[12]_clock_1, , , );
ZC2_q_b[12]_clock_0 = CLOCK_50;
ZC2_q_b[12]_clock_1 = CLOCK_50;
ZC2_q_b[12]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[12]_PORT_B_data_out = MEMORY(ZC2_q_b[12]_PORT_A_data_in_reg, , ZC2_q_b[12]_PORT_A_address_reg, ZC2_q_b[12]_PORT_B_address_reg, ZC2_q_b[12]_PORT_A_write_enable_reg, , , ZC2_q_b[12]_PORT_B_read_enable_reg, , , ZC2_q_b[12]_clock_0, ZC2_q_b[12]_clock_1, ZC2_q_b[12]_clock_enable_0, , , , , );
ZC2_q_b[12] = ZC2_q_b[12]_PORT_B_data_out[0];


--ZC1_q_b[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[12]_PORT_A_data_in = UC1L819;
ZC1_q_b[12]_PORT_A_data_in_reg = DFFE(ZC1_q_b[12]_PORT_A_data_in, ZC1_q_b[12]_clock_0, , , );
ZC1_q_b[12]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[12]_PORT_A_address_reg = DFFE(ZC1_q_b[12]_PORT_A_address, ZC1_q_b[12]_clock_0, , , );
ZC1_q_b[12]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[12]_PORT_B_address_reg = DFFE(ZC1_q_b[12]_PORT_B_address, ZC1_q_b[12]_clock_1, , , );
ZC1_q_b[12]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[12]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[12]_PORT_A_write_enable, ZC1_q_b[12]_clock_0, , , );
ZC1_q_b[12]_PORT_B_read_enable = VCC;
ZC1_q_b[12]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[12]_PORT_B_read_enable, ZC1_q_b[12]_clock_1, , , );
ZC1_q_b[12]_clock_0 = CLOCK_50;
ZC1_q_b[12]_clock_1 = CLOCK_50;
ZC1_q_b[12]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[12]_PORT_B_data_out = MEMORY(ZC1_q_b[12]_PORT_A_data_in_reg, , ZC1_q_b[12]_PORT_A_address_reg, ZC1_q_b[12]_PORT_B_address_reg, ZC1_q_b[12]_PORT_A_write_enable_reg, , , ZC1_q_b[12]_PORT_B_read_enable_reg, , , ZC1_q_b[12]_clock_0, ZC1_q_b[12]_clock_1, ZC1_q_b[12]_clock_enable_0, , , , , );
ZC1_q_b[12] = ZC1_q_b[12]_PORT_B_data_out[0];


--ZC1_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[11]_PORT_A_data_in = UC1L818;
ZC1_q_b[11]_PORT_A_data_in_reg = DFFE(ZC1_q_b[11]_PORT_A_data_in, ZC1_q_b[11]_clock_0, , , );
ZC1_q_b[11]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[11]_PORT_A_address_reg = DFFE(ZC1_q_b[11]_PORT_A_address, ZC1_q_b[11]_clock_0, , , );
ZC1_q_b[11]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[11]_PORT_B_address_reg = DFFE(ZC1_q_b[11]_PORT_B_address, ZC1_q_b[11]_clock_1, , , );
ZC1_q_b[11]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[11]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[11]_PORT_A_write_enable, ZC1_q_b[11]_clock_0, , , );
ZC1_q_b[11]_PORT_B_read_enable = VCC;
ZC1_q_b[11]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[11]_PORT_B_read_enable, ZC1_q_b[11]_clock_1, , , );
ZC1_q_b[11]_clock_0 = CLOCK_50;
ZC1_q_b[11]_clock_1 = CLOCK_50;
ZC1_q_b[11]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[11]_PORT_B_data_out = MEMORY(ZC1_q_b[11]_PORT_A_data_in_reg, , ZC1_q_b[11]_PORT_A_address_reg, ZC1_q_b[11]_PORT_B_address_reg, ZC1_q_b[11]_PORT_A_write_enable_reg, , , ZC1_q_b[11]_PORT_B_read_enable_reg, , , ZC1_q_b[11]_clock_0, ZC1_q_b[11]_clock_1, ZC1_q_b[11]_clock_enable_0, , , , , );
ZC1_q_b[11] = ZC1_q_b[11]_PORT_B_data_out[0];


--ZC2_q_b[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[11]_PORT_A_data_in = UC1L818;
ZC2_q_b[11]_PORT_A_data_in_reg = DFFE(ZC2_q_b[11]_PORT_A_data_in, ZC2_q_b[11]_clock_0, , , );
ZC2_q_b[11]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[11]_PORT_A_address_reg = DFFE(ZC2_q_b[11]_PORT_A_address, ZC2_q_b[11]_clock_0, , , );
ZC2_q_b[11]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[11]_PORT_B_address_reg = DFFE(ZC2_q_b[11]_PORT_B_address, ZC2_q_b[11]_clock_1, , , );
ZC2_q_b[11]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[11]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[11]_PORT_A_write_enable, ZC2_q_b[11]_clock_0, , , );
ZC2_q_b[11]_PORT_B_read_enable = VCC;
ZC2_q_b[11]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[11]_PORT_B_read_enable, ZC2_q_b[11]_clock_1, , , );
ZC2_q_b[11]_clock_0 = CLOCK_50;
ZC2_q_b[11]_clock_1 = CLOCK_50;
ZC2_q_b[11]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[11]_PORT_B_data_out = MEMORY(ZC2_q_b[11]_PORT_A_data_in_reg, , ZC2_q_b[11]_PORT_A_address_reg, ZC2_q_b[11]_PORT_B_address_reg, ZC2_q_b[11]_PORT_A_write_enable_reg, , , ZC2_q_b[11]_PORT_B_read_enable_reg, , , ZC2_q_b[11]_clock_0, ZC2_q_b[11]_clock_1, ZC2_q_b[11]_clock_enable_0, , , , , );
ZC2_q_b[11] = ZC2_q_b[11]_PORT_B_data_out[0];


--ZC2_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[10]_PORT_A_data_in = UC1L817;
ZC2_q_b[10]_PORT_A_data_in_reg = DFFE(ZC2_q_b[10]_PORT_A_data_in, ZC2_q_b[10]_clock_0, , , );
ZC2_q_b[10]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[10]_PORT_A_address_reg = DFFE(ZC2_q_b[10]_PORT_A_address, ZC2_q_b[10]_clock_0, , , );
ZC2_q_b[10]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[10]_PORT_B_address_reg = DFFE(ZC2_q_b[10]_PORT_B_address, ZC2_q_b[10]_clock_1, , , );
ZC2_q_b[10]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[10]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[10]_PORT_A_write_enable, ZC2_q_b[10]_clock_0, , , );
ZC2_q_b[10]_PORT_B_read_enable = VCC;
ZC2_q_b[10]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[10]_PORT_B_read_enable, ZC2_q_b[10]_clock_1, , , );
ZC2_q_b[10]_clock_0 = CLOCK_50;
ZC2_q_b[10]_clock_1 = CLOCK_50;
ZC2_q_b[10]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[10]_PORT_B_data_out = MEMORY(ZC2_q_b[10]_PORT_A_data_in_reg, , ZC2_q_b[10]_PORT_A_address_reg, ZC2_q_b[10]_PORT_B_address_reg, ZC2_q_b[10]_PORT_A_write_enable_reg, , , ZC2_q_b[10]_PORT_B_read_enable_reg, , , ZC2_q_b[10]_clock_0, ZC2_q_b[10]_clock_1, ZC2_q_b[10]_clock_enable_0, , , , , );
ZC2_q_b[10] = ZC2_q_b[10]_PORT_B_data_out[0];


--UC1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~29
UC1L30_adder_eqn = ( UC1_F_pc[8] ) + ( GND ) + ( UC1L35 );
UC1L30 = SUM(UC1L30_adder_eqn);

--UC1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~30
UC1L31_adder_eqn = ( UC1_F_pc[8] ) + ( GND ) + ( UC1L35 );
UC1L31 = CARRY(UC1L31_adder_eqn);


--ZC1_q_b[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[10]_PORT_A_data_in = UC1L817;
ZC1_q_b[10]_PORT_A_data_in_reg = DFFE(ZC1_q_b[10]_PORT_A_data_in, ZC1_q_b[10]_clock_0, , , );
ZC1_q_b[10]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[10]_PORT_A_address_reg = DFFE(ZC1_q_b[10]_PORT_A_address, ZC1_q_b[10]_clock_0, , , );
ZC1_q_b[10]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[10]_PORT_B_address_reg = DFFE(ZC1_q_b[10]_PORT_B_address, ZC1_q_b[10]_clock_1, , , );
ZC1_q_b[10]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[10]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[10]_PORT_A_write_enable, ZC1_q_b[10]_clock_0, , , );
ZC1_q_b[10]_PORT_B_read_enable = VCC;
ZC1_q_b[10]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[10]_PORT_B_read_enable, ZC1_q_b[10]_clock_1, , , );
ZC1_q_b[10]_clock_0 = CLOCK_50;
ZC1_q_b[10]_clock_1 = CLOCK_50;
ZC1_q_b[10]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[10]_PORT_B_data_out = MEMORY(ZC1_q_b[10]_PORT_A_data_in_reg, , ZC1_q_b[10]_PORT_A_address_reg, ZC1_q_b[10]_PORT_B_address_reg, ZC1_q_b[10]_PORT_A_write_enable_reg, , , ZC1_q_b[10]_PORT_B_read_enable_reg, , , ZC1_q_b[10]_clock_0, ZC1_q_b[10]_clock_1, ZC1_q_b[10]_clock_enable_0, , , , , );
ZC1_q_b[10] = ZC1_q_b[10]_PORT_B_data_out[0];


--ZC2_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[9]_PORT_A_data_in = UC1L816;
ZC2_q_b[9]_PORT_A_data_in_reg = DFFE(ZC2_q_b[9]_PORT_A_data_in, ZC2_q_b[9]_clock_0, , , );
ZC2_q_b[9]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[9]_PORT_A_address_reg = DFFE(ZC2_q_b[9]_PORT_A_address, ZC2_q_b[9]_clock_0, , , );
ZC2_q_b[9]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[9]_PORT_B_address_reg = DFFE(ZC2_q_b[9]_PORT_B_address, ZC2_q_b[9]_clock_1, , , );
ZC2_q_b[9]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[9]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[9]_PORT_A_write_enable, ZC2_q_b[9]_clock_0, , , );
ZC2_q_b[9]_PORT_B_read_enable = VCC;
ZC2_q_b[9]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[9]_PORT_B_read_enable, ZC2_q_b[9]_clock_1, , , );
ZC2_q_b[9]_clock_0 = CLOCK_50;
ZC2_q_b[9]_clock_1 = CLOCK_50;
ZC2_q_b[9]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[9]_PORT_B_data_out = MEMORY(ZC2_q_b[9]_PORT_A_data_in_reg, , ZC2_q_b[9]_PORT_A_address_reg, ZC2_q_b[9]_PORT_B_address_reg, ZC2_q_b[9]_PORT_A_write_enable_reg, , , ZC2_q_b[9]_PORT_B_read_enable_reg, , , ZC2_q_b[9]_clock_0, ZC2_q_b[9]_clock_1, ZC2_q_b[9]_clock_enable_0, , , , , );
ZC2_q_b[9] = ZC2_q_b[9]_PORT_B_data_out[0];


--UC1L34 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~33
UC1L34_adder_eqn = ( UC1_F_pc[7] ) + ( GND ) + ( UC1L39 );
UC1L34 = SUM(UC1L34_adder_eqn);

--UC1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~34
UC1L35_adder_eqn = ( UC1_F_pc[7] ) + ( GND ) + ( UC1L39 );
UC1L35 = CARRY(UC1L35_adder_eqn);


--ZC1_q_b[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[9]_PORT_A_data_in = UC1L816;
ZC1_q_b[9]_PORT_A_data_in_reg = DFFE(ZC1_q_b[9]_PORT_A_data_in, ZC1_q_b[9]_clock_0, , , );
ZC1_q_b[9]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[9]_PORT_A_address_reg = DFFE(ZC1_q_b[9]_PORT_A_address, ZC1_q_b[9]_clock_0, , , );
ZC1_q_b[9]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[9]_PORT_B_address_reg = DFFE(ZC1_q_b[9]_PORT_B_address, ZC1_q_b[9]_clock_1, , , );
ZC1_q_b[9]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[9]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[9]_PORT_A_write_enable, ZC1_q_b[9]_clock_0, , , );
ZC1_q_b[9]_PORT_B_read_enable = VCC;
ZC1_q_b[9]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[9]_PORT_B_read_enable, ZC1_q_b[9]_clock_1, , , );
ZC1_q_b[9]_clock_0 = CLOCK_50;
ZC1_q_b[9]_clock_1 = CLOCK_50;
ZC1_q_b[9]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[9]_PORT_B_data_out = MEMORY(ZC1_q_b[9]_PORT_A_data_in_reg, , ZC1_q_b[9]_PORT_A_address_reg, ZC1_q_b[9]_PORT_B_address_reg, ZC1_q_b[9]_PORT_A_write_enable_reg, , , ZC1_q_b[9]_PORT_B_read_enable_reg, , , ZC1_q_b[9]_clock_0, ZC1_q_b[9]_clock_1, ZC1_q_b[9]_clock_enable_0, , , , , );
ZC1_q_b[9] = ZC1_q_b[9]_PORT_B_data_out[0];


--ZC2_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[8]_PORT_A_data_in = UC1L815;
ZC2_q_b[8]_PORT_A_data_in_reg = DFFE(ZC2_q_b[8]_PORT_A_data_in, ZC2_q_b[8]_clock_0, , , );
ZC2_q_b[8]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[8]_PORT_A_address_reg = DFFE(ZC2_q_b[8]_PORT_A_address, ZC2_q_b[8]_clock_0, , , );
ZC2_q_b[8]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[8]_PORT_B_address_reg = DFFE(ZC2_q_b[8]_PORT_B_address, ZC2_q_b[8]_clock_1, , , );
ZC2_q_b[8]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[8]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[8]_PORT_A_write_enable, ZC2_q_b[8]_clock_0, , , );
ZC2_q_b[8]_PORT_B_read_enable = VCC;
ZC2_q_b[8]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[8]_PORT_B_read_enable, ZC2_q_b[8]_clock_1, , , );
ZC2_q_b[8]_clock_0 = CLOCK_50;
ZC2_q_b[8]_clock_1 = CLOCK_50;
ZC2_q_b[8]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[8]_PORT_B_data_out = MEMORY(ZC2_q_b[8]_PORT_A_data_in_reg, , ZC2_q_b[8]_PORT_A_address_reg, ZC2_q_b[8]_PORT_B_address_reg, ZC2_q_b[8]_PORT_A_write_enable_reg, , , ZC2_q_b[8]_PORT_B_read_enable_reg, , , ZC2_q_b[8]_clock_0, ZC2_q_b[8]_clock_1, ZC2_q_b[8]_clock_enable_0, , , , , );
ZC2_q_b[8] = ZC2_q_b[8]_PORT_B_data_out[0];


--UC1L38 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~37
UC1L38_adder_eqn = ( UC1_F_pc[6] ) + ( GND ) + ( UC1L43 );
UC1L38 = SUM(UC1L38_adder_eqn);

--UC1L39 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~38
UC1L39_adder_eqn = ( UC1_F_pc[6] ) + ( GND ) + ( UC1L43 );
UC1L39 = CARRY(UC1L39_adder_eqn);


--ZC1_q_b[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[8]_PORT_A_data_in = UC1L815;
ZC1_q_b[8]_PORT_A_data_in_reg = DFFE(ZC1_q_b[8]_PORT_A_data_in, ZC1_q_b[8]_clock_0, , , );
ZC1_q_b[8]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[8]_PORT_A_address_reg = DFFE(ZC1_q_b[8]_PORT_A_address, ZC1_q_b[8]_clock_0, , , );
ZC1_q_b[8]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[8]_PORT_B_address_reg = DFFE(ZC1_q_b[8]_PORT_B_address, ZC1_q_b[8]_clock_1, , , );
ZC1_q_b[8]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[8]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[8]_PORT_A_write_enable, ZC1_q_b[8]_clock_0, , , );
ZC1_q_b[8]_PORT_B_read_enable = VCC;
ZC1_q_b[8]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[8]_PORT_B_read_enable, ZC1_q_b[8]_clock_1, , , );
ZC1_q_b[8]_clock_0 = CLOCK_50;
ZC1_q_b[8]_clock_1 = CLOCK_50;
ZC1_q_b[8]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[8]_PORT_B_data_out = MEMORY(ZC1_q_b[8]_PORT_A_data_in_reg, , ZC1_q_b[8]_PORT_A_address_reg, ZC1_q_b[8]_PORT_B_address_reg, ZC1_q_b[8]_PORT_A_write_enable_reg, , , ZC1_q_b[8]_PORT_B_read_enable_reg, , , ZC1_q_b[8]_clock_0, ZC1_q_b[8]_clock_1, ZC1_q_b[8]_clock_enable_0, , , , , );
ZC1_q_b[8] = ZC1_q_b[8]_PORT_B_data_out[0];


--UC1L42 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~41
UC1L42_adder_eqn = ( UC1_F_pc[5] ) + ( GND ) + ( UC1L47 );
UC1L42 = SUM(UC1L42_adder_eqn);

--UC1L43 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~42
UC1L43_adder_eqn = ( UC1_F_pc[5] ) + ( GND ) + ( UC1L47 );
UC1L43 = CARRY(UC1L43_adder_eqn);


--ZC1_q_b[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[7]_PORT_A_data_in = UC1L814;
ZC1_q_b[7]_PORT_A_data_in_reg = DFFE(ZC1_q_b[7]_PORT_A_data_in, ZC1_q_b[7]_clock_0, , , );
ZC1_q_b[7]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[7]_PORT_A_address_reg = DFFE(ZC1_q_b[7]_PORT_A_address, ZC1_q_b[7]_clock_0, , , );
ZC1_q_b[7]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[7]_PORT_B_address_reg = DFFE(ZC1_q_b[7]_PORT_B_address, ZC1_q_b[7]_clock_1, , , );
ZC1_q_b[7]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[7]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[7]_PORT_A_write_enable, ZC1_q_b[7]_clock_0, , , );
ZC1_q_b[7]_PORT_B_read_enable = VCC;
ZC1_q_b[7]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[7]_PORT_B_read_enable, ZC1_q_b[7]_clock_1, , , );
ZC1_q_b[7]_clock_0 = CLOCK_50;
ZC1_q_b[7]_clock_1 = CLOCK_50;
ZC1_q_b[7]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[7]_PORT_B_data_out = MEMORY(ZC1_q_b[7]_PORT_A_data_in_reg, , ZC1_q_b[7]_PORT_A_address_reg, ZC1_q_b[7]_PORT_B_address_reg, ZC1_q_b[7]_PORT_A_write_enable_reg, , , ZC1_q_b[7]_PORT_B_read_enable_reg, , , ZC1_q_b[7]_clock_0, ZC1_q_b[7]_clock_1, ZC1_q_b[7]_clock_enable_0, , , , , );
ZC1_q_b[7] = ZC1_q_b[7]_PORT_B_data_out[0];


--UC1L46 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~45
UC1L46_adder_eqn = ( UC1_F_pc[4] ) + ( GND ) + ( UC1L23 );
UC1L46 = SUM(UC1L46_adder_eqn);

--UC1L47 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~46
UC1L47_adder_eqn = ( UC1_F_pc[4] ) + ( GND ) + ( UC1L23 );
UC1L47 = CARRY(UC1L47_adder_eqn);


--ZC1_q_b[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[6]_PORT_A_data_in = UC1L813;
ZC1_q_b[6]_PORT_A_data_in_reg = DFFE(ZC1_q_b[6]_PORT_A_data_in, ZC1_q_b[6]_clock_0, , , );
ZC1_q_b[6]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[6]_PORT_A_address_reg = DFFE(ZC1_q_b[6]_PORT_A_address, ZC1_q_b[6]_clock_0, , , );
ZC1_q_b[6]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[6]_PORT_B_address_reg = DFFE(ZC1_q_b[6]_PORT_B_address, ZC1_q_b[6]_clock_1, , , );
ZC1_q_b[6]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[6]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[6]_PORT_A_write_enable, ZC1_q_b[6]_clock_0, , , );
ZC1_q_b[6]_PORT_B_read_enable = VCC;
ZC1_q_b[6]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[6]_PORT_B_read_enable, ZC1_q_b[6]_clock_1, , , );
ZC1_q_b[6]_clock_0 = CLOCK_50;
ZC1_q_b[6]_clock_1 = CLOCK_50;
ZC1_q_b[6]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[6]_PORT_B_data_out = MEMORY(ZC1_q_b[6]_PORT_A_data_in_reg, , ZC1_q_b[6]_PORT_A_address_reg, ZC1_q_b[6]_PORT_B_address_reg, ZC1_q_b[6]_PORT_A_write_enable_reg, , , ZC1_q_b[6]_PORT_B_read_enable_reg, , , ZC1_q_b[6]_clock_0, ZC1_q_b[6]_clock_1, ZC1_q_b[6]_clock_enable_0, , , , , );
ZC1_q_b[6] = ZC1_q_b[6]_PORT_B_data_out[0];


--UC1_E_shift_rot_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]
--register power-up is low

UC1_E_shift_rot_result[1] = DFFEAS(UC1L429, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[1],  ,  , UC1_E_new_inst);


--UC1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~49
UC1L50_adder_eqn = ( UC1_F_pc[0] ) + ( VCC ) + ( !VCC );
UC1L50 = SUM(UC1L50_adder_eqn);

--UC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~50
UC1L51_adder_eqn = ( UC1_F_pc[0] ) + ( VCC ) + ( !VCC );
UC1L51 = CARRY(UC1L51_adder_eqn);


--UC1_D_iw[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[6]
--register power-up is low

UC1_D_iw[6] = DFFEAS(UC1L598, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--ZC1_q_b[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[2]_PORT_A_data_in = UC1L809;
ZC1_q_b[2]_PORT_A_data_in_reg = DFFE(ZC1_q_b[2]_PORT_A_data_in, ZC1_q_b[2]_clock_0, , , );
ZC1_q_b[2]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[2]_PORT_A_address_reg = DFFE(ZC1_q_b[2]_PORT_A_address, ZC1_q_b[2]_clock_0, , , );
ZC1_q_b[2]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[2]_PORT_B_address_reg = DFFE(ZC1_q_b[2]_PORT_B_address, ZC1_q_b[2]_clock_1, , , );
ZC1_q_b[2]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[2]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[2]_PORT_A_write_enable, ZC1_q_b[2]_clock_0, , , );
ZC1_q_b[2]_PORT_B_read_enable = VCC;
ZC1_q_b[2]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[2]_PORT_B_read_enable, ZC1_q_b[2]_clock_1, , , );
ZC1_q_b[2]_clock_0 = CLOCK_50;
ZC1_q_b[2]_clock_1 = CLOCK_50;
ZC1_q_b[2]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[2]_PORT_B_data_out = MEMORY(ZC1_q_b[2]_PORT_A_data_in_reg, , ZC1_q_b[2]_PORT_A_address_reg, ZC1_q_b[2]_PORT_B_address_reg, ZC1_q_b[2]_PORT_A_write_enable_reg, , , ZC1_q_b[2]_PORT_B_read_enable_reg, , , ZC1_q_b[2]_clock_0, ZC1_q_b[2]_clock_1, ZC1_q_b[2]_clock_enable_0, , , , , );
ZC1_q_b[2] = ZC1_q_b[2]_PORT_B_data_out[0];


--UC1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~57
UC1L114_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[1]) ) + ( UC1_E_src1[1] ) + ( UC1L123 );
UC1L114 = SUM(UC1L114_adder_eqn);

--UC1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~58
UC1L115_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[1]) ) + ( UC1_E_src1[1] ) + ( UC1L123 );
UC1L115 = CARRY(UC1L115_adder_eqn);


--UC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~53
UC1L54_adder_eqn = ( UC1_F_pc[1] ) + ( GND ) + ( UC1L51 );
UC1L54 = SUM(UC1L54_adder_eqn);

--UC1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add0~54
UC1L55_adder_eqn = ( UC1_F_pc[1] ) + ( GND ) + ( UC1L51 );
UC1L55 = CARRY(UC1L55_adder_eqn);


--UC1_D_iw[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[7]
--register power-up is low

UC1_D_iw[7] = DFFEAS(UC1L600, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--ZC1_q_b[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[3]_PORT_A_data_in = UC1L810;
ZC1_q_b[3]_PORT_A_data_in_reg = DFFE(ZC1_q_b[3]_PORT_A_data_in, ZC1_q_b[3]_clock_0, , , );
ZC1_q_b[3]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[3]_PORT_A_address_reg = DFFE(ZC1_q_b[3]_PORT_A_address, ZC1_q_b[3]_clock_0, , , );
ZC1_q_b[3]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[3]_PORT_B_address_reg = DFFE(ZC1_q_b[3]_PORT_B_address, ZC1_q_b[3]_clock_1, , , );
ZC1_q_b[3]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[3]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[3]_PORT_A_write_enable, ZC1_q_b[3]_clock_0, , , );
ZC1_q_b[3]_PORT_B_read_enable = VCC;
ZC1_q_b[3]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[3]_PORT_B_read_enable, ZC1_q_b[3]_clock_1, , , );
ZC1_q_b[3]_clock_0 = CLOCK_50;
ZC1_q_b[3]_clock_1 = CLOCK_50;
ZC1_q_b[3]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[3]_PORT_B_data_out = MEMORY(ZC1_q_b[3]_PORT_A_data_in_reg, , ZC1_q_b[3]_PORT_A_address_reg, ZC1_q_b[3]_PORT_B_address_reg, ZC1_q_b[3]_PORT_A_write_enable_reg, , , ZC1_q_b[3]_PORT_B_read_enable_reg, , , ZC1_q_b[3]_clock_0, ZC1_q_b[3]_clock_1, ZC1_q_b[3]_clock_enable_0, , , , , );
ZC1_q_b[3] = ZC1_q_b[3]_PORT_B_data_out[0];


--UC1_av_ld_byte0_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]
--register power-up is low

UC1_av_ld_byte0_data[1] = DFFEAS(JC1L10, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[1],  ,  , UC1L959);


--UC1_W_alu_result[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[1]
--register power-up is low

UC1_W_alu_result[1] = DFFEAS(UC1L309, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte0_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]
--register power-up is low

UC1_av_ld_byte0_data[2] = DFFEAS(JC1L13, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[2],  ,  , UC1L959);


--UC1_av_ld_byte0_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[3]
--register power-up is low

UC1_av_ld_byte0_data[3] = DFFEAS(JC1L16, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[3],  ,  , UC1L959);


--UC1_av_ld_byte0_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[4]
--register power-up is low

UC1_av_ld_byte0_data[4] = DFFEAS(JC1L19, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[4],  ,  , UC1L959);


--UC1_av_ld_byte0_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]
--register power-up is low

UC1_av_ld_byte0_data[5] = DFFEAS(JC1L22, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[5],  ,  , UC1L959);


--UC1_av_ld_byte0_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]
--register power-up is low

UC1_av_ld_byte0_data[6] = DFFEAS(JC1L25, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[6],  ,  , UC1L959);


--UC1_av_ld_byte0_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]
--register power-up is low

UC1_av_ld_byte0_data[7] = DFFEAS(JC1L28, CLOCK_50, !AE1_r_sync_rst,  , UC1L861, UC1_av_ld_byte1_data[7],  ,  , UC1L959);


--cntr[23] is cntr[23]
--register power-up is low

cntr[23] = DFFEAS(A1L6, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L10 is Add0~9
A1L10_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L10 = SUM(A1L10_adder_eqn);

--A1L11 is Add0~10
A1L11_adder_eqn = ( cntr[22] ) + ( GND ) + ( A1L15 );
A1L11 = CARRY(A1L11_adder_eqn);


--EB1_count[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[0]
--register power-up is low

EB1_count[0] = AMPP_FUNCTION(A1L136, EB1L16, !A1L128, !A1L134, EB1L57);


--EB1_td_shift[10] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]
--register power-up is low

EB1_td_shift[10] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, !A1L134, EB1L57);


--EB1_count[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[8]
--register power-up is low

EB1_count[8] = AMPP_FUNCTION(A1L136, EB1_count[7], !A1L128, !A1L134, EB1L57);


--QD1_sr[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[3]
--register power-up is low

QD1_sr[3] = DFFEAS(QD1L59, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]
--register power-up is low

CD1_break_readreg[1] = DFFEAS(PD1_jdo[1], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]
--register power-up is low

MD1_MonDReg[1] = DFFEAS(PD1_jdo[4], CLOCK_50,  ,  , MD1L50, YD1_q_a[1],  , MD1L53, PD1_take_action_ocimem_b);


--YD1_q_a[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[0]_PORT_A_data_in = MD1L120;
YD1_q_a[0]_PORT_A_data_in_reg = DFFE(YD1_q_a[0]_PORT_A_data_in, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[0]_PORT_A_address_reg = DFFE(YD1_q_a[0]_PORT_A_address, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_write_enable = MD1L152;
YD1_q_a[0]_PORT_A_write_enable_reg = DFFE(YD1_q_a[0]_PORT_A_write_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_read_enable = !MD1L152;
YD1_q_a[0]_PORT_A_read_enable_reg = DFFE(YD1_q_a[0]_PORT_A_read_enable, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_PORT_A_byte_mask = MD1L115;
YD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[0]_PORT_A_byte_mask, YD1_q_a[0]_clock_0, , , YD1_q_a[0]_clock_enable_0);
YD1_q_a[0]_clock_0 = CLOCK_50;
YD1_q_a[0]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[0]_PORT_A_data_out = MEMORY(YD1_q_a[0]_PORT_A_data_in_reg, , YD1_q_a[0]_PORT_A_address_reg, , YD1_q_a[0]_PORT_A_write_enable_reg, YD1_q_a[0]_PORT_A_read_enable_reg, , , YD1_q_a[0]_PORT_A_byte_mask_reg, , YD1_q_a[0]_clock_0, , YD1_q_a[0]_clock_enable_0, , , , , );
YD1_q_a[0] = YD1_q_a[0]_PORT_A_data_out[0];


--UC1_E_shift_rot_cnt[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]
--register power-up is low

UC1_E_shift_rot_cnt[4] = DFFEAS(UC1L193, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src2[4],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]
--register power-up is low

UC1_E_shift_rot_cnt[3] = DFFEAS(UC1L194, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src2[3],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]
--register power-up is low

UC1_E_shift_rot_cnt[2] = DFFEAS(UC1L195, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src2[2],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]
--register power-up is low

UC1_E_shift_rot_cnt[1] = DFFEAS(UC1L196, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src2[1],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_cnt[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]
--register power-up is low

UC1_E_shift_rot_cnt[0] = DFFEAS(UC1_E_src2[0], CLOCK_50, !AE1_r_sync_rst,  ,  , UC1L389,  ,  , !UC1_E_new_inst);


--ZD1_q_a[0] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[0]_PORT_A_data_in = WB3L24;
ZD1_q_a[0]_PORT_A_data_in_reg = DFFE(ZD1_q_a[0]_PORT_A_data_in, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[0]_PORT_A_address_reg = DFFE(ZD1_q_a[0]_PORT_A_address, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[0]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_write_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_read_enable = Y1L2;
ZD1_q_a[0]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[0]_PORT_A_read_enable, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[0]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[0]_PORT_A_byte_mask, ZD1_q_a[0]_clock_0, , , ZD1_q_a[0]_clock_enable_0);
ZD1_q_a[0]_clock_0 = CLOCK_50;
ZD1_q_a[0]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[0]_PORT_A_data_out = MEMORY(ZD1_q_a[0]_PORT_A_data_in_reg, , ZD1_q_a[0]_PORT_A_address_reg, , ZD1_q_a[0]_PORT_A_write_enable_reg, ZD1_q_a[0]_PORT_A_read_enable_reg, , , ZD1_q_a[0]_PORT_A_byte_mask_reg, , ZD1_q_a[0]_clock_0, , ZD1_q_a[0]_clock_enable_0, , , , , );
ZD1_q_a[0] = ZD1_q_a[0]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB1_av_readdata_pre[0] = DFFEAS(T1_ien_AF, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[0],  ,  , T1_read_0);


--UC1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~61
UC1L118_adder_eqn = ( UC1_E_alu_sub ) + ( GND ) + ( UC1L127 );
UC1L118 = SUM(UC1L118_adder_eqn);


--UC1_E_src2[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[16]
--register power-up is low

UC1_E_src2[16] = DFFEAS(UC1L724, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[16]
--register power-up is low

UC1_E_src1[16] = DFFEAS(ZC1_q_b[16], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src1[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[1]
--register power-up is low

UC1_E_src1[1] = DFFEAS(ZC1_q_b[1], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src1[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[0]
--register power-up is low

UC1_E_src1[0] = DFFEAS(ZC1_q_b[0], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[17]
--register power-up is low

UC1_E_src2[17] = DFFEAS(UC1L725, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[17]
--register power-up is low

UC1_E_src1[17] = DFFEAS(ZC1_q_b[17], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[21]
--register power-up is low

UC1_E_src2[21] = DFFEAS(UC1L729, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[21]
--register power-up is low

UC1_E_src1[21] = DFFEAS(ZC1_q_b[21], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[20]
--register power-up is low

UC1_E_src2[20] = DFFEAS(UC1L728, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[20]
--register power-up is low

UC1_E_src1[20] = DFFEAS(ZC1_q_b[20], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[19]
--register power-up is low

UC1_E_src2[19] = DFFEAS(UC1L727, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[19]
--register power-up is low

UC1_E_src1[19] = DFFEAS(ZC1_q_b[19], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[18]
--register power-up is low

UC1_E_src2[18] = DFFEAS(UC1L726, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[18]
--register power-up is low

UC1_E_src1[18] = DFFEAS(ZC1_q_b[18], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[25]
--register power-up is low

UC1_E_src2[25] = DFFEAS(UC1L733, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[25]
--register power-up is low

UC1_E_src1[25] = DFFEAS(ZC1_q_b[25], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[24]
--register power-up is low

UC1_E_src2[24] = DFFEAS(UC1L732, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[24]
--register power-up is low

UC1_E_src1[24] = DFFEAS(ZC1_q_b[24], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[23]
--register power-up is low

UC1_E_src2[23] = DFFEAS(UC1L731, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[23]
--register power-up is low

UC1_E_src1[23] = DFFEAS(ZC1_q_b[23], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[22]
--register power-up is low

UC1_E_src2[22] = DFFEAS(UC1L730, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[22]
--register power-up is low

UC1_E_src1[22] = DFFEAS(ZC1_q_b[22], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[27]
--register power-up is low

UC1_E_src2[27] = DFFEAS(UC1L735, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]
--register power-up is low

UC1_E_src1[27] = DFFEAS(ZC1_q_b[27], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[26]
--register power-up is low

UC1_E_src2[26] = DFFEAS(UC1L734, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[26]
--register power-up is low

UC1_E_src1[26] = DFFEAS(ZC1_q_b[26], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src1[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[31]
--register power-up is low

UC1_E_src1[31] = DFFEAS(ZC1_q_b[31], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[30]
--register power-up is low

UC1_E_src2[30] = DFFEAS(UC1L738, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[30]
--register power-up is low

UC1_E_src1[30] = DFFEAS(ZC1_q_b[30], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[29]
--register power-up is low

UC1_E_src2[29] = DFFEAS(UC1L737, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[29]
--register power-up is low

UC1_E_src1[29] = DFFEAS(ZC1_q_b[29], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_src2[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[28]
--register power-up is low

UC1_E_src2[28] = DFFEAS(UC1L736, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L740,  );


--UC1_E_src1[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[28]
--register power-up is low

UC1_E_src1[28] = DFFEAS(ZC1_q_b[28], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L489,  );


--UC1_E_shift_rot_result[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]
--register power-up is low

UC1_E_shift_rot_result[0] = DFFEAS(UC1L428, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[0],  ,  , UC1_E_new_inst);


--UC1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~65
UC1L122_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[0]) ) + ( UC1_E_src1[0] ) + ( UC1L131 );
UC1L122 = SUM(UC1L122_adder_eqn);

--UC1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~66
UC1L123_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[0]) ) + ( UC1_E_src1[0] ) + ( UC1L131 );
UC1L123 = CARRY(UC1L123_adder_eqn);


--ZD1_q_a[22] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[22]_PORT_A_data_in = WB3L25;
ZD1_q_a[22]_PORT_A_data_in_reg = DFFE(ZD1_q_a[22]_PORT_A_data_in, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[22]_PORT_A_address_reg = DFFE(ZD1_q_a[22]_PORT_A_address, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[22]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_write_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_read_enable = Y1L2;
ZD1_q_a[22]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[22]_PORT_A_read_enable, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[22]_PORT_A_byte_mask, ZD1_q_a[22]_clock_0, , , ZD1_q_a[22]_clock_enable_0);
ZD1_q_a[22]_clock_0 = CLOCK_50;
ZD1_q_a[22]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[22]_PORT_A_data_out = MEMORY(ZD1_q_a[22]_PORT_A_data_in_reg, , ZD1_q_a[22]_PORT_A_address_reg, , ZD1_q_a[22]_PORT_A_write_enable_reg, ZD1_q_a[22]_PORT_A_read_enable_reg, , , ZD1_q_a[22]_PORT_A_byte_mask_reg, , ZD1_q_a[22]_clock_0, , ZD1_q_a[22]_clock_enable_0, , , , , );
ZD1_q_a[22] = ZD1_q_a[22]_PORT_A_data_out[0];


--ZD1_q_a[23] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[23]_PORT_A_data_in = WB3L26;
ZD1_q_a[23]_PORT_A_data_in_reg = DFFE(ZD1_q_a[23]_PORT_A_data_in, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[23]_PORT_A_address_reg = DFFE(ZD1_q_a[23]_PORT_A_address, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[23]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[23]_PORT_A_write_enable, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_read_enable = Y1L2;
ZD1_q_a[23]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[23]_PORT_A_read_enable, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[23]_PORT_A_byte_mask, ZD1_q_a[23]_clock_0, , , ZD1_q_a[23]_clock_enable_0);
ZD1_q_a[23]_clock_0 = CLOCK_50;
ZD1_q_a[23]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[23]_PORT_A_data_out = MEMORY(ZD1_q_a[23]_PORT_A_data_in_reg, , ZD1_q_a[23]_PORT_A_address_reg, , ZD1_q_a[23]_PORT_A_write_enable_reg, ZD1_q_a[23]_PORT_A_read_enable_reg, , , ZD1_q_a[23]_PORT_A_byte_mask_reg, , ZD1_q_a[23]_clock_0, , ZD1_q_a[23]_clock_enable_0, , , , , );
ZD1_q_a[23] = ZD1_q_a[23]_PORT_A_data_out[0];


--ZD1_q_a[24] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[24]_PORT_A_data_in = WB3L27;
ZD1_q_a[24]_PORT_A_data_in_reg = DFFE(ZD1_q_a[24]_PORT_A_data_in, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[24]_PORT_A_address_reg = DFFE(ZD1_q_a[24]_PORT_A_address, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[24]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_write_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_read_enable = Y1L2;
ZD1_q_a[24]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[24]_PORT_A_read_enable, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[24]_PORT_A_byte_mask, ZD1_q_a[24]_clock_0, , , ZD1_q_a[24]_clock_enable_0);
ZD1_q_a[24]_clock_0 = CLOCK_50;
ZD1_q_a[24]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[24]_PORT_A_data_out = MEMORY(ZD1_q_a[24]_PORT_A_data_in_reg, , ZD1_q_a[24]_PORT_A_address_reg, , ZD1_q_a[24]_PORT_A_write_enable_reg, ZD1_q_a[24]_PORT_A_read_enable_reg, , , ZD1_q_a[24]_PORT_A_byte_mask_reg, , ZD1_q_a[24]_clock_0, , ZD1_q_a[24]_clock_enable_0, , , , , );
ZD1_q_a[24] = ZD1_q_a[24]_PORT_A_data_out[0];


--ZD1_q_a[25] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[25]_PORT_A_data_in = WB3L28;
ZD1_q_a[25]_PORT_A_data_in_reg = DFFE(ZD1_q_a[25]_PORT_A_data_in, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[25]_PORT_A_address_reg = DFFE(ZD1_q_a[25]_PORT_A_address, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[25]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[25]_PORT_A_write_enable, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_read_enable = Y1L2;
ZD1_q_a[25]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[25]_PORT_A_read_enable, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[25]_PORT_A_byte_mask, ZD1_q_a[25]_clock_0, , , ZD1_q_a[25]_clock_enable_0);
ZD1_q_a[25]_clock_0 = CLOCK_50;
ZD1_q_a[25]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[25]_PORT_A_data_out = MEMORY(ZD1_q_a[25]_PORT_A_data_in_reg, , ZD1_q_a[25]_PORT_A_address_reg, , ZD1_q_a[25]_PORT_A_write_enable_reg, ZD1_q_a[25]_PORT_A_read_enable_reg, , , ZD1_q_a[25]_PORT_A_byte_mask_reg, , ZD1_q_a[25]_clock_0, , ZD1_q_a[25]_clock_enable_0, , , , , );
ZD1_q_a[25] = ZD1_q_a[25]_PORT_A_data_out[0];


--ZD1_q_a[26] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[26]_PORT_A_data_in = WB3L29;
ZD1_q_a[26]_PORT_A_data_in_reg = DFFE(ZD1_q_a[26]_PORT_A_data_in, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[26]_PORT_A_address_reg = DFFE(ZD1_q_a[26]_PORT_A_address, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[26]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_write_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_read_enable = Y1L2;
ZD1_q_a[26]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[26]_PORT_A_read_enable, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[26]_PORT_A_byte_mask, ZD1_q_a[26]_clock_0, , , ZD1_q_a[26]_clock_enable_0);
ZD1_q_a[26]_clock_0 = CLOCK_50;
ZD1_q_a[26]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[26]_PORT_A_data_out = MEMORY(ZD1_q_a[26]_PORT_A_data_in_reg, , ZD1_q_a[26]_PORT_A_address_reg, , ZD1_q_a[26]_PORT_A_write_enable_reg, ZD1_q_a[26]_PORT_A_read_enable_reg, , , ZD1_q_a[26]_PORT_A_byte_mask_reg, , ZD1_q_a[26]_clock_0, , ZD1_q_a[26]_clock_enable_0, , , , , );
ZD1_q_a[26] = ZD1_q_a[26]_PORT_A_data_out[0];


--ZD1_q_a[1] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[1]_PORT_A_data_in = WB3L30;
ZD1_q_a[1]_PORT_A_data_in_reg = DFFE(ZD1_q_a[1]_PORT_A_data_in, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[1]_PORT_A_address_reg = DFFE(ZD1_q_a[1]_PORT_A_address, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[1]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[1]_PORT_A_write_enable, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_read_enable = Y1L2;
ZD1_q_a[1]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[1]_PORT_A_read_enable, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[1]_PORT_A_byte_mask, ZD1_q_a[1]_clock_0, , , ZD1_q_a[1]_clock_enable_0);
ZD1_q_a[1]_clock_0 = CLOCK_50;
ZD1_q_a[1]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[1]_PORT_A_data_out = MEMORY(ZD1_q_a[1]_PORT_A_data_in_reg, , ZD1_q_a[1]_PORT_A_address_reg, , ZD1_q_a[1]_PORT_A_write_enable_reg, ZD1_q_a[1]_PORT_A_read_enable_reg, , , ZD1_q_a[1]_PORT_A_byte_mask_reg, , ZD1_q_a[1]_clock_0, , ZD1_q_a[1]_clock_enable_0, , , , , );
ZD1_q_a[1] = ZD1_q_a[1]_PORT_A_data_out[0];


--ZD1_q_a[4] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[4]_PORT_A_data_in = WB3L31;
ZD1_q_a[4]_PORT_A_data_in_reg = DFFE(ZD1_q_a[4]_PORT_A_data_in, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[4]_PORT_A_address_reg = DFFE(ZD1_q_a[4]_PORT_A_address, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[4]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_write_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_read_enable = Y1L2;
ZD1_q_a[4]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[4]_PORT_A_read_enable, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[4]_PORT_A_byte_mask, ZD1_q_a[4]_clock_0, , , ZD1_q_a[4]_clock_enable_0);
ZD1_q_a[4]_clock_0 = CLOCK_50;
ZD1_q_a[4]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[4]_PORT_A_data_out = MEMORY(ZD1_q_a[4]_PORT_A_data_in_reg, , ZD1_q_a[4]_PORT_A_address_reg, , ZD1_q_a[4]_PORT_A_write_enable_reg, ZD1_q_a[4]_PORT_A_read_enable_reg, , , ZD1_q_a[4]_PORT_A_byte_mask_reg, , ZD1_q_a[4]_clock_0, , ZD1_q_a[4]_clock_enable_0, , , , , );
ZD1_q_a[4] = ZD1_q_a[4]_PORT_A_data_out[0];


--ZD1_q_a[3] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[3]_PORT_A_data_in = WB3L32;
ZD1_q_a[3]_PORT_A_data_in_reg = DFFE(ZD1_q_a[3]_PORT_A_data_in, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[3]_PORT_A_address_reg = DFFE(ZD1_q_a[3]_PORT_A_address, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[3]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[3]_PORT_A_write_enable, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_read_enable = Y1L2;
ZD1_q_a[3]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[3]_PORT_A_read_enable, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[3]_PORT_A_byte_mask, ZD1_q_a[3]_clock_0, , , ZD1_q_a[3]_clock_enable_0);
ZD1_q_a[3]_clock_0 = CLOCK_50;
ZD1_q_a[3]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[3]_PORT_A_data_out = MEMORY(ZD1_q_a[3]_PORT_A_data_in_reg, , ZD1_q_a[3]_PORT_A_address_reg, , ZD1_q_a[3]_PORT_A_write_enable_reg, ZD1_q_a[3]_PORT_A_read_enable_reg, , , ZD1_q_a[3]_PORT_A_byte_mask_reg, , ZD1_q_a[3]_clock_0, , ZD1_q_a[3]_clock_enable_0, , , , , );
ZD1_q_a[3] = ZD1_q_a[3]_PORT_A_data_out[0];


--ZD1_q_a[2] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[2]_PORT_A_data_in = WB3L33;
ZD1_q_a[2]_PORT_A_data_in_reg = DFFE(ZD1_q_a[2]_PORT_A_data_in, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[2]_PORT_A_address_reg = DFFE(ZD1_q_a[2]_PORT_A_address, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[2]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_write_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_read_enable = Y1L2;
ZD1_q_a[2]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[2]_PORT_A_read_enable, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[2]_PORT_A_byte_mask, ZD1_q_a[2]_clock_0, , , ZD1_q_a[2]_clock_enable_0);
ZD1_q_a[2]_clock_0 = CLOCK_50;
ZD1_q_a[2]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[2]_PORT_A_data_out = MEMORY(ZD1_q_a[2]_PORT_A_data_in_reg, , ZD1_q_a[2]_PORT_A_address_reg, , ZD1_q_a[2]_PORT_A_write_enable_reg, ZD1_q_a[2]_PORT_A_read_enable_reg, , , ZD1_q_a[2]_PORT_A_byte_mask_reg, , ZD1_q_a[2]_clock_0, , ZD1_q_a[2]_clock_enable_0, , , , , );
ZD1_q_a[2] = ZD1_q_a[2]_PORT_A_data_out[0];


--UC1_F_pc[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[8]
--register power-up is low

UC1_F_pc[8] = DFFEAS(UC1L86, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L30,  , !UC1L667, UC1L668);


--MD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1
MD1L2_adder_eqn = ( MD1_MonAReg[10] ) + ( VCC ) + ( MD1L8 );
MD1L2 = SUM(MD1L2_adder_eqn);


--ZD1_q_a[11] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[11]_PORT_A_data_in = WB3L34;
ZD1_q_a[11]_PORT_A_data_in_reg = DFFE(ZD1_q_a[11]_PORT_A_data_in, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[11]_PORT_A_address_reg = DFFE(ZD1_q_a[11]_PORT_A_address, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[11]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_write_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_read_enable = Y1L2;
ZD1_q_a[11]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[11]_PORT_A_read_enable, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[11]_PORT_A_byte_mask, ZD1_q_a[11]_clock_0, , , ZD1_q_a[11]_clock_enable_0);
ZD1_q_a[11]_clock_0 = CLOCK_50;
ZD1_q_a[11]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[11]_PORT_A_data_out = MEMORY(ZD1_q_a[11]_PORT_A_data_in_reg, , ZD1_q_a[11]_PORT_A_address_reg, , ZD1_q_a[11]_PORT_A_write_enable_reg, ZD1_q_a[11]_PORT_A_read_enable_reg, , , ZD1_q_a[11]_PORT_A_byte_mask_reg, , ZD1_q_a[11]_clock_0, , ZD1_q_a[11]_clock_enable_0, , , , , );
ZD1_q_a[11] = ZD1_q_a[11]_PORT_A_data_out[0];


--ZD1_q_a[12] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[12]_PORT_A_data_in = WB3L35;
ZD1_q_a[12]_PORT_A_data_in_reg = DFFE(ZD1_q_a[12]_PORT_A_data_in, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[12]_PORT_A_address_reg = DFFE(ZD1_q_a[12]_PORT_A_address, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[12]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[12]_PORT_A_write_enable, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_read_enable = Y1L2;
ZD1_q_a[12]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[12]_PORT_A_read_enable, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[12]_PORT_A_byte_mask, ZD1_q_a[12]_clock_0, , , ZD1_q_a[12]_clock_enable_0);
ZD1_q_a[12]_clock_0 = CLOCK_50;
ZD1_q_a[12]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[12]_PORT_A_data_out = MEMORY(ZD1_q_a[12]_PORT_A_data_in_reg, , ZD1_q_a[12]_PORT_A_address_reg, , ZD1_q_a[12]_PORT_A_write_enable_reg, ZD1_q_a[12]_PORT_A_read_enable_reg, , , ZD1_q_a[12]_PORT_A_byte_mask_reg, , ZD1_q_a[12]_clock_0, , ZD1_q_a[12]_clock_enable_0, , , , , );
ZD1_q_a[12] = ZD1_q_a[12]_PORT_A_data_out[0];


--ZD1_q_a[13] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[13]_PORT_A_data_in = WB3L36;
ZD1_q_a[13]_PORT_A_data_in_reg = DFFE(ZD1_q_a[13]_PORT_A_data_in, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[13]_PORT_A_address_reg = DFFE(ZD1_q_a[13]_PORT_A_address, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[13]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_write_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_read_enable = Y1L2;
ZD1_q_a[13]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[13]_PORT_A_read_enable, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[13]_PORT_A_byte_mask, ZD1_q_a[13]_clock_0, , , ZD1_q_a[13]_clock_enable_0);
ZD1_q_a[13]_clock_0 = CLOCK_50;
ZD1_q_a[13]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[13]_PORT_A_data_out = MEMORY(ZD1_q_a[13]_PORT_A_data_in_reg, , ZD1_q_a[13]_PORT_A_address_reg, , ZD1_q_a[13]_PORT_A_write_enable_reg, ZD1_q_a[13]_PORT_A_read_enable_reg, , , ZD1_q_a[13]_PORT_A_byte_mask_reg, , ZD1_q_a[13]_clock_0, , ZD1_q_a[13]_clock_enable_0, , , , , );
ZD1_q_a[13] = ZD1_q_a[13]_PORT_A_data_out[0];


--ZD1_q_a[14] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[14]_PORT_A_data_in = WB3L37;
ZD1_q_a[14]_PORT_A_data_in_reg = DFFE(ZD1_q_a[14]_PORT_A_data_in, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[14]_PORT_A_address_reg = DFFE(ZD1_q_a[14]_PORT_A_address, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[14]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[14]_PORT_A_write_enable, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_read_enable = Y1L2;
ZD1_q_a[14]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[14]_PORT_A_read_enable, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[14]_PORT_A_byte_mask, ZD1_q_a[14]_clock_0, , , ZD1_q_a[14]_clock_enable_0);
ZD1_q_a[14]_clock_0 = CLOCK_50;
ZD1_q_a[14]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[14]_PORT_A_data_out = MEMORY(ZD1_q_a[14]_PORT_A_data_in_reg, , ZD1_q_a[14]_PORT_A_address_reg, , ZD1_q_a[14]_PORT_A_write_enable_reg, ZD1_q_a[14]_PORT_A_read_enable_reg, , , ZD1_q_a[14]_PORT_A_byte_mask_reg, , ZD1_q_a[14]_clock_0, , ZD1_q_a[14]_clock_enable_0, , , , , );
ZD1_q_a[14] = ZD1_q_a[14]_PORT_A_data_out[0];


--ZD1_q_a[15] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[15]_PORT_A_data_in = WB3L38;
ZD1_q_a[15]_PORT_A_data_in_reg = DFFE(ZD1_q_a[15]_PORT_A_data_in, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[15]_PORT_A_address_reg = DFFE(ZD1_q_a[15]_PORT_A_address, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[15]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[15]_PORT_A_write_enable, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_read_enable = Y1L2;
ZD1_q_a[15]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[15]_PORT_A_read_enable, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[15]_PORT_A_byte_mask, ZD1_q_a[15]_clock_0, , , ZD1_q_a[15]_clock_enable_0);
ZD1_q_a[15]_clock_0 = CLOCK_50;
ZD1_q_a[15]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[15]_PORT_A_data_out = MEMORY(ZD1_q_a[15]_PORT_A_data_in_reg, , ZD1_q_a[15]_PORT_A_address_reg, , ZD1_q_a[15]_PORT_A_write_enable_reg, ZD1_q_a[15]_PORT_A_read_enable_reg, , , ZD1_q_a[15]_PORT_A_byte_mask_reg, , ZD1_q_a[15]_clock_0, , ZD1_q_a[15]_clock_enable_0, , , , , );
ZD1_q_a[15] = ZD1_q_a[15]_PORT_A_data_out[0];


--ZD1_q_a[16] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[16]_PORT_A_data_in = WB3L39;
ZD1_q_a[16]_PORT_A_data_in_reg = DFFE(ZD1_q_a[16]_PORT_A_data_in, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[16]_PORT_A_address_reg = DFFE(ZD1_q_a[16]_PORT_A_address, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[16]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_write_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_read_enable = Y1L2;
ZD1_q_a[16]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[16]_PORT_A_read_enable, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[16]_PORT_A_byte_mask, ZD1_q_a[16]_clock_0, , , ZD1_q_a[16]_clock_enable_0);
ZD1_q_a[16]_clock_0 = CLOCK_50;
ZD1_q_a[16]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[16]_PORT_A_data_out = MEMORY(ZD1_q_a[16]_PORT_A_data_in_reg, , ZD1_q_a[16]_PORT_A_address_reg, , ZD1_q_a[16]_PORT_A_write_enable_reg, ZD1_q_a[16]_PORT_A_read_enable_reg, , , ZD1_q_a[16]_PORT_A_byte_mask_reg, , ZD1_q_a[16]_clock_0, , ZD1_q_a[16]_clock_enable_0, , , , , );
ZD1_q_a[16] = ZD1_q_a[16]_PORT_A_data_out[0];


--ZD1_q_a[5] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[5]_PORT_A_data_in = WB3L40;
ZD1_q_a[5]_PORT_A_data_in_reg = DFFE(ZD1_q_a[5]_PORT_A_data_in, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[5]_PORT_A_address_reg = DFFE(ZD1_q_a[5]_PORT_A_address, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[5]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[5]_PORT_A_write_enable, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_read_enable = Y1L2;
ZD1_q_a[5]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[5]_PORT_A_read_enable, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[5]_PORT_A_byte_mask, ZD1_q_a[5]_clock_0, , , ZD1_q_a[5]_clock_enable_0);
ZD1_q_a[5]_clock_0 = CLOCK_50;
ZD1_q_a[5]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[5]_PORT_A_data_out = MEMORY(ZD1_q_a[5]_PORT_A_data_in_reg, , ZD1_q_a[5]_PORT_A_address_reg, , ZD1_q_a[5]_PORT_A_write_enable_reg, ZD1_q_a[5]_PORT_A_read_enable_reg, , , ZD1_q_a[5]_PORT_A_byte_mask_reg, , ZD1_q_a[5]_clock_0, , ZD1_q_a[5]_clock_enable_0, , , , , );
ZD1_q_a[5] = ZD1_q_a[5]_PORT_A_data_out[0];


--ZD1_q_a[9] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[9]_PORT_A_data_in = WB3L41;
ZD1_q_a[9]_PORT_A_data_in_reg = DFFE(ZD1_q_a[9]_PORT_A_data_in, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[9]_PORT_A_address_reg = DFFE(ZD1_q_a[9]_PORT_A_address, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[9]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_write_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_read_enable = Y1L2;
ZD1_q_a[9]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[9]_PORT_A_read_enable, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[9]_PORT_A_byte_mask, ZD1_q_a[9]_clock_0, , , ZD1_q_a[9]_clock_enable_0);
ZD1_q_a[9]_clock_0 = CLOCK_50;
ZD1_q_a[9]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[9]_PORT_A_data_out = MEMORY(ZD1_q_a[9]_PORT_A_data_in_reg, , ZD1_q_a[9]_PORT_A_address_reg, , ZD1_q_a[9]_PORT_A_write_enable_reg, ZD1_q_a[9]_PORT_A_read_enable_reg, , , ZD1_q_a[9]_PORT_A_byte_mask_reg, , ZD1_q_a[9]_clock_0, , ZD1_q_a[9]_clock_enable_0, , , , , );
ZD1_q_a[9] = ZD1_q_a[9]_PORT_A_data_out[0];


--UC1_D_iw[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[27]
--register power-up is low

UC1_D_iw[27] = DFFEAS(UC1L640, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[28]
--register power-up is low

UC1_D_iw[28] = DFFEAS(UC1L642, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[29]
--register power-up is low

UC1_D_iw[29] = DFFEAS(UC1L644, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[30]
--register power-up is low

UC1_D_iw[30] = DFFEAS(UC1L646, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--UC1_D_iw[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[31]
--register power-up is low

UC1_D_iw[31] = DFFEAS(UC1L648, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  , UC1L1008,  );


--ZD1_q_a[10] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[10]_PORT_A_data_in = WB3L42;
ZD1_q_a[10]_PORT_A_data_in_reg = DFFE(ZD1_q_a[10]_PORT_A_data_in, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[10]_PORT_A_address_reg = DFFE(ZD1_q_a[10]_PORT_A_address, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[10]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[10]_PORT_A_write_enable, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_read_enable = Y1L2;
ZD1_q_a[10]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[10]_PORT_A_read_enable, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[10]_PORT_A_byte_mask, ZD1_q_a[10]_clock_0, , , ZD1_q_a[10]_clock_enable_0);
ZD1_q_a[10]_clock_0 = CLOCK_50;
ZD1_q_a[10]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[10]_PORT_A_data_out = MEMORY(ZD1_q_a[10]_PORT_A_data_in_reg, , ZD1_q_a[10]_PORT_A_address_reg, , ZD1_q_a[10]_PORT_A_write_enable_reg, ZD1_q_a[10]_PORT_A_read_enable_reg, , , ZD1_q_a[10]_PORT_A_byte_mask_reg, , ZD1_q_a[10]_clock_0, , ZD1_q_a[10]_clock_enable_0, , , , , );
ZD1_q_a[10] = ZD1_q_a[10]_PORT_A_data_out[0];


--ZD1_q_a[8] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[8]_PORT_A_data_in = WB3L43;
ZD1_q_a[8]_PORT_A_data_in_reg = DFFE(ZD1_q_a[8]_PORT_A_data_in, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[8]_PORT_A_address_reg = DFFE(ZD1_q_a[8]_PORT_A_address, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[8]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_write_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_read_enable = Y1L2;
ZD1_q_a[8]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[8]_PORT_A_read_enable, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_PORT_A_byte_mask = WB3_src_data[33];
ZD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[8]_PORT_A_byte_mask, ZD1_q_a[8]_clock_0, , , ZD1_q_a[8]_clock_enable_0);
ZD1_q_a[8]_clock_0 = CLOCK_50;
ZD1_q_a[8]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[8]_PORT_A_data_out = MEMORY(ZD1_q_a[8]_PORT_A_data_in_reg, , ZD1_q_a[8]_PORT_A_address_reg, , ZD1_q_a[8]_PORT_A_write_enable_reg, ZD1_q_a[8]_PORT_A_read_enable_reg, , , ZD1_q_a[8]_PORT_A_byte_mask_reg, , ZD1_q_a[8]_clock_0, , ZD1_q_a[8]_clock_enable_0, , , , , );
ZD1_q_a[8] = ZD1_q_a[8]_PORT_A_data_out[0];


--UC1_F_pc[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[2]
--register power-up is low

UC1_F_pc[2] = DFFEAS(UC1L62, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L26,  , !UC1L667, UC1L668);


--UC1_E_shift_rot_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]
--register power-up is low

UC1_E_shift_rot_result[17] = DFFEAS(UC1L445, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[17],  ,  , UC1_E_new_inst);


--ZD1_q_a[19] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[19]_PORT_A_data_in = WB3L44;
ZD1_q_a[19]_PORT_A_data_in_reg = DFFE(ZD1_q_a[19]_PORT_A_data_in, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[19]_PORT_A_address_reg = DFFE(ZD1_q_a[19]_PORT_A_address, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[19]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[19]_PORT_A_write_enable, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_read_enable = Y1L2;
ZD1_q_a[19]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[19]_PORT_A_read_enable, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[19]_PORT_A_byte_mask, ZD1_q_a[19]_clock_0, , , ZD1_q_a[19]_clock_enable_0);
ZD1_q_a[19]_clock_0 = CLOCK_50;
ZD1_q_a[19]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[19]_PORT_A_data_out = MEMORY(ZD1_q_a[19]_PORT_A_data_in_reg, , ZD1_q_a[19]_PORT_A_address_reg, , ZD1_q_a[19]_PORT_A_write_enable_reg, ZD1_q_a[19]_PORT_A_read_enable_reg, , , ZD1_q_a[19]_PORT_A_byte_mask_reg, , ZD1_q_a[19]_clock_0, , ZD1_q_a[19]_clock_enable_0, , , , , );
ZD1_q_a[19] = ZD1_q_a[19]_PORT_A_data_out[0];


--ZD1_q_a[21] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[21]_PORT_A_data_in = WB3L45;
ZD1_q_a[21]_PORT_A_data_in_reg = DFFE(ZD1_q_a[21]_PORT_A_data_in, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[21]_PORT_A_address_reg = DFFE(ZD1_q_a[21]_PORT_A_address, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[21]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[21]_PORT_A_write_enable, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_read_enable = Y1L2;
ZD1_q_a[21]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[21]_PORT_A_read_enable, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[21]_PORT_A_byte_mask, ZD1_q_a[21]_clock_0, , , ZD1_q_a[21]_clock_enable_0);
ZD1_q_a[21]_clock_0 = CLOCK_50;
ZD1_q_a[21]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[21]_PORT_A_data_out = MEMORY(ZD1_q_a[21]_PORT_A_data_in_reg, , ZD1_q_a[21]_PORT_A_address_reg, , ZD1_q_a[21]_PORT_A_write_enable_reg, ZD1_q_a[21]_PORT_A_read_enable_reg, , , ZD1_q_a[21]_PORT_A_byte_mask_reg, , ZD1_q_a[21]_clock_0, , ZD1_q_a[21]_clock_enable_0, , , , , );
ZD1_q_a[21] = ZD1_q_a[21]_PORT_A_data_out[0];


--ZD1_q_a[20] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[20]_PORT_A_data_in = WB3L46;
ZD1_q_a[20]_PORT_A_data_in_reg = DFFE(ZD1_q_a[20]_PORT_A_data_in, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[20]_PORT_A_address_reg = DFFE(ZD1_q_a[20]_PORT_A_address, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[20]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_write_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_read_enable = Y1L2;
ZD1_q_a[20]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[20]_PORT_A_read_enable, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[20]_PORT_A_byte_mask, ZD1_q_a[20]_clock_0, , , ZD1_q_a[20]_clock_enable_0);
ZD1_q_a[20]_clock_0 = CLOCK_50;
ZD1_q_a[20]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[20]_PORT_A_data_out = MEMORY(ZD1_q_a[20]_PORT_A_data_in_reg, , ZD1_q_a[20]_PORT_A_address_reg, , ZD1_q_a[20]_PORT_A_write_enable_reg, ZD1_q_a[20]_PORT_A_read_enable_reg, , , ZD1_q_a[20]_PORT_A_byte_mask_reg, , ZD1_q_a[20]_clock_0, , ZD1_q_a[20]_clock_enable_0, , , , , );
ZD1_q_a[20] = ZD1_q_a[20]_PORT_A_data_out[0];


--ZD1_q_a[18] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[18]_PORT_A_data_in = WB3L47;
ZD1_q_a[18]_PORT_A_data_in_reg = DFFE(ZD1_q_a[18]_PORT_A_data_in, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[18]_PORT_A_address_reg = DFFE(ZD1_q_a[18]_PORT_A_address, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[18]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_write_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_read_enable = Y1L2;
ZD1_q_a[18]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[18]_PORT_A_read_enable, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[18]_PORT_A_byte_mask, ZD1_q_a[18]_clock_0, , , ZD1_q_a[18]_clock_enable_0);
ZD1_q_a[18]_clock_0 = CLOCK_50;
ZD1_q_a[18]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[18]_PORT_A_data_out = MEMORY(ZD1_q_a[18]_PORT_A_data_in_reg, , ZD1_q_a[18]_PORT_A_address_reg, , ZD1_q_a[18]_PORT_A_write_enable_reg, ZD1_q_a[18]_PORT_A_read_enable_reg, , , ZD1_q_a[18]_PORT_A_byte_mask_reg, , ZD1_q_a[18]_clock_0, , ZD1_q_a[18]_clock_enable_0, , , , , );
ZD1_q_a[18] = ZD1_q_a[18]_PORT_A_data_out[0];


--ZD1_q_a[17] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[17]_PORT_A_data_in = WB3L48;
ZD1_q_a[17]_PORT_A_data_in_reg = DFFE(ZD1_q_a[17]_PORT_A_data_in, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[17]_PORT_A_address_reg = DFFE(ZD1_q_a[17]_PORT_A_address, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[17]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[17]_PORT_A_write_enable, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_read_enable = Y1L2;
ZD1_q_a[17]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[17]_PORT_A_read_enable, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_PORT_A_byte_mask = WB3_src_data[34];
ZD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[17]_PORT_A_byte_mask, ZD1_q_a[17]_clock_0, , , ZD1_q_a[17]_clock_enable_0);
ZD1_q_a[17]_clock_0 = CLOCK_50;
ZD1_q_a[17]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[17]_PORT_A_data_out = MEMORY(ZD1_q_a[17]_PORT_A_data_in_reg, , ZD1_q_a[17]_PORT_A_address_reg, , ZD1_q_a[17]_PORT_A_write_enable_reg, ZD1_q_a[17]_PORT_A_read_enable_reg, , , ZD1_q_a[17]_PORT_A_byte_mask_reg, , ZD1_q_a[17]_clock_0, , ZD1_q_a[17]_clock_enable_0, , , , , );
ZD1_q_a[17] = ZD1_q_a[17]_PORT_A_data_out[0];


--UC1_F_pc[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[7]
--register power-up is low

UC1_F_pc[7] = DFFEAS(UC1L90, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L34,  , !UC1L667, UC1L668);


--UC1_F_pc[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[6]
--register power-up is low

UC1_F_pc[6] = DFFEAS(UC1L94, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L38,  , !UC1L667, UC1L668);


--UC1_F_pc[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[5]
--register power-up is low

UC1_F_pc[5] = DFFEAS(UC1L98, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L42,  , !UC1L667, UC1L668);


--UC1_F_pc[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[4]
--register power-up is low

UC1_F_pc[4] = DFFEAS(UC1L102, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L46,  , !UC1L667, UC1L668);


--UC1_F_pc[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[0]
--register power-up is low

UC1_F_pc[0] = DFFEAS(UC1L106, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L50,  , !UC1L667, UC1L668);


--ZD1_q_a[6] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[6]_PORT_A_data_in = WB3L49;
ZD1_q_a[6]_PORT_A_data_in_reg = DFFE(ZD1_q_a[6]_PORT_A_data_in, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[6]_PORT_A_address_reg = DFFE(ZD1_q_a[6]_PORT_A_address, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[6]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_write_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_read_enable = Y1L2;
ZD1_q_a[6]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[6]_PORT_A_read_enable, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[6]_PORT_A_byte_mask, ZD1_q_a[6]_clock_0, , , ZD1_q_a[6]_clock_enable_0);
ZD1_q_a[6]_clock_0 = CLOCK_50;
ZD1_q_a[6]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[6]_PORT_A_data_out = MEMORY(ZD1_q_a[6]_PORT_A_data_in_reg, , ZD1_q_a[6]_PORT_A_address_reg, , ZD1_q_a[6]_PORT_A_write_enable_reg, ZD1_q_a[6]_PORT_A_read_enable_reg, , , ZD1_q_a[6]_PORT_A_byte_mask_reg, , ZD1_q_a[6]_clock_0, , ZD1_q_a[6]_clock_enable_0, , , , , );
ZD1_q_a[6] = ZD1_q_a[6]_PORT_A_data_out[0];


--UC1_F_pc[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[1]
--register power-up is low

UC1_F_pc[1] = DFFEAS(UC1L110, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid, UC1L54,  , !UC1L667, UC1L668);


--ZD1_q_a[7] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[7]_PORT_A_data_in = WB3L50;
ZD1_q_a[7]_PORT_A_data_in_reg = DFFE(ZD1_q_a[7]_PORT_A_data_in, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[7]_PORT_A_address_reg = DFFE(ZD1_q_a[7]_PORT_A_address, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[7]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[7]_PORT_A_write_enable, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_read_enable = Y1L2;
ZD1_q_a[7]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[7]_PORT_A_read_enable, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_PORT_A_byte_mask = WB3_src_data[32];
ZD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[7]_PORT_A_byte_mask, ZD1_q_a[7]_clock_0, , , ZD1_q_a[7]_clock_enable_0);
ZD1_q_a[7]_clock_0 = CLOCK_50;
ZD1_q_a[7]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[7]_PORT_A_data_out = MEMORY(ZD1_q_a[7]_PORT_A_data_in_reg, , ZD1_q_a[7]_PORT_A_address_reg, , ZD1_q_a[7]_PORT_A_write_enable_reg, ZD1_q_a[7]_PORT_A_read_enable_reg, , , ZD1_q_a[7]_PORT_A_byte_mask_reg, , ZD1_q_a[7]_clock_0, , ZD1_q_a[7]_clock_enable_0, , , , , );
ZD1_q_a[7] = ZD1_q_a[7]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB1_av_readdata_pre[1] = DFFEAS(T1_ien_AE, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[1],  ,  , T1_read_0);


--ZB1_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB1_av_readdata_pre[2] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[2],  ,  , T1_read_0);


--ZB1_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB1_av_readdata_pre[3] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[3],  ,  , T1_read_0);


--ZB1_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB1_av_readdata_pre[4] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[4],  ,  , T1_read_0);


--ZB1_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB1_av_readdata_pre[5] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[5],  ,  , T1_read_0);


--ZB1_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB1_av_readdata_pre[6] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[6],  ,  , T1_read_0);


--ZB1_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB1_av_readdata_pre[7] = DFFEAS(A1L197, CLOCK_50, !AE1_r_sync_rst,  ,  , PB2_q_b[7],  ,  , T1_read_0);


--cntr[22] is cntr[22]
--register power-up is low

cntr[22] = DFFEAS(A1L10, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L14 is Add0~13
A1L14_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L14 = SUM(A1L14_adder_eqn);

--A1L15 is Add0~14
A1L15_adder_eqn = ( cntr[21] ) + ( GND ) + ( A1L19 );
A1L15 = CARRY(A1L15_adder_eqn);


--PB1_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[7]_PORT_A_data_in = UC1_d_writedata[7];
PB1_q_b[7]_PORT_A_data_in_reg = DFFE(PB1_q_b[7]_PORT_A_data_in, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[7]_PORT_A_address_reg = DFFE(PB1_q_b[7]_PORT_A_address, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[7]_PORT_B_address_reg = DFFE(PB1_q_b[7]_PORT_B_address, PB1_q_b[7]_clock_1, , , PB1_q_b[7]_clock_enable_1);
PB1_q_b[7]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[7]_PORT_A_write_enable_reg = DFFE(PB1_q_b[7]_PORT_A_write_enable, PB1_q_b[7]_clock_0, , , );
PB1_q_b[7]_PORT_B_read_enable = VCC;
PB1_q_b[7]_PORT_B_read_enable_reg = DFFE(PB1_q_b[7]_PORT_B_read_enable, PB1_q_b[7]_clock_1, , , PB1_q_b[7]_clock_enable_1);
PB1_q_b[7]_clock_0 = CLOCK_50;
PB1_q_b[7]_clock_1 = CLOCK_50;
PB1_q_b[7]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[7]_clock_enable_1 = T1L82;
PB1_q_b[7]_PORT_B_data_out = MEMORY(PB1_q_b[7]_PORT_A_data_in_reg, , PB1_q_b[7]_PORT_A_address_reg, PB1_q_b[7]_PORT_B_address_reg, PB1_q_b[7]_PORT_A_write_enable_reg, , , PB1_q_b[7]_PORT_B_read_enable_reg, , , PB1_q_b[7]_clock_0, PB1_q_b[7]_clock_1, PB1_q_b[7]_clock_enable_0, PB1_q_b[7]_clock_enable_1, , , , );
PB1_q_b[7] = PB1_q_b[7]_PORT_B_data_out[0];


--EB1_count[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[7]
--register power-up is low

EB1_count[7] = AMPP_FUNCTION(A1L136, EB1_count[6], !A1L128, !A1L134, EB1L57);


--QD1_sr[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[4]
--register power-up is low

QD1_sr[4] = DFFEAS(QD1L60, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]
--register power-up is low

CD1_break_readreg[2] = DFFEAS(PD1_jdo[2], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]
--register power-up is low

MD1_MonDReg[2] = DFFEAS(PD1_jdo[5], CLOCK_50,  ,  , MD1L50, YD1_q_a[2],  , MD1L53, PD1_take_action_ocimem_b);


--YD1_q_a[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[1]_PORT_A_data_in = MD1L121;
YD1_q_a[1]_PORT_A_data_in_reg = DFFE(YD1_q_a[1]_PORT_A_data_in, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[1]_PORT_A_address_reg = DFFE(YD1_q_a[1]_PORT_A_address, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_write_enable = MD1L152;
YD1_q_a[1]_PORT_A_write_enable_reg = DFFE(YD1_q_a[1]_PORT_A_write_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_read_enable = !MD1L152;
YD1_q_a[1]_PORT_A_read_enable_reg = DFFE(YD1_q_a[1]_PORT_A_read_enable, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_PORT_A_byte_mask = MD1L115;
YD1_q_a[1]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[1]_PORT_A_byte_mask, YD1_q_a[1]_clock_0, , , YD1_q_a[1]_clock_enable_0);
YD1_q_a[1]_clock_0 = CLOCK_50;
YD1_q_a[1]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[1]_PORT_A_data_out = MEMORY(YD1_q_a[1]_PORT_A_data_in_reg, , YD1_q_a[1]_PORT_A_address_reg, , YD1_q_a[1]_PORT_A_write_enable_reg, YD1_q_a[1]_PORT_A_read_enable_reg, , , YD1_q_a[1]_PORT_A_byte_mask_reg, , YD1_q_a[1]_clock_0, , YD1_q_a[1]_clock_enable_0, , , , , );
YD1_q_a[1] = YD1_q_a[1]_PORT_A_data_out[0];


--MD1_MonAReg[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]
--register power-up is low

MD1_MonAReg[2] = DFFEAS(MD1L11, CLOCK_50,  ,  , PD1L49, PD1_jdo[26],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]
--register power-up is low

MD1_MonAReg[3] = DFFEAS(MD1L15, CLOCK_50,  ,  , PD1L49, PD1_jdo[27],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]
--register power-up is low

MD1_MonAReg[4] = DFFEAS(MD1L19, CLOCK_50,  ,  , PD1L49, PD1_jdo[28],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]
--register power-up is low

MD1_MonAReg[5] = DFFEAS(MD1L23, CLOCK_50,  ,  , PD1L49, PD1_jdo[29],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]
--register power-up is low

MD1_MonAReg[6] = DFFEAS(MD1L27, CLOCK_50,  ,  , PD1L49, PD1_jdo[30],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]
--register power-up is low

MD1_MonAReg[7] = DFFEAS(MD1L31, CLOCK_50,  ,  , PD1L49, PD1_jdo[31],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]
--register power-up is low

MD1_MonAReg[8] = DFFEAS(MD1L35, CLOCK_50,  ,  , PD1L49, PD1_jdo[32],  ,  , PD1_take_action_ocimem_a);


--MD1_MonAReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]
--register power-up is low

MD1_MonAReg[9] = DFFEAS(MD1L7, CLOCK_50,  ,  , PD1L49, PD1_jdo[33],  ,  , PD1_take_action_ocimem_a);


--XC1_readdata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[0]
--register power-up is low

XC1_readdata[0] = DFFEAS(BD1L7, CLOCK_50,  ,  ,  , YD1_q_a[0],  ,  , !XC1_address[8]);


--PB2_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[0]_PORT_A_data_in = EB1_wdata[0];
PB2_q_b[0]_PORT_A_data_in_reg = DFFE(PB2_q_b[0]_PORT_A_data_in, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[0]_PORT_A_address_reg = DFFE(PB2_q_b[0]_PORT_A_address, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[0]_PORT_B_address_reg = DFFE(PB2_q_b[0]_PORT_B_address, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[0]_PORT_A_write_enable_reg = DFFE(PB2_q_b[0]_PORT_A_write_enable, PB2_q_b[0]_clock_0, , , );
PB2_q_b[0]_PORT_B_read_enable = VCC;
PB2_q_b[0]_PORT_B_read_enable_reg = DFFE(PB2_q_b[0]_PORT_B_read_enable, PB2_q_b[0]_clock_1, , , PB2_q_b[0]_clock_enable_1);
PB2_q_b[0]_clock_0 = CLOCK_50;
PB2_q_b[0]_clock_1 = CLOCK_50;
PB2_q_b[0]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[0]_clock_enable_1 = T1L72;
PB2_q_b[0]_PORT_B_data_out = MEMORY(PB2_q_b[0]_PORT_A_data_in_reg, , PB2_q_b[0]_PORT_A_address_reg, PB2_q_b[0]_PORT_B_address_reg, PB2_q_b[0]_PORT_A_write_enable_reg, , , PB2_q_b[0]_PORT_B_read_enable_reg, , , PB2_q_b[0]_clock_0, PB2_q_b[0]_clock_1, PB2_q_b[0]_clock_enable_0, PB2_q_b[0]_clock_enable_1, , , , );
PB2_q_b[0] = PB2_q_b[0]_PORT_B_data_out[0];


--DB1_ram_block1a0 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a0_PORT_A_data_in = WB1L22;
DB1_ram_block1a0_PORT_A_data_in_reg = DFFE(DB1_ram_block1a0_PORT_A_data_in, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a0_PORT_A_address_reg = DFFE(DB1_ram_block1a0_PORT_A_address, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_A_write_enable = R1L2;
DB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a0_PORT_A_write_enable, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_PORT_A_read_enable = VCC;
DB1_ram_block1a0_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a0_PORT_A_read_enable, DB1_ram_block1a0_clock_0, , , );
DB1_ram_block1a0_clock_0 = CLOCK_50;
DB1_ram_block1a0_PORT_A_data_out = MEMORY(DB1_ram_block1a0_PORT_A_data_in_reg, , DB1_ram_block1a0_PORT_A_address_reg, , DB1_ram_block1a0_PORT_A_write_enable_reg, DB1_ram_block1a0_PORT_A_read_enable_reg, , , , , DB1_ram_block1a0_clock_0, , , , , , , );
DB1_ram_block1a0 = DB1_ram_block1a0_PORT_A_data_out[0];


--UC1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~69
UC1L126_adder_eqn = ( !UC1_E_invert_arith_src_msb $ (!UC1_E_alu_sub $ (UC1_E_src2[31])) ) + ( !UC1_E_invert_arith_src_msb $ (!UC1_E_src1[31]) ) + ( UC1L135 );
UC1L126 = SUM(UC1L126_adder_eqn);

--UC1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~70
UC1L127_adder_eqn = ( !UC1_E_invert_arith_src_msb $ (!UC1_E_alu_sub $ (UC1_E_src2[31])) ) + ( !UC1_E_invert_arith_src_msb $ (!UC1_E_src1[31]) ) + ( UC1L135 );
UC1L127 = CARRY(UC1L127_adder_eqn);


--ZC2_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[16]_PORT_A_data_in = UC1L823;
ZC2_q_b[16]_PORT_A_data_in_reg = DFFE(ZC2_q_b[16]_PORT_A_data_in, ZC2_q_b[16]_clock_0, , , );
ZC2_q_b[16]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[16]_PORT_A_address_reg = DFFE(ZC2_q_b[16]_PORT_A_address, ZC2_q_b[16]_clock_0, , , );
ZC2_q_b[16]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[16]_PORT_B_address_reg = DFFE(ZC2_q_b[16]_PORT_B_address, ZC2_q_b[16]_clock_1, , , );
ZC2_q_b[16]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[16]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[16]_PORT_A_write_enable, ZC2_q_b[16]_clock_0, , , );
ZC2_q_b[16]_PORT_B_read_enable = VCC;
ZC2_q_b[16]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[16]_PORT_B_read_enable, ZC2_q_b[16]_clock_1, , , );
ZC2_q_b[16]_clock_0 = CLOCK_50;
ZC2_q_b[16]_clock_1 = CLOCK_50;
ZC2_q_b[16]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[16]_PORT_B_data_out = MEMORY(ZC2_q_b[16]_PORT_A_data_in_reg, , ZC2_q_b[16]_PORT_A_address_reg, ZC2_q_b[16]_PORT_B_address_reg, ZC2_q_b[16]_PORT_A_write_enable_reg, , , ZC2_q_b[16]_PORT_B_read_enable_reg, , , ZC2_q_b[16]_clock_0, ZC2_q_b[16]_clock_1, ZC2_q_b[16]_clock_enable_0, , , , , );
ZC2_q_b[16] = ZC2_q_b[16]_PORT_B_data_out[0];


--ZC1_q_b[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[16]_PORT_A_data_in = UC1L823;
ZC1_q_b[16]_PORT_A_data_in_reg = DFFE(ZC1_q_b[16]_PORT_A_data_in, ZC1_q_b[16]_clock_0, , , );
ZC1_q_b[16]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[16]_PORT_A_address_reg = DFFE(ZC1_q_b[16]_PORT_A_address, ZC1_q_b[16]_clock_0, , , );
ZC1_q_b[16]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[16]_PORT_B_address_reg = DFFE(ZC1_q_b[16]_PORT_B_address, ZC1_q_b[16]_clock_1, , , );
ZC1_q_b[16]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[16]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[16]_PORT_A_write_enable, ZC1_q_b[16]_clock_0, , , );
ZC1_q_b[16]_PORT_B_read_enable = VCC;
ZC1_q_b[16]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[16]_PORT_B_read_enable, ZC1_q_b[16]_clock_1, , , );
ZC1_q_b[16]_clock_0 = CLOCK_50;
ZC1_q_b[16]_clock_1 = CLOCK_50;
ZC1_q_b[16]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[16]_PORT_B_data_out = MEMORY(ZC1_q_b[16]_PORT_A_data_in_reg, , ZC1_q_b[16]_PORT_A_address_reg, ZC1_q_b[16]_PORT_B_address_reg, ZC1_q_b[16]_PORT_A_write_enable_reg, , , ZC1_q_b[16]_PORT_B_read_enable_reg, , , ZC1_q_b[16]_clock_0, ZC1_q_b[16]_clock_1, ZC1_q_b[16]_clock_enable_0, , , , , );
ZC1_q_b[16] = ZC1_q_b[16]_PORT_B_data_out[0];


--ZC1_q_b[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[1]_PORT_A_data_in = UC1L808;
ZC1_q_b[1]_PORT_A_data_in_reg = DFFE(ZC1_q_b[1]_PORT_A_data_in, ZC1_q_b[1]_clock_0, , , );
ZC1_q_b[1]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[1]_PORT_A_address_reg = DFFE(ZC1_q_b[1]_PORT_A_address, ZC1_q_b[1]_clock_0, , , );
ZC1_q_b[1]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[1]_PORT_B_address_reg = DFFE(ZC1_q_b[1]_PORT_B_address, ZC1_q_b[1]_clock_1, , , );
ZC1_q_b[1]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[1]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[1]_PORT_A_write_enable, ZC1_q_b[1]_clock_0, , , );
ZC1_q_b[1]_PORT_B_read_enable = VCC;
ZC1_q_b[1]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[1]_PORT_B_read_enable, ZC1_q_b[1]_clock_1, , , );
ZC1_q_b[1]_clock_0 = CLOCK_50;
ZC1_q_b[1]_clock_1 = CLOCK_50;
ZC1_q_b[1]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[1]_PORT_B_data_out = MEMORY(ZC1_q_b[1]_PORT_A_data_in_reg, , ZC1_q_b[1]_PORT_A_address_reg, ZC1_q_b[1]_PORT_B_address_reg, ZC1_q_b[1]_PORT_A_write_enable_reg, , , ZC1_q_b[1]_PORT_B_read_enable_reg, , , ZC1_q_b[1]_clock_0, ZC1_q_b[1]_clock_1, ZC1_q_b[1]_clock_enable_0, , , , , );
ZC1_q_b[1] = ZC1_q_b[1]_PORT_B_data_out[0];


--ZC1_q_b[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[0]_PORT_A_data_in = UC1L804;
ZC1_q_b[0]_PORT_A_data_in_reg = DFFE(ZC1_q_b[0]_PORT_A_data_in, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[0]_PORT_A_address_reg = DFFE(ZC1_q_b[0]_PORT_A_address, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[0]_PORT_B_address_reg = DFFE(ZC1_q_b[0]_PORT_B_address, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[0]_PORT_A_write_enable, ZC1_q_b[0]_clock_0, , , );
ZC1_q_b[0]_PORT_B_read_enable = VCC;
ZC1_q_b[0]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[0]_PORT_B_read_enable, ZC1_q_b[0]_clock_1, , , );
ZC1_q_b[0]_clock_0 = CLOCK_50;
ZC1_q_b[0]_clock_1 = CLOCK_50;
ZC1_q_b[0]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[0]_PORT_B_data_out = MEMORY(ZC1_q_b[0]_PORT_A_data_in_reg, , ZC1_q_b[0]_PORT_A_address_reg, ZC1_q_b[0]_PORT_B_address_reg, ZC1_q_b[0]_PORT_A_write_enable_reg, , , ZC1_q_b[0]_PORT_B_read_enable_reg, , , ZC1_q_b[0]_clock_0, ZC1_q_b[0]_clock_1, ZC1_q_b[0]_clock_enable_0, , , , , );
ZC1_q_b[0] = ZC1_q_b[0]_PORT_B_data_out[0];


--ZC2_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[17]_PORT_A_data_in = UC1L824;
ZC2_q_b[17]_PORT_A_data_in_reg = DFFE(ZC2_q_b[17]_PORT_A_data_in, ZC2_q_b[17]_clock_0, , , );
ZC2_q_b[17]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[17]_PORT_A_address_reg = DFFE(ZC2_q_b[17]_PORT_A_address, ZC2_q_b[17]_clock_0, , , );
ZC2_q_b[17]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[17]_PORT_B_address_reg = DFFE(ZC2_q_b[17]_PORT_B_address, ZC2_q_b[17]_clock_1, , , );
ZC2_q_b[17]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[17]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[17]_PORT_A_write_enable, ZC2_q_b[17]_clock_0, , , );
ZC2_q_b[17]_PORT_B_read_enable = VCC;
ZC2_q_b[17]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[17]_PORT_B_read_enable, ZC2_q_b[17]_clock_1, , , );
ZC2_q_b[17]_clock_0 = CLOCK_50;
ZC2_q_b[17]_clock_1 = CLOCK_50;
ZC2_q_b[17]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[17]_PORT_B_data_out = MEMORY(ZC2_q_b[17]_PORT_A_data_in_reg, , ZC2_q_b[17]_PORT_A_address_reg, ZC2_q_b[17]_PORT_B_address_reg, ZC2_q_b[17]_PORT_A_write_enable_reg, , , ZC2_q_b[17]_PORT_B_read_enable_reg, , , ZC2_q_b[17]_clock_0, ZC2_q_b[17]_clock_1, ZC2_q_b[17]_clock_enable_0, , , , , );
ZC2_q_b[17] = ZC2_q_b[17]_PORT_B_data_out[0];


--ZC1_q_b[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[17]_PORT_A_data_in = UC1L824;
ZC1_q_b[17]_PORT_A_data_in_reg = DFFE(ZC1_q_b[17]_PORT_A_data_in, ZC1_q_b[17]_clock_0, , , );
ZC1_q_b[17]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[17]_PORT_A_address_reg = DFFE(ZC1_q_b[17]_PORT_A_address, ZC1_q_b[17]_clock_0, , , );
ZC1_q_b[17]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[17]_PORT_B_address_reg = DFFE(ZC1_q_b[17]_PORT_B_address, ZC1_q_b[17]_clock_1, , , );
ZC1_q_b[17]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[17]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[17]_PORT_A_write_enable, ZC1_q_b[17]_clock_0, , , );
ZC1_q_b[17]_PORT_B_read_enable = VCC;
ZC1_q_b[17]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[17]_PORT_B_read_enable, ZC1_q_b[17]_clock_1, , , );
ZC1_q_b[17]_clock_0 = CLOCK_50;
ZC1_q_b[17]_clock_1 = CLOCK_50;
ZC1_q_b[17]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[17]_PORT_B_data_out = MEMORY(ZC1_q_b[17]_PORT_A_data_in_reg, , ZC1_q_b[17]_PORT_A_address_reg, ZC1_q_b[17]_PORT_B_address_reg, ZC1_q_b[17]_PORT_A_write_enable_reg, , , ZC1_q_b[17]_PORT_B_read_enable_reg, , , ZC1_q_b[17]_clock_0, ZC1_q_b[17]_clock_1, ZC1_q_b[17]_clock_enable_0, , , , , );
ZC1_q_b[17] = ZC1_q_b[17]_PORT_B_data_out[0];


--ZC2_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[21]_PORT_A_data_in = UC1L828;
ZC2_q_b[21]_PORT_A_data_in_reg = DFFE(ZC2_q_b[21]_PORT_A_data_in, ZC2_q_b[21]_clock_0, , , );
ZC2_q_b[21]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[21]_PORT_A_address_reg = DFFE(ZC2_q_b[21]_PORT_A_address, ZC2_q_b[21]_clock_0, , , );
ZC2_q_b[21]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[21]_PORT_B_address_reg = DFFE(ZC2_q_b[21]_PORT_B_address, ZC2_q_b[21]_clock_1, , , );
ZC2_q_b[21]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[21]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[21]_PORT_A_write_enable, ZC2_q_b[21]_clock_0, , , );
ZC2_q_b[21]_PORT_B_read_enable = VCC;
ZC2_q_b[21]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[21]_PORT_B_read_enable, ZC2_q_b[21]_clock_1, , , );
ZC2_q_b[21]_clock_0 = CLOCK_50;
ZC2_q_b[21]_clock_1 = CLOCK_50;
ZC2_q_b[21]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[21]_PORT_B_data_out = MEMORY(ZC2_q_b[21]_PORT_A_data_in_reg, , ZC2_q_b[21]_PORT_A_address_reg, ZC2_q_b[21]_PORT_B_address_reg, ZC2_q_b[21]_PORT_A_write_enable_reg, , , ZC2_q_b[21]_PORT_B_read_enable_reg, , , ZC2_q_b[21]_clock_0, ZC2_q_b[21]_clock_1, ZC2_q_b[21]_clock_enable_0, , , , , );
ZC2_q_b[21] = ZC2_q_b[21]_PORT_B_data_out[0];


--ZC1_q_b[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[21]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[21]_PORT_A_data_in = UC1L828;
ZC1_q_b[21]_PORT_A_data_in_reg = DFFE(ZC1_q_b[21]_PORT_A_data_in, ZC1_q_b[21]_clock_0, , , );
ZC1_q_b[21]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[21]_PORT_A_address_reg = DFFE(ZC1_q_b[21]_PORT_A_address, ZC1_q_b[21]_clock_0, , , );
ZC1_q_b[21]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[21]_PORT_B_address_reg = DFFE(ZC1_q_b[21]_PORT_B_address, ZC1_q_b[21]_clock_1, , , );
ZC1_q_b[21]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[21]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[21]_PORT_A_write_enable, ZC1_q_b[21]_clock_0, , , );
ZC1_q_b[21]_PORT_B_read_enable = VCC;
ZC1_q_b[21]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[21]_PORT_B_read_enable, ZC1_q_b[21]_clock_1, , , );
ZC1_q_b[21]_clock_0 = CLOCK_50;
ZC1_q_b[21]_clock_1 = CLOCK_50;
ZC1_q_b[21]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[21]_PORT_B_data_out = MEMORY(ZC1_q_b[21]_PORT_A_data_in_reg, , ZC1_q_b[21]_PORT_A_address_reg, ZC1_q_b[21]_PORT_B_address_reg, ZC1_q_b[21]_PORT_A_write_enable_reg, , , ZC1_q_b[21]_PORT_B_read_enable_reg, , , ZC1_q_b[21]_clock_0, ZC1_q_b[21]_clock_1, ZC1_q_b[21]_clock_enable_0, , , , , );
ZC1_q_b[21] = ZC1_q_b[21]_PORT_B_data_out[0];


--ZC2_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[20]_PORT_A_data_in = UC1L827;
ZC2_q_b[20]_PORT_A_data_in_reg = DFFE(ZC2_q_b[20]_PORT_A_data_in, ZC2_q_b[20]_clock_0, , , );
ZC2_q_b[20]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[20]_PORT_A_address_reg = DFFE(ZC2_q_b[20]_PORT_A_address, ZC2_q_b[20]_clock_0, , , );
ZC2_q_b[20]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[20]_PORT_B_address_reg = DFFE(ZC2_q_b[20]_PORT_B_address, ZC2_q_b[20]_clock_1, , , );
ZC2_q_b[20]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[20]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[20]_PORT_A_write_enable, ZC2_q_b[20]_clock_0, , , );
ZC2_q_b[20]_PORT_B_read_enable = VCC;
ZC2_q_b[20]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[20]_PORT_B_read_enable, ZC2_q_b[20]_clock_1, , , );
ZC2_q_b[20]_clock_0 = CLOCK_50;
ZC2_q_b[20]_clock_1 = CLOCK_50;
ZC2_q_b[20]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[20]_PORT_B_data_out = MEMORY(ZC2_q_b[20]_PORT_A_data_in_reg, , ZC2_q_b[20]_PORT_A_address_reg, ZC2_q_b[20]_PORT_B_address_reg, ZC2_q_b[20]_PORT_A_write_enable_reg, , , ZC2_q_b[20]_PORT_B_read_enable_reg, , , ZC2_q_b[20]_clock_0, ZC2_q_b[20]_clock_1, ZC2_q_b[20]_clock_enable_0, , , , , );
ZC2_q_b[20] = ZC2_q_b[20]_PORT_B_data_out[0];


--ZC1_q_b[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[20]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[20]_PORT_A_data_in = UC1L827;
ZC1_q_b[20]_PORT_A_data_in_reg = DFFE(ZC1_q_b[20]_PORT_A_data_in, ZC1_q_b[20]_clock_0, , , );
ZC1_q_b[20]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[20]_PORT_A_address_reg = DFFE(ZC1_q_b[20]_PORT_A_address, ZC1_q_b[20]_clock_0, , , );
ZC1_q_b[20]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[20]_PORT_B_address_reg = DFFE(ZC1_q_b[20]_PORT_B_address, ZC1_q_b[20]_clock_1, , , );
ZC1_q_b[20]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[20]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[20]_PORT_A_write_enable, ZC1_q_b[20]_clock_0, , , );
ZC1_q_b[20]_PORT_B_read_enable = VCC;
ZC1_q_b[20]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[20]_PORT_B_read_enable, ZC1_q_b[20]_clock_1, , , );
ZC1_q_b[20]_clock_0 = CLOCK_50;
ZC1_q_b[20]_clock_1 = CLOCK_50;
ZC1_q_b[20]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[20]_PORT_B_data_out = MEMORY(ZC1_q_b[20]_PORT_A_data_in_reg, , ZC1_q_b[20]_PORT_A_address_reg, ZC1_q_b[20]_PORT_B_address_reg, ZC1_q_b[20]_PORT_A_write_enable_reg, , , ZC1_q_b[20]_PORT_B_read_enable_reg, , , ZC1_q_b[20]_clock_0, ZC1_q_b[20]_clock_1, ZC1_q_b[20]_clock_enable_0, , , , , );
ZC1_q_b[20] = ZC1_q_b[20]_PORT_B_data_out[0];


--ZC2_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[19]_PORT_A_data_in = UC1L826;
ZC2_q_b[19]_PORT_A_data_in_reg = DFFE(ZC2_q_b[19]_PORT_A_data_in, ZC2_q_b[19]_clock_0, , , );
ZC2_q_b[19]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[19]_PORT_A_address_reg = DFFE(ZC2_q_b[19]_PORT_A_address, ZC2_q_b[19]_clock_0, , , );
ZC2_q_b[19]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[19]_PORT_B_address_reg = DFFE(ZC2_q_b[19]_PORT_B_address, ZC2_q_b[19]_clock_1, , , );
ZC2_q_b[19]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[19]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[19]_PORT_A_write_enable, ZC2_q_b[19]_clock_0, , , );
ZC2_q_b[19]_PORT_B_read_enable = VCC;
ZC2_q_b[19]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[19]_PORT_B_read_enable, ZC2_q_b[19]_clock_1, , , );
ZC2_q_b[19]_clock_0 = CLOCK_50;
ZC2_q_b[19]_clock_1 = CLOCK_50;
ZC2_q_b[19]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[19]_PORT_B_data_out = MEMORY(ZC2_q_b[19]_PORT_A_data_in_reg, , ZC2_q_b[19]_PORT_A_address_reg, ZC2_q_b[19]_PORT_B_address_reg, ZC2_q_b[19]_PORT_A_write_enable_reg, , , ZC2_q_b[19]_PORT_B_read_enable_reg, , , ZC2_q_b[19]_clock_0, ZC2_q_b[19]_clock_1, ZC2_q_b[19]_clock_enable_0, , , , , );
ZC2_q_b[19] = ZC2_q_b[19]_PORT_B_data_out[0];


--ZC1_q_b[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[19]_PORT_A_data_in = UC1L826;
ZC1_q_b[19]_PORT_A_data_in_reg = DFFE(ZC1_q_b[19]_PORT_A_data_in, ZC1_q_b[19]_clock_0, , , );
ZC1_q_b[19]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[19]_PORT_A_address_reg = DFFE(ZC1_q_b[19]_PORT_A_address, ZC1_q_b[19]_clock_0, , , );
ZC1_q_b[19]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[19]_PORT_B_address_reg = DFFE(ZC1_q_b[19]_PORT_B_address, ZC1_q_b[19]_clock_1, , , );
ZC1_q_b[19]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[19]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[19]_PORT_A_write_enable, ZC1_q_b[19]_clock_0, , , );
ZC1_q_b[19]_PORT_B_read_enable = VCC;
ZC1_q_b[19]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[19]_PORT_B_read_enable, ZC1_q_b[19]_clock_1, , , );
ZC1_q_b[19]_clock_0 = CLOCK_50;
ZC1_q_b[19]_clock_1 = CLOCK_50;
ZC1_q_b[19]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[19]_PORT_B_data_out = MEMORY(ZC1_q_b[19]_PORT_A_data_in_reg, , ZC1_q_b[19]_PORT_A_address_reg, ZC1_q_b[19]_PORT_B_address_reg, ZC1_q_b[19]_PORT_A_write_enable_reg, , , ZC1_q_b[19]_PORT_B_read_enable_reg, , , ZC1_q_b[19]_clock_0, ZC1_q_b[19]_clock_1, ZC1_q_b[19]_clock_enable_0, , , , , );
ZC1_q_b[19] = ZC1_q_b[19]_PORT_B_data_out[0];


--ZC2_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[18]_PORT_A_data_in = UC1L825;
ZC2_q_b[18]_PORT_A_data_in_reg = DFFE(ZC2_q_b[18]_PORT_A_data_in, ZC2_q_b[18]_clock_0, , , );
ZC2_q_b[18]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[18]_PORT_A_address_reg = DFFE(ZC2_q_b[18]_PORT_A_address, ZC2_q_b[18]_clock_0, , , );
ZC2_q_b[18]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[18]_PORT_B_address_reg = DFFE(ZC2_q_b[18]_PORT_B_address, ZC2_q_b[18]_clock_1, , , );
ZC2_q_b[18]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[18]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[18]_PORT_A_write_enable, ZC2_q_b[18]_clock_0, , , );
ZC2_q_b[18]_PORT_B_read_enable = VCC;
ZC2_q_b[18]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[18]_PORT_B_read_enable, ZC2_q_b[18]_clock_1, , , );
ZC2_q_b[18]_clock_0 = CLOCK_50;
ZC2_q_b[18]_clock_1 = CLOCK_50;
ZC2_q_b[18]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[18]_PORT_B_data_out = MEMORY(ZC2_q_b[18]_PORT_A_data_in_reg, , ZC2_q_b[18]_PORT_A_address_reg, ZC2_q_b[18]_PORT_B_address_reg, ZC2_q_b[18]_PORT_A_write_enable_reg, , , ZC2_q_b[18]_PORT_B_read_enable_reg, , , ZC2_q_b[18]_clock_0, ZC2_q_b[18]_clock_1, ZC2_q_b[18]_clock_enable_0, , , , , );
ZC2_q_b[18] = ZC2_q_b[18]_PORT_B_data_out[0];


--ZC1_q_b[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[18]_PORT_A_data_in = UC1L825;
ZC1_q_b[18]_PORT_A_data_in_reg = DFFE(ZC1_q_b[18]_PORT_A_data_in, ZC1_q_b[18]_clock_0, , , );
ZC1_q_b[18]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[18]_PORT_A_address_reg = DFFE(ZC1_q_b[18]_PORT_A_address, ZC1_q_b[18]_clock_0, , , );
ZC1_q_b[18]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[18]_PORT_B_address_reg = DFFE(ZC1_q_b[18]_PORT_B_address, ZC1_q_b[18]_clock_1, , , );
ZC1_q_b[18]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[18]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[18]_PORT_A_write_enable, ZC1_q_b[18]_clock_0, , , );
ZC1_q_b[18]_PORT_B_read_enable = VCC;
ZC1_q_b[18]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[18]_PORT_B_read_enable, ZC1_q_b[18]_clock_1, , , );
ZC1_q_b[18]_clock_0 = CLOCK_50;
ZC1_q_b[18]_clock_1 = CLOCK_50;
ZC1_q_b[18]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[18]_PORT_B_data_out = MEMORY(ZC1_q_b[18]_PORT_A_data_in_reg, , ZC1_q_b[18]_PORT_A_address_reg, ZC1_q_b[18]_PORT_B_address_reg, ZC1_q_b[18]_PORT_A_write_enable_reg, , , ZC1_q_b[18]_PORT_B_read_enable_reg, , , ZC1_q_b[18]_clock_0, ZC1_q_b[18]_clock_1, ZC1_q_b[18]_clock_enable_0, , , , , );
ZC1_q_b[18] = ZC1_q_b[18]_PORT_B_data_out[0];


--ZC2_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[25]_PORT_A_data_in = UC1L832;
ZC2_q_b[25]_PORT_A_data_in_reg = DFFE(ZC2_q_b[25]_PORT_A_data_in, ZC2_q_b[25]_clock_0, , , );
ZC2_q_b[25]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[25]_PORT_A_address_reg = DFFE(ZC2_q_b[25]_PORT_A_address, ZC2_q_b[25]_clock_0, , , );
ZC2_q_b[25]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[25]_PORT_B_address_reg = DFFE(ZC2_q_b[25]_PORT_B_address, ZC2_q_b[25]_clock_1, , , );
ZC2_q_b[25]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[25]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[25]_PORT_A_write_enable, ZC2_q_b[25]_clock_0, , , );
ZC2_q_b[25]_PORT_B_read_enable = VCC;
ZC2_q_b[25]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[25]_PORT_B_read_enable, ZC2_q_b[25]_clock_1, , , );
ZC2_q_b[25]_clock_0 = CLOCK_50;
ZC2_q_b[25]_clock_1 = CLOCK_50;
ZC2_q_b[25]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[25]_PORT_B_data_out = MEMORY(ZC2_q_b[25]_PORT_A_data_in_reg, , ZC2_q_b[25]_PORT_A_address_reg, ZC2_q_b[25]_PORT_B_address_reg, ZC2_q_b[25]_PORT_A_write_enable_reg, , , ZC2_q_b[25]_PORT_B_read_enable_reg, , , ZC2_q_b[25]_clock_0, ZC2_q_b[25]_clock_1, ZC2_q_b[25]_clock_enable_0, , , , , );
ZC2_q_b[25] = ZC2_q_b[25]_PORT_B_data_out[0];


--ZC1_q_b[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[25]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[25]_PORT_A_data_in = UC1L832;
ZC1_q_b[25]_PORT_A_data_in_reg = DFFE(ZC1_q_b[25]_PORT_A_data_in, ZC1_q_b[25]_clock_0, , , );
ZC1_q_b[25]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[25]_PORT_A_address_reg = DFFE(ZC1_q_b[25]_PORT_A_address, ZC1_q_b[25]_clock_0, , , );
ZC1_q_b[25]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[25]_PORT_B_address_reg = DFFE(ZC1_q_b[25]_PORT_B_address, ZC1_q_b[25]_clock_1, , , );
ZC1_q_b[25]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[25]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[25]_PORT_A_write_enable, ZC1_q_b[25]_clock_0, , , );
ZC1_q_b[25]_PORT_B_read_enable = VCC;
ZC1_q_b[25]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[25]_PORT_B_read_enable, ZC1_q_b[25]_clock_1, , , );
ZC1_q_b[25]_clock_0 = CLOCK_50;
ZC1_q_b[25]_clock_1 = CLOCK_50;
ZC1_q_b[25]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[25]_PORT_B_data_out = MEMORY(ZC1_q_b[25]_PORT_A_data_in_reg, , ZC1_q_b[25]_PORT_A_address_reg, ZC1_q_b[25]_PORT_B_address_reg, ZC1_q_b[25]_PORT_A_write_enable_reg, , , ZC1_q_b[25]_PORT_B_read_enable_reg, , , ZC1_q_b[25]_clock_0, ZC1_q_b[25]_clock_1, ZC1_q_b[25]_clock_enable_0, , , , , );
ZC1_q_b[25] = ZC1_q_b[25]_PORT_B_data_out[0];


--ZC2_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[24]_PORT_A_data_in = UC1L831;
ZC2_q_b[24]_PORT_A_data_in_reg = DFFE(ZC2_q_b[24]_PORT_A_data_in, ZC2_q_b[24]_clock_0, , , );
ZC2_q_b[24]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[24]_PORT_A_address_reg = DFFE(ZC2_q_b[24]_PORT_A_address, ZC2_q_b[24]_clock_0, , , );
ZC2_q_b[24]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[24]_PORT_B_address_reg = DFFE(ZC2_q_b[24]_PORT_B_address, ZC2_q_b[24]_clock_1, , , );
ZC2_q_b[24]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[24]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[24]_PORT_A_write_enable, ZC2_q_b[24]_clock_0, , , );
ZC2_q_b[24]_PORT_B_read_enable = VCC;
ZC2_q_b[24]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[24]_PORT_B_read_enable, ZC2_q_b[24]_clock_1, , , );
ZC2_q_b[24]_clock_0 = CLOCK_50;
ZC2_q_b[24]_clock_1 = CLOCK_50;
ZC2_q_b[24]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[24]_PORT_B_data_out = MEMORY(ZC2_q_b[24]_PORT_A_data_in_reg, , ZC2_q_b[24]_PORT_A_address_reg, ZC2_q_b[24]_PORT_B_address_reg, ZC2_q_b[24]_PORT_A_write_enable_reg, , , ZC2_q_b[24]_PORT_B_read_enable_reg, , , ZC2_q_b[24]_clock_0, ZC2_q_b[24]_clock_1, ZC2_q_b[24]_clock_enable_0, , , , , );
ZC2_q_b[24] = ZC2_q_b[24]_PORT_B_data_out[0];


--ZC1_q_b[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[24]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[24]_PORT_A_data_in = UC1L831;
ZC1_q_b[24]_PORT_A_data_in_reg = DFFE(ZC1_q_b[24]_PORT_A_data_in, ZC1_q_b[24]_clock_0, , , );
ZC1_q_b[24]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[24]_PORT_A_address_reg = DFFE(ZC1_q_b[24]_PORT_A_address, ZC1_q_b[24]_clock_0, , , );
ZC1_q_b[24]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[24]_PORT_B_address_reg = DFFE(ZC1_q_b[24]_PORT_B_address, ZC1_q_b[24]_clock_1, , , );
ZC1_q_b[24]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[24]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[24]_PORT_A_write_enable, ZC1_q_b[24]_clock_0, , , );
ZC1_q_b[24]_PORT_B_read_enable = VCC;
ZC1_q_b[24]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[24]_PORT_B_read_enable, ZC1_q_b[24]_clock_1, , , );
ZC1_q_b[24]_clock_0 = CLOCK_50;
ZC1_q_b[24]_clock_1 = CLOCK_50;
ZC1_q_b[24]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[24]_PORT_B_data_out = MEMORY(ZC1_q_b[24]_PORT_A_data_in_reg, , ZC1_q_b[24]_PORT_A_address_reg, ZC1_q_b[24]_PORT_B_address_reg, ZC1_q_b[24]_PORT_A_write_enable_reg, , , ZC1_q_b[24]_PORT_B_read_enable_reg, , , ZC1_q_b[24]_clock_0, ZC1_q_b[24]_clock_1, ZC1_q_b[24]_clock_enable_0, , , , , );
ZC1_q_b[24] = ZC1_q_b[24]_PORT_B_data_out[0];


--ZC2_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[23]_PORT_A_data_in = UC1L830;
ZC2_q_b[23]_PORT_A_data_in_reg = DFFE(ZC2_q_b[23]_PORT_A_data_in, ZC2_q_b[23]_clock_0, , , );
ZC2_q_b[23]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[23]_PORT_A_address_reg = DFFE(ZC2_q_b[23]_PORT_A_address, ZC2_q_b[23]_clock_0, , , );
ZC2_q_b[23]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[23]_PORT_B_address_reg = DFFE(ZC2_q_b[23]_PORT_B_address, ZC2_q_b[23]_clock_1, , , );
ZC2_q_b[23]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[23]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[23]_PORT_A_write_enable, ZC2_q_b[23]_clock_0, , , );
ZC2_q_b[23]_PORT_B_read_enable = VCC;
ZC2_q_b[23]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[23]_PORT_B_read_enable, ZC2_q_b[23]_clock_1, , , );
ZC2_q_b[23]_clock_0 = CLOCK_50;
ZC2_q_b[23]_clock_1 = CLOCK_50;
ZC2_q_b[23]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[23]_PORT_B_data_out = MEMORY(ZC2_q_b[23]_PORT_A_data_in_reg, , ZC2_q_b[23]_PORT_A_address_reg, ZC2_q_b[23]_PORT_B_address_reg, ZC2_q_b[23]_PORT_A_write_enable_reg, , , ZC2_q_b[23]_PORT_B_read_enable_reg, , , ZC2_q_b[23]_clock_0, ZC2_q_b[23]_clock_1, ZC2_q_b[23]_clock_enable_0, , , , , );
ZC2_q_b[23] = ZC2_q_b[23]_PORT_B_data_out[0];


--ZC1_q_b[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[23]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[23]_PORT_A_data_in = UC1L830;
ZC1_q_b[23]_PORT_A_data_in_reg = DFFE(ZC1_q_b[23]_PORT_A_data_in, ZC1_q_b[23]_clock_0, , , );
ZC1_q_b[23]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[23]_PORT_A_address_reg = DFFE(ZC1_q_b[23]_PORT_A_address, ZC1_q_b[23]_clock_0, , , );
ZC1_q_b[23]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[23]_PORT_B_address_reg = DFFE(ZC1_q_b[23]_PORT_B_address, ZC1_q_b[23]_clock_1, , , );
ZC1_q_b[23]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[23]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[23]_PORT_A_write_enable, ZC1_q_b[23]_clock_0, , , );
ZC1_q_b[23]_PORT_B_read_enable = VCC;
ZC1_q_b[23]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[23]_PORT_B_read_enable, ZC1_q_b[23]_clock_1, , , );
ZC1_q_b[23]_clock_0 = CLOCK_50;
ZC1_q_b[23]_clock_1 = CLOCK_50;
ZC1_q_b[23]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[23]_PORT_B_data_out = MEMORY(ZC1_q_b[23]_PORT_A_data_in_reg, , ZC1_q_b[23]_PORT_A_address_reg, ZC1_q_b[23]_PORT_B_address_reg, ZC1_q_b[23]_PORT_A_write_enable_reg, , , ZC1_q_b[23]_PORT_B_read_enable_reg, , , ZC1_q_b[23]_clock_0, ZC1_q_b[23]_clock_1, ZC1_q_b[23]_clock_enable_0, , , , , );
ZC1_q_b[23] = ZC1_q_b[23]_PORT_B_data_out[0];


--ZC2_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[22]_PORT_A_data_in = UC1L829;
ZC2_q_b[22]_PORT_A_data_in_reg = DFFE(ZC2_q_b[22]_PORT_A_data_in, ZC2_q_b[22]_clock_0, , , );
ZC2_q_b[22]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[22]_PORT_A_address_reg = DFFE(ZC2_q_b[22]_PORT_A_address, ZC2_q_b[22]_clock_0, , , );
ZC2_q_b[22]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[22]_PORT_B_address_reg = DFFE(ZC2_q_b[22]_PORT_B_address, ZC2_q_b[22]_clock_1, , , );
ZC2_q_b[22]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[22]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[22]_PORT_A_write_enable, ZC2_q_b[22]_clock_0, , , );
ZC2_q_b[22]_PORT_B_read_enable = VCC;
ZC2_q_b[22]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[22]_PORT_B_read_enable, ZC2_q_b[22]_clock_1, , , );
ZC2_q_b[22]_clock_0 = CLOCK_50;
ZC2_q_b[22]_clock_1 = CLOCK_50;
ZC2_q_b[22]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[22]_PORT_B_data_out = MEMORY(ZC2_q_b[22]_PORT_A_data_in_reg, , ZC2_q_b[22]_PORT_A_address_reg, ZC2_q_b[22]_PORT_B_address_reg, ZC2_q_b[22]_PORT_A_write_enable_reg, , , ZC2_q_b[22]_PORT_B_read_enable_reg, , , ZC2_q_b[22]_clock_0, ZC2_q_b[22]_clock_1, ZC2_q_b[22]_clock_enable_0, , , , , );
ZC2_q_b[22] = ZC2_q_b[22]_PORT_B_data_out[0];


--ZC1_q_b[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[22]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[22]_PORT_A_data_in = UC1L829;
ZC1_q_b[22]_PORT_A_data_in_reg = DFFE(ZC1_q_b[22]_PORT_A_data_in, ZC1_q_b[22]_clock_0, , , );
ZC1_q_b[22]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[22]_PORT_A_address_reg = DFFE(ZC1_q_b[22]_PORT_A_address, ZC1_q_b[22]_clock_0, , , );
ZC1_q_b[22]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[22]_PORT_B_address_reg = DFFE(ZC1_q_b[22]_PORT_B_address, ZC1_q_b[22]_clock_1, , , );
ZC1_q_b[22]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[22]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[22]_PORT_A_write_enable, ZC1_q_b[22]_clock_0, , , );
ZC1_q_b[22]_PORT_B_read_enable = VCC;
ZC1_q_b[22]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[22]_PORT_B_read_enable, ZC1_q_b[22]_clock_1, , , );
ZC1_q_b[22]_clock_0 = CLOCK_50;
ZC1_q_b[22]_clock_1 = CLOCK_50;
ZC1_q_b[22]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[22]_PORT_B_data_out = MEMORY(ZC1_q_b[22]_PORT_A_data_in_reg, , ZC1_q_b[22]_PORT_A_address_reg, ZC1_q_b[22]_PORT_B_address_reg, ZC1_q_b[22]_PORT_A_write_enable_reg, , , ZC1_q_b[22]_PORT_B_read_enable_reg, , , ZC1_q_b[22]_clock_0, ZC1_q_b[22]_clock_1, ZC1_q_b[22]_clock_enable_0, , , , , );
ZC1_q_b[22] = ZC1_q_b[22]_PORT_B_data_out[0];


--ZC2_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[27]_PORT_A_data_in = UC1L834;
ZC2_q_b[27]_PORT_A_data_in_reg = DFFE(ZC2_q_b[27]_PORT_A_data_in, ZC2_q_b[27]_clock_0, , , );
ZC2_q_b[27]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[27]_PORT_A_address_reg = DFFE(ZC2_q_b[27]_PORT_A_address, ZC2_q_b[27]_clock_0, , , );
ZC2_q_b[27]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[27]_PORT_B_address_reg = DFFE(ZC2_q_b[27]_PORT_B_address, ZC2_q_b[27]_clock_1, , , );
ZC2_q_b[27]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[27]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[27]_PORT_A_write_enable, ZC2_q_b[27]_clock_0, , , );
ZC2_q_b[27]_PORT_B_read_enable = VCC;
ZC2_q_b[27]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[27]_PORT_B_read_enable, ZC2_q_b[27]_clock_1, , , );
ZC2_q_b[27]_clock_0 = CLOCK_50;
ZC2_q_b[27]_clock_1 = CLOCK_50;
ZC2_q_b[27]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[27]_PORT_B_data_out = MEMORY(ZC2_q_b[27]_PORT_A_data_in_reg, , ZC2_q_b[27]_PORT_A_address_reg, ZC2_q_b[27]_PORT_B_address_reg, ZC2_q_b[27]_PORT_A_write_enable_reg, , , ZC2_q_b[27]_PORT_B_read_enable_reg, , , ZC2_q_b[27]_clock_0, ZC2_q_b[27]_clock_1, ZC2_q_b[27]_clock_enable_0, , , , , );
ZC2_q_b[27] = ZC2_q_b[27]_PORT_B_data_out[0];


--ZC1_q_b[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[27]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[27]_PORT_A_data_in = UC1L834;
ZC1_q_b[27]_PORT_A_data_in_reg = DFFE(ZC1_q_b[27]_PORT_A_data_in, ZC1_q_b[27]_clock_0, , , );
ZC1_q_b[27]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[27]_PORT_A_address_reg = DFFE(ZC1_q_b[27]_PORT_A_address, ZC1_q_b[27]_clock_0, , , );
ZC1_q_b[27]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[27]_PORT_B_address_reg = DFFE(ZC1_q_b[27]_PORT_B_address, ZC1_q_b[27]_clock_1, , , );
ZC1_q_b[27]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[27]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[27]_PORT_A_write_enable, ZC1_q_b[27]_clock_0, , , );
ZC1_q_b[27]_PORT_B_read_enable = VCC;
ZC1_q_b[27]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[27]_PORT_B_read_enable, ZC1_q_b[27]_clock_1, , , );
ZC1_q_b[27]_clock_0 = CLOCK_50;
ZC1_q_b[27]_clock_1 = CLOCK_50;
ZC1_q_b[27]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[27]_PORT_B_data_out = MEMORY(ZC1_q_b[27]_PORT_A_data_in_reg, , ZC1_q_b[27]_PORT_A_address_reg, ZC1_q_b[27]_PORT_B_address_reg, ZC1_q_b[27]_PORT_A_write_enable_reg, , , ZC1_q_b[27]_PORT_B_read_enable_reg, , , ZC1_q_b[27]_clock_0, ZC1_q_b[27]_clock_1, ZC1_q_b[27]_clock_enable_0, , , , , );
ZC1_q_b[27] = ZC1_q_b[27]_PORT_B_data_out[0];


--ZC2_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[26]_PORT_A_data_in = UC1L833;
ZC2_q_b[26]_PORT_A_data_in_reg = DFFE(ZC2_q_b[26]_PORT_A_data_in, ZC2_q_b[26]_clock_0, , , );
ZC2_q_b[26]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[26]_PORT_A_address_reg = DFFE(ZC2_q_b[26]_PORT_A_address, ZC2_q_b[26]_clock_0, , , );
ZC2_q_b[26]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[26]_PORT_B_address_reg = DFFE(ZC2_q_b[26]_PORT_B_address, ZC2_q_b[26]_clock_1, , , );
ZC2_q_b[26]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[26]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[26]_PORT_A_write_enable, ZC2_q_b[26]_clock_0, , , );
ZC2_q_b[26]_PORT_B_read_enable = VCC;
ZC2_q_b[26]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[26]_PORT_B_read_enable, ZC2_q_b[26]_clock_1, , , );
ZC2_q_b[26]_clock_0 = CLOCK_50;
ZC2_q_b[26]_clock_1 = CLOCK_50;
ZC2_q_b[26]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[26]_PORT_B_data_out = MEMORY(ZC2_q_b[26]_PORT_A_data_in_reg, , ZC2_q_b[26]_PORT_A_address_reg, ZC2_q_b[26]_PORT_B_address_reg, ZC2_q_b[26]_PORT_A_write_enable_reg, , , ZC2_q_b[26]_PORT_B_read_enable_reg, , , ZC2_q_b[26]_clock_0, ZC2_q_b[26]_clock_1, ZC2_q_b[26]_clock_enable_0, , , , , );
ZC2_q_b[26] = ZC2_q_b[26]_PORT_B_data_out[0];


--ZC1_q_b[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[26]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[26]_PORT_A_data_in = UC1L833;
ZC1_q_b[26]_PORT_A_data_in_reg = DFFE(ZC1_q_b[26]_PORT_A_data_in, ZC1_q_b[26]_clock_0, , , );
ZC1_q_b[26]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[26]_PORT_A_address_reg = DFFE(ZC1_q_b[26]_PORT_A_address, ZC1_q_b[26]_clock_0, , , );
ZC1_q_b[26]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[26]_PORT_B_address_reg = DFFE(ZC1_q_b[26]_PORT_B_address, ZC1_q_b[26]_clock_1, , , );
ZC1_q_b[26]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[26]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[26]_PORT_A_write_enable, ZC1_q_b[26]_clock_0, , , );
ZC1_q_b[26]_PORT_B_read_enable = VCC;
ZC1_q_b[26]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[26]_PORT_B_read_enable, ZC1_q_b[26]_clock_1, , , );
ZC1_q_b[26]_clock_0 = CLOCK_50;
ZC1_q_b[26]_clock_1 = CLOCK_50;
ZC1_q_b[26]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[26]_PORT_B_data_out = MEMORY(ZC1_q_b[26]_PORT_A_data_in_reg, , ZC1_q_b[26]_PORT_A_address_reg, ZC1_q_b[26]_PORT_B_address_reg, ZC1_q_b[26]_PORT_A_write_enable_reg, , , ZC1_q_b[26]_PORT_B_read_enable_reg, , , ZC1_q_b[26]_clock_0, ZC1_q_b[26]_clock_1, ZC1_q_b[26]_clock_enable_0, , , , , );
ZC1_q_b[26] = ZC1_q_b[26]_PORT_B_data_out[0];


--ZC2_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[31]_PORT_A_data_in = UC1L838;
ZC2_q_b[31]_PORT_A_data_in_reg = DFFE(ZC2_q_b[31]_PORT_A_data_in, ZC2_q_b[31]_clock_0, , , );
ZC2_q_b[31]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[31]_PORT_A_address_reg = DFFE(ZC2_q_b[31]_PORT_A_address, ZC2_q_b[31]_clock_0, , , );
ZC2_q_b[31]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[31]_PORT_B_address_reg = DFFE(ZC2_q_b[31]_PORT_B_address, ZC2_q_b[31]_clock_1, , , );
ZC2_q_b[31]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[31]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[31]_PORT_A_write_enable, ZC2_q_b[31]_clock_0, , , );
ZC2_q_b[31]_PORT_B_read_enable = VCC;
ZC2_q_b[31]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[31]_PORT_B_read_enable, ZC2_q_b[31]_clock_1, , , );
ZC2_q_b[31]_clock_0 = CLOCK_50;
ZC2_q_b[31]_clock_1 = CLOCK_50;
ZC2_q_b[31]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[31]_PORT_B_data_out = MEMORY(ZC2_q_b[31]_PORT_A_data_in_reg, , ZC2_q_b[31]_PORT_A_address_reg, ZC2_q_b[31]_PORT_B_address_reg, ZC2_q_b[31]_PORT_A_write_enable_reg, , , ZC2_q_b[31]_PORT_B_read_enable_reg, , , ZC2_q_b[31]_clock_0, ZC2_q_b[31]_clock_1, ZC2_q_b[31]_clock_enable_0, , , , , );
ZC2_q_b[31] = ZC2_q_b[31]_PORT_B_data_out[0];


--ZC1_q_b[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[31]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[31]_PORT_A_data_in = UC1L838;
ZC1_q_b[31]_PORT_A_data_in_reg = DFFE(ZC1_q_b[31]_PORT_A_data_in, ZC1_q_b[31]_clock_0, , , );
ZC1_q_b[31]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[31]_PORT_A_address_reg = DFFE(ZC1_q_b[31]_PORT_A_address, ZC1_q_b[31]_clock_0, , , );
ZC1_q_b[31]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[31]_PORT_B_address_reg = DFFE(ZC1_q_b[31]_PORT_B_address, ZC1_q_b[31]_clock_1, , , );
ZC1_q_b[31]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[31]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[31]_PORT_A_write_enable, ZC1_q_b[31]_clock_0, , , );
ZC1_q_b[31]_PORT_B_read_enable = VCC;
ZC1_q_b[31]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[31]_PORT_B_read_enable, ZC1_q_b[31]_clock_1, , , );
ZC1_q_b[31]_clock_0 = CLOCK_50;
ZC1_q_b[31]_clock_1 = CLOCK_50;
ZC1_q_b[31]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[31]_PORT_B_data_out = MEMORY(ZC1_q_b[31]_PORT_A_data_in_reg, , ZC1_q_b[31]_PORT_A_address_reg, ZC1_q_b[31]_PORT_B_address_reg, ZC1_q_b[31]_PORT_A_write_enable_reg, , , ZC1_q_b[31]_PORT_B_read_enable_reg, , , ZC1_q_b[31]_clock_0, ZC1_q_b[31]_clock_1, ZC1_q_b[31]_clock_enable_0, , , , , );
ZC1_q_b[31] = ZC1_q_b[31]_PORT_B_data_out[0];


--ZC2_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[30]_PORT_A_data_in = UC1L837;
ZC2_q_b[30]_PORT_A_data_in_reg = DFFE(ZC2_q_b[30]_PORT_A_data_in, ZC2_q_b[30]_clock_0, , , );
ZC2_q_b[30]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[30]_PORT_A_address_reg = DFFE(ZC2_q_b[30]_PORT_A_address, ZC2_q_b[30]_clock_0, , , );
ZC2_q_b[30]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[30]_PORT_B_address_reg = DFFE(ZC2_q_b[30]_PORT_B_address, ZC2_q_b[30]_clock_1, , , );
ZC2_q_b[30]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[30]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[30]_PORT_A_write_enable, ZC2_q_b[30]_clock_0, , , );
ZC2_q_b[30]_PORT_B_read_enable = VCC;
ZC2_q_b[30]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[30]_PORT_B_read_enable, ZC2_q_b[30]_clock_1, , , );
ZC2_q_b[30]_clock_0 = CLOCK_50;
ZC2_q_b[30]_clock_1 = CLOCK_50;
ZC2_q_b[30]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[30]_PORT_B_data_out = MEMORY(ZC2_q_b[30]_PORT_A_data_in_reg, , ZC2_q_b[30]_PORT_A_address_reg, ZC2_q_b[30]_PORT_B_address_reg, ZC2_q_b[30]_PORT_A_write_enable_reg, , , ZC2_q_b[30]_PORT_B_read_enable_reg, , , ZC2_q_b[30]_clock_0, ZC2_q_b[30]_clock_1, ZC2_q_b[30]_clock_enable_0, , , , , );
ZC2_q_b[30] = ZC2_q_b[30]_PORT_B_data_out[0];


--ZC1_q_b[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[30]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[30]_PORT_A_data_in = UC1L837;
ZC1_q_b[30]_PORT_A_data_in_reg = DFFE(ZC1_q_b[30]_PORT_A_data_in, ZC1_q_b[30]_clock_0, , , );
ZC1_q_b[30]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[30]_PORT_A_address_reg = DFFE(ZC1_q_b[30]_PORT_A_address, ZC1_q_b[30]_clock_0, , , );
ZC1_q_b[30]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[30]_PORT_B_address_reg = DFFE(ZC1_q_b[30]_PORT_B_address, ZC1_q_b[30]_clock_1, , , );
ZC1_q_b[30]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[30]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[30]_PORT_A_write_enable, ZC1_q_b[30]_clock_0, , , );
ZC1_q_b[30]_PORT_B_read_enable = VCC;
ZC1_q_b[30]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[30]_PORT_B_read_enable, ZC1_q_b[30]_clock_1, , , );
ZC1_q_b[30]_clock_0 = CLOCK_50;
ZC1_q_b[30]_clock_1 = CLOCK_50;
ZC1_q_b[30]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[30]_PORT_B_data_out = MEMORY(ZC1_q_b[30]_PORT_A_data_in_reg, , ZC1_q_b[30]_PORT_A_address_reg, ZC1_q_b[30]_PORT_B_address_reg, ZC1_q_b[30]_PORT_A_write_enable_reg, , , ZC1_q_b[30]_PORT_B_read_enable_reg, , , ZC1_q_b[30]_clock_0, ZC1_q_b[30]_clock_1, ZC1_q_b[30]_clock_enable_0, , , , , );
ZC1_q_b[30] = ZC1_q_b[30]_PORT_B_data_out[0];


--ZC2_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[29]_PORT_A_data_in = UC1L836;
ZC2_q_b[29]_PORT_A_data_in_reg = DFFE(ZC2_q_b[29]_PORT_A_data_in, ZC2_q_b[29]_clock_0, , , );
ZC2_q_b[29]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[29]_PORT_A_address_reg = DFFE(ZC2_q_b[29]_PORT_A_address, ZC2_q_b[29]_clock_0, , , );
ZC2_q_b[29]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[29]_PORT_B_address_reg = DFFE(ZC2_q_b[29]_PORT_B_address, ZC2_q_b[29]_clock_1, , , );
ZC2_q_b[29]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[29]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[29]_PORT_A_write_enable, ZC2_q_b[29]_clock_0, , , );
ZC2_q_b[29]_PORT_B_read_enable = VCC;
ZC2_q_b[29]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[29]_PORT_B_read_enable, ZC2_q_b[29]_clock_1, , , );
ZC2_q_b[29]_clock_0 = CLOCK_50;
ZC2_q_b[29]_clock_1 = CLOCK_50;
ZC2_q_b[29]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[29]_PORT_B_data_out = MEMORY(ZC2_q_b[29]_PORT_A_data_in_reg, , ZC2_q_b[29]_PORT_A_address_reg, ZC2_q_b[29]_PORT_B_address_reg, ZC2_q_b[29]_PORT_A_write_enable_reg, , , ZC2_q_b[29]_PORT_B_read_enable_reg, , , ZC2_q_b[29]_clock_0, ZC2_q_b[29]_clock_1, ZC2_q_b[29]_clock_enable_0, , , , , );
ZC2_q_b[29] = ZC2_q_b[29]_PORT_B_data_out[0];


--ZC1_q_b[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[29]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[29]_PORT_A_data_in = UC1L836;
ZC1_q_b[29]_PORT_A_data_in_reg = DFFE(ZC1_q_b[29]_PORT_A_data_in, ZC1_q_b[29]_clock_0, , , );
ZC1_q_b[29]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[29]_PORT_A_address_reg = DFFE(ZC1_q_b[29]_PORT_A_address, ZC1_q_b[29]_clock_0, , , );
ZC1_q_b[29]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[29]_PORT_B_address_reg = DFFE(ZC1_q_b[29]_PORT_B_address, ZC1_q_b[29]_clock_1, , , );
ZC1_q_b[29]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[29]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[29]_PORT_A_write_enable, ZC1_q_b[29]_clock_0, , , );
ZC1_q_b[29]_PORT_B_read_enable = VCC;
ZC1_q_b[29]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[29]_PORT_B_read_enable, ZC1_q_b[29]_clock_1, , , );
ZC1_q_b[29]_clock_0 = CLOCK_50;
ZC1_q_b[29]_clock_1 = CLOCK_50;
ZC1_q_b[29]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[29]_PORT_B_data_out = MEMORY(ZC1_q_b[29]_PORT_A_data_in_reg, , ZC1_q_b[29]_PORT_A_address_reg, ZC1_q_b[29]_PORT_B_address_reg, ZC1_q_b[29]_PORT_A_write_enable_reg, , , ZC1_q_b[29]_PORT_B_read_enable_reg, , , ZC1_q_b[29]_clock_0, ZC1_q_b[29]_clock_1, ZC1_q_b[29]_clock_enable_0, , , , , );
ZC1_q_b[29] = ZC1_q_b[29]_PORT_B_data_out[0];


--ZC2_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_b_module:nios_system_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC2_q_b[28]_PORT_A_data_in = UC1L835;
ZC2_q_b[28]_PORT_A_data_in_reg = DFFE(ZC2_q_b[28]_PORT_A_data_in, ZC2_q_b[28]_clock_0, , , );
ZC2_q_b[28]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC2_q_b[28]_PORT_A_address_reg = DFFE(ZC2_q_b[28]_PORT_A_address, ZC2_q_b[28]_clock_0, , , );
ZC2_q_b[28]_PORT_B_address = BUS(UC1_D_iw[22], UC1_D_iw[23], UC1_D_iw[24], UC1_D_iw[25], UC1_D_iw[26]);
ZC2_q_b[28]_PORT_B_address_reg = DFFE(ZC2_q_b[28]_PORT_B_address, ZC2_q_b[28]_clock_1, , , );
ZC2_q_b[28]_PORT_A_write_enable = UC1_W_rf_wren;
ZC2_q_b[28]_PORT_A_write_enable_reg = DFFE(ZC2_q_b[28]_PORT_A_write_enable, ZC2_q_b[28]_clock_0, , , );
ZC2_q_b[28]_PORT_B_read_enable = VCC;
ZC2_q_b[28]_PORT_B_read_enable_reg = DFFE(ZC2_q_b[28]_PORT_B_read_enable, ZC2_q_b[28]_clock_1, , , );
ZC2_q_b[28]_clock_0 = CLOCK_50;
ZC2_q_b[28]_clock_1 = CLOCK_50;
ZC2_q_b[28]_clock_enable_0 = UC1_W_rf_wren;
ZC2_q_b[28]_PORT_B_data_out = MEMORY(ZC2_q_b[28]_PORT_A_data_in_reg, , ZC2_q_b[28]_PORT_A_address_reg, ZC2_q_b[28]_PORT_B_address_reg, ZC2_q_b[28]_PORT_A_write_enable_reg, , , ZC2_q_b[28]_PORT_B_read_enable_reg, , , ZC2_q_b[28]_clock_0, ZC2_q_b[28]_clock_1, ZC2_q_b[28]_clock_enable_0, , , , , );
ZC2_q_b[28] = ZC2_q_b[28]_PORT_B_data_out[0];


--ZC1_q_b[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_register_bank_a_module:nios_system_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|q_b[28]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 32, Port A Width: 1, Port B Depth: 32, Port B Width: 1
--Port A Logical Depth: 32, Port A Logical Width: 32, Port B Logical Depth: 32, Port B Logical Width: 32
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
ZC1_q_b[28]_PORT_A_data_in = UC1L835;
ZC1_q_b[28]_PORT_A_data_in_reg = DFFE(ZC1_q_b[28]_PORT_A_data_in, ZC1_q_b[28]_clock_0, , , );
ZC1_q_b[28]_PORT_A_address = BUS(UC1_R_dst_regnum[0], UC1_R_dst_regnum[1], UC1_R_dst_regnum[2], UC1_R_dst_regnum[3], UC1_R_dst_regnum[4]);
ZC1_q_b[28]_PORT_A_address_reg = DFFE(ZC1_q_b[28]_PORT_A_address, ZC1_q_b[28]_clock_0, , , );
ZC1_q_b[28]_PORT_B_address = BUS(UC1_D_iw[27], UC1_D_iw[28], UC1_D_iw[29], UC1_D_iw[30], UC1_D_iw[31]);
ZC1_q_b[28]_PORT_B_address_reg = DFFE(ZC1_q_b[28]_PORT_B_address, ZC1_q_b[28]_clock_1, , , );
ZC1_q_b[28]_PORT_A_write_enable = UC1_W_rf_wren;
ZC1_q_b[28]_PORT_A_write_enable_reg = DFFE(ZC1_q_b[28]_PORT_A_write_enable, ZC1_q_b[28]_clock_0, , , );
ZC1_q_b[28]_PORT_B_read_enable = VCC;
ZC1_q_b[28]_PORT_B_read_enable_reg = DFFE(ZC1_q_b[28]_PORT_B_read_enable, ZC1_q_b[28]_clock_1, , , );
ZC1_q_b[28]_clock_0 = CLOCK_50;
ZC1_q_b[28]_clock_1 = CLOCK_50;
ZC1_q_b[28]_clock_enable_0 = UC1_W_rf_wren;
ZC1_q_b[28]_PORT_B_data_out = MEMORY(ZC1_q_b[28]_PORT_A_data_in_reg, , ZC1_q_b[28]_PORT_A_address_reg, ZC1_q_b[28]_PORT_B_address_reg, ZC1_q_b[28]_PORT_A_write_enable_reg, , , ZC1_q_b[28]_PORT_B_read_enable_reg, , , ZC1_q_b[28]_clock_0, ZC1_q_b[28]_clock_1, ZC1_q_b[28]_clock_enable_0, , , , , );
ZC1_q_b[28] = ZC1_q_b[28]_PORT_B_data_out[0];


--UC1_E_shift_rot_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]
--register power-up is low

UC1_E_shift_rot_result[31] = DFFEAS(UC1L459, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[31],  ,  , UC1_E_new_inst);


--UC1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~74
UC1L131_adder_eqn = ( UC1_E_alu_sub ) + ( VCC ) + ( !VCC );
UC1L131 = CARRY(UC1L131_adder_eqn);


--UC1_d_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[22]
--register power-up is low

UC1_d_writedata[22] = DFFEAS(ZC2_q_b[6], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[22],  ,  , UC1L528);


--DB1_ram_block1a22 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a22
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a22_PORT_A_data_in = WB1L23;
DB1_ram_block1a22_PORT_A_data_in_reg = DFFE(DB1_ram_block1a22_PORT_A_data_in, DB1_ram_block1a22_clock_0, , , );
DB1_ram_block1a22_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a22_PORT_A_address_reg = DFFE(DB1_ram_block1a22_PORT_A_address, DB1_ram_block1a22_clock_0, , , );
DB1_ram_block1a22_PORT_A_write_enable = R1L2;
DB1_ram_block1a22_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a22_PORT_A_write_enable, DB1_ram_block1a22_clock_0, , , );
DB1_ram_block1a22_PORT_A_read_enable = VCC;
DB1_ram_block1a22_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a22_PORT_A_read_enable, DB1_ram_block1a22_clock_0, , , );
DB1_ram_block1a22_clock_0 = CLOCK_50;
DB1_ram_block1a22_PORT_A_data_out = MEMORY(DB1_ram_block1a22_PORT_A_data_in_reg, , DB1_ram_block1a22_PORT_A_address_reg, , DB1_ram_block1a22_PORT_A_write_enable_reg, DB1_ram_block1a22_PORT_A_read_enable_reg, , , , , DB1_ram_block1a22_clock_0, , , , , , , );
DB1_ram_block1a22 = DB1_ram_block1a22_PORT_A_data_out[0];


--XC1_readdata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[22]
--register power-up is low

XC1_readdata[22] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[22],  ,  , !XC1_address[8]);


--UC1_d_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[23]
--register power-up is low

UC1_d_writedata[23] = DFFEAS(ZC2_q_b[7], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[23],  ,  , UC1L528);


--DB1_ram_block1a23 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a23
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a23_PORT_A_data_in = WB1L24;
DB1_ram_block1a23_PORT_A_data_in_reg = DFFE(DB1_ram_block1a23_PORT_A_data_in, DB1_ram_block1a23_clock_0, , , );
DB1_ram_block1a23_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a23_PORT_A_address_reg = DFFE(DB1_ram_block1a23_PORT_A_address, DB1_ram_block1a23_clock_0, , , );
DB1_ram_block1a23_PORT_A_write_enable = R1L2;
DB1_ram_block1a23_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a23_PORT_A_write_enable, DB1_ram_block1a23_clock_0, , , );
DB1_ram_block1a23_PORT_A_read_enable = VCC;
DB1_ram_block1a23_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a23_PORT_A_read_enable, DB1_ram_block1a23_clock_0, , , );
DB1_ram_block1a23_clock_0 = CLOCK_50;
DB1_ram_block1a23_PORT_A_data_out = MEMORY(DB1_ram_block1a23_PORT_A_data_in_reg, , DB1_ram_block1a23_PORT_A_address_reg, , DB1_ram_block1a23_PORT_A_write_enable_reg, DB1_ram_block1a23_PORT_A_read_enable_reg, , , , , DB1_ram_block1a23_clock_0, , , , , , , );
DB1_ram_block1a23 = DB1_ram_block1a23_PORT_A_data_out[0];


--XC1_readdata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[23]
--register power-up is low

XC1_readdata[23] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[23],  ,  , !XC1_address[8]);


--DB1_ram_block1a24 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a24
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a24_PORT_A_data_in = WB1L25;
DB1_ram_block1a24_PORT_A_data_in_reg = DFFE(DB1_ram_block1a24_PORT_A_data_in, DB1_ram_block1a24_clock_0, , , );
DB1_ram_block1a24_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a24_PORT_A_address_reg = DFFE(DB1_ram_block1a24_PORT_A_address, DB1_ram_block1a24_clock_0, , , );
DB1_ram_block1a24_PORT_A_write_enable = R1L2;
DB1_ram_block1a24_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a24_PORT_A_write_enable, DB1_ram_block1a24_clock_0, , , );
DB1_ram_block1a24_PORT_A_read_enable = VCC;
DB1_ram_block1a24_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a24_PORT_A_read_enable, DB1_ram_block1a24_clock_0, , , );
DB1_ram_block1a24_clock_0 = CLOCK_50;
DB1_ram_block1a24_PORT_A_data_out = MEMORY(DB1_ram_block1a24_PORT_A_data_in_reg, , DB1_ram_block1a24_PORT_A_address_reg, , DB1_ram_block1a24_PORT_A_write_enable_reg, DB1_ram_block1a24_PORT_A_read_enable_reg, , , , , DB1_ram_block1a24_clock_0, , , , , , , );
DB1_ram_block1a24 = DB1_ram_block1a24_PORT_A_data_out[0];


--XC1_readdata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[24]
--register power-up is low

XC1_readdata[24] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[24],  ,  , !XC1_address[8]);


--DB1_ram_block1a25 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a25
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a25_PORT_A_data_in = WB1L26;
DB1_ram_block1a25_PORT_A_data_in_reg = DFFE(DB1_ram_block1a25_PORT_A_data_in, DB1_ram_block1a25_clock_0, , , );
DB1_ram_block1a25_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a25_PORT_A_address_reg = DFFE(DB1_ram_block1a25_PORT_A_address, DB1_ram_block1a25_clock_0, , , );
DB1_ram_block1a25_PORT_A_write_enable = R1L2;
DB1_ram_block1a25_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a25_PORT_A_write_enable, DB1_ram_block1a25_clock_0, , , );
DB1_ram_block1a25_PORT_A_read_enable = VCC;
DB1_ram_block1a25_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a25_PORT_A_read_enable, DB1_ram_block1a25_clock_0, , , );
DB1_ram_block1a25_clock_0 = CLOCK_50;
DB1_ram_block1a25_PORT_A_data_out = MEMORY(DB1_ram_block1a25_PORT_A_data_in_reg, , DB1_ram_block1a25_PORT_A_address_reg, , DB1_ram_block1a25_PORT_A_write_enable_reg, DB1_ram_block1a25_PORT_A_read_enable_reg, , , , , DB1_ram_block1a25_clock_0, , , , , , , );
DB1_ram_block1a25 = DB1_ram_block1a25_PORT_A_data_out[0];


--XC1_readdata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[25]
--register power-up is low

XC1_readdata[25] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[25],  ,  , !XC1_address[8]);


--DB1_ram_block1a26 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a26
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a26_PORT_A_data_in = WB1L27;
DB1_ram_block1a26_PORT_A_data_in_reg = DFFE(DB1_ram_block1a26_PORT_A_data_in, DB1_ram_block1a26_clock_0, , , );
DB1_ram_block1a26_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a26_PORT_A_address_reg = DFFE(DB1_ram_block1a26_PORT_A_address, DB1_ram_block1a26_clock_0, , , );
DB1_ram_block1a26_PORT_A_write_enable = R1L2;
DB1_ram_block1a26_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a26_PORT_A_write_enable, DB1_ram_block1a26_clock_0, , , );
DB1_ram_block1a26_PORT_A_read_enable = VCC;
DB1_ram_block1a26_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a26_PORT_A_read_enable, DB1_ram_block1a26_clock_0, , , );
DB1_ram_block1a26_clock_0 = CLOCK_50;
DB1_ram_block1a26_PORT_A_data_out = MEMORY(DB1_ram_block1a26_PORT_A_data_in_reg, , DB1_ram_block1a26_PORT_A_address_reg, , DB1_ram_block1a26_PORT_A_write_enable_reg, DB1_ram_block1a26_PORT_A_read_enable_reg, , , , , DB1_ram_block1a26_clock_0, , , , , , , );
DB1_ram_block1a26 = DB1_ram_block1a26_PORT_A_data_out[0];


--XC1_readdata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[26]
--register power-up is low

XC1_readdata[26] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[26],  ,  , !XC1_address[8]);


--DB1_ram_block1a1 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a1_PORT_A_data_in = WB1L28;
DB1_ram_block1a1_PORT_A_data_in_reg = DFFE(DB1_ram_block1a1_PORT_A_data_in, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a1_PORT_A_address_reg = DFFE(DB1_ram_block1a1_PORT_A_address, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_A_write_enable = R1L2;
DB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a1_PORT_A_write_enable, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_PORT_A_read_enable = VCC;
DB1_ram_block1a1_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a1_PORT_A_read_enable, DB1_ram_block1a1_clock_0, , , );
DB1_ram_block1a1_clock_0 = CLOCK_50;
DB1_ram_block1a1_PORT_A_data_out = MEMORY(DB1_ram_block1a1_PORT_A_data_in_reg, , DB1_ram_block1a1_PORT_A_address_reg, , DB1_ram_block1a1_PORT_A_write_enable_reg, DB1_ram_block1a1_PORT_A_read_enable_reg, , , , , DB1_ram_block1a1_clock_0, , , , , , , );
DB1_ram_block1a1 = DB1_ram_block1a1_PORT_A_data_out[0];


--XC1_readdata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[1]
--register power-up is low

XC1_readdata[1] = DFFEAS(XC1L51, CLOCK_50,  ,  ,  , YD1_q_a[1],  ,  , !XC1_address[8]);


--DB1_ram_block1a4 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a4_PORT_A_data_in = WB1L29;
DB1_ram_block1a4_PORT_A_data_in_reg = DFFE(DB1_ram_block1a4_PORT_A_data_in, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a4_PORT_A_address_reg = DFFE(DB1_ram_block1a4_PORT_A_address, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_A_write_enable = R1L2;
DB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a4_PORT_A_write_enable, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_PORT_A_read_enable = VCC;
DB1_ram_block1a4_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a4_PORT_A_read_enable, DB1_ram_block1a4_clock_0, , , );
DB1_ram_block1a4_clock_0 = CLOCK_50;
DB1_ram_block1a4_PORT_A_data_out = MEMORY(DB1_ram_block1a4_PORT_A_data_in_reg, , DB1_ram_block1a4_PORT_A_address_reg, , DB1_ram_block1a4_PORT_A_write_enable_reg, DB1_ram_block1a4_PORT_A_read_enable_reg, , , , , DB1_ram_block1a4_clock_0, , , , , , , );
DB1_ram_block1a4 = DB1_ram_block1a4_PORT_A_data_out[0];


--XC1_readdata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[4]
--register power-up is low

XC1_readdata[4] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[4],  ,  , !XC1_address[8]);


--DB1_ram_block1a3 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a3_PORT_A_data_in = WB1L30;
DB1_ram_block1a3_PORT_A_data_in_reg = DFFE(DB1_ram_block1a3_PORT_A_data_in, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a3_PORT_A_address_reg = DFFE(DB1_ram_block1a3_PORT_A_address, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_A_write_enable = R1L2;
DB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a3_PORT_A_write_enable, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_PORT_A_read_enable = VCC;
DB1_ram_block1a3_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a3_PORT_A_read_enable, DB1_ram_block1a3_clock_0, , , );
DB1_ram_block1a3_clock_0 = CLOCK_50;
DB1_ram_block1a3_PORT_A_data_out = MEMORY(DB1_ram_block1a3_PORT_A_data_in_reg, , DB1_ram_block1a3_PORT_A_address_reg, , DB1_ram_block1a3_PORT_A_write_enable_reg, DB1_ram_block1a3_PORT_A_read_enable_reg, , , , , DB1_ram_block1a3_clock_0, , , , , , , );
DB1_ram_block1a3 = DB1_ram_block1a3_PORT_A_data_out[0];


--XC1_readdata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[3]
--register power-up is low

XC1_readdata[3] = DFFEAS(XC1L52, CLOCK_50,  ,  ,  , YD1_q_a[3],  ,  , !XC1_address[8]);


--DB1_ram_block1a2 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a2_PORT_A_data_in = WB1L31;
DB1_ram_block1a2_PORT_A_data_in_reg = DFFE(DB1_ram_block1a2_PORT_A_data_in, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a2_PORT_A_address_reg = DFFE(DB1_ram_block1a2_PORT_A_address, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_A_write_enable = R1L2;
DB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a2_PORT_A_write_enable, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_PORT_A_read_enable = VCC;
DB1_ram_block1a2_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a2_PORT_A_read_enable, DB1_ram_block1a2_clock_0, , , );
DB1_ram_block1a2_clock_0 = CLOCK_50;
DB1_ram_block1a2_PORT_A_data_out = MEMORY(DB1_ram_block1a2_PORT_A_data_in_reg, , DB1_ram_block1a2_PORT_A_address_reg, , DB1_ram_block1a2_PORT_A_write_enable_reg, DB1_ram_block1a2_PORT_A_read_enable_reg, , , , , DB1_ram_block1a2_clock_0, , , , , , , );
DB1_ram_block1a2 = DB1_ram_block1a2_PORT_A_data_out[0];


--XC1_readdata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[2]
--register power-up is low

XC1_readdata[2] = DFFEAS(XC1L53, CLOCK_50,  ,  ,  , YD1_q_a[2],  ,  , !XC1_address[8]);


--QD1_sr[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]
--register power-up is low

QD1_sr[17] = DFFEAS(QD1L65, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--MD1_MonAReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]
--register power-up is low

MD1_MonAReg[10] = DFFEAS(MD1L3, CLOCK_50,  ,  , PD1L49, PD1_jdo[17],  ,  , PD1_take_action_ocimem_a);


--MD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~5
MD1L7_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L7 = SUM(MD1L7_adder_eqn);

--MD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~6
MD1L8_adder_eqn = ( MD1_MonAReg[9] ) + ( GND ) + ( MD1L36 );
MD1L8 = CARRY(MD1L8_adder_eqn);


--UC1_d_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[11]
--register power-up is low

UC1_d_writedata[11] = DFFEAS(ZC2_q_b[3], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[11],  ,  , UC1L234);


--DB1_ram_block1a11 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a11_PORT_A_data_in = WB1L32;
DB1_ram_block1a11_PORT_A_data_in_reg = DFFE(DB1_ram_block1a11_PORT_A_data_in, DB1_ram_block1a11_clock_0, , , );
DB1_ram_block1a11_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a11_PORT_A_address_reg = DFFE(DB1_ram_block1a11_PORT_A_address, DB1_ram_block1a11_clock_0, , , );
DB1_ram_block1a11_PORT_A_write_enable = R1L2;
DB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a11_PORT_A_write_enable, DB1_ram_block1a11_clock_0, , , );
DB1_ram_block1a11_PORT_A_read_enable = VCC;
DB1_ram_block1a11_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a11_PORT_A_read_enable, DB1_ram_block1a11_clock_0, , , );
DB1_ram_block1a11_clock_0 = CLOCK_50;
DB1_ram_block1a11_PORT_A_data_out = MEMORY(DB1_ram_block1a11_PORT_A_data_in_reg, , DB1_ram_block1a11_PORT_A_address_reg, , DB1_ram_block1a11_PORT_A_write_enable_reg, DB1_ram_block1a11_PORT_A_read_enable_reg, , , , , DB1_ram_block1a11_clock_0, , , , , , , );
DB1_ram_block1a11 = DB1_ram_block1a11_PORT_A_data_out[0];


--XC1_readdata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[11]
--register power-up is low

XC1_readdata[11] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[11],  ,  , !XC1_address[8]);


--UC1_d_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[12]
--register power-up is low

UC1_d_writedata[12] = DFFEAS(ZC2_q_b[4], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[12],  ,  , UC1L234);


--DB1_ram_block1a12 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a12_PORT_A_data_in = WB1L33;
DB1_ram_block1a12_PORT_A_data_in_reg = DFFE(DB1_ram_block1a12_PORT_A_data_in, DB1_ram_block1a12_clock_0, , , );
DB1_ram_block1a12_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a12_PORT_A_address_reg = DFFE(DB1_ram_block1a12_PORT_A_address, DB1_ram_block1a12_clock_0, , , );
DB1_ram_block1a12_PORT_A_write_enable = R1L2;
DB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a12_PORT_A_write_enable, DB1_ram_block1a12_clock_0, , , );
DB1_ram_block1a12_PORT_A_read_enable = VCC;
DB1_ram_block1a12_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a12_PORT_A_read_enable, DB1_ram_block1a12_clock_0, , , );
DB1_ram_block1a12_clock_0 = CLOCK_50;
DB1_ram_block1a12_PORT_A_data_out = MEMORY(DB1_ram_block1a12_PORT_A_data_in_reg, , DB1_ram_block1a12_PORT_A_address_reg, , DB1_ram_block1a12_PORT_A_write_enable_reg, DB1_ram_block1a12_PORT_A_read_enable_reg, , , , , DB1_ram_block1a12_clock_0, , , , , , , );
DB1_ram_block1a12 = DB1_ram_block1a12_PORT_A_data_out[0];


--XC1_readdata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[12]
--register power-up is low

XC1_readdata[12] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[12],  ,  , !XC1_address[8]);


--UC1_d_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[13]
--register power-up is low

UC1_d_writedata[13] = DFFEAS(ZC2_q_b[5], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[13],  ,  , UC1L234);


--DB1_ram_block1a13 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a13_PORT_A_data_in = WB1L34;
DB1_ram_block1a13_PORT_A_data_in_reg = DFFE(DB1_ram_block1a13_PORT_A_data_in, DB1_ram_block1a13_clock_0, , , );
DB1_ram_block1a13_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a13_PORT_A_address_reg = DFFE(DB1_ram_block1a13_PORT_A_address, DB1_ram_block1a13_clock_0, , , );
DB1_ram_block1a13_PORT_A_write_enable = R1L2;
DB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a13_PORT_A_write_enable, DB1_ram_block1a13_clock_0, , , );
DB1_ram_block1a13_PORT_A_read_enable = VCC;
DB1_ram_block1a13_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a13_PORT_A_read_enable, DB1_ram_block1a13_clock_0, , , );
DB1_ram_block1a13_clock_0 = CLOCK_50;
DB1_ram_block1a13_PORT_A_data_out = MEMORY(DB1_ram_block1a13_PORT_A_data_in_reg, , DB1_ram_block1a13_PORT_A_address_reg, , DB1_ram_block1a13_PORT_A_write_enable_reg, DB1_ram_block1a13_PORT_A_read_enable_reg, , , , , DB1_ram_block1a13_clock_0, , , , , , , );
DB1_ram_block1a13 = DB1_ram_block1a13_PORT_A_data_out[0];


--XC1_readdata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[13]
--register power-up is low

XC1_readdata[13] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[13],  ,  , !XC1_address[8]);


--UC1_d_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[14]
--register power-up is low

UC1_d_writedata[14] = DFFEAS(ZC2_q_b[6], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[14],  ,  , UC1L234);


--DB1_ram_block1a14 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a14_PORT_A_data_in = WB1L35;
DB1_ram_block1a14_PORT_A_data_in_reg = DFFE(DB1_ram_block1a14_PORT_A_data_in, DB1_ram_block1a14_clock_0, , , );
DB1_ram_block1a14_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a14_PORT_A_address_reg = DFFE(DB1_ram_block1a14_PORT_A_address, DB1_ram_block1a14_clock_0, , , );
DB1_ram_block1a14_PORT_A_write_enable = R1L2;
DB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a14_PORT_A_write_enable, DB1_ram_block1a14_clock_0, , , );
DB1_ram_block1a14_PORT_A_read_enable = VCC;
DB1_ram_block1a14_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a14_PORT_A_read_enable, DB1_ram_block1a14_clock_0, , , );
DB1_ram_block1a14_clock_0 = CLOCK_50;
DB1_ram_block1a14_PORT_A_data_out = MEMORY(DB1_ram_block1a14_PORT_A_data_in_reg, , DB1_ram_block1a14_PORT_A_address_reg, , DB1_ram_block1a14_PORT_A_write_enable_reg, DB1_ram_block1a14_PORT_A_read_enable_reg, , , , , DB1_ram_block1a14_clock_0, , , , , , , );
DB1_ram_block1a14 = DB1_ram_block1a14_PORT_A_data_out[0];


--XC1_readdata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[14]
--register power-up is low

XC1_readdata[14] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[14],  ,  , !XC1_address[8]);


--UC1_d_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[15]
--register power-up is low

UC1_d_writedata[15] = DFFEAS(ZC2_q_b[7], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[15],  ,  , UC1L234);


--DB1_ram_block1a15 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a15_PORT_A_data_in = WB1L36;
DB1_ram_block1a15_PORT_A_data_in_reg = DFFE(DB1_ram_block1a15_PORT_A_data_in, DB1_ram_block1a15_clock_0, , , );
DB1_ram_block1a15_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a15_PORT_A_address_reg = DFFE(DB1_ram_block1a15_PORT_A_address, DB1_ram_block1a15_clock_0, , , );
DB1_ram_block1a15_PORT_A_write_enable = R1L2;
DB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a15_PORT_A_write_enable, DB1_ram_block1a15_clock_0, , , );
DB1_ram_block1a15_PORT_A_read_enable = VCC;
DB1_ram_block1a15_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a15_PORT_A_read_enable, DB1_ram_block1a15_clock_0, , , );
DB1_ram_block1a15_clock_0 = CLOCK_50;
DB1_ram_block1a15_PORT_A_data_out = MEMORY(DB1_ram_block1a15_PORT_A_data_in_reg, , DB1_ram_block1a15_PORT_A_address_reg, , DB1_ram_block1a15_PORT_A_write_enable_reg, DB1_ram_block1a15_PORT_A_read_enable_reg, , , , , DB1_ram_block1a15_clock_0, , , , , , , );
DB1_ram_block1a15 = DB1_ram_block1a15_PORT_A_data_out[0];


--XC1_readdata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[15]
--register power-up is low

XC1_readdata[15] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[15],  ,  , !XC1_address[8]);


--UC1_d_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[16]
--register power-up is low

UC1_d_writedata[16] = DFFEAS(ZC2_q_b[0], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[16],  ,  , UC1L528);


--DB1_ram_block1a16 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a16
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a16_PORT_A_data_in = WB1L37;
DB1_ram_block1a16_PORT_A_data_in_reg = DFFE(DB1_ram_block1a16_PORT_A_data_in, DB1_ram_block1a16_clock_0, , , );
DB1_ram_block1a16_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a16_PORT_A_address_reg = DFFE(DB1_ram_block1a16_PORT_A_address, DB1_ram_block1a16_clock_0, , , );
DB1_ram_block1a16_PORT_A_write_enable = R1L2;
DB1_ram_block1a16_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a16_PORT_A_write_enable, DB1_ram_block1a16_clock_0, , , );
DB1_ram_block1a16_PORT_A_read_enable = VCC;
DB1_ram_block1a16_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a16_PORT_A_read_enable, DB1_ram_block1a16_clock_0, , , );
DB1_ram_block1a16_clock_0 = CLOCK_50;
DB1_ram_block1a16_PORT_A_data_out = MEMORY(DB1_ram_block1a16_PORT_A_data_in_reg, , DB1_ram_block1a16_PORT_A_address_reg, , DB1_ram_block1a16_PORT_A_write_enable_reg, DB1_ram_block1a16_PORT_A_read_enable_reg, , , , , DB1_ram_block1a16_clock_0, , , , , , , );
DB1_ram_block1a16 = DB1_ram_block1a16_PORT_A_data_out[0];


--XC1_readdata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[16]
--register power-up is low

XC1_readdata[16] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[16],  ,  , !XC1_address[8]);


--DB1_ram_block1a5 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a5_PORT_A_data_in = WB1L38;
DB1_ram_block1a5_PORT_A_data_in_reg = DFFE(DB1_ram_block1a5_PORT_A_data_in, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a5_PORT_A_address_reg = DFFE(DB1_ram_block1a5_PORT_A_address, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_A_write_enable = R1L2;
DB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a5_PORT_A_write_enable, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_PORT_A_read_enable = VCC;
DB1_ram_block1a5_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a5_PORT_A_read_enable, DB1_ram_block1a5_clock_0, , , );
DB1_ram_block1a5_clock_0 = CLOCK_50;
DB1_ram_block1a5_PORT_A_data_out = MEMORY(DB1_ram_block1a5_PORT_A_data_in_reg, , DB1_ram_block1a5_PORT_A_address_reg, , DB1_ram_block1a5_PORT_A_write_enable_reg, DB1_ram_block1a5_PORT_A_read_enable_reg, , , , , DB1_ram_block1a5_clock_0, , , , , , , );
DB1_ram_block1a5 = DB1_ram_block1a5_PORT_A_data_out[0];


--XC1_readdata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[5]
--register power-up is low

XC1_readdata[5] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[5],  ,  , !XC1_address[8]);


--UC1_d_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[9]
--register power-up is low

UC1_d_writedata[9] = DFFEAS(ZC2_q_b[1], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[9],  ,  , UC1L234);


--DB1_ram_block1a9 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a9_PORT_A_data_in = WB1L39;
DB1_ram_block1a9_PORT_A_data_in_reg = DFFE(DB1_ram_block1a9_PORT_A_data_in, DB1_ram_block1a9_clock_0, , , );
DB1_ram_block1a9_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a9_PORT_A_address_reg = DFFE(DB1_ram_block1a9_PORT_A_address, DB1_ram_block1a9_clock_0, , , );
DB1_ram_block1a9_PORT_A_write_enable = R1L2;
DB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a9_PORT_A_write_enable, DB1_ram_block1a9_clock_0, , , );
DB1_ram_block1a9_PORT_A_read_enable = VCC;
DB1_ram_block1a9_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a9_PORT_A_read_enable, DB1_ram_block1a9_clock_0, , , );
DB1_ram_block1a9_clock_0 = CLOCK_50;
DB1_ram_block1a9_PORT_A_data_out = MEMORY(DB1_ram_block1a9_PORT_A_data_in_reg, , DB1_ram_block1a9_PORT_A_address_reg, , DB1_ram_block1a9_PORT_A_write_enable_reg, DB1_ram_block1a9_PORT_A_read_enable_reg, , , , , DB1_ram_block1a9_clock_0, , , , , , , );
DB1_ram_block1a9 = DB1_ram_block1a9_PORT_A_data_out[0];


--XC1_readdata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[9]
--register power-up is low

XC1_readdata[9] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[9],  ,  , !XC1_address[8]);


--ZD1_q_a[27] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[27]_PORT_A_data_in = WB3L51;
ZD1_q_a[27]_PORT_A_data_in_reg = DFFE(ZD1_q_a[27]_PORT_A_data_in, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[27]_PORT_A_address_reg = DFFE(ZD1_q_a[27]_PORT_A_address, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[27]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[27]_PORT_A_write_enable, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_read_enable = Y1L2;
ZD1_q_a[27]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[27]_PORT_A_read_enable, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[27]_PORT_A_byte_mask, ZD1_q_a[27]_clock_0, , , ZD1_q_a[27]_clock_enable_0);
ZD1_q_a[27]_clock_0 = CLOCK_50;
ZD1_q_a[27]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[27]_PORT_A_data_out = MEMORY(ZD1_q_a[27]_PORT_A_data_in_reg, , ZD1_q_a[27]_PORT_A_address_reg, , ZD1_q_a[27]_PORT_A_write_enable_reg, ZD1_q_a[27]_PORT_A_read_enable_reg, , , ZD1_q_a[27]_PORT_A_byte_mask_reg, , ZD1_q_a[27]_clock_0, , ZD1_q_a[27]_clock_enable_0, , , , , );
ZD1_q_a[27] = ZD1_q_a[27]_PORT_A_data_out[0];


--ZD1_q_a[28] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[28]_PORT_A_data_in = WB3L52;
ZD1_q_a[28]_PORT_A_data_in_reg = DFFE(ZD1_q_a[28]_PORT_A_data_in, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[28]_PORT_A_address_reg = DFFE(ZD1_q_a[28]_PORT_A_address, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[28]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_write_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_read_enable = Y1L2;
ZD1_q_a[28]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[28]_PORT_A_read_enable, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[28]_PORT_A_byte_mask, ZD1_q_a[28]_clock_0, , , ZD1_q_a[28]_clock_enable_0);
ZD1_q_a[28]_clock_0 = CLOCK_50;
ZD1_q_a[28]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[28]_PORT_A_data_out = MEMORY(ZD1_q_a[28]_PORT_A_data_in_reg, , ZD1_q_a[28]_PORT_A_address_reg, , ZD1_q_a[28]_PORT_A_write_enable_reg, ZD1_q_a[28]_PORT_A_read_enable_reg, , , ZD1_q_a[28]_PORT_A_byte_mask_reg, , ZD1_q_a[28]_clock_0, , ZD1_q_a[28]_clock_enable_0, , , , , );
ZD1_q_a[28] = ZD1_q_a[28]_PORT_A_data_out[0];


--ZD1_q_a[29] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[29]_PORT_A_data_in = WB3L53;
ZD1_q_a[29]_PORT_A_data_in_reg = DFFE(ZD1_q_a[29]_PORT_A_data_in, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[29]_PORT_A_address_reg = DFFE(ZD1_q_a[29]_PORT_A_address, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[29]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[29]_PORT_A_write_enable, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_read_enable = Y1L2;
ZD1_q_a[29]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[29]_PORT_A_read_enable, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[29]_PORT_A_byte_mask, ZD1_q_a[29]_clock_0, , , ZD1_q_a[29]_clock_enable_0);
ZD1_q_a[29]_clock_0 = CLOCK_50;
ZD1_q_a[29]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[29]_PORT_A_data_out = MEMORY(ZD1_q_a[29]_PORT_A_data_in_reg, , ZD1_q_a[29]_PORT_A_address_reg, , ZD1_q_a[29]_PORT_A_write_enable_reg, ZD1_q_a[29]_PORT_A_read_enable_reg, , , ZD1_q_a[29]_PORT_A_byte_mask_reg, , ZD1_q_a[29]_clock_0, , ZD1_q_a[29]_clock_enable_0, , , , , );
ZD1_q_a[29] = ZD1_q_a[29]_PORT_A_data_out[0];


--ZD1_q_a[30] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[30]_PORT_A_data_in = WB3L54;
ZD1_q_a[30]_PORT_A_data_in_reg = DFFE(ZD1_q_a[30]_PORT_A_data_in, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[30]_PORT_A_address_reg = DFFE(ZD1_q_a[30]_PORT_A_address, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[30]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_write_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_read_enable = Y1L2;
ZD1_q_a[30]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[30]_PORT_A_read_enable, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[30]_PORT_A_byte_mask, ZD1_q_a[30]_clock_0, , , ZD1_q_a[30]_clock_enable_0);
ZD1_q_a[30]_clock_0 = CLOCK_50;
ZD1_q_a[30]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[30]_PORT_A_data_out = MEMORY(ZD1_q_a[30]_PORT_A_data_in_reg, , ZD1_q_a[30]_PORT_A_address_reg, , ZD1_q_a[30]_PORT_A_write_enable_reg, ZD1_q_a[30]_PORT_A_read_enable_reg, , , ZD1_q_a[30]_PORT_A_byte_mask_reg, , ZD1_q_a[30]_clock_0, , ZD1_q_a[30]_clock_enable_0, , , , , );
ZD1_q_a[30] = ZD1_q_a[30]_PORT_A_data_out[0];


--ZD1_q_a[31] is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_dqn1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
ZD1_q_a[31]_PORT_A_data_in = WB3L55;
ZD1_q_a[31]_PORT_A_data_in_reg = DFFE(ZD1_q_a[31]_PORT_A_data_in, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_address = BUS(WB3_src_data[38], WB3_src_data[39], WB3_src_data[40], WB3_src_data[41], WB3_src_data[42], WB3_src_data[43], WB3_src_data[44], WB3_src_data[45], WB3_src_data[46], WB3_src_data[47], WB3_src_data[48], WB3_src_data[49]);
ZD1_q_a[31]_PORT_A_address_reg = DFFE(ZD1_q_a[31]_PORT_A_address, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_write_enable = !Y1L2;
ZD1_q_a[31]_PORT_A_write_enable_reg = DFFE(ZD1_q_a[31]_PORT_A_write_enable, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_read_enable = Y1L2;
ZD1_q_a[31]_PORT_A_read_enable_reg = DFFE(ZD1_q_a[31]_PORT_A_read_enable, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_PORT_A_byte_mask = WB3_src_data[35];
ZD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(ZD1_q_a[31]_PORT_A_byte_mask, ZD1_q_a[31]_clock_0, , , ZD1_q_a[31]_clock_enable_0);
ZD1_q_a[31]_clock_0 = CLOCK_50;
ZD1_q_a[31]_clock_enable_0 = !AE1_r_early_rst;
ZD1_q_a[31]_PORT_A_data_out = MEMORY(ZD1_q_a[31]_PORT_A_data_in_reg, , ZD1_q_a[31]_PORT_A_address_reg, , ZD1_q_a[31]_PORT_A_write_enable_reg, ZD1_q_a[31]_PORT_A_read_enable_reg, , , ZD1_q_a[31]_PORT_A_byte_mask_reg, , ZD1_q_a[31]_clock_0, , ZD1_q_a[31]_clock_enable_0, , , , , );
ZD1_q_a[31] = ZD1_q_a[31]_PORT_A_data_out[0];


--UC1_d_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[10]
--register power-up is low

UC1_d_writedata[10] = DFFEAS(ZC2_q_b[2], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[10],  ,  , UC1L234);


--DB1_ram_block1a10 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a10_PORT_A_data_in = WB1L40;
DB1_ram_block1a10_PORT_A_data_in_reg = DFFE(DB1_ram_block1a10_PORT_A_data_in, DB1_ram_block1a10_clock_0, , , );
DB1_ram_block1a10_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a10_PORT_A_address_reg = DFFE(DB1_ram_block1a10_PORT_A_address, DB1_ram_block1a10_clock_0, , , );
DB1_ram_block1a10_PORT_A_write_enable = R1L2;
DB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a10_PORT_A_write_enable, DB1_ram_block1a10_clock_0, , , );
DB1_ram_block1a10_PORT_A_read_enable = VCC;
DB1_ram_block1a10_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a10_PORT_A_read_enable, DB1_ram_block1a10_clock_0, , , );
DB1_ram_block1a10_clock_0 = CLOCK_50;
DB1_ram_block1a10_PORT_A_data_out = MEMORY(DB1_ram_block1a10_PORT_A_data_in_reg, , DB1_ram_block1a10_PORT_A_address_reg, , DB1_ram_block1a10_PORT_A_write_enable_reg, DB1_ram_block1a10_PORT_A_read_enable_reg, , , , , DB1_ram_block1a10_clock_0, , , , , , , );
DB1_ram_block1a10 = DB1_ram_block1a10_PORT_A_data_out[0];


--XC1_readdata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[10]
--register power-up is low

XC1_readdata[10] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[10],  ,  , !XC1_address[8]);


--UC1_d_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[8]
--register power-up is low

UC1_d_writedata[8] = DFFEAS(ZC2_q_b[0], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[8],  ,  , UC1L234);


--DB1_ram_block1a8 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a8_PORT_A_data_in = WB1L41;
DB1_ram_block1a8_PORT_A_data_in_reg = DFFE(DB1_ram_block1a8_PORT_A_data_in, DB1_ram_block1a8_clock_0, , , );
DB1_ram_block1a8_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a8_PORT_A_address_reg = DFFE(DB1_ram_block1a8_PORT_A_address, DB1_ram_block1a8_clock_0, , , );
DB1_ram_block1a8_PORT_A_write_enable = R1L2;
DB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a8_PORT_A_write_enable, DB1_ram_block1a8_clock_0, , , );
DB1_ram_block1a8_PORT_A_read_enable = VCC;
DB1_ram_block1a8_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a8_PORT_A_read_enable, DB1_ram_block1a8_clock_0, , , );
DB1_ram_block1a8_clock_0 = CLOCK_50;
DB1_ram_block1a8_PORT_A_data_out = MEMORY(DB1_ram_block1a8_PORT_A_data_in_reg, , DB1_ram_block1a8_PORT_A_address_reg, , DB1_ram_block1a8_PORT_A_write_enable_reg, DB1_ram_block1a8_PORT_A_read_enable_reg, , , , , DB1_ram_block1a8_clock_0, , , , , , , );
DB1_ram_block1a8 = DB1_ram_block1a8_PORT_A_data_out[0];


--XC1_readdata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[8]
--register power-up is low

XC1_readdata[8] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[8],  ,  , !XC1_address[8]);


--UC1_E_shift_rot_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]
--register power-up is low

UC1_E_shift_rot_result[18] = DFFEAS(UC1L446, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[18],  ,  , UC1_E_new_inst);


--UC1_d_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[19]
--register power-up is low

UC1_d_writedata[19] = DFFEAS(ZC2_q_b[3], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[19],  ,  , UC1L528);


--DB1_ram_block1a19 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a19
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a19_PORT_A_data_in = WB1L42;
DB1_ram_block1a19_PORT_A_data_in_reg = DFFE(DB1_ram_block1a19_PORT_A_data_in, DB1_ram_block1a19_clock_0, , , );
DB1_ram_block1a19_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a19_PORT_A_address_reg = DFFE(DB1_ram_block1a19_PORT_A_address, DB1_ram_block1a19_clock_0, , , );
DB1_ram_block1a19_PORT_A_write_enable = R1L2;
DB1_ram_block1a19_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a19_PORT_A_write_enable, DB1_ram_block1a19_clock_0, , , );
DB1_ram_block1a19_PORT_A_read_enable = VCC;
DB1_ram_block1a19_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a19_PORT_A_read_enable, DB1_ram_block1a19_clock_0, , , );
DB1_ram_block1a19_clock_0 = CLOCK_50;
DB1_ram_block1a19_PORT_A_data_out = MEMORY(DB1_ram_block1a19_PORT_A_data_in_reg, , DB1_ram_block1a19_PORT_A_address_reg, , DB1_ram_block1a19_PORT_A_write_enable_reg, DB1_ram_block1a19_PORT_A_read_enable_reg, , , , , DB1_ram_block1a19_clock_0, , , , , , , );
DB1_ram_block1a19 = DB1_ram_block1a19_PORT_A_data_out[0];


--XC1_readdata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[19]
--register power-up is low

XC1_readdata[19] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[19],  ,  , !XC1_address[8]);


--UC1_d_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[21]
--register power-up is low

UC1_d_writedata[21] = DFFEAS(ZC2_q_b[5], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[21],  ,  , UC1L528);


--DB1_ram_block1a21 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a21
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a21_PORT_A_data_in = WB1L43;
DB1_ram_block1a21_PORT_A_data_in_reg = DFFE(DB1_ram_block1a21_PORT_A_data_in, DB1_ram_block1a21_clock_0, , , );
DB1_ram_block1a21_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a21_PORT_A_address_reg = DFFE(DB1_ram_block1a21_PORT_A_address, DB1_ram_block1a21_clock_0, , , );
DB1_ram_block1a21_PORT_A_write_enable = R1L2;
DB1_ram_block1a21_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a21_PORT_A_write_enable, DB1_ram_block1a21_clock_0, , , );
DB1_ram_block1a21_PORT_A_read_enable = VCC;
DB1_ram_block1a21_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a21_PORT_A_read_enable, DB1_ram_block1a21_clock_0, , , );
DB1_ram_block1a21_clock_0 = CLOCK_50;
DB1_ram_block1a21_PORT_A_data_out = MEMORY(DB1_ram_block1a21_PORT_A_data_in_reg, , DB1_ram_block1a21_PORT_A_address_reg, , DB1_ram_block1a21_PORT_A_write_enable_reg, DB1_ram_block1a21_PORT_A_read_enable_reg, , , , , DB1_ram_block1a21_clock_0, , , , , , , );
DB1_ram_block1a21 = DB1_ram_block1a21_PORT_A_data_out[0];


--XC1_readdata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[21]
--register power-up is low

XC1_readdata[21] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[21],  ,  , !XC1_address[8]);


--UC1_d_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[20]
--register power-up is low

UC1_d_writedata[20] = DFFEAS(ZC2_q_b[4], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[20],  ,  , UC1L528);


--DB1_ram_block1a20 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a20
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a20_PORT_A_data_in = WB1L44;
DB1_ram_block1a20_PORT_A_data_in_reg = DFFE(DB1_ram_block1a20_PORT_A_data_in, DB1_ram_block1a20_clock_0, , , );
DB1_ram_block1a20_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a20_PORT_A_address_reg = DFFE(DB1_ram_block1a20_PORT_A_address, DB1_ram_block1a20_clock_0, , , );
DB1_ram_block1a20_PORT_A_write_enable = R1L2;
DB1_ram_block1a20_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a20_PORT_A_write_enable, DB1_ram_block1a20_clock_0, , , );
DB1_ram_block1a20_PORT_A_read_enable = VCC;
DB1_ram_block1a20_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a20_PORT_A_read_enable, DB1_ram_block1a20_clock_0, , , );
DB1_ram_block1a20_clock_0 = CLOCK_50;
DB1_ram_block1a20_PORT_A_data_out = MEMORY(DB1_ram_block1a20_PORT_A_data_in_reg, , DB1_ram_block1a20_PORT_A_address_reg, , DB1_ram_block1a20_PORT_A_write_enable_reg, DB1_ram_block1a20_PORT_A_read_enable_reg, , , , , DB1_ram_block1a20_clock_0, , , , , , , );
DB1_ram_block1a20 = DB1_ram_block1a20_PORT_A_data_out[0];


--XC1_readdata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[20]
--register power-up is low

XC1_readdata[20] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[20],  ,  , !XC1_address[8]);


--UC1_d_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[18]
--register power-up is low

UC1_d_writedata[18] = DFFEAS(ZC2_q_b[2], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[18],  ,  , UC1L528);


--DB1_ram_block1a18 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a18
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a18_PORT_A_data_in = WB1L45;
DB1_ram_block1a18_PORT_A_data_in_reg = DFFE(DB1_ram_block1a18_PORT_A_data_in, DB1_ram_block1a18_clock_0, , , );
DB1_ram_block1a18_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a18_PORT_A_address_reg = DFFE(DB1_ram_block1a18_PORT_A_address, DB1_ram_block1a18_clock_0, , , );
DB1_ram_block1a18_PORT_A_write_enable = R1L2;
DB1_ram_block1a18_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a18_PORT_A_write_enable, DB1_ram_block1a18_clock_0, , , );
DB1_ram_block1a18_PORT_A_read_enable = VCC;
DB1_ram_block1a18_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a18_PORT_A_read_enable, DB1_ram_block1a18_clock_0, , , );
DB1_ram_block1a18_clock_0 = CLOCK_50;
DB1_ram_block1a18_PORT_A_data_out = MEMORY(DB1_ram_block1a18_PORT_A_data_in_reg, , DB1_ram_block1a18_PORT_A_address_reg, , DB1_ram_block1a18_PORT_A_write_enable_reg, DB1_ram_block1a18_PORT_A_read_enable_reg, , , , , DB1_ram_block1a18_clock_0, , , , , , , );
DB1_ram_block1a18 = DB1_ram_block1a18_PORT_A_data_out[0];


--XC1_readdata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[18]
--register power-up is low

XC1_readdata[18] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[18],  ,  , !XC1_address[8]);


--UC1_d_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[17]
--register power-up is low

UC1_d_writedata[17] = DFFEAS(ZC2_q_b[1], CLOCK_50, !AE1_r_sync_rst,  ,  , ZC2_q_b[17],  ,  , UC1L528);


--DB1_ram_block1a17 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a17
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a17_PORT_A_data_in = WB1L46;
DB1_ram_block1a17_PORT_A_data_in_reg = DFFE(DB1_ram_block1a17_PORT_A_data_in, DB1_ram_block1a17_clock_0, , , );
DB1_ram_block1a17_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a17_PORT_A_address_reg = DFFE(DB1_ram_block1a17_PORT_A_address, DB1_ram_block1a17_clock_0, , , );
DB1_ram_block1a17_PORT_A_write_enable = R1L2;
DB1_ram_block1a17_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a17_PORT_A_write_enable, DB1_ram_block1a17_clock_0, , , );
DB1_ram_block1a17_PORT_A_read_enable = VCC;
DB1_ram_block1a17_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a17_PORT_A_read_enable, DB1_ram_block1a17_clock_0, , , );
DB1_ram_block1a17_clock_0 = CLOCK_50;
DB1_ram_block1a17_PORT_A_data_out = MEMORY(DB1_ram_block1a17_PORT_A_data_in_reg, , DB1_ram_block1a17_PORT_A_address_reg, , DB1_ram_block1a17_PORT_A_write_enable_reg, DB1_ram_block1a17_PORT_A_read_enable_reg, , , , , DB1_ram_block1a17_clock_0, , , , , , , );
DB1_ram_block1a17 = DB1_ram_block1a17_PORT_A_data_out[0];


--XC1_readdata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[17]
--register power-up is low

XC1_readdata[17] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[17],  ,  , !XC1_address[8]);


--DB1_ram_block1a6 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a6_PORT_A_data_in = WB1L47;
DB1_ram_block1a6_PORT_A_data_in_reg = DFFE(DB1_ram_block1a6_PORT_A_data_in, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a6_PORT_A_address_reg = DFFE(DB1_ram_block1a6_PORT_A_address, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_A_write_enable = R1L2;
DB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a6_PORT_A_write_enable, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_PORT_A_read_enable = VCC;
DB1_ram_block1a6_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a6_PORT_A_read_enable, DB1_ram_block1a6_clock_0, , , );
DB1_ram_block1a6_clock_0 = CLOCK_50;
DB1_ram_block1a6_PORT_A_data_out = MEMORY(DB1_ram_block1a6_PORT_A_data_in_reg, , DB1_ram_block1a6_PORT_A_address_reg, , DB1_ram_block1a6_PORT_A_write_enable_reg, DB1_ram_block1a6_PORT_A_read_enable_reg, , , , , DB1_ram_block1a6_clock_0, , , , , , , );
DB1_ram_block1a6 = DB1_ram_block1a6_PORT_A_data_out[0];


--XC1_readdata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[6]
--register power-up is low

XC1_readdata[6] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[6],  ,  , !XC1_address[8]);


--DB1_ram_block1a7 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a7_PORT_A_data_in = WB1L48;
DB1_ram_block1a7_PORT_A_data_in_reg = DFFE(DB1_ram_block1a7_PORT_A_data_in, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a7_PORT_A_address_reg = DFFE(DB1_ram_block1a7_PORT_A_address, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_A_write_enable = R1L2;
DB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a7_PORT_A_write_enable, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_PORT_A_read_enable = VCC;
DB1_ram_block1a7_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a7_PORT_A_read_enable, DB1_ram_block1a7_clock_0, , , );
DB1_ram_block1a7_clock_0 = CLOCK_50;
DB1_ram_block1a7_PORT_A_data_out = MEMORY(DB1_ram_block1a7_PORT_A_data_in_reg, , DB1_ram_block1a7_PORT_A_address_reg, , DB1_ram_block1a7_PORT_A_write_enable_reg, DB1_ram_block1a7_PORT_A_read_enable_reg, , , , , DB1_ram_block1a7_clock_0, , , , , , , );
DB1_ram_block1a7 = DB1_ram_block1a7_PORT_A_data_out[0];


--XC1_readdata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[7]
--register power-up is low

XC1_readdata[7] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[7],  ,  , !XC1_address[8]);


--PB2_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[1]_PORT_A_data_in = EB1_wdata[1];
PB2_q_b[1]_PORT_A_data_in_reg = DFFE(PB2_q_b[1]_PORT_A_data_in, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[1]_PORT_A_address_reg = DFFE(PB2_q_b[1]_PORT_A_address, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[1]_PORT_B_address_reg = DFFE(PB2_q_b[1]_PORT_B_address, PB2_q_b[1]_clock_1, , , PB2_q_b[1]_clock_enable_1);
PB2_q_b[1]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[1]_PORT_A_write_enable_reg = DFFE(PB2_q_b[1]_PORT_A_write_enable, PB2_q_b[1]_clock_0, , , );
PB2_q_b[1]_PORT_B_read_enable = VCC;
PB2_q_b[1]_PORT_B_read_enable_reg = DFFE(PB2_q_b[1]_PORT_B_read_enable, PB2_q_b[1]_clock_1, , , PB2_q_b[1]_clock_enable_1);
PB2_q_b[1]_clock_0 = CLOCK_50;
PB2_q_b[1]_clock_1 = CLOCK_50;
PB2_q_b[1]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[1]_clock_enable_1 = T1L72;
PB2_q_b[1]_PORT_B_data_out = MEMORY(PB2_q_b[1]_PORT_A_data_in_reg, , PB2_q_b[1]_PORT_A_address_reg, PB2_q_b[1]_PORT_B_address_reg, PB2_q_b[1]_PORT_A_write_enable_reg, , , PB2_q_b[1]_PORT_B_read_enable_reg, , , PB2_q_b[1]_clock_0, PB2_q_b[1]_clock_1, PB2_q_b[1]_clock_enable_0, PB2_q_b[1]_clock_enable_1, , , , );
PB2_q_b[1] = PB2_q_b[1]_PORT_B_data_out[0];


--PB2_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[2]_PORT_A_data_in = EB1_wdata[2];
PB2_q_b[2]_PORT_A_data_in_reg = DFFE(PB2_q_b[2]_PORT_A_data_in, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[2]_PORT_A_address_reg = DFFE(PB2_q_b[2]_PORT_A_address, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[2]_PORT_B_address_reg = DFFE(PB2_q_b[2]_PORT_B_address, PB2_q_b[2]_clock_1, , , PB2_q_b[2]_clock_enable_1);
PB2_q_b[2]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[2]_PORT_A_write_enable_reg = DFFE(PB2_q_b[2]_PORT_A_write_enable, PB2_q_b[2]_clock_0, , , );
PB2_q_b[2]_PORT_B_read_enable = VCC;
PB2_q_b[2]_PORT_B_read_enable_reg = DFFE(PB2_q_b[2]_PORT_B_read_enable, PB2_q_b[2]_clock_1, , , PB2_q_b[2]_clock_enable_1);
PB2_q_b[2]_clock_0 = CLOCK_50;
PB2_q_b[2]_clock_1 = CLOCK_50;
PB2_q_b[2]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[2]_clock_enable_1 = T1L72;
PB2_q_b[2]_PORT_B_data_out = MEMORY(PB2_q_b[2]_PORT_A_data_in_reg, , PB2_q_b[2]_PORT_A_address_reg, PB2_q_b[2]_PORT_B_address_reg, PB2_q_b[2]_PORT_A_write_enable_reg, , , PB2_q_b[2]_PORT_B_read_enable_reg, , , PB2_q_b[2]_clock_0, PB2_q_b[2]_clock_1, PB2_q_b[2]_clock_enable_0, PB2_q_b[2]_clock_enable_1, , , , );
PB2_q_b[2] = PB2_q_b[2]_PORT_B_data_out[0];


--PB2_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[3]_PORT_A_data_in = EB1_wdata[3];
PB2_q_b[3]_PORT_A_data_in_reg = DFFE(PB2_q_b[3]_PORT_A_data_in, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[3]_PORT_A_address_reg = DFFE(PB2_q_b[3]_PORT_A_address, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[3]_PORT_B_address_reg = DFFE(PB2_q_b[3]_PORT_B_address, PB2_q_b[3]_clock_1, , , PB2_q_b[3]_clock_enable_1);
PB2_q_b[3]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[3]_PORT_A_write_enable_reg = DFFE(PB2_q_b[3]_PORT_A_write_enable, PB2_q_b[3]_clock_0, , , );
PB2_q_b[3]_PORT_B_read_enable = VCC;
PB2_q_b[3]_PORT_B_read_enable_reg = DFFE(PB2_q_b[3]_PORT_B_read_enable, PB2_q_b[3]_clock_1, , , PB2_q_b[3]_clock_enable_1);
PB2_q_b[3]_clock_0 = CLOCK_50;
PB2_q_b[3]_clock_1 = CLOCK_50;
PB2_q_b[3]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[3]_clock_enable_1 = T1L72;
PB2_q_b[3]_PORT_B_data_out = MEMORY(PB2_q_b[3]_PORT_A_data_in_reg, , PB2_q_b[3]_PORT_A_address_reg, PB2_q_b[3]_PORT_B_address_reg, PB2_q_b[3]_PORT_A_write_enable_reg, , , PB2_q_b[3]_PORT_B_read_enable_reg, , , PB2_q_b[3]_clock_0, PB2_q_b[3]_clock_1, PB2_q_b[3]_clock_enable_0, PB2_q_b[3]_clock_enable_1, , , , );
PB2_q_b[3] = PB2_q_b[3]_PORT_B_data_out[0];


--PB2_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[4]_PORT_A_data_in = EB1_wdata[4];
PB2_q_b[4]_PORT_A_data_in_reg = DFFE(PB2_q_b[4]_PORT_A_data_in, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[4]_PORT_A_address_reg = DFFE(PB2_q_b[4]_PORT_A_address, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[4]_PORT_B_address_reg = DFFE(PB2_q_b[4]_PORT_B_address, PB2_q_b[4]_clock_1, , , PB2_q_b[4]_clock_enable_1);
PB2_q_b[4]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[4]_PORT_A_write_enable_reg = DFFE(PB2_q_b[4]_PORT_A_write_enable, PB2_q_b[4]_clock_0, , , );
PB2_q_b[4]_PORT_B_read_enable = VCC;
PB2_q_b[4]_PORT_B_read_enable_reg = DFFE(PB2_q_b[4]_PORT_B_read_enable, PB2_q_b[4]_clock_1, , , PB2_q_b[4]_clock_enable_1);
PB2_q_b[4]_clock_0 = CLOCK_50;
PB2_q_b[4]_clock_1 = CLOCK_50;
PB2_q_b[4]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[4]_clock_enable_1 = T1L72;
PB2_q_b[4]_PORT_B_data_out = MEMORY(PB2_q_b[4]_PORT_A_data_in_reg, , PB2_q_b[4]_PORT_A_address_reg, PB2_q_b[4]_PORT_B_address_reg, PB2_q_b[4]_PORT_A_write_enable_reg, , , PB2_q_b[4]_PORT_B_read_enable_reg, , , PB2_q_b[4]_clock_0, PB2_q_b[4]_clock_1, PB2_q_b[4]_clock_enable_0, PB2_q_b[4]_clock_enable_1, , , , );
PB2_q_b[4] = PB2_q_b[4]_PORT_B_data_out[0];


--PB2_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[5]_PORT_A_data_in = EB1_wdata[5];
PB2_q_b[5]_PORT_A_data_in_reg = DFFE(PB2_q_b[5]_PORT_A_data_in, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[5]_PORT_A_address_reg = DFFE(PB2_q_b[5]_PORT_A_address, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[5]_PORT_B_address_reg = DFFE(PB2_q_b[5]_PORT_B_address, PB2_q_b[5]_clock_1, , , PB2_q_b[5]_clock_enable_1);
PB2_q_b[5]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[5]_PORT_A_write_enable_reg = DFFE(PB2_q_b[5]_PORT_A_write_enable, PB2_q_b[5]_clock_0, , , );
PB2_q_b[5]_PORT_B_read_enable = VCC;
PB2_q_b[5]_PORT_B_read_enable_reg = DFFE(PB2_q_b[5]_PORT_B_read_enable, PB2_q_b[5]_clock_1, , , PB2_q_b[5]_clock_enable_1);
PB2_q_b[5]_clock_0 = CLOCK_50;
PB2_q_b[5]_clock_1 = CLOCK_50;
PB2_q_b[5]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[5]_clock_enable_1 = T1L72;
PB2_q_b[5]_PORT_B_data_out = MEMORY(PB2_q_b[5]_PORT_A_data_in_reg, , PB2_q_b[5]_PORT_A_address_reg, PB2_q_b[5]_PORT_B_address_reg, PB2_q_b[5]_PORT_A_write_enable_reg, , , PB2_q_b[5]_PORT_B_read_enable_reg, , , PB2_q_b[5]_clock_0, PB2_q_b[5]_clock_1, PB2_q_b[5]_clock_enable_0, PB2_q_b[5]_clock_enable_1, , , , );
PB2_q_b[5] = PB2_q_b[5]_PORT_B_data_out[0];


--PB2_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[6]_PORT_A_data_in = EB1_wdata[6];
PB2_q_b[6]_PORT_A_data_in_reg = DFFE(PB2_q_b[6]_PORT_A_data_in, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[6]_PORT_A_address_reg = DFFE(PB2_q_b[6]_PORT_A_address, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[6]_PORT_B_address_reg = DFFE(PB2_q_b[6]_PORT_B_address, PB2_q_b[6]_clock_1, , , PB2_q_b[6]_clock_enable_1);
PB2_q_b[6]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[6]_PORT_A_write_enable_reg = DFFE(PB2_q_b[6]_PORT_A_write_enable, PB2_q_b[6]_clock_0, , , );
PB2_q_b[6]_PORT_B_read_enable = VCC;
PB2_q_b[6]_PORT_B_read_enable_reg = DFFE(PB2_q_b[6]_PORT_B_read_enable, PB2_q_b[6]_clock_1, , , PB2_q_b[6]_clock_enable_1);
PB2_q_b[6]_clock_0 = CLOCK_50;
PB2_q_b[6]_clock_1 = CLOCK_50;
PB2_q_b[6]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[6]_clock_enable_1 = T1L72;
PB2_q_b[6]_PORT_B_data_out = MEMORY(PB2_q_b[6]_PORT_A_data_in_reg, , PB2_q_b[6]_PORT_A_address_reg, PB2_q_b[6]_PORT_B_address_reg, PB2_q_b[6]_PORT_A_write_enable_reg, , , PB2_q_b[6]_PORT_B_read_enable_reg, , , PB2_q_b[6]_clock_0, PB2_q_b[6]_clock_1, PB2_q_b[6]_clock_enable_0, PB2_q_b[6]_clock_enable_1, , , , );
PB2_q_b[6] = PB2_q_b[6]_PORT_B_data_out[0];


--PB2_q_b[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB2_q_b[7]_PORT_A_data_in = EB1_wdata[7];
PB2_q_b[7]_PORT_A_data_in_reg = DFFE(PB2_q_b[7]_PORT_A_data_in, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_A_address = BUS(QB4_counter_reg_bit[0], QB4_counter_reg_bit[1], QB4_counter_reg_bit[2], QB4_counter_reg_bit[3], QB4_counter_reg_bit[4], QB4_counter_reg_bit[5]);
PB2_q_b[7]_PORT_A_address_reg = DFFE(PB2_q_b[7]_PORT_A_address, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_B_address = BUS(QB3_counter_reg_bit[0], QB3_counter_reg_bit[1], QB3_counter_reg_bit[2], QB3_counter_reg_bit[3], QB3_counter_reg_bit[4], QB3_counter_reg_bit[5]);
PB2_q_b[7]_PORT_B_address_reg = DFFE(PB2_q_b[7]_PORT_B_address, PB2_q_b[7]_clock_1, , , PB2_q_b[7]_clock_enable_1);
PB2_q_b[7]_PORT_A_write_enable = T1_wr_rfifo;
PB2_q_b[7]_PORT_A_write_enable_reg = DFFE(PB2_q_b[7]_PORT_A_write_enable, PB2_q_b[7]_clock_0, , , );
PB2_q_b[7]_PORT_B_read_enable = VCC;
PB2_q_b[7]_PORT_B_read_enable_reg = DFFE(PB2_q_b[7]_PORT_B_read_enable, PB2_q_b[7]_clock_1, , , PB2_q_b[7]_clock_enable_1);
PB2_q_b[7]_clock_0 = CLOCK_50;
PB2_q_b[7]_clock_1 = CLOCK_50;
PB2_q_b[7]_clock_enable_0 = T1_wr_rfifo;
PB2_q_b[7]_clock_enable_1 = T1L72;
PB2_q_b[7]_PORT_B_data_out = MEMORY(PB2_q_b[7]_PORT_A_data_in_reg, , PB2_q_b[7]_PORT_A_address_reg, PB2_q_b[7]_PORT_B_address_reg, PB2_q_b[7]_PORT_A_write_enable_reg, , , PB2_q_b[7]_PORT_B_read_enable_reg, , , PB2_q_b[7]_clock_0, PB2_q_b[7]_clock_1, PB2_q_b[7]_clock_enable_0, PB2_q_b[7]_clock_enable_1, , , , );
PB2_q_b[7] = PB2_q_b[7]_PORT_B_data_out[0];


--cntr[21] is cntr[21]
--register power-up is low

cntr[21] = DFFEAS(A1L14, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L18 is Add0~17
A1L18_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L18 = SUM(A1L18_adder_eqn);

--A1L19 is Add0~18
A1L19_adder_eqn = ( cntr[20] ) + ( GND ) + ( A1L23 );
A1L19 = CARRY(A1L19_adder_eqn);


--PB1_q_b[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[0]_PORT_A_data_in = UC1_d_writedata[0];
PB1_q_b[0]_PORT_A_data_in_reg = DFFE(PB1_q_b[0]_PORT_A_data_in, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[0]_PORT_A_address_reg = DFFE(PB1_q_b[0]_PORT_A_address, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[0]_PORT_B_address_reg = DFFE(PB1_q_b[0]_PORT_B_address, PB1_q_b[0]_clock_1, , , PB1_q_b[0]_clock_enable_1);
PB1_q_b[0]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[0]_PORT_A_write_enable_reg = DFFE(PB1_q_b[0]_PORT_A_write_enable, PB1_q_b[0]_clock_0, , , );
PB1_q_b[0]_PORT_B_read_enable = VCC;
PB1_q_b[0]_PORT_B_read_enable_reg = DFFE(PB1_q_b[0]_PORT_B_read_enable, PB1_q_b[0]_clock_1, , , PB1_q_b[0]_clock_enable_1);
PB1_q_b[0]_clock_0 = CLOCK_50;
PB1_q_b[0]_clock_1 = CLOCK_50;
PB1_q_b[0]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[0]_clock_enable_1 = T1L82;
PB1_q_b[0]_PORT_B_data_out = MEMORY(PB1_q_b[0]_PORT_A_data_in_reg, , PB1_q_b[0]_PORT_A_address_reg, PB1_q_b[0]_PORT_B_address_reg, PB1_q_b[0]_PORT_A_write_enable_reg, , , PB1_q_b[0]_PORT_B_read_enable_reg, , , PB1_q_b[0]_clock_0, PB1_q_b[0]_clock_1, PB1_q_b[0]_clock_enable_0, PB1_q_b[0]_clock_enable_1, , , , );
PB1_q_b[0] = PB1_q_b[0]_PORT_B_data_out[0];


--EB1_count[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[6]
--register power-up is low

EB1_count[6] = AMPP_FUNCTION(A1L136, EB1_count[5], !A1L128, !A1L134, EB1L57);


--QD1_sr[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[25]
--register power-up is low

QD1_sr[25] = DFFEAS(QD1L66, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[5]
--register power-up is low

QD1_sr[5] = DFFEAS(QD1L67, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]
--register power-up is low

CD1_break_readreg[3] = DFFEAS(PD1_jdo[3], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]
--register power-up is low

MD1_MonDReg[3] = DFFEAS(PD1_jdo[6], CLOCK_50,  ,  , MD1L50, YD1_q_a[3],  , MD1L53, PD1_take_action_ocimem_b);


--YD1_q_a[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[2]_PORT_A_data_in = MD1L122;
YD1_q_a[2]_PORT_A_data_in_reg = DFFE(YD1_q_a[2]_PORT_A_data_in, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[2]_PORT_A_address_reg = DFFE(YD1_q_a[2]_PORT_A_address, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_write_enable = MD1L152;
YD1_q_a[2]_PORT_A_write_enable_reg = DFFE(YD1_q_a[2]_PORT_A_write_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_read_enable = !MD1L152;
YD1_q_a[2]_PORT_A_read_enable_reg = DFFE(YD1_q_a[2]_PORT_A_read_enable, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_PORT_A_byte_mask = MD1L115;
YD1_q_a[2]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[2]_PORT_A_byte_mask, YD1_q_a[2]_clock_0, , , YD1_q_a[2]_clock_enable_0);
YD1_q_a[2]_clock_0 = CLOCK_50;
YD1_q_a[2]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[2]_PORT_A_data_out = MEMORY(YD1_q_a[2]_PORT_A_data_in_reg, , YD1_q_a[2]_PORT_A_address_reg, , YD1_q_a[2]_PORT_A_write_enable_reg, YD1_q_a[2]_PORT_A_read_enable_reg, , , YD1_q_a[2]_PORT_A_byte_mask_reg, , YD1_q_a[2]_clock_0, , YD1_q_a[2]_clock_enable_0, , , , , );
YD1_q_a[2] = YD1_q_a[2]_PORT_A_data_out[0];


--MD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~9
MD1L11_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L11 = SUM(MD1L11_adder_eqn);

--MD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~10
MD1L12_adder_eqn = ( MD1_MonAReg[2] ) + ( VCC ) + ( !VCC );
MD1L12 = CARRY(MD1L12_adder_eqn);


--MD1L15 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~13
MD1L15_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L12 );
MD1L15 = SUM(MD1L15_adder_eqn);

--MD1L16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~14
MD1L16_adder_eqn = ( MD1_MonAReg[3] ) + ( GND ) + ( MD1L12 );
MD1L16 = CARRY(MD1L16_adder_eqn);


--MD1L19 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~17
MD1L19_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L19 = SUM(MD1L19_adder_eqn);

--MD1L20 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~18
MD1L20_adder_eqn = ( MD1_MonAReg[4] ) + ( GND ) + ( MD1L16 );
MD1L20 = CARRY(MD1L20_adder_eqn);


--MD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~21
MD1L23_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L20 );
MD1L23 = SUM(MD1L23_adder_eqn);

--MD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~22
MD1L24_adder_eqn = ( MD1_MonAReg[5] ) + ( GND ) + ( MD1L20 );
MD1L24 = CARRY(MD1L24_adder_eqn);


--MD1L27 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~25
MD1L27_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L27 = SUM(MD1L27_adder_eqn);

--MD1L28 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~26
MD1L28_adder_eqn = ( MD1_MonAReg[6] ) + ( GND ) + ( MD1L24 );
MD1L28 = CARRY(MD1L28_adder_eqn);


--MD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~29
MD1L31_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L31 = SUM(MD1L31_adder_eqn);

--MD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~30
MD1L32_adder_eqn = ( MD1_MonAReg[7] ) + ( GND ) + ( MD1L28 );
MD1L32 = CARRY(MD1L32_adder_eqn);


--MD1L35 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~33
MD1L35_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L35 = SUM(MD1L35_adder_eqn);

--MD1L36 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~34
MD1L36_adder_eqn = ( MD1_MonAReg[8] ) + ( GND ) + ( MD1L32 );
MD1L36 = CARRY(MD1L36_adder_eqn);


--ZB1_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB1_av_readdata_pre[16] = DFFEAS(T1L30, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[0],  ,  , T1_read_0);


--UC1_av_ld_byte3_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]
--register power-up is low

UC1_av_ld_byte3_data[0] = DFFEAS(JC1L29, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~77
UC1L134_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[30]) ) + ( UC1_E_src1[30] ) + ( UC1L139 );
UC1L134 = SUM(UC1L134_adder_eqn);

--UC1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~78
UC1L135_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[30]) ) + ( UC1_E_src1[30] ) + ( UC1L139 );
UC1L135 = CARRY(UC1L135_adder_eqn);


--UC1_W_alu_result[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[16]
--register power-up is low

UC1_W_alu_result[16] = DFFEAS(UC1L324, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[17]
--register power-up is low

UC1_W_alu_result[17] = DFFEAS(UC1L325, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[21]
--register power-up is low

UC1_W_alu_result[21] = DFFEAS(UC1L329, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[20]
--register power-up is low

UC1_W_alu_result[20] = DFFEAS(UC1L328, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[19]
--register power-up is low

UC1_W_alu_result[19] = DFFEAS(UC1L327, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[18]
--register power-up is low

UC1_W_alu_result[18] = DFFEAS(UC1L326, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]
--register power-up is low

UC1_av_ld_byte3_data[1] = DFFEAS(JC1L30, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[25]
--register power-up is low

UC1_W_alu_result[25] = DFFEAS(UC1L333, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[24]
--register power-up is low

UC1_W_alu_result[24] = DFFEAS(UC1L332, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[23]
--register power-up is low

UC1_W_alu_result[23] = DFFEAS(UC1L331, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_W_alu_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[22]
--register power-up is low

UC1_W_alu_result[22] = DFFEAS(UC1L330, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]
--register power-up is low

UC1_av_ld_byte3_data[3] = DFFEAS(JC1L31, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[27]
--register power-up is low

UC1_W_alu_result[27] = DFFEAS(UC1L335, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]
--register power-up is low

UC1_av_ld_byte3_data[2] = DFFEAS(JC1L32, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[26]
--register power-up is low

UC1_W_alu_result[26] = DFFEAS(UC1L334, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]
--register power-up is low

UC1_av_ld_byte3_data[7] = DFFEAS(JC1L33, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[31]
--register power-up is low

UC1_W_alu_result[31] = DFFEAS(UC1L339, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]
--register power-up is low

UC1_av_ld_byte3_data[6] = DFFEAS(JC1L35, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[30]
--register power-up is low

UC1_W_alu_result[30] = DFFEAS(UC1L338, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]
--register power-up is low

UC1_av_ld_byte3_data[5] = DFFEAS(JC1L37, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[29]
--register power-up is low

UC1_W_alu_result[29] = DFFEAS(UC1L337, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--UC1_av_ld_byte3_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]
--register power-up is low

UC1_av_ld_byte3_data[4] = DFFEAS(JC1L38, CLOCK_50, !AE1_r_sync_rst,  , !UC1L959, UC1L848,  ,  , UC1_av_ld_aligning_data);


--UC1_W_alu_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_alu_result[28]
--register power-up is low

UC1_W_alu_result[28] = DFFEAS(UC1L336, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  , UC1L340,  );


--T1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~1
T1L2_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L2 = SUM(T1L2_adder_eqn);

--T1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~2
T1L3_adder_eqn = ( !RB2_counter_reg_bit[4] ) + ( GND ) + ( T1L19 );
T1L3 = CARRY(T1L3_adder_eqn);


--T1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~5
T1L6_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L6 = SUM(T1L6_adder_eqn);

--T1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~6
T1L7_adder_eqn = ( !RB2_counter_reg_bit[5] ) + ( GND ) + ( T1L3 );
T1L7 = CARRY(T1L7_adder_eqn);


--T1L10 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~9
T1L10_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( T1L7 );
T1L10 = SUM(T1L10_adder_eqn);

--T1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~10
T1L11_adder_eqn = ( !NB2_b_full ) + ( VCC ) + ( T1L7 );
T1L11 = CARRY(T1L11_adder_eqn);


--T1L14 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~13
T1L14_adder_eqn = ( VCC ) + ( GND ) + ( T1L11 );
T1L14 = SUM(T1L14_adder_eqn);


--T1L18 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~17
T1L18_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L18 = SUM(T1L18_adder_eqn);

--T1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~18
T1L19_adder_eqn = ( !RB2_counter_reg_bit[3] ) + ( GND ) + ( T1L27 );
T1L19 = CARRY(T1L19_adder_eqn);


--T1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~21
T1L22_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
T1L22 = SUM(T1L22_adder_eqn);

--T1L23 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~22
T1L23_adder_eqn = ( !RB2_counter_reg_bit[0] ) + ( !RB2_counter_reg_bit[1] ) + ( !VCC );
T1L23 = CARRY(T1L23_adder_eqn);


--T1L26 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~25
T1L26_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L26 = SUM(T1L26_adder_eqn);

--T1L27 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add0~26
T1L27_adder_eqn = ( !RB2_counter_reg_bit[2] ) + ( GND ) + ( T1L23 );
T1L27 = CARRY(T1L27_adder_eqn);


--UC1_E_shift_rot_result[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]
--register power-up is low

UC1_E_shift_rot_result[30] = DFFEAS(UC1L458, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[30],  ,  , UC1_E_new_inst);


--YD1_q_a[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[22]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[22]_PORT_A_data_in = MD1L142;
YD1_q_a[22]_PORT_A_data_in_reg = DFFE(YD1_q_a[22]_PORT_A_data_in, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[22]_PORT_A_address_reg = DFFE(YD1_q_a[22]_PORT_A_address, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_write_enable = MD1L152;
YD1_q_a[22]_PORT_A_write_enable_reg = DFFE(YD1_q_a[22]_PORT_A_write_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_read_enable = !MD1L152;
YD1_q_a[22]_PORT_A_read_enable_reg = DFFE(YD1_q_a[22]_PORT_A_read_enable, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_PORT_A_byte_mask = MD1L117;
YD1_q_a[22]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[22]_PORT_A_byte_mask, YD1_q_a[22]_clock_0, , , YD1_q_a[22]_clock_enable_0);
YD1_q_a[22]_clock_0 = CLOCK_50;
YD1_q_a[22]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[22]_PORT_A_data_out = MEMORY(YD1_q_a[22]_PORT_A_data_in_reg, , YD1_q_a[22]_PORT_A_address_reg, , YD1_q_a[22]_PORT_A_write_enable_reg, YD1_q_a[22]_PORT_A_read_enable_reg, , , YD1_q_a[22]_PORT_A_byte_mask_reg, , YD1_q_a[22]_clock_0, , YD1_q_a[22]_clock_enable_0, , , , , );
YD1_q_a[22] = YD1_q_a[22]_PORT_A_data_out[0];


--QD1_sr[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[21]
--register power-up is low

QD1_sr[21] = DFFEAS(QD1L68, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[20]
--register power-up is low

QD1_sr[20] = DFFEAS(QD1L69, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--YD1_q_a[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[23]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[23]_PORT_A_data_in = MD1L143;
YD1_q_a[23]_PORT_A_data_in_reg = DFFE(YD1_q_a[23]_PORT_A_data_in, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[23]_PORT_A_address_reg = DFFE(YD1_q_a[23]_PORT_A_address, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_write_enable = MD1L152;
YD1_q_a[23]_PORT_A_write_enable_reg = DFFE(YD1_q_a[23]_PORT_A_write_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_read_enable = !MD1L152;
YD1_q_a[23]_PORT_A_read_enable_reg = DFFE(YD1_q_a[23]_PORT_A_read_enable, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_PORT_A_byte_mask = MD1L117;
YD1_q_a[23]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[23]_PORT_A_byte_mask, YD1_q_a[23]_clock_0, , , YD1_q_a[23]_clock_enable_0);
YD1_q_a[23]_clock_0 = CLOCK_50;
YD1_q_a[23]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[23]_PORT_A_data_out = MEMORY(YD1_q_a[23]_PORT_A_data_in_reg, , YD1_q_a[23]_PORT_A_address_reg, , YD1_q_a[23]_PORT_A_write_enable_reg, YD1_q_a[23]_PORT_A_read_enable_reg, , , YD1_q_a[23]_PORT_A_byte_mask_reg, , YD1_q_a[23]_clock_0, , YD1_q_a[23]_clock_enable_0, , , , , );
YD1_q_a[23] = YD1_q_a[23]_PORT_A_data_out[0];


--YD1_q_a[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[24]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[24]_PORT_A_data_in = MD1L144;
YD1_q_a[24]_PORT_A_data_in_reg = DFFE(YD1_q_a[24]_PORT_A_data_in, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[24]_PORT_A_address_reg = DFFE(YD1_q_a[24]_PORT_A_address, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_write_enable = MD1L152;
YD1_q_a[24]_PORT_A_write_enable_reg = DFFE(YD1_q_a[24]_PORT_A_write_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_read_enable = !MD1L152;
YD1_q_a[24]_PORT_A_read_enable_reg = DFFE(YD1_q_a[24]_PORT_A_read_enable, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_PORT_A_byte_mask = MD1L118;
YD1_q_a[24]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[24]_PORT_A_byte_mask, YD1_q_a[24]_clock_0, , , YD1_q_a[24]_clock_enable_0);
YD1_q_a[24]_clock_0 = CLOCK_50;
YD1_q_a[24]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[24]_PORT_A_data_out = MEMORY(YD1_q_a[24]_PORT_A_data_in_reg, , YD1_q_a[24]_PORT_A_address_reg, , YD1_q_a[24]_PORT_A_write_enable_reg, YD1_q_a[24]_PORT_A_read_enable_reg, , , YD1_q_a[24]_PORT_A_byte_mask_reg, , YD1_q_a[24]_clock_0, , YD1_q_a[24]_clock_enable_0, , , , , );
YD1_q_a[24] = YD1_q_a[24]_PORT_A_data_out[0];


--YD1_q_a[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[25]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[25]_PORT_A_data_in = MD1L145;
YD1_q_a[25]_PORT_A_data_in_reg = DFFE(YD1_q_a[25]_PORT_A_data_in, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[25]_PORT_A_address_reg = DFFE(YD1_q_a[25]_PORT_A_address, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_write_enable = MD1L152;
YD1_q_a[25]_PORT_A_write_enable_reg = DFFE(YD1_q_a[25]_PORT_A_write_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_read_enable = !MD1L152;
YD1_q_a[25]_PORT_A_read_enable_reg = DFFE(YD1_q_a[25]_PORT_A_read_enable, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_PORT_A_byte_mask = MD1L118;
YD1_q_a[25]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[25]_PORT_A_byte_mask, YD1_q_a[25]_clock_0, , , YD1_q_a[25]_clock_enable_0);
YD1_q_a[25]_clock_0 = CLOCK_50;
YD1_q_a[25]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[25]_PORT_A_data_out = MEMORY(YD1_q_a[25]_PORT_A_data_in_reg, , YD1_q_a[25]_PORT_A_address_reg, , YD1_q_a[25]_PORT_A_write_enable_reg, YD1_q_a[25]_PORT_A_read_enable_reg, , , YD1_q_a[25]_PORT_A_byte_mask_reg, , YD1_q_a[25]_clock_0, , YD1_q_a[25]_clock_enable_0, , , , , );
YD1_q_a[25] = YD1_q_a[25]_PORT_A_data_out[0];


--YD1_q_a[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[26]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[26]_PORT_A_data_in = MD1L146;
YD1_q_a[26]_PORT_A_data_in_reg = DFFE(YD1_q_a[26]_PORT_A_data_in, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[26]_PORT_A_address_reg = DFFE(YD1_q_a[26]_PORT_A_address, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_write_enable = MD1L152;
YD1_q_a[26]_PORT_A_write_enable_reg = DFFE(YD1_q_a[26]_PORT_A_write_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_read_enable = !MD1L152;
YD1_q_a[26]_PORT_A_read_enable_reg = DFFE(YD1_q_a[26]_PORT_A_read_enable, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_PORT_A_byte_mask = MD1L118;
YD1_q_a[26]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[26]_PORT_A_byte_mask, YD1_q_a[26]_clock_0, , , YD1_q_a[26]_clock_enable_0);
YD1_q_a[26]_clock_0 = CLOCK_50;
YD1_q_a[26]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[26]_PORT_A_data_out = MEMORY(YD1_q_a[26]_PORT_A_data_in_reg, , YD1_q_a[26]_PORT_A_address_reg, , YD1_q_a[26]_PORT_A_write_enable_reg, YD1_q_a[26]_PORT_A_read_enable_reg, , , YD1_q_a[26]_PORT_A_byte_mask_reg, , YD1_q_a[26]_clock_0, , YD1_q_a[26]_clock_enable_0, , , , , );
YD1_q_a[26] = YD1_q_a[26]_PORT_A_data_out[0];


--YD1_q_a[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[4]_PORT_A_data_in = MD1L124;
YD1_q_a[4]_PORT_A_data_in_reg = DFFE(YD1_q_a[4]_PORT_A_data_in, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[4]_PORT_A_address_reg = DFFE(YD1_q_a[4]_PORT_A_address, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_write_enable = MD1L152;
YD1_q_a[4]_PORT_A_write_enable_reg = DFFE(YD1_q_a[4]_PORT_A_write_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_read_enable = !MD1L152;
YD1_q_a[4]_PORT_A_read_enable_reg = DFFE(YD1_q_a[4]_PORT_A_read_enable, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_PORT_A_byte_mask = MD1L115;
YD1_q_a[4]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[4]_PORT_A_byte_mask, YD1_q_a[4]_clock_0, , , YD1_q_a[4]_clock_enable_0);
YD1_q_a[4]_clock_0 = CLOCK_50;
YD1_q_a[4]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[4]_PORT_A_data_out = MEMORY(YD1_q_a[4]_PORT_A_data_in_reg, , YD1_q_a[4]_PORT_A_address_reg, , YD1_q_a[4]_PORT_A_write_enable_reg, YD1_q_a[4]_PORT_A_read_enable_reg, , , YD1_q_a[4]_PORT_A_byte_mask_reg, , YD1_q_a[4]_clock_0, , YD1_q_a[4]_clock_enable_0, , , , , );
YD1_q_a[4] = YD1_q_a[4]_PORT_A_data_out[0];


--YD1_q_a[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[3]_PORT_A_data_in = MD1L123;
YD1_q_a[3]_PORT_A_data_in_reg = DFFE(YD1_q_a[3]_PORT_A_data_in, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[3]_PORT_A_address_reg = DFFE(YD1_q_a[3]_PORT_A_address, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_write_enable = MD1L152;
YD1_q_a[3]_PORT_A_write_enable_reg = DFFE(YD1_q_a[3]_PORT_A_write_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_read_enable = !MD1L152;
YD1_q_a[3]_PORT_A_read_enable_reg = DFFE(YD1_q_a[3]_PORT_A_read_enable, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_PORT_A_byte_mask = MD1L115;
YD1_q_a[3]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[3]_PORT_A_byte_mask, YD1_q_a[3]_clock_0, , , YD1_q_a[3]_clock_enable_0);
YD1_q_a[3]_clock_0 = CLOCK_50;
YD1_q_a[3]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[3]_PORT_A_data_out = MEMORY(YD1_q_a[3]_PORT_A_data_in_reg, , YD1_q_a[3]_PORT_A_address_reg, , YD1_q_a[3]_PORT_A_write_enable_reg, YD1_q_a[3]_PORT_A_read_enable_reg, , , YD1_q_a[3]_PORT_A_byte_mask_reg, , YD1_q_a[3]_clock_0, , YD1_q_a[3]_clock_enable_0, , , , , );
YD1_q_a[3] = YD1_q_a[3]_PORT_A_data_out[0];


--QD1_sr[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[18]
--register power-up is low

QD1_sr[18] = DFFEAS(QD1L70, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--CD1_break_readreg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]
--register power-up is low

CD1_break_readreg[16] = DFFEAS(PD1_jdo[16], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]
--register power-up is low

MD1_MonDReg[16] = DFFEAS(PD1_jdo[19], CLOCK_50,  ,  , MD1L50, YD1_q_a[16],  , MD1L53, PD1_take_action_ocimem_b);


--YD1_q_a[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[11]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[11]_PORT_A_data_in = MD1L131;
YD1_q_a[11]_PORT_A_data_in_reg = DFFE(YD1_q_a[11]_PORT_A_data_in, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[11]_PORT_A_address_reg = DFFE(YD1_q_a[11]_PORT_A_address, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_write_enable = MD1L152;
YD1_q_a[11]_PORT_A_write_enable_reg = DFFE(YD1_q_a[11]_PORT_A_write_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_read_enable = !MD1L152;
YD1_q_a[11]_PORT_A_read_enable_reg = DFFE(YD1_q_a[11]_PORT_A_read_enable, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_PORT_A_byte_mask = MD1L116;
YD1_q_a[11]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[11]_PORT_A_byte_mask, YD1_q_a[11]_clock_0, , , YD1_q_a[11]_clock_enable_0);
YD1_q_a[11]_clock_0 = CLOCK_50;
YD1_q_a[11]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[11]_PORT_A_data_out = MEMORY(YD1_q_a[11]_PORT_A_data_in_reg, , YD1_q_a[11]_PORT_A_address_reg, , YD1_q_a[11]_PORT_A_write_enable_reg, YD1_q_a[11]_PORT_A_read_enable_reg, , , YD1_q_a[11]_PORT_A_byte_mask_reg, , YD1_q_a[11]_clock_0, , YD1_q_a[11]_clock_enable_0, , , , , );
YD1_q_a[11] = YD1_q_a[11]_PORT_A_data_out[0];


--YD1_q_a[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[12]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[12]_PORT_A_data_in = MD1L132;
YD1_q_a[12]_PORT_A_data_in_reg = DFFE(YD1_q_a[12]_PORT_A_data_in, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[12]_PORT_A_address_reg = DFFE(YD1_q_a[12]_PORT_A_address, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_write_enable = MD1L152;
YD1_q_a[12]_PORT_A_write_enable_reg = DFFE(YD1_q_a[12]_PORT_A_write_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_read_enable = !MD1L152;
YD1_q_a[12]_PORT_A_read_enable_reg = DFFE(YD1_q_a[12]_PORT_A_read_enable, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_PORT_A_byte_mask = MD1L116;
YD1_q_a[12]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[12]_PORT_A_byte_mask, YD1_q_a[12]_clock_0, , , YD1_q_a[12]_clock_enable_0);
YD1_q_a[12]_clock_0 = CLOCK_50;
YD1_q_a[12]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[12]_PORT_A_data_out = MEMORY(YD1_q_a[12]_PORT_A_data_in_reg, , YD1_q_a[12]_PORT_A_address_reg, , YD1_q_a[12]_PORT_A_write_enable_reg, YD1_q_a[12]_PORT_A_read_enable_reg, , , YD1_q_a[12]_PORT_A_byte_mask_reg, , YD1_q_a[12]_clock_0, , YD1_q_a[12]_clock_enable_0, , , , , );
YD1_q_a[12] = YD1_q_a[12]_PORT_A_data_out[0];


--YD1_q_a[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[13]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[13]_PORT_A_data_in = MD1L133;
YD1_q_a[13]_PORT_A_data_in_reg = DFFE(YD1_q_a[13]_PORT_A_data_in, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[13]_PORT_A_address_reg = DFFE(YD1_q_a[13]_PORT_A_address, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_write_enable = MD1L152;
YD1_q_a[13]_PORT_A_write_enable_reg = DFFE(YD1_q_a[13]_PORT_A_write_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_read_enable = !MD1L152;
YD1_q_a[13]_PORT_A_read_enable_reg = DFFE(YD1_q_a[13]_PORT_A_read_enable, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_PORT_A_byte_mask = MD1L116;
YD1_q_a[13]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[13]_PORT_A_byte_mask, YD1_q_a[13]_clock_0, , , YD1_q_a[13]_clock_enable_0);
YD1_q_a[13]_clock_0 = CLOCK_50;
YD1_q_a[13]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[13]_PORT_A_data_out = MEMORY(YD1_q_a[13]_PORT_A_data_in_reg, , YD1_q_a[13]_PORT_A_address_reg, , YD1_q_a[13]_PORT_A_write_enable_reg, YD1_q_a[13]_PORT_A_read_enable_reg, , , YD1_q_a[13]_PORT_A_byte_mask_reg, , YD1_q_a[13]_clock_0, , YD1_q_a[13]_clock_enable_0, , , , , );
YD1_q_a[13] = YD1_q_a[13]_PORT_A_data_out[0];


--YD1_q_a[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[14]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[14]_PORT_A_data_in = MD1L134;
YD1_q_a[14]_PORT_A_data_in_reg = DFFE(YD1_q_a[14]_PORT_A_data_in, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[14]_PORT_A_address_reg = DFFE(YD1_q_a[14]_PORT_A_address, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_write_enable = MD1L152;
YD1_q_a[14]_PORT_A_write_enable_reg = DFFE(YD1_q_a[14]_PORT_A_write_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_read_enable = !MD1L152;
YD1_q_a[14]_PORT_A_read_enable_reg = DFFE(YD1_q_a[14]_PORT_A_read_enable, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_PORT_A_byte_mask = MD1L116;
YD1_q_a[14]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[14]_PORT_A_byte_mask, YD1_q_a[14]_clock_0, , , YD1_q_a[14]_clock_enable_0);
YD1_q_a[14]_clock_0 = CLOCK_50;
YD1_q_a[14]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[14]_PORT_A_data_out = MEMORY(YD1_q_a[14]_PORT_A_data_in_reg, , YD1_q_a[14]_PORT_A_address_reg, , YD1_q_a[14]_PORT_A_write_enable_reg, YD1_q_a[14]_PORT_A_read_enable_reg, , , YD1_q_a[14]_PORT_A_byte_mask_reg, , YD1_q_a[14]_clock_0, , YD1_q_a[14]_clock_enable_0, , , , , );
YD1_q_a[14] = YD1_q_a[14]_PORT_A_data_out[0];


--YD1_q_a[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[15]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[15]_PORT_A_data_in = MD1L135;
YD1_q_a[15]_PORT_A_data_in_reg = DFFE(YD1_q_a[15]_PORT_A_data_in, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[15]_PORT_A_address_reg = DFFE(YD1_q_a[15]_PORT_A_address, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_write_enable = MD1L152;
YD1_q_a[15]_PORT_A_write_enable_reg = DFFE(YD1_q_a[15]_PORT_A_write_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_read_enable = !MD1L152;
YD1_q_a[15]_PORT_A_read_enable_reg = DFFE(YD1_q_a[15]_PORT_A_read_enable, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_PORT_A_byte_mask = MD1L116;
YD1_q_a[15]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[15]_PORT_A_byte_mask, YD1_q_a[15]_clock_0, , , YD1_q_a[15]_clock_enable_0);
YD1_q_a[15]_clock_0 = CLOCK_50;
YD1_q_a[15]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[15]_PORT_A_data_out = MEMORY(YD1_q_a[15]_PORT_A_data_in_reg, , YD1_q_a[15]_PORT_A_address_reg, , YD1_q_a[15]_PORT_A_write_enable_reg, YD1_q_a[15]_PORT_A_read_enable_reg, , , YD1_q_a[15]_PORT_A_byte_mask_reg, , YD1_q_a[15]_clock_0, , YD1_q_a[15]_clock_enable_0, , , , , );
YD1_q_a[15] = YD1_q_a[15]_PORT_A_data_out[0];


--YD1_q_a[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[16]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[16]_PORT_A_data_in = MD1L136;
YD1_q_a[16]_PORT_A_data_in_reg = DFFE(YD1_q_a[16]_PORT_A_data_in, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[16]_PORT_A_address_reg = DFFE(YD1_q_a[16]_PORT_A_address, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_write_enable = MD1L152;
YD1_q_a[16]_PORT_A_write_enable_reg = DFFE(YD1_q_a[16]_PORT_A_write_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_read_enable = !MD1L152;
YD1_q_a[16]_PORT_A_read_enable_reg = DFFE(YD1_q_a[16]_PORT_A_read_enable, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_PORT_A_byte_mask = MD1L117;
YD1_q_a[16]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[16]_PORT_A_byte_mask, YD1_q_a[16]_clock_0, , , YD1_q_a[16]_clock_enable_0);
YD1_q_a[16]_clock_0 = CLOCK_50;
YD1_q_a[16]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[16]_PORT_A_data_out = MEMORY(YD1_q_a[16]_PORT_A_data_in_reg, , YD1_q_a[16]_PORT_A_address_reg, , YD1_q_a[16]_PORT_A_write_enable_reg, YD1_q_a[16]_PORT_A_read_enable_reg, , , YD1_q_a[16]_PORT_A_byte_mask_reg, , YD1_q_a[16]_clock_0, , YD1_q_a[16]_clock_enable_0, , , , , );
YD1_q_a[16] = YD1_q_a[16]_PORT_A_data_out[0];


--YD1_q_a[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[5]_PORT_A_data_in = MD1L125;
YD1_q_a[5]_PORT_A_data_in_reg = DFFE(YD1_q_a[5]_PORT_A_data_in, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[5]_PORT_A_address_reg = DFFE(YD1_q_a[5]_PORT_A_address, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_write_enable = MD1L152;
YD1_q_a[5]_PORT_A_write_enable_reg = DFFE(YD1_q_a[5]_PORT_A_write_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_read_enable = !MD1L152;
YD1_q_a[5]_PORT_A_read_enable_reg = DFFE(YD1_q_a[5]_PORT_A_read_enable, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_PORT_A_byte_mask = MD1L115;
YD1_q_a[5]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[5]_PORT_A_byte_mask, YD1_q_a[5]_clock_0, , , YD1_q_a[5]_clock_enable_0);
YD1_q_a[5]_clock_0 = CLOCK_50;
YD1_q_a[5]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[5]_PORT_A_data_out = MEMORY(YD1_q_a[5]_PORT_A_data_in_reg, , YD1_q_a[5]_PORT_A_address_reg, , YD1_q_a[5]_PORT_A_write_enable_reg, YD1_q_a[5]_PORT_A_read_enable_reg, , , YD1_q_a[5]_PORT_A_byte_mask_reg, , YD1_q_a[5]_clock_0, , YD1_q_a[5]_clock_enable_0, , , , , );
YD1_q_a[5] = YD1_q_a[5]_PORT_A_data_out[0];


--YD1_q_a[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[9]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[9]_PORT_A_data_in = MD1L129;
YD1_q_a[9]_PORT_A_data_in_reg = DFFE(YD1_q_a[9]_PORT_A_data_in, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[9]_PORT_A_address_reg = DFFE(YD1_q_a[9]_PORT_A_address, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_write_enable = MD1L152;
YD1_q_a[9]_PORT_A_write_enable_reg = DFFE(YD1_q_a[9]_PORT_A_write_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_read_enable = !MD1L152;
YD1_q_a[9]_PORT_A_read_enable_reg = DFFE(YD1_q_a[9]_PORT_A_read_enable, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_PORT_A_byte_mask = MD1L116;
YD1_q_a[9]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[9]_PORT_A_byte_mask, YD1_q_a[9]_clock_0, , , YD1_q_a[9]_clock_enable_0);
YD1_q_a[9]_clock_0 = CLOCK_50;
YD1_q_a[9]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[9]_PORT_A_data_out = MEMORY(YD1_q_a[9]_PORT_A_data_in_reg, , YD1_q_a[9]_PORT_A_address_reg, , YD1_q_a[9]_PORT_A_write_enable_reg, YD1_q_a[9]_PORT_A_read_enable_reg, , , YD1_q_a[9]_PORT_A_byte_mask_reg, , YD1_q_a[9]_clock_0, , YD1_q_a[9]_clock_enable_0, , , , , );
YD1_q_a[9] = YD1_q_a[9]_PORT_A_data_out[0];


--DB1_ram_block1a27 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a27
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a27_PORT_A_data_in = WB1L49;
DB1_ram_block1a27_PORT_A_data_in_reg = DFFE(DB1_ram_block1a27_PORT_A_data_in, DB1_ram_block1a27_clock_0, , , );
DB1_ram_block1a27_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a27_PORT_A_address_reg = DFFE(DB1_ram_block1a27_PORT_A_address, DB1_ram_block1a27_clock_0, , , );
DB1_ram_block1a27_PORT_A_write_enable = R1L2;
DB1_ram_block1a27_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a27_PORT_A_write_enable, DB1_ram_block1a27_clock_0, , , );
DB1_ram_block1a27_PORT_A_read_enable = VCC;
DB1_ram_block1a27_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a27_PORT_A_read_enable, DB1_ram_block1a27_clock_0, , , );
DB1_ram_block1a27_clock_0 = CLOCK_50;
DB1_ram_block1a27_PORT_A_data_out = MEMORY(DB1_ram_block1a27_PORT_A_data_in_reg, , DB1_ram_block1a27_PORT_A_address_reg, , DB1_ram_block1a27_PORT_A_write_enable_reg, DB1_ram_block1a27_PORT_A_read_enable_reg, , , , , DB1_ram_block1a27_clock_0, , , , , , , );
DB1_ram_block1a27 = DB1_ram_block1a27_PORT_A_data_out[0];


--XC1_readdata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[27]
--register power-up is low

XC1_readdata[27] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[27],  ,  , !XC1_address[8]);


--DB1_ram_block1a28 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a28
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a28_PORT_A_data_in = WB1L50;
DB1_ram_block1a28_PORT_A_data_in_reg = DFFE(DB1_ram_block1a28_PORT_A_data_in, DB1_ram_block1a28_clock_0, , , );
DB1_ram_block1a28_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a28_PORT_A_address_reg = DFFE(DB1_ram_block1a28_PORT_A_address, DB1_ram_block1a28_clock_0, , , );
DB1_ram_block1a28_PORT_A_write_enable = R1L2;
DB1_ram_block1a28_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a28_PORT_A_write_enable, DB1_ram_block1a28_clock_0, , , );
DB1_ram_block1a28_PORT_A_read_enable = VCC;
DB1_ram_block1a28_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a28_PORT_A_read_enable, DB1_ram_block1a28_clock_0, , , );
DB1_ram_block1a28_clock_0 = CLOCK_50;
DB1_ram_block1a28_PORT_A_data_out = MEMORY(DB1_ram_block1a28_PORT_A_data_in_reg, , DB1_ram_block1a28_PORT_A_address_reg, , DB1_ram_block1a28_PORT_A_write_enable_reg, DB1_ram_block1a28_PORT_A_read_enable_reg, , , , , DB1_ram_block1a28_clock_0, , , , , , , );
DB1_ram_block1a28 = DB1_ram_block1a28_PORT_A_data_out[0];


--XC1_readdata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[28]
--register power-up is low

XC1_readdata[28] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[28],  ,  , !XC1_address[8]);


--DB1_ram_block1a29 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a29
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a29_PORT_A_data_in = WB1L51;
DB1_ram_block1a29_PORT_A_data_in_reg = DFFE(DB1_ram_block1a29_PORT_A_data_in, DB1_ram_block1a29_clock_0, , , );
DB1_ram_block1a29_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a29_PORT_A_address_reg = DFFE(DB1_ram_block1a29_PORT_A_address, DB1_ram_block1a29_clock_0, , , );
DB1_ram_block1a29_PORT_A_write_enable = R1L2;
DB1_ram_block1a29_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a29_PORT_A_write_enable, DB1_ram_block1a29_clock_0, , , );
DB1_ram_block1a29_PORT_A_read_enable = VCC;
DB1_ram_block1a29_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a29_PORT_A_read_enable, DB1_ram_block1a29_clock_0, , , );
DB1_ram_block1a29_clock_0 = CLOCK_50;
DB1_ram_block1a29_PORT_A_data_out = MEMORY(DB1_ram_block1a29_PORT_A_data_in_reg, , DB1_ram_block1a29_PORT_A_address_reg, , DB1_ram_block1a29_PORT_A_write_enable_reg, DB1_ram_block1a29_PORT_A_read_enable_reg, , , , , DB1_ram_block1a29_clock_0, , , , , , , );
DB1_ram_block1a29 = DB1_ram_block1a29_PORT_A_data_out[0];


--XC1_readdata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[29]
--register power-up is low

XC1_readdata[29] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[29],  ,  , !XC1_address[8]);


--DB1_ram_block1a30 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a30
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a30_PORT_A_data_in = WB1L52;
DB1_ram_block1a30_PORT_A_data_in_reg = DFFE(DB1_ram_block1a30_PORT_A_data_in, DB1_ram_block1a30_clock_0, , , );
DB1_ram_block1a30_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a30_PORT_A_address_reg = DFFE(DB1_ram_block1a30_PORT_A_address, DB1_ram_block1a30_clock_0, , , );
DB1_ram_block1a30_PORT_A_write_enable = R1L2;
DB1_ram_block1a30_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a30_PORT_A_write_enable, DB1_ram_block1a30_clock_0, , , );
DB1_ram_block1a30_PORT_A_read_enable = VCC;
DB1_ram_block1a30_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a30_PORT_A_read_enable, DB1_ram_block1a30_clock_0, , , );
DB1_ram_block1a30_clock_0 = CLOCK_50;
DB1_ram_block1a30_PORT_A_data_out = MEMORY(DB1_ram_block1a30_PORT_A_data_in_reg, , DB1_ram_block1a30_PORT_A_address_reg, , DB1_ram_block1a30_PORT_A_write_enable_reg, DB1_ram_block1a30_PORT_A_read_enable_reg, , , , , DB1_ram_block1a30_clock_0, , , , , , , );
DB1_ram_block1a30 = DB1_ram_block1a30_PORT_A_data_out[0];


--XC1_readdata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[30]
--register power-up is low

XC1_readdata[30] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[30],  ,  , !XC1_address[8]);


--DB1_ram_block1a31 is nios_system:u0|raminfr:inferred_ram|altsyncram:RAM_rtl_0|altsyncram_toa1:auto_generated|ram_block1a31
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 4096, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
DB1_ram_block1a31_PORT_A_data_in = WB1L53;
DB1_ram_block1a31_PORT_A_data_in_reg = DFFE(DB1_ram_block1a31_PORT_A_data_in, DB1_ram_block1a31_clock_0, , , );
DB1_ram_block1a31_PORT_A_address = BUS(WB1_src_data[38], WB1_src_data[39], WB1_src_data[40], WB1_src_data[41], WB1_src_data[42], WB1_src_data[43], WB1_src_data[44], WB1_src_data[45], WB1_src_data[46], WB1_src_data[47], WB1_src_data[48], WB1_src_data[49]);
DB1_ram_block1a31_PORT_A_address_reg = DFFE(DB1_ram_block1a31_PORT_A_address, DB1_ram_block1a31_clock_0, , , );
DB1_ram_block1a31_PORT_A_write_enable = R1L2;
DB1_ram_block1a31_PORT_A_write_enable_reg = DFFE(DB1_ram_block1a31_PORT_A_write_enable, DB1_ram_block1a31_clock_0, , , );
DB1_ram_block1a31_PORT_A_read_enable = VCC;
DB1_ram_block1a31_PORT_A_read_enable_reg = DFFE(DB1_ram_block1a31_PORT_A_read_enable, DB1_ram_block1a31_clock_0, , , );
DB1_ram_block1a31_clock_0 = CLOCK_50;
DB1_ram_block1a31_PORT_A_data_out = MEMORY(DB1_ram_block1a31_PORT_A_data_in_reg, , DB1_ram_block1a31_PORT_A_address_reg, , DB1_ram_block1a31_PORT_A_write_enable_reg, DB1_ram_block1a31_PORT_A_read_enable_reg, , , , , DB1_ram_block1a31_clock_0, , , , , , , );
DB1_ram_block1a31 = DB1_ram_block1a31_PORT_A_data_out[0];


--XC1_readdata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata[31]
--register power-up is low

XC1_readdata[31] = DFFEAS(BD1L8, CLOCK_50,  ,  ,  , YD1_q_a[31],  ,  , !XC1_address[8]);


--YD1_q_a[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[10]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[10]_PORT_A_data_in = MD1L130;
YD1_q_a[10]_PORT_A_data_in_reg = DFFE(YD1_q_a[10]_PORT_A_data_in, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[10]_PORT_A_address_reg = DFFE(YD1_q_a[10]_PORT_A_address, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_write_enable = MD1L152;
YD1_q_a[10]_PORT_A_write_enable_reg = DFFE(YD1_q_a[10]_PORT_A_write_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_read_enable = !MD1L152;
YD1_q_a[10]_PORT_A_read_enable_reg = DFFE(YD1_q_a[10]_PORT_A_read_enable, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_PORT_A_byte_mask = MD1L116;
YD1_q_a[10]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[10]_PORT_A_byte_mask, YD1_q_a[10]_clock_0, , , YD1_q_a[10]_clock_enable_0);
YD1_q_a[10]_clock_0 = CLOCK_50;
YD1_q_a[10]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[10]_PORT_A_data_out = MEMORY(YD1_q_a[10]_PORT_A_data_in_reg, , YD1_q_a[10]_PORT_A_address_reg, , YD1_q_a[10]_PORT_A_write_enable_reg, YD1_q_a[10]_PORT_A_read_enable_reg, , , YD1_q_a[10]_PORT_A_byte_mask_reg, , YD1_q_a[10]_clock_0, , YD1_q_a[10]_clock_enable_0, , , , , );
YD1_q_a[10] = YD1_q_a[10]_PORT_A_data_out[0];


--YD1_q_a[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[8]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[8]_PORT_A_data_in = MD1L128;
YD1_q_a[8]_PORT_A_data_in_reg = DFFE(YD1_q_a[8]_PORT_A_data_in, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[8]_PORT_A_address_reg = DFFE(YD1_q_a[8]_PORT_A_address, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_write_enable = MD1L152;
YD1_q_a[8]_PORT_A_write_enable_reg = DFFE(YD1_q_a[8]_PORT_A_write_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_read_enable = !MD1L152;
YD1_q_a[8]_PORT_A_read_enable_reg = DFFE(YD1_q_a[8]_PORT_A_read_enable, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_PORT_A_byte_mask = MD1L116;
YD1_q_a[8]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[8]_PORT_A_byte_mask, YD1_q_a[8]_clock_0, , , YD1_q_a[8]_clock_enable_0);
YD1_q_a[8]_clock_0 = CLOCK_50;
YD1_q_a[8]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[8]_PORT_A_data_out = MEMORY(YD1_q_a[8]_PORT_A_data_in_reg, , YD1_q_a[8]_PORT_A_address_reg, , YD1_q_a[8]_PORT_A_write_enable_reg, YD1_q_a[8]_PORT_A_read_enable_reg, , , YD1_q_a[8]_PORT_A_byte_mask_reg, , YD1_q_a[8]_clock_0, , YD1_q_a[8]_clock_enable_0, , , , , );
YD1_q_a[8] = YD1_q_a[8]_PORT_A_data_out[0];


--UC1_E_shift_rot_result[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]
--register power-up is low

UC1_E_shift_rot_result[19] = DFFEAS(UC1L447, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[19],  ,  , UC1_E_new_inst);


--YD1_q_a[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[19]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[19]_PORT_A_data_in = MD1L139;
YD1_q_a[19]_PORT_A_data_in_reg = DFFE(YD1_q_a[19]_PORT_A_data_in, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[19]_PORT_A_address_reg = DFFE(YD1_q_a[19]_PORT_A_address, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_write_enable = MD1L152;
YD1_q_a[19]_PORT_A_write_enable_reg = DFFE(YD1_q_a[19]_PORT_A_write_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_read_enable = !MD1L152;
YD1_q_a[19]_PORT_A_read_enable_reg = DFFE(YD1_q_a[19]_PORT_A_read_enable, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_PORT_A_byte_mask = MD1L117;
YD1_q_a[19]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[19]_PORT_A_byte_mask, YD1_q_a[19]_clock_0, , , YD1_q_a[19]_clock_enable_0);
YD1_q_a[19]_clock_0 = CLOCK_50;
YD1_q_a[19]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[19]_PORT_A_data_out = MEMORY(YD1_q_a[19]_PORT_A_data_in_reg, , YD1_q_a[19]_PORT_A_address_reg, , YD1_q_a[19]_PORT_A_write_enable_reg, YD1_q_a[19]_PORT_A_read_enable_reg, , , YD1_q_a[19]_PORT_A_byte_mask_reg, , YD1_q_a[19]_clock_0, , YD1_q_a[19]_clock_enable_0, , , , , );
YD1_q_a[19] = YD1_q_a[19]_PORT_A_data_out[0];


--YD1_q_a[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[21]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[21]_PORT_A_data_in = MD1L141;
YD1_q_a[21]_PORT_A_data_in_reg = DFFE(YD1_q_a[21]_PORT_A_data_in, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[21]_PORT_A_address_reg = DFFE(YD1_q_a[21]_PORT_A_address, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_write_enable = MD1L152;
YD1_q_a[21]_PORT_A_write_enable_reg = DFFE(YD1_q_a[21]_PORT_A_write_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_read_enable = !MD1L152;
YD1_q_a[21]_PORT_A_read_enable_reg = DFFE(YD1_q_a[21]_PORT_A_read_enable, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_PORT_A_byte_mask = MD1L117;
YD1_q_a[21]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[21]_PORT_A_byte_mask, YD1_q_a[21]_clock_0, , , YD1_q_a[21]_clock_enable_0);
YD1_q_a[21]_clock_0 = CLOCK_50;
YD1_q_a[21]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[21]_PORT_A_data_out = MEMORY(YD1_q_a[21]_PORT_A_data_in_reg, , YD1_q_a[21]_PORT_A_address_reg, , YD1_q_a[21]_PORT_A_write_enable_reg, YD1_q_a[21]_PORT_A_read_enable_reg, , , YD1_q_a[21]_PORT_A_byte_mask_reg, , YD1_q_a[21]_clock_0, , YD1_q_a[21]_clock_enable_0, , , , , );
YD1_q_a[21] = YD1_q_a[21]_PORT_A_data_out[0];


--YD1_q_a[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[20]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[20]_PORT_A_data_in = MD1L140;
YD1_q_a[20]_PORT_A_data_in_reg = DFFE(YD1_q_a[20]_PORT_A_data_in, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[20]_PORT_A_address_reg = DFFE(YD1_q_a[20]_PORT_A_address, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_write_enable = MD1L152;
YD1_q_a[20]_PORT_A_write_enable_reg = DFFE(YD1_q_a[20]_PORT_A_write_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_read_enable = !MD1L152;
YD1_q_a[20]_PORT_A_read_enable_reg = DFFE(YD1_q_a[20]_PORT_A_read_enable, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_PORT_A_byte_mask = MD1L117;
YD1_q_a[20]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[20]_PORT_A_byte_mask, YD1_q_a[20]_clock_0, , , YD1_q_a[20]_clock_enable_0);
YD1_q_a[20]_clock_0 = CLOCK_50;
YD1_q_a[20]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[20]_PORT_A_data_out = MEMORY(YD1_q_a[20]_PORT_A_data_in_reg, , YD1_q_a[20]_PORT_A_address_reg, , YD1_q_a[20]_PORT_A_write_enable_reg, YD1_q_a[20]_PORT_A_read_enable_reg, , , YD1_q_a[20]_PORT_A_byte_mask_reg, , YD1_q_a[20]_clock_0, , YD1_q_a[20]_clock_enable_0, , , , , );
YD1_q_a[20] = YD1_q_a[20]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB1_av_readdata_pre[22] = DFFEAS(T1L34, CLOCK_50, !AE1_r_sync_rst,  ,  , NB2_b_full,  ,  , T1_read_0);


--YD1_q_a[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[18]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[18]_PORT_A_data_in = MD1L138;
YD1_q_a[18]_PORT_A_data_in_reg = DFFE(YD1_q_a[18]_PORT_A_data_in, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[18]_PORT_A_address_reg = DFFE(YD1_q_a[18]_PORT_A_address, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_write_enable = MD1L152;
YD1_q_a[18]_PORT_A_write_enable_reg = DFFE(YD1_q_a[18]_PORT_A_write_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_read_enable = !MD1L152;
YD1_q_a[18]_PORT_A_read_enable_reg = DFFE(YD1_q_a[18]_PORT_A_read_enable, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_PORT_A_byte_mask = MD1L117;
YD1_q_a[18]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[18]_PORT_A_byte_mask, YD1_q_a[18]_clock_0, , , YD1_q_a[18]_clock_enable_0);
YD1_q_a[18]_clock_0 = CLOCK_50;
YD1_q_a[18]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[18]_PORT_A_data_out = MEMORY(YD1_q_a[18]_PORT_A_data_in_reg, , YD1_q_a[18]_PORT_A_address_reg, , YD1_q_a[18]_PORT_A_write_enable_reg, YD1_q_a[18]_PORT_A_read_enable_reg, , , YD1_q_a[18]_PORT_A_byte_mask_reg, , YD1_q_a[18]_clock_0, , YD1_q_a[18]_clock_enable_0, , , , , );
YD1_q_a[18] = YD1_q_a[18]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB1_av_readdata_pre[21] = DFFEAS(T1L38, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[5],  ,  , T1_read_0);


--YD1_q_a[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[17]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[17]_PORT_A_data_in = MD1L137;
YD1_q_a[17]_PORT_A_data_in_reg = DFFE(YD1_q_a[17]_PORT_A_data_in, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[17]_PORT_A_address_reg = DFFE(YD1_q_a[17]_PORT_A_address, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_write_enable = MD1L152;
YD1_q_a[17]_PORT_A_write_enable_reg = DFFE(YD1_q_a[17]_PORT_A_write_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_read_enable = !MD1L152;
YD1_q_a[17]_PORT_A_read_enable_reg = DFFE(YD1_q_a[17]_PORT_A_read_enable, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_PORT_A_byte_mask = MD1L117;
YD1_q_a[17]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[17]_PORT_A_byte_mask, YD1_q_a[17]_clock_0, , , YD1_q_a[17]_clock_enable_0);
YD1_q_a[17]_clock_0 = CLOCK_50;
YD1_q_a[17]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[17]_PORT_A_data_out = MEMORY(YD1_q_a[17]_PORT_A_data_in_reg, , YD1_q_a[17]_PORT_A_address_reg, , YD1_q_a[17]_PORT_A_write_enable_reg, YD1_q_a[17]_PORT_A_read_enable_reg, , , YD1_q_a[17]_PORT_A_byte_mask_reg, , YD1_q_a[17]_clock_0, , YD1_q_a[17]_clock_enable_0, , , , , );
YD1_q_a[17] = YD1_q_a[17]_PORT_A_data_out[0];


--ZB1_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB1_av_readdata_pre[20] = DFFEAS(T1L42, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[4],  ,  , T1_read_0);


--ZB1_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB1_av_readdata_pre[19] = DFFEAS(T1L46, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[3],  ,  , T1_read_0);


--ZB1_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB1_av_readdata_pre[18] = DFFEAS(T1L50, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[2],  ,  , T1_read_0);


--ZB1_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB1_av_readdata_pre[17] = DFFEAS(T1L54, CLOCK_50, !AE1_r_sync_rst,  ,  , RB2_counter_reg_bit[1],  ,  , T1_read_0);


--YD1_q_a[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[6]_PORT_A_data_in = MD1L126;
YD1_q_a[6]_PORT_A_data_in_reg = DFFE(YD1_q_a[6]_PORT_A_data_in, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[6]_PORT_A_address_reg = DFFE(YD1_q_a[6]_PORT_A_address, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_write_enable = MD1L152;
YD1_q_a[6]_PORT_A_write_enable_reg = DFFE(YD1_q_a[6]_PORT_A_write_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_read_enable = !MD1L152;
YD1_q_a[6]_PORT_A_read_enable_reg = DFFE(YD1_q_a[6]_PORT_A_read_enable, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_PORT_A_byte_mask = MD1L115;
YD1_q_a[6]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[6]_PORT_A_byte_mask, YD1_q_a[6]_clock_0, , , YD1_q_a[6]_clock_enable_0);
YD1_q_a[6]_clock_0 = CLOCK_50;
YD1_q_a[6]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[6]_PORT_A_data_out = MEMORY(YD1_q_a[6]_PORT_A_data_in_reg, , YD1_q_a[6]_PORT_A_address_reg, , YD1_q_a[6]_PORT_A_write_enable_reg, YD1_q_a[6]_PORT_A_read_enable_reg, , , YD1_q_a[6]_PORT_A_byte_mask_reg, , YD1_q_a[6]_clock_0, , YD1_q_a[6]_clock_enable_0, , , , , );
YD1_q_a[6] = YD1_q_a[6]_PORT_A_data_out[0];


--YD1_q_a[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[7]_PORT_A_data_in = MD1L127;
YD1_q_a[7]_PORT_A_data_in_reg = DFFE(YD1_q_a[7]_PORT_A_data_in, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[7]_PORT_A_address_reg = DFFE(YD1_q_a[7]_PORT_A_address, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_write_enable = MD1L152;
YD1_q_a[7]_PORT_A_write_enable_reg = DFFE(YD1_q_a[7]_PORT_A_write_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_read_enable = !MD1L152;
YD1_q_a[7]_PORT_A_read_enable_reg = DFFE(YD1_q_a[7]_PORT_A_read_enable, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_PORT_A_byte_mask = MD1L115;
YD1_q_a[7]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[7]_PORT_A_byte_mask, YD1_q_a[7]_clock_0, , , YD1_q_a[7]_clock_enable_0);
YD1_q_a[7]_clock_0 = CLOCK_50;
YD1_q_a[7]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[7]_PORT_A_data_out = MEMORY(YD1_q_a[7]_PORT_A_data_in_reg, , YD1_q_a[7]_PORT_A_address_reg, , YD1_q_a[7]_PORT_A_write_enable_reg, YD1_q_a[7]_PORT_A_read_enable_reg, , , YD1_q_a[7]_PORT_A_byte_mask_reg, , YD1_q_a[7]_clock_0, , YD1_q_a[7]_clock_enable_0, , , , , );
YD1_q_a[7] = YD1_q_a[7]_PORT_A_data_out[0];


--cntr[20] is cntr[20]
--register power-up is low

cntr[20] = DFFEAS(A1L18, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L22 is Add0~21
A1L22_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L22 = SUM(A1L22_adder_eqn);

--A1L23 is Add0~22
A1L23_adder_eqn = ( cntr[19] ) + ( GND ) + ( A1L27 );
A1L23 = CARRY(A1L23_adder_eqn);


--QB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
QB2_counter_comb_bita0_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2_counter_comb_bita0 = SUM(QB2_counter_comb_bita0_adder_eqn);

--QB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
QB2L3_adder_eqn = ( QB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB2L3 = CARRY(QB2L3_adder_eqn);


--QB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
QB2_counter_comb_bita1_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2_counter_comb_bita1 = SUM(QB2_counter_comb_bita1_adder_eqn);

--QB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
QB2L7_adder_eqn = ( QB2_counter_reg_bit[1] ) + ( GND ) + ( QB2L3 );
QB2L7 = CARRY(QB2L7_adder_eqn);


--QB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
QB2_counter_comb_bita2_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2_counter_comb_bita2 = SUM(QB2_counter_comb_bita2_adder_eqn);

--QB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
QB2L11_adder_eqn = ( QB2_counter_reg_bit[2] ) + ( GND ) + ( QB2L7 );
QB2L11 = CARRY(QB2L11_adder_eqn);


--QB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
QB2_counter_comb_bita3_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2_counter_comb_bita3 = SUM(QB2_counter_comb_bita3_adder_eqn);

--QB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
QB2L15_adder_eqn = ( QB2_counter_reg_bit[3] ) + ( GND ) + ( QB2L11 );
QB2L15 = CARRY(QB2L15_adder_eqn);


--QB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
QB2_counter_comb_bita4_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2_counter_comb_bita4 = SUM(QB2_counter_comb_bita4_adder_eqn);

--QB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
QB2L19_adder_eqn = ( QB2_counter_reg_bit[4] ) + ( GND ) + ( QB2L15 );
QB2L19 = CARRY(QB2L19_adder_eqn);


--QB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
QB2_counter_comb_bita5_adder_eqn = ( QB2_counter_reg_bit[5] ) + ( GND ) + ( QB2L19 );
QB2_counter_comb_bita5 = SUM(QB2_counter_comb_bita5_adder_eqn);


--QB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
QB1_counter_comb_bita0_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1_counter_comb_bita0 = SUM(QB1_counter_comb_bita0_adder_eqn);

--QB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
QB1L3_adder_eqn = ( QB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB1L3 = CARRY(QB1L3_adder_eqn);


--QB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
QB1_counter_comb_bita1_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1_counter_comb_bita1 = SUM(QB1_counter_comb_bita1_adder_eqn);

--QB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
QB1L7_adder_eqn = ( QB1_counter_reg_bit[1] ) + ( GND ) + ( QB1L3 );
QB1L7 = CARRY(QB1L7_adder_eqn);


--QB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
QB1_counter_comb_bita2_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1_counter_comb_bita2 = SUM(QB1_counter_comb_bita2_adder_eqn);

--QB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
QB1L11_adder_eqn = ( QB1_counter_reg_bit[2] ) + ( GND ) + ( QB1L7 );
QB1L11 = CARRY(QB1L11_adder_eqn);


--QB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
QB1_counter_comb_bita3_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1_counter_comb_bita3 = SUM(QB1_counter_comb_bita3_adder_eqn);

--QB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
QB1L15_adder_eqn = ( QB1_counter_reg_bit[3] ) + ( GND ) + ( QB1L11 );
QB1L15 = CARRY(QB1L15_adder_eqn);


--QB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
QB1_counter_comb_bita4_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1_counter_comb_bita4 = SUM(QB1_counter_comb_bita4_adder_eqn);

--QB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
QB1L19_adder_eqn = ( QB1_counter_reg_bit[4] ) + ( GND ) + ( QB1L15 );
QB1L19 = CARRY(QB1L19_adder_eqn);


--QB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
QB1_counter_comb_bita5_adder_eqn = ( QB1_counter_reg_bit[5] ) + ( GND ) + ( QB1L19 );
QB1_counter_comb_bita5 = SUM(QB1_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
RB2_counter_comb_bita1_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( RB2L3 );
RB2_counter_comb_bita1 = SUM(RB2_counter_comb_bita1_adder_eqn);

--RB2L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
RB2L7_adder_eqn = ( RB2_counter_reg_bit[1] ) + ( !T1_wr_rfifo ) + ( RB2L3 );
RB2L7 = CARRY(RB2L7_adder_eqn);


--RB2_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
RB2_counter_comb_bita0_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2_counter_comb_bita0 = SUM(RB2_counter_comb_bita0_adder_eqn);

--RB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
RB2L3_adder_eqn = ( RB2_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB2L3 = CARRY(RB2L3_adder_eqn);


--RB2_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
RB2_counter_comb_bita5_adder_eqn = ( RB2_counter_reg_bit[5] ) + ( !T1_wr_rfifo ) + ( RB2L19 );
RB2_counter_comb_bita5 = SUM(RB2_counter_comb_bita5_adder_eqn);


--RB2_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
RB2_counter_comb_bita4_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( RB2L15 );
RB2_counter_comb_bita4 = SUM(RB2_counter_comb_bita4_adder_eqn);

--RB2L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
RB2L19_adder_eqn = ( RB2_counter_reg_bit[4] ) + ( !T1_wr_rfifo ) + ( RB2L15 );
RB2L19 = CARRY(RB2L19_adder_eqn);


--RB2_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
RB2_counter_comb_bita3_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( RB2L11 );
RB2_counter_comb_bita3 = SUM(RB2_counter_comb_bita3_adder_eqn);

--RB2L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
RB2L15_adder_eqn = ( RB2_counter_reg_bit[3] ) + ( !T1_wr_rfifo ) + ( RB2L11 );
RB2L15 = CARRY(RB2L15_adder_eqn);


--RB2_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
RB2_counter_comb_bita2_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( RB2L7 );
RB2_counter_comb_bita2 = SUM(RB2_counter_comb_bita2_adder_eqn);

--RB2L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
RB2L11_adder_eqn = ( RB2_counter_reg_bit[2] ) + ( !T1_wr_rfifo ) + ( RB2L7 );
RB2L11 = CARRY(RB2L11_adder_eqn);


--PB1_q_b[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[1]_PORT_A_data_in = UC1_d_writedata[1];
PB1_q_b[1]_PORT_A_data_in_reg = DFFE(PB1_q_b[1]_PORT_A_data_in, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[1]_PORT_A_address_reg = DFFE(PB1_q_b[1]_PORT_A_address, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[1]_PORT_B_address_reg = DFFE(PB1_q_b[1]_PORT_B_address, PB1_q_b[1]_clock_1, , , PB1_q_b[1]_clock_enable_1);
PB1_q_b[1]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[1]_PORT_A_write_enable_reg = DFFE(PB1_q_b[1]_PORT_A_write_enable, PB1_q_b[1]_clock_0, , , );
PB1_q_b[1]_PORT_B_read_enable = VCC;
PB1_q_b[1]_PORT_B_read_enable_reg = DFFE(PB1_q_b[1]_PORT_B_read_enable, PB1_q_b[1]_clock_1, , , PB1_q_b[1]_clock_enable_1);
PB1_q_b[1]_clock_0 = CLOCK_50;
PB1_q_b[1]_clock_1 = CLOCK_50;
PB1_q_b[1]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[1]_clock_enable_1 = T1L82;
PB1_q_b[1]_PORT_B_data_out = MEMORY(PB1_q_b[1]_PORT_A_data_in_reg, , PB1_q_b[1]_PORT_A_address_reg, PB1_q_b[1]_PORT_B_address_reg, PB1_q_b[1]_PORT_A_write_enable_reg, , , PB1_q_b[1]_PORT_B_read_enable_reg, , , PB1_q_b[1]_clock_0, PB1_q_b[1]_clock_1, PB1_q_b[1]_clock_enable_0, PB1_q_b[1]_clock_enable_1, , , , );
PB1_q_b[1] = PB1_q_b[1]_PORT_B_data_out[0];


--EB1_count[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[5]
--register power-up is low

EB1_count[5] = AMPP_FUNCTION(A1L136, EB1_count[4], !A1L128, !A1L134, EB1L57);


--QD1_sr[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[26]
--register power-up is low

QD1_sr[26] = DFFEAS(QD1L71, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--CD1_break_readreg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]
--register power-up is low

CD1_break_readreg[24] = DFFEAS(PD1_jdo[24], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]
--register power-up is low

MD1_MonDReg[24] = DFFEAS(PD1_jdo[27], CLOCK_50,  ,  , MD1L50, YD1_q_a[24],  , MD1L53, PD1_take_action_ocimem_b);


--QD1_sr[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[6]
--register power-up is low

QD1_sr[6] = DFFEAS(QD1L72, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]
--register power-up is low

CD1_break_readreg[4] = DFFEAS(PD1_jdo[4], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--QD1_sr[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[27]
--register power-up is low

QD1_sr[27] = DFFEAS(QD1L73, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[28]
--register power-up is low

QD1_sr[28] = DFFEAS(QD1L74, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[29]
--register power-up is low

QD1_sr[29] = DFFEAS(QD1L75, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[30]
--register power-up is low

QD1_sr[30] = DFFEAS(QD1L76, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[32]
--register power-up is low

QD1_sr[32] = DFFEAS(QD1L80, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QB4_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0
QB4_counter_comb_bita0_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4_counter_comb_bita0 = SUM(QB4_counter_comb_bita0_adder_eqn);

--QB4L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0~COUT
QB4L3_adder_eqn = ( QB4_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB4L3 = CARRY(QB4L3_adder_eqn);


--QB4_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1
QB4_counter_comb_bita1_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4_counter_comb_bita1 = SUM(QB4_counter_comb_bita1_adder_eqn);

--QB4L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita1~COUT
QB4L7_adder_eqn = ( QB4_counter_reg_bit[1] ) + ( GND ) + ( QB4L3 );
QB4L7 = CARRY(QB4L7_adder_eqn);


--QB4_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2
QB4_counter_comb_bita2_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4_counter_comb_bita2 = SUM(QB4_counter_comb_bita2_adder_eqn);

--QB4L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita2~COUT
QB4L11_adder_eqn = ( QB4_counter_reg_bit[2] ) + ( GND ) + ( QB4L7 );
QB4L11 = CARRY(QB4L11_adder_eqn);


--QB4_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3
QB4_counter_comb_bita3_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4_counter_comb_bita3 = SUM(QB4_counter_comb_bita3_adder_eqn);

--QB4L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita3~COUT
QB4L15_adder_eqn = ( QB4_counter_reg_bit[3] ) + ( GND ) + ( QB4L11 );
QB4L15 = CARRY(QB4L15_adder_eqn);


--QB4_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4
QB4_counter_comb_bita4_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4_counter_comb_bita4 = SUM(QB4_counter_comb_bita4_adder_eqn);

--QB4L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita4~COUT
QB4L19_adder_eqn = ( QB4_counter_reg_bit[4] ) + ( GND ) + ( QB4L15 );
QB4L19 = CARRY(QB4L19_adder_eqn);


--QB4_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita5
QB4_counter_comb_bita5_adder_eqn = ( QB4_counter_reg_bit[5] ) + ( GND ) + ( QB4L19 );
QB4_counter_comb_bita5 = SUM(QB4_counter_comb_bita5_adder_eqn);


--QB3_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0
QB3_counter_comb_bita0_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3_counter_comb_bita0 = SUM(QB3_counter_comb_bita0_adder_eqn);

--QB3L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita0~COUT
QB3L3_adder_eqn = ( QB3_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
QB3L3 = CARRY(QB3L3_adder_eqn);


--QB3_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1
QB3_counter_comb_bita1_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3_counter_comb_bita1 = SUM(QB3_counter_comb_bita1_adder_eqn);

--QB3L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita1~COUT
QB3L7_adder_eqn = ( QB3_counter_reg_bit[1] ) + ( GND ) + ( QB3L3 );
QB3L7 = CARRY(QB3L7_adder_eqn);


--QB3_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2
QB3_counter_comb_bita2_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3_counter_comb_bita2 = SUM(QB3_counter_comb_bita2_adder_eqn);

--QB3L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita2~COUT
QB3L11_adder_eqn = ( QB3_counter_reg_bit[2] ) + ( GND ) + ( QB3L7 );
QB3L11 = CARRY(QB3L11_adder_eqn);


--QB3_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3
QB3_counter_comb_bita3_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3_counter_comb_bita3 = SUM(QB3_counter_comb_bita3_adder_eqn);

--QB3L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita3~COUT
QB3L15_adder_eqn = ( QB3_counter_reg_bit[3] ) + ( GND ) + ( QB3L11 );
QB3L15 = CARRY(QB3L15_adder_eqn);


--QB3_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4
QB3_counter_comb_bita4_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3_counter_comb_bita4 = SUM(QB3_counter_comb_bita4_adder_eqn);

--QB3L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita4~COUT
QB3L19_adder_eqn = ( QB3_counter_reg_bit[4] ) + ( GND ) + ( QB3L15 );
QB3L19 = CARRY(QB3L19_adder_eqn);


--QB3_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_comb_bita5
QB3_counter_comb_bita5_adder_eqn = ( QB3_counter_reg_bit[5] ) + ( GND ) + ( QB3L19 );
QB3_counter_comb_bita5 = SUM(QB3_counter_comb_bita5_adder_eqn);


--T1L30 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~1
T1L30_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L30 = SUM(T1L30_adder_eqn);

--T1L31 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~2
T1L31_adder_eqn = ( !RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
T1L31 = CARRY(T1L31_adder_eqn);


--UC1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~81
UC1L138_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[29]) ) + ( UC1_E_src1[29] ) + ( UC1L191 );
UC1L138 = SUM(UC1L138_adder_eqn);

--UC1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~82
UC1L139_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[29]) ) + ( UC1_E_src1[29] ) + ( UC1L191 );
UC1L139 = CARRY(UC1L139_adder_eqn);


--UC1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~85
UC1L142_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[16]) ) + ( UC1_E_src1[16] ) + ( UC1L67 );
UC1L142 = SUM(UC1L142_adder_eqn);

--UC1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~86
UC1L143_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[16]) ) + ( UC1_E_src1[16] ) + ( UC1L67 );
UC1L143 = CARRY(UC1L143_adder_eqn);


--UC1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~89
UC1L146_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[17]) ) + ( UC1_E_src1[17] ) + ( UC1L143 );
UC1L146 = SUM(UC1L146_adder_eqn);

--UC1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~90
UC1L147_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[17]) ) + ( UC1_E_src1[17] ) + ( UC1L143 );
UC1L147 = CARRY(UC1L147_adder_eqn);


--UC1_E_shift_rot_result[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]
--register power-up is low

UC1_E_shift_rot_result[21] = DFFEAS(UC1L449, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[21],  ,  , UC1_E_new_inst);


--UC1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~93
UC1L150_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[21]) ) + ( UC1_E_src1[21] ) + ( UC1L155 );
UC1L150 = SUM(UC1L150_adder_eqn);

--UC1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~94
UC1L151_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[21]) ) + ( UC1_E_src1[21] ) + ( UC1L155 );
UC1L151 = CARRY(UC1L151_adder_eqn);


--UC1_E_shift_rot_result[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]
--register power-up is low

UC1_E_shift_rot_result[20] = DFFEAS(UC1L448, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[20],  ,  , UC1_E_new_inst);


--UC1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~97
UC1L154_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[20]) ) + ( UC1_E_src1[20] ) + ( UC1L159 );
UC1L154 = SUM(UC1L154_adder_eqn);

--UC1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~98
UC1L155_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[20]) ) + ( UC1_E_src1[20] ) + ( UC1L159 );
UC1L155 = CARRY(UC1L155_adder_eqn);


--UC1L158 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~101
UC1L158_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[19]) ) + ( UC1_E_src1[19] ) + ( UC1L163 );
UC1L158 = SUM(UC1L158_adder_eqn);

--UC1L159 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~102
UC1L159_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[19]) ) + ( UC1_E_src1[19] ) + ( UC1L163 );
UC1L159 = CARRY(UC1L159_adder_eqn);


--UC1L162 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~105
UC1L162_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[18]) ) + ( UC1_E_src1[18] ) + ( UC1L147 );
UC1L162 = SUM(UC1L162_adder_eqn);

--UC1L163 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~106
UC1L163_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[18]) ) + ( UC1_E_src1[18] ) + ( UC1L147 );
UC1L163 = CARRY(UC1L163_adder_eqn);


--UC1_E_shift_rot_result[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]
--register power-up is low

UC1_E_shift_rot_result[25] = DFFEAS(UC1L453, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[25],  ,  , UC1_E_new_inst);


--UC1L166 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~109
UC1L166_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[25]) ) + ( UC1_E_src1[25] ) + ( UC1L171 );
UC1L166 = SUM(UC1L166_adder_eqn);

--UC1L167 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~110
UC1L167_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[25]) ) + ( UC1_E_src1[25] ) + ( UC1L171 );
UC1L167 = CARRY(UC1L167_adder_eqn);


--UC1_E_shift_rot_result[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]
--register power-up is low

UC1_E_shift_rot_result[24] = DFFEAS(UC1L452, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[24],  ,  , UC1_E_new_inst);


--UC1L170 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~113
UC1L170_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[24]) ) + ( UC1_E_src1[24] ) + ( UC1L175 );
UC1L170 = SUM(UC1L170_adder_eqn);

--UC1L171 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~114
UC1L171_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[24]) ) + ( UC1_E_src1[24] ) + ( UC1L175 );
UC1L171 = CARRY(UC1L171_adder_eqn);


--UC1_E_shift_rot_result[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]
--register power-up is low

UC1_E_shift_rot_result[23] = DFFEAS(UC1L451, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[23],  ,  , UC1_E_new_inst);


--UC1L174 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~117
UC1L174_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[23]) ) + ( UC1_E_src1[23] ) + ( UC1L179 );
UC1L174 = SUM(UC1L174_adder_eqn);

--UC1L175 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~118
UC1L175_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[23]) ) + ( UC1_E_src1[23] ) + ( UC1L179 );
UC1L175 = CARRY(UC1L175_adder_eqn);


--UC1_E_shift_rot_result[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]
--register power-up is low

UC1_E_shift_rot_result[22] = DFFEAS(UC1L450, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[22],  ,  , UC1_E_new_inst);


--UC1L178 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~121
UC1L178_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[22]) ) + ( UC1_E_src1[22] ) + ( UC1L151 );
UC1L178 = SUM(UC1L178_adder_eqn);

--UC1L179 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~122
UC1L179_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[22]) ) + ( UC1_E_src1[22] ) + ( UC1L151 );
UC1L179 = CARRY(UC1L179_adder_eqn);


--UC1_E_shift_rot_result[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]
--register power-up is low

UC1_E_shift_rot_result[27] = DFFEAS(UC1L455, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[27],  ,  , UC1_E_new_inst);


--UC1L182 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~125
UC1L182_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[27]) ) + ( UC1_E_src1[27] ) + ( UC1L187 );
UC1L182 = SUM(UC1L182_adder_eqn);

--UC1L183 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~126
UC1L183_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[27]) ) + ( UC1_E_src1[27] ) + ( UC1L187 );
UC1L183 = CARRY(UC1L183_adder_eqn);


--UC1_E_shift_rot_result[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]
--register power-up is low

UC1_E_shift_rot_result[26] = DFFEAS(UC1L454, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[26],  ,  , UC1_E_new_inst);


--UC1L186 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~129
UC1L186_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[26]) ) + ( UC1_E_src1[26] ) + ( UC1L167 );
UC1L186 = SUM(UC1L186_adder_eqn);

--UC1L187 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~130
UC1L187_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[26]) ) + ( UC1_E_src1[26] ) + ( UC1L167 );
UC1L187 = CARRY(UC1L187_adder_eqn);


--UC1_E_shift_rot_result[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]
--register power-up is low

UC1_E_shift_rot_result[29] = DFFEAS(UC1L457, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[29],  ,  , UC1_E_new_inst);


--UC1_E_shift_rot_result[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]
--register power-up is low

UC1_E_shift_rot_result[28] = DFFEAS(UC1L456, CLOCK_50, !AE1_r_sync_rst,  ,  , UC1_E_src1[28],  ,  , UC1_E_new_inst);


--UC1L190 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~133
UC1L190_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[28]) ) + ( UC1_E_src1[28] ) + ( UC1L183 );
UC1L190 = SUM(UC1L190_adder_eqn);

--UC1L191 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add2~134
UC1L191_adder_eqn = ( !UC1_E_alu_sub $ (!UC1_E_src2[28]) ) + ( UC1_E_src1[28] ) + ( UC1L183 );
UC1L191 = CARRY(UC1L191_adder_eqn);


--RB1_counter_comb_bita3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3
RB1_counter_comb_bita3_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( RB1L11 );
RB1_counter_comb_bita3 = SUM(RB1_counter_comb_bita3_adder_eqn);

--RB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita3~COUT
RB1L15_adder_eqn = ( RB1_counter_reg_bit[3] ) + ( !T1_fifo_wr ) + ( RB1L11 );
RB1L15 = CARRY(RB1L15_adder_eqn);


--RB1_counter_comb_bita0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0
RB1_counter_comb_bita0_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1_counter_comb_bita0 = SUM(RB1_counter_comb_bita0_adder_eqn);

--RB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita0~COUT
RB1L3_adder_eqn = ( RB1_counter_reg_bit[0] ) + ( VCC ) + ( !VCC );
RB1L3 = CARRY(RB1L3_adder_eqn);


--RB1_counter_comb_bita2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2
RB1_counter_comb_bita2_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( RB1L7 );
RB1_counter_comb_bita2 = SUM(RB1_counter_comb_bita2_adder_eqn);

--RB1L11 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita2~COUT
RB1L11_adder_eqn = ( RB1_counter_reg_bit[2] ) + ( !T1_fifo_wr ) + ( RB1L7 );
RB1L11 = CARRY(RB1L11_adder_eqn);


--RB1_counter_comb_bita1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1
RB1_counter_comb_bita1_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( RB1L3 );
RB1_counter_comb_bita1 = SUM(RB1_counter_comb_bita1_adder_eqn);

--RB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita1~COUT
RB1L7_adder_eqn = ( RB1_counter_reg_bit[1] ) + ( !T1_fifo_wr ) + ( RB1L3 );
RB1L7 = CARRY(RB1L7_adder_eqn);


--RB1_counter_comb_bita5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita5
RB1_counter_comb_bita5_adder_eqn = ( RB1_counter_reg_bit[5] ) + ( !T1_fifo_wr ) + ( RB1L19 );
RB1_counter_comb_bita5 = SUM(RB1_counter_comb_bita5_adder_eqn);


--RB1_counter_comb_bita4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4
RB1_counter_comb_bita4_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( RB1L15 );
RB1_counter_comb_bita4 = SUM(RB1_counter_comb_bita4_adder_eqn);

--RB1L19 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_comb_bita4~COUT
RB1L19_adder_eqn = ( RB1_counter_reg_bit[4] ) + ( !T1_fifo_wr ) + ( RB1L15 );
RB1L19 = CARRY(RB1L19_adder_eqn);


--MD1_MonDReg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]
--register power-up is low

MD1_MonDReg[22] = DFFEAS(PD1_jdo[25], CLOCK_50,  ,  , MD1L50, YD1_q_a[22],  , MD1L53, PD1_take_action_ocimem_b);


--QD1_sr[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[22]
--register power-up is low

QD1_sr[22] = DFFEAS(QD1L82, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--CD1_break_readreg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]
--register power-up is low

CD1_break_readreg[20] = DFFEAS(PD1_jdo[20], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]
--register power-up is low

MD1_MonDReg[20] = DFFEAS(PD1_jdo[23], CLOCK_50,  ,  , MD1L50, YD1_q_a[20],  , MD1L53, PD1_take_action_ocimem_b);


--CD1_break_readreg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]
--register power-up is low

CD1_break_readreg[19] = DFFEAS(PD1_jdo[19], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]
--register power-up is low

MD1_MonDReg[19] = DFFEAS(PD1_jdo[22], CLOCK_50,  ,  , MD1L50, YD1_q_a[19],  , MD1L53, PD1_take_action_ocimem_b);


--QD1_sr[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[19]
--register power-up is low

QD1_sr[19] = DFFEAS(QD1L83, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--MD1_MonDReg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]
--register power-up is low

MD1_MonDReg[23] = DFFEAS(PD1_jdo[26], CLOCK_50,  ,  , MD1L50, YD1_q_a[23],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]
--register power-up is low

MD1_MonDReg[25] = DFFEAS(PD1_jdo[28], CLOCK_50,  ,  , MD1L50, YD1_q_a[25],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]
--register power-up is low

MD1_MonDReg[26] = DFFEAS(PD1_jdo[29], CLOCK_50,  ,  , MD1L50, YD1_q_a[26],  , MD1L53, PD1_take_action_ocimem_b);


--CD1_break_readreg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]
--register power-up is low

CD1_break_readreg[17] = DFFEAS(PD1_jdo[17], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]
--register power-up is low

MD1_MonDReg[17] = DFFEAS(PD1_jdo[20], CLOCK_50,  ,  , MD1L50, YD1_q_a[17],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]
--register power-up is low

MD1_MonDReg[11] = DFFEAS(PD1_jdo[14], CLOCK_50,  ,  , MD1L50, YD1_q_a[11],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]
--register power-up is low

MD1_MonDReg[13] = DFFEAS(PD1_jdo[16], CLOCK_50,  ,  , MD1L50, YD1_q_a[13],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]
--register power-up is low

MD1_MonDReg[9] = DFFEAS(PD1_jdo[12], CLOCK_50,  ,  , MD1L50, YD1_q_a[9],  , MD1L53, PD1_take_action_ocimem_b);


--YD1_q_a[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[27]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[27]_PORT_A_data_in = MD1L147;
YD1_q_a[27]_PORT_A_data_in_reg = DFFE(YD1_q_a[27]_PORT_A_data_in, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[27]_PORT_A_address_reg = DFFE(YD1_q_a[27]_PORT_A_address, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_write_enable = MD1L152;
YD1_q_a[27]_PORT_A_write_enable_reg = DFFE(YD1_q_a[27]_PORT_A_write_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_read_enable = !MD1L152;
YD1_q_a[27]_PORT_A_read_enable_reg = DFFE(YD1_q_a[27]_PORT_A_read_enable, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_PORT_A_byte_mask = MD1L118;
YD1_q_a[27]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[27]_PORT_A_byte_mask, YD1_q_a[27]_clock_0, , , YD1_q_a[27]_clock_enable_0);
YD1_q_a[27]_clock_0 = CLOCK_50;
YD1_q_a[27]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[27]_PORT_A_data_out = MEMORY(YD1_q_a[27]_PORT_A_data_in_reg, , YD1_q_a[27]_PORT_A_address_reg, , YD1_q_a[27]_PORT_A_write_enable_reg, YD1_q_a[27]_PORT_A_read_enable_reg, , , YD1_q_a[27]_PORT_A_byte_mask_reg, , YD1_q_a[27]_clock_0, , YD1_q_a[27]_clock_enable_0, , , , , );
YD1_q_a[27] = YD1_q_a[27]_PORT_A_data_out[0];


--YD1_q_a[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[28]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[28]_PORT_A_data_in = MD1L148;
YD1_q_a[28]_PORT_A_data_in_reg = DFFE(YD1_q_a[28]_PORT_A_data_in, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[28]_PORT_A_address_reg = DFFE(YD1_q_a[28]_PORT_A_address, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_write_enable = MD1L152;
YD1_q_a[28]_PORT_A_write_enable_reg = DFFE(YD1_q_a[28]_PORT_A_write_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_read_enable = !MD1L152;
YD1_q_a[28]_PORT_A_read_enable_reg = DFFE(YD1_q_a[28]_PORT_A_read_enable, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_PORT_A_byte_mask = MD1L118;
YD1_q_a[28]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[28]_PORT_A_byte_mask, YD1_q_a[28]_clock_0, , , YD1_q_a[28]_clock_enable_0);
YD1_q_a[28]_clock_0 = CLOCK_50;
YD1_q_a[28]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[28]_PORT_A_data_out = MEMORY(YD1_q_a[28]_PORT_A_data_in_reg, , YD1_q_a[28]_PORT_A_address_reg, , YD1_q_a[28]_PORT_A_write_enable_reg, YD1_q_a[28]_PORT_A_read_enable_reg, , , YD1_q_a[28]_PORT_A_byte_mask_reg, , YD1_q_a[28]_clock_0, , YD1_q_a[28]_clock_enable_0, , , , , );
YD1_q_a[28] = YD1_q_a[28]_PORT_A_data_out[0];


--YD1_q_a[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[29]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[29]_PORT_A_data_in = MD1L149;
YD1_q_a[29]_PORT_A_data_in_reg = DFFE(YD1_q_a[29]_PORT_A_data_in, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[29]_PORT_A_address_reg = DFFE(YD1_q_a[29]_PORT_A_address, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_write_enable = MD1L152;
YD1_q_a[29]_PORT_A_write_enable_reg = DFFE(YD1_q_a[29]_PORT_A_write_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_read_enable = !MD1L152;
YD1_q_a[29]_PORT_A_read_enable_reg = DFFE(YD1_q_a[29]_PORT_A_read_enable, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_PORT_A_byte_mask = MD1L118;
YD1_q_a[29]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[29]_PORT_A_byte_mask, YD1_q_a[29]_clock_0, , , YD1_q_a[29]_clock_enable_0);
YD1_q_a[29]_clock_0 = CLOCK_50;
YD1_q_a[29]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[29]_PORT_A_data_out = MEMORY(YD1_q_a[29]_PORT_A_data_in_reg, , YD1_q_a[29]_PORT_A_address_reg, , YD1_q_a[29]_PORT_A_write_enable_reg, YD1_q_a[29]_PORT_A_read_enable_reg, , , YD1_q_a[29]_PORT_A_byte_mask_reg, , YD1_q_a[29]_clock_0, , YD1_q_a[29]_clock_enable_0, , , , , );
YD1_q_a[29] = YD1_q_a[29]_PORT_A_data_out[0];


--YD1_q_a[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[30]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[30]_PORT_A_data_in = MD1L150;
YD1_q_a[30]_PORT_A_data_in_reg = DFFE(YD1_q_a[30]_PORT_A_data_in, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[30]_PORT_A_address_reg = DFFE(YD1_q_a[30]_PORT_A_address, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_write_enable = MD1L152;
YD1_q_a[30]_PORT_A_write_enable_reg = DFFE(YD1_q_a[30]_PORT_A_write_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_read_enable = !MD1L152;
YD1_q_a[30]_PORT_A_read_enable_reg = DFFE(YD1_q_a[30]_PORT_A_read_enable, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_PORT_A_byte_mask = MD1L118;
YD1_q_a[30]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[30]_PORT_A_byte_mask, YD1_q_a[30]_clock_0, , , YD1_q_a[30]_clock_enable_0);
YD1_q_a[30]_clock_0 = CLOCK_50;
YD1_q_a[30]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[30]_PORT_A_data_out = MEMORY(YD1_q_a[30]_PORT_A_data_in_reg, , YD1_q_a[30]_PORT_A_address_reg, , YD1_q_a[30]_PORT_A_write_enable_reg, YD1_q_a[30]_PORT_A_read_enable_reg, , , YD1_q_a[30]_PORT_A_byte_mask_reg, , YD1_q_a[30]_clock_0, , YD1_q_a[30]_clock_enable_0, , , , , );
YD1_q_a[30] = YD1_q_a[30]_PORT_A_data_out[0];


--YD1_q_a[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|nios_system_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_system_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|q_a[31]
--RAM Block Operation Mode: Single Port
--Port A Depth: 256, Port A Width: 1
--Port A Logical Depth: 256, Port A Logical Width: 32
--Port A Input: Registered, Port A Output: Un-registered
YD1_q_a[31]_PORT_A_data_in = MD1L151;
YD1_q_a[31]_PORT_A_data_in_reg = DFFE(YD1_q_a[31]_PORT_A_data_in, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_address = BUS(MD1L107, MD1L108, MD1L109, MD1L110, MD1L111, MD1L112, MD1L113, MD1L114);
YD1_q_a[31]_PORT_A_address_reg = DFFE(YD1_q_a[31]_PORT_A_address, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_write_enable = MD1L152;
YD1_q_a[31]_PORT_A_write_enable_reg = DFFE(YD1_q_a[31]_PORT_A_write_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_read_enable = !MD1L152;
YD1_q_a[31]_PORT_A_read_enable_reg = DFFE(YD1_q_a[31]_PORT_A_read_enable, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_PORT_A_byte_mask = MD1L118;
YD1_q_a[31]_PORT_A_byte_mask_reg = DFFE(YD1_q_a[31]_PORT_A_byte_mask, YD1_q_a[31]_clock_0, , , YD1_q_a[31]_clock_enable_0);
YD1_q_a[31]_clock_0 = CLOCK_50;
YD1_q_a[31]_clock_enable_0 = MD1_ociram_reset_req;
YD1_q_a[31]_PORT_A_data_out = MEMORY(YD1_q_a[31]_PORT_A_data_in_reg, , YD1_q_a[31]_PORT_A_address_reg, , YD1_q_a[31]_PORT_A_write_enable_reg, YD1_q_a[31]_PORT_A_read_enable_reg, , , YD1_q_a[31]_PORT_A_byte_mask_reg, , YD1_q_a[31]_clock_0, , YD1_q_a[31]_clock_enable_0, , , , , );
YD1_q_a[31] = YD1_q_a[31]_PORT_A_data_out[0];


--MD1_MonDReg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]
--register power-up is low

MD1_MonDReg[10] = DFFEAS(PD1_jdo[13], CLOCK_50,  ,  , MD1L50, YD1_q_a[10],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]
--register power-up is low

MD1_MonDReg[21] = DFFEAS(PD1_jdo[24], CLOCK_50,  ,  , MD1L50, YD1_q_a[21],  , MD1L53, PD1_take_action_ocimem_b);


--T1L34 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~5
T1L34_adder_eqn = ( !NB1_b_full ) + ( VCC ) + ( T1L39 );
T1L34 = SUM(T1L34_adder_eqn);


--T1L38 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~9
T1L38_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L38 = SUM(T1L38_adder_eqn);

--T1L39 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~10
T1L39_adder_eqn = ( !RB1_counter_reg_bit[5] ) + ( GND ) + ( T1L43 );
T1L39 = CARRY(T1L39_adder_eqn);


--T1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~13
T1L42_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L42 = SUM(T1L42_adder_eqn);

--T1L43 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~14
T1L43_adder_eqn = ( !RB1_counter_reg_bit[4] ) + ( GND ) + ( T1L47 );
T1L43 = CARRY(T1L43_adder_eqn);


--T1L46 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~17
T1L46_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L46 = SUM(T1L46_adder_eqn);

--T1L47 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~18
T1L47_adder_eqn = ( !RB1_counter_reg_bit[3] ) + ( GND ) + ( T1L51 );
T1L47 = CARRY(T1L47_adder_eqn);


--T1L50 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~21
T1L50_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L50 = SUM(T1L50_adder_eqn);

--T1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~22
T1L51_adder_eqn = ( !RB1_counter_reg_bit[2] ) + ( GND ) + ( T1L55 );
T1L51 = CARRY(T1L51_adder_eqn);


--T1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~25
T1L54_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L54 = SUM(T1L54_adder_eqn);

--T1L55 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|Add1~26
T1L55_adder_eqn = ( !RB1_counter_reg_bit[1] ) + ( GND ) + ( T1L31 );
T1L55 = CARRY(T1L55_adder_eqn);


--MD1_MonDReg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]
--register power-up is low

MD1_MonDReg[6] = DFFEAS(PD1_jdo[9], CLOCK_50,  ,  , MD1L50, YD1_q_a[6],  , MD1L53, PD1_take_action_ocimem_b);


--MD1_MonDReg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]
--register power-up is low

MD1_MonDReg[7] = DFFEAS(PD1_jdo[10], CLOCK_50,  ,  , MD1L50, YD1_q_a[7],  , MD1L53, PD1_take_action_ocimem_b);


--EB1_td_shift[8] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]
--register power-up is low

EB1_td_shift[8] = AMPP_FUNCTION(A1L136, EB1L79, !A1L128, !A1L134, EB1L57);


--cntr[19] is cntr[19]
--register power-up is low

cntr[19] = DFFEAS(A1L22, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L26 is Add0~25
A1L26_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L26 = SUM(A1L26_adder_eqn);

--A1L27 is Add0~26
A1L27_adder_eqn = ( cntr[18] ) + ( GND ) + ( A1L31 );
A1L27 = CARRY(A1L27_adder_eqn);


--PB1_q_b[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[2]_PORT_A_data_in = UC1_d_writedata[2];
PB1_q_b[2]_PORT_A_data_in_reg = DFFE(PB1_q_b[2]_PORT_A_data_in, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[2]_PORT_A_address_reg = DFFE(PB1_q_b[2]_PORT_A_address, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[2]_PORT_B_address_reg = DFFE(PB1_q_b[2]_PORT_B_address, PB1_q_b[2]_clock_1, , , PB1_q_b[2]_clock_enable_1);
PB1_q_b[2]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[2]_PORT_A_write_enable_reg = DFFE(PB1_q_b[2]_PORT_A_write_enable, PB1_q_b[2]_clock_0, , , );
PB1_q_b[2]_PORT_B_read_enable = VCC;
PB1_q_b[2]_PORT_B_read_enable_reg = DFFE(PB1_q_b[2]_PORT_B_read_enable, PB1_q_b[2]_clock_1, , , PB1_q_b[2]_clock_enable_1);
PB1_q_b[2]_clock_0 = CLOCK_50;
PB1_q_b[2]_clock_1 = CLOCK_50;
PB1_q_b[2]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[2]_clock_enable_1 = T1L82;
PB1_q_b[2]_PORT_B_data_out = MEMORY(PB1_q_b[2]_PORT_A_data_in_reg, , PB1_q_b[2]_PORT_A_address_reg, PB1_q_b[2]_PORT_B_address_reg, PB1_q_b[2]_PORT_A_write_enable_reg, , , PB1_q_b[2]_PORT_B_read_enable_reg, , , PB1_q_b[2]_clock_0, PB1_q_b[2]_clock_1, PB1_q_b[2]_clock_enable_0, PB1_q_b[2]_clock_enable_1, , , , );
PB1_q_b[2] = PB1_q_b[2]_PORT_B_data_out[0];


--EB1_count[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[4]
--register power-up is low

EB1_count[4] = AMPP_FUNCTION(A1L136, EB1_count[3], !A1L128, !A1L134, EB1L57);


--CD1_break_readreg[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]
--register power-up is low

CD1_break_readreg[25] = DFFEAS(PD1_jdo[25], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]
--register power-up is low

CD1_break_readreg[5] = DFFEAS(PD1_jdo[5], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]
--register power-up is low

CD1_break_readreg[26] = DFFEAS(PD1_jdo[26], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]
--register power-up is low

CD1_break_readreg[27] = DFFEAS(PD1_jdo[27], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]
--register power-up is low

MD1_MonDReg[27] = DFFEAS(PD1_jdo[30], CLOCK_50,  ,  , MD1L50, YD1_q_a[27],  , MD1L53, PD1_take_action_ocimem_b);


--CD1_break_readreg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]
--register power-up is low

CD1_break_readreg[28] = DFFEAS(PD1_jdo[28], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]
--register power-up is low

MD1_MonDReg[28] = DFFEAS(PD1_jdo[31], CLOCK_50,  ,  , MD1L50, YD1_q_a[28],  , MD1L53, PD1_take_action_ocimem_b);


--CD1_break_readreg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]
--register power-up is low

CD1_break_readreg[29] = DFFEAS(PD1_jdo[29], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]
--register power-up is low

MD1_MonDReg[30] = DFFEAS(PD1_jdo[33], CLOCK_50,  ,  , MD1L50, YD1_q_a[30],  , MD1L53, PD1_take_action_ocimem_b);


--CD1_break_readreg[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]
--register power-up is low

CD1_break_readreg[30] = DFFEAS(PD1_jdo[30], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]
--register power-up is low

CD1_break_readreg[31] = DFFEAS(PD1_jdo[31], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--MD1_MonDReg[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]
--register power-up is low

MD1_MonDReg[31] = DFFEAS(PD1_jdo[34], CLOCK_50,  ,  , MD1L50, YD1_q_a[31],  , MD1L53, PD1_take_action_ocimem_b);


--QD1_sr[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[23]
--register power-up is low

QD1_sr[23] = DFFEAS(QD1L86, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--CD1_break_readreg[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]
--register power-up is low

CD1_break_readreg[21] = DFFEAS(PD1_jdo[21], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]
--register power-up is low

CD1_break_readreg[18] = DFFEAS(PD1_jdo[18], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--QD1_sr[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[16]
--register power-up is low

QD1_sr[16] = DFFEAS(QD1L87, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--cntr[18] is cntr[18]
--register power-up is low

cntr[18] = DFFEAS(A1L26, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L30 is Add0~29
A1L30_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L30 = SUM(A1L30_adder_eqn);

--A1L31 is Add0~30
A1L31_adder_eqn = ( cntr[17] ) + ( GND ) + ( A1L35 );
A1L31 = CARRY(A1L31_adder_eqn);


--PB1_q_b[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[3]_PORT_A_data_in = UC1_d_writedata[3];
PB1_q_b[3]_PORT_A_data_in_reg = DFFE(PB1_q_b[3]_PORT_A_data_in, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[3]_PORT_A_address_reg = DFFE(PB1_q_b[3]_PORT_A_address, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[3]_PORT_B_address_reg = DFFE(PB1_q_b[3]_PORT_B_address, PB1_q_b[3]_clock_1, , , PB1_q_b[3]_clock_enable_1);
PB1_q_b[3]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[3]_PORT_A_write_enable_reg = DFFE(PB1_q_b[3]_PORT_A_write_enable, PB1_q_b[3]_clock_0, , , );
PB1_q_b[3]_PORT_B_read_enable = VCC;
PB1_q_b[3]_PORT_B_read_enable_reg = DFFE(PB1_q_b[3]_PORT_B_read_enable, PB1_q_b[3]_clock_1, , , PB1_q_b[3]_clock_enable_1);
PB1_q_b[3]_clock_0 = CLOCK_50;
PB1_q_b[3]_clock_1 = CLOCK_50;
PB1_q_b[3]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[3]_clock_enable_1 = T1L82;
PB1_q_b[3]_PORT_B_data_out = MEMORY(PB1_q_b[3]_PORT_A_data_in_reg, , PB1_q_b[3]_PORT_A_address_reg, PB1_q_b[3]_PORT_B_address_reg, PB1_q_b[3]_PORT_A_write_enable_reg, , , PB1_q_b[3]_PORT_B_read_enable_reg, , , PB1_q_b[3]_clock_0, PB1_q_b[3]_clock_1, PB1_q_b[3]_clock_enable_0, PB1_q_b[3]_clock_enable_1, , , , );
PB1_q_b[3] = PB1_q_b[3]_PORT_B_data_out[0];


--EB1_count[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[3]
--register power-up is low

EB1_count[3] = AMPP_FUNCTION(A1L136, EB1_count[2], !A1L128, !A1L134, EB1L57);


--QD1_sr[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[24]
--register power-up is low

QD1_sr[24] = DFFEAS(QD1L88, A1L162,  ,  , QD1L29,  ,  , QD1L30,  );


--QD1_sr[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[8]
--register power-up is low

QD1_sr[8] = DFFEAS(QD1L89, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--CD1_break_readreg[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]
--register power-up is low

CD1_break_readreg[6] = DFFEAS(PD1_jdo[6], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]
--register power-up is low

CD1_break_readreg[22] = DFFEAS(PD1_jdo[22], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]
--register power-up is low

CD1_break_readreg[15] = DFFEAS(PD1_jdo[15], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--QD1_sr[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[14]
--register power-up is low

QD1_sr[14] = DFFEAS(QD1L90, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--QD1_sr[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[12]
--register power-up is low

QD1_sr[12] = DFFEAS(QD1L93, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--QD1_sr[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[13]
--register power-up is low

QD1_sr[13] = DFFEAS(QD1L94, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--QD1_sr[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[11]
--register power-up is low

QD1_sr[11] = DFFEAS(QD1L95, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--QD1_sr[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[9]
--register power-up is low

QD1_sr[9] = DFFEAS(QD1L96, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--QD1_sr[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[10]
--register power-up is low

QD1_sr[10] = DFFEAS(QD1L97, A1L162,  ,  , QD1L13,  ,  , QD1L12,  );


--PB1_q_b[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[4]_PORT_A_data_in = UC1_d_writedata[4];
PB1_q_b[4]_PORT_A_data_in_reg = DFFE(PB1_q_b[4]_PORT_A_data_in, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[4]_PORT_A_address_reg = DFFE(PB1_q_b[4]_PORT_A_address, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[4]_PORT_B_address_reg = DFFE(PB1_q_b[4]_PORT_B_address, PB1_q_b[4]_clock_1, , , PB1_q_b[4]_clock_enable_1);
PB1_q_b[4]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[4]_PORT_A_write_enable_reg = DFFE(PB1_q_b[4]_PORT_A_write_enable, PB1_q_b[4]_clock_0, , , );
PB1_q_b[4]_PORT_B_read_enable = VCC;
PB1_q_b[4]_PORT_B_read_enable_reg = DFFE(PB1_q_b[4]_PORT_B_read_enable, PB1_q_b[4]_clock_1, , , PB1_q_b[4]_clock_enable_1);
PB1_q_b[4]_clock_0 = CLOCK_50;
PB1_q_b[4]_clock_1 = CLOCK_50;
PB1_q_b[4]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[4]_clock_enable_1 = T1L82;
PB1_q_b[4]_PORT_B_data_out = MEMORY(PB1_q_b[4]_PORT_A_data_in_reg, , PB1_q_b[4]_PORT_A_address_reg, PB1_q_b[4]_PORT_B_address_reg, PB1_q_b[4]_PORT_A_write_enable_reg, , , PB1_q_b[4]_PORT_B_read_enable_reg, , , PB1_q_b[4]_clock_0, PB1_q_b[4]_clock_1, PB1_q_b[4]_clock_enable_0, PB1_q_b[4]_clock_enable_1, , , , );
PB1_q_b[4] = PB1_q_b[4]_PORT_B_data_out[0];


--PB1_q_b[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[5]_PORT_A_data_in = UC1_d_writedata[5];
PB1_q_b[5]_PORT_A_data_in_reg = DFFE(PB1_q_b[5]_PORT_A_data_in, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[5]_PORT_A_address_reg = DFFE(PB1_q_b[5]_PORT_A_address, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[5]_PORT_B_address_reg = DFFE(PB1_q_b[5]_PORT_B_address, PB1_q_b[5]_clock_1, , , PB1_q_b[5]_clock_enable_1);
PB1_q_b[5]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[5]_PORT_A_write_enable_reg = DFFE(PB1_q_b[5]_PORT_A_write_enable, PB1_q_b[5]_clock_0, , , );
PB1_q_b[5]_PORT_B_read_enable = VCC;
PB1_q_b[5]_PORT_B_read_enable_reg = DFFE(PB1_q_b[5]_PORT_B_read_enable, PB1_q_b[5]_clock_1, , , PB1_q_b[5]_clock_enable_1);
PB1_q_b[5]_clock_0 = CLOCK_50;
PB1_q_b[5]_clock_1 = CLOCK_50;
PB1_q_b[5]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[5]_clock_enable_1 = T1L82;
PB1_q_b[5]_PORT_B_data_out = MEMORY(PB1_q_b[5]_PORT_A_data_in_reg, , PB1_q_b[5]_PORT_A_address_reg, PB1_q_b[5]_PORT_B_address_reg, PB1_q_b[5]_PORT_A_write_enable_reg, , , PB1_q_b[5]_PORT_B_read_enable_reg, , , PB1_q_b[5]_clock_0, PB1_q_b[5]_clock_1, PB1_q_b[5]_clock_enable_0, PB1_q_b[5]_clock_enable_1, , , , );
PB1_q_b[5] = PB1_q_b[5]_PORT_B_data_out[0];


--PB1_q_b[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 64, Port A Width: 1, Port B Depth: 64, Port B Width: 1
--Port A Logical Depth: 64, Port A Logical Width: 8, Port B Logical Depth: 64, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
PB1_q_b[6]_PORT_A_data_in = UC1_d_writedata[6];
PB1_q_b[6]_PORT_A_data_in_reg = DFFE(PB1_q_b[6]_PORT_A_data_in, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_A_address = BUS(QB2_counter_reg_bit[0], QB2_counter_reg_bit[1], QB2_counter_reg_bit[2], QB2_counter_reg_bit[3], QB2_counter_reg_bit[4], QB2_counter_reg_bit[5]);
PB1_q_b[6]_PORT_A_address_reg = DFFE(PB1_q_b[6]_PORT_A_address, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_B_address = BUS(QB1_counter_reg_bit[0], QB1_counter_reg_bit[1], QB1_counter_reg_bit[2], QB1_counter_reg_bit[3], QB1_counter_reg_bit[4], QB1_counter_reg_bit[5]);
PB1_q_b[6]_PORT_B_address_reg = DFFE(PB1_q_b[6]_PORT_B_address, PB1_q_b[6]_clock_1, , , PB1_q_b[6]_clock_enable_1);
PB1_q_b[6]_PORT_A_write_enable = T1_fifo_wr;
PB1_q_b[6]_PORT_A_write_enable_reg = DFFE(PB1_q_b[6]_PORT_A_write_enable, PB1_q_b[6]_clock_0, , , );
PB1_q_b[6]_PORT_B_read_enable = VCC;
PB1_q_b[6]_PORT_B_read_enable_reg = DFFE(PB1_q_b[6]_PORT_B_read_enable, PB1_q_b[6]_clock_1, , , PB1_q_b[6]_clock_enable_1);
PB1_q_b[6]_clock_0 = CLOCK_50;
PB1_q_b[6]_clock_1 = CLOCK_50;
PB1_q_b[6]_clock_enable_0 = T1_fifo_wr;
PB1_q_b[6]_clock_enable_1 = T1L82;
PB1_q_b[6]_PORT_B_data_out = MEMORY(PB1_q_b[6]_PORT_A_data_in_reg, , PB1_q_b[6]_PORT_A_address_reg, PB1_q_b[6]_PORT_B_address_reg, PB1_q_b[6]_PORT_A_write_enable_reg, , , PB1_q_b[6]_PORT_B_read_enable_reg, , , PB1_q_b[6]_clock_0, PB1_q_b[6]_clock_1, PB1_q_b[6]_clock_enable_0, PB1_q_b[6]_clock_enable_1, , , , );
PB1_q_b[6] = PB1_q_b[6]_PORT_B_data_out[0];


--cntr[17] is cntr[17]
--register power-up is low

cntr[17] = DFFEAS(A1L30, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L34 is Add0~33
A1L34_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L34 = SUM(A1L34_adder_eqn);

--A1L35 is Add0~34
A1L35_adder_eqn = ( cntr[16] ) + ( GND ) + ( A1L39 );
A1L35 = CARRY(A1L35_adder_eqn);


--EB1_count[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[2]
--register power-up is low

EB1_count[2] = AMPP_FUNCTION(A1L136, EB1_count[1], !A1L128, !A1L134, EB1L57);


--CD1_break_readreg[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]
--register power-up is low

CD1_break_readreg[23] = DFFEAS(PD1_jdo[23], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]
--register power-up is low

CD1_break_readreg[7] = DFFEAS(PD1_jdo[7], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]
--register power-up is low

CD1_break_readreg[13] = DFFEAS(PD1_jdo[13], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]
--register power-up is low

CD1_break_readreg[14] = DFFEAS(PD1_jdo[14], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]
--register power-up is low

CD1_break_readreg[11] = DFFEAS(PD1_jdo[11], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]
--register power-up is low

CD1_break_readreg[12] = DFFEAS(PD1_jdo[12], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]
--register power-up is low

CD1_break_readreg[10] = DFFEAS(PD1_jdo[10], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]
--register power-up is low

CD1_break_readreg[8] = DFFEAS(PD1_jdo[8], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--CD1_break_readreg[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]
--register power-up is low

CD1_break_readreg[9] = DFFEAS(PD1_jdo[9], CLOCK_50,  ,  , CD1L23,  ,  , CD1L24,  );


--cntr[16] is cntr[16]
--register power-up is low

cntr[16] = DFFEAS(A1L34, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L38 is Add0~37
A1L38_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L38 = SUM(A1L38_adder_eqn);

--A1L39 is Add0~38
A1L39_adder_eqn = ( cntr[15] ) + ( GND ) + ( A1L43 );
A1L39 = CARRY(A1L39_adder_eqn);


--cntr[15] is cntr[15]
--register power-up is low

cntr[15] = DFFEAS(A1L38, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L42 is Add0~41
A1L42_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L42 = SUM(A1L42_adder_eqn);

--A1L43 is Add0~42
A1L43_adder_eqn = ( cntr[14] ) + ( GND ) + ( A1L47 );
A1L43 = CARRY(A1L43_adder_eqn);


--cntr[14] is cntr[14]
--register power-up is low

cntr[14] = DFFEAS(A1L42, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L46 is Add0~45
A1L46_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L46 = SUM(A1L46_adder_eqn);

--A1L47 is Add0~46
A1L47_adder_eqn = ( cntr[13] ) + ( GND ) + ( A1L51 );
A1L47 = CARRY(A1L47_adder_eqn);


--cntr[13] is cntr[13]
--register power-up is low

cntr[13] = DFFEAS(A1L46, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L50 is Add0~49
A1L50_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L50 = SUM(A1L50_adder_eqn);

--A1L51 is Add0~50
A1L51_adder_eqn = ( cntr[12] ) + ( GND ) + ( A1L55 );
A1L51 = CARRY(A1L51_adder_eqn);


--cntr[12] is cntr[12]
--register power-up is low

cntr[12] = DFFEAS(A1L50, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L54 is Add0~53
A1L54_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L54 = SUM(A1L54_adder_eqn);

--A1L55 is Add0~54
A1L55_adder_eqn = ( cntr[11] ) + ( GND ) + ( A1L59 );
A1L55 = CARRY(A1L55_adder_eqn);


--cntr[11] is cntr[11]
--register power-up is low

cntr[11] = DFFEAS(A1L54, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L58 is Add0~57
A1L58_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L58 = SUM(A1L58_adder_eqn);

--A1L59 is Add0~58
A1L59_adder_eqn = ( cntr[10] ) + ( GND ) + ( A1L63 );
A1L59 = CARRY(A1L59_adder_eqn);


--cntr[10] is cntr[10]
--register power-up is low

cntr[10] = DFFEAS(A1L58, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L62 is Add0~61
A1L62_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L62 = SUM(A1L62_adder_eqn);

--A1L63 is Add0~62
A1L63_adder_eqn = ( cntr[9] ) + ( GND ) + ( A1L67 );
A1L63 = CARRY(A1L63_adder_eqn);


--cntr[9] is cntr[9]
--register power-up is low

cntr[9] = DFFEAS(A1L62, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L66 is Add0~65
A1L66_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L66 = SUM(A1L66_adder_eqn);

--A1L67 is Add0~66
A1L67_adder_eqn = ( cntr[8] ) + ( GND ) + ( A1L71 );
A1L67 = CARRY(A1L67_adder_eqn);


--cntr[8] is cntr[8]
--register power-up is low

cntr[8] = DFFEAS(A1L66, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L70 is Add0~69
A1L70_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L70 = SUM(A1L70_adder_eqn);

--A1L71 is Add0~70
A1L71_adder_eqn = ( cntr[7] ) + ( GND ) + ( A1L75 );
A1L71 = CARRY(A1L71_adder_eqn);


--cntr[7] is cntr[7]
--register power-up is low

cntr[7] = DFFEAS(A1L70, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L74 is Add0~73
A1L74_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L74 = SUM(A1L74_adder_eqn);

--A1L75 is Add0~74
A1L75_adder_eqn = ( cntr[6] ) + ( GND ) + ( A1L79 );
A1L75 = CARRY(A1L75_adder_eqn);


--cntr[6] is cntr[6]
--register power-up is low

cntr[6] = DFFEAS(A1L74, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L78 is Add0~77
A1L78_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L78 = SUM(A1L78_adder_eqn);

--A1L79 is Add0~78
A1L79_adder_eqn = ( cntr[5] ) + ( GND ) + ( A1L83 );
A1L79 = CARRY(A1L79_adder_eqn);


--cntr[5] is cntr[5]
--register power-up is low

cntr[5] = DFFEAS(A1L78, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L82 is Add0~81
A1L82_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L82 = SUM(A1L82_adder_eqn);

--A1L83 is Add0~82
A1L83_adder_eqn = ( cntr[4] ) + ( GND ) + ( A1L87 );
A1L83 = CARRY(A1L83_adder_eqn);


--cntr[4] is cntr[4]
--register power-up is low

cntr[4] = DFFEAS(A1L82, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L86 is Add0~85
A1L86_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L86 = SUM(A1L86_adder_eqn);

--A1L87 is Add0~86
A1L87_adder_eqn = ( cntr[3] ) + ( GND ) + ( A1L91 );
A1L87 = CARRY(A1L87_adder_eqn);


--cntr[3] is cntr[3]
--register power-up is low

cntr[3] = DFFEAS(A1L86, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L90 is Add0~89
A1L90_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L90 = SUM(A1L90_adder_eqn);

--A1L91 is Add0~90
A1L91_adder_eqn = ( cntr[2] ) + ( GND ) + ( A1L95 );
A1L91 = CARRY(A1L91_adder_eqn);


--cntr[2] is cntr[2]
--register power-up is low

cntr[2] = DFFEAS(A1L90, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L94 is Add0~93
A1L94_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L94 = SUM(A1L94_adder_eqn);

--A1L95 is Add0~94
A1L95_adder_eqn = ( cntr[1] ) + ( GND ) + ( A1L99 );
A1L95 = CARRY(A1L95_adder_eqn);


--cntr[1] is cntr[1]
--register power-up is low

cntr[1] = DFFEAS(A1L94, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--A1L98 is Add0~97
A1L98_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L98 = SUM(A1L98_adder_eqn);

--A1L99 is Add0~98
A1L99_adder_eqn = ( cntr[0] ) + ( VCC ) + ( !VCC );
A1L99 = CARRY(A1L99_adder_eqn);


--cntr[0] is cntr[0]
--register power-up is low

cntr[0] = DFFEAS(A1L98, CLOCK_50,  ,  ,  ,  ,  , !key0_d3,  );


--UC1L922 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~16
UC1L922 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[17])))) # (UC1L921))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[17])))) # (UC1L921))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte3_data[1]))))) ) );


--UC1L933 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~20
UC1L933 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[20])))) # (UC1L932))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[20])))) # (UC1L932))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte3_data[4]))))) ) );


--UC1L938 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~24
UC1L938 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[21])))) # (UC1L937))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[21])))) # (UC1L937))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte3_data[5]))))) ) );


--UC1L946 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~28
UC1L946 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[23])))) # (UC1L945))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[23])))) # (UC1L945))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte3_data[7]))))) ) );


--UC1L887 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~16
UC1L887 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[11])))) # (UC1L886))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[11])))) # (UC1L886))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte2_data[3]))))) ) );


--UC1L895 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~20
UC1L895 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[13])))) # (UC1L894))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[13])))) # (UC1L894))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte2_data[5]))))) ) );


--UC1L900 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~24
UC1L900 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[14])))) # (UC1L899))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[14])))) # (UC1L899))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte2_data[6]))))) ) );


--UC1L905 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~28
UC1L905 = ( !UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[15])))) # (UC1L904))) # (UC1_av_ld_aligning_data & ((((UC1L848))))) ) ) # ( UC1L671 & ( (!UC1_av_ld_aligning_data & (((HC3L1 & ((ZD1_q_a[15])))) # (UC1L904))) # (UC1_av_ld_aligning_data & ((((UC1_av_ld_byte2_data[7]))))) ) );


--UC1L789 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg_inst_nxt~0
UC1L789 = ( !UC1_R_ctrl_break & ( (!UC1L584 & (UC1_W_bstatus_reg)) # (UC1L584 & ((!UC1_R_ctrl_wrctl_inst & (UC1_W_bstatus_reg)) # (UC1_R_ctrl_wrctl_inst & ((!UC1_D_iw[6] & ((UC1_E_src1[0]))) # (UC1_D_iw[6] & (UC1_W_bstatus_reg)))))) ) ) # ( UC1_R_ctrl_break & ( (((UC1_W_status_reg_pie))) ) );


--UC1L842 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~1
UC1L842 = ( !UC1L567 & ( (UC1L667 & ((!UC1L568 & (UC1L841)) # (UC1L568 & ((!UC1L543 & (UC1L841)) # (UC1L543 & ((UC1_W_bstatus_reg))))))) ) ) # ( UC1L567 & ( ((UC1L667 & ((!UC1L543 & (UC1L841)) # (UC1L543 & ((UC1_W_estatus_reg)))))) ) );


--UC1L749 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~1
UC1L749 = ( !UC1_D_iw[14] & ( (!UC1_D_iw[13] & (UC1_D_iw[12] & (!UC1_D_iw[16] & (!UC1_D_iw[11] & UC1L543)))) ) ) # ( UC1_D_iw[14] & ( (!UC1_D_iw[13] & (UC1_D_iw[12] & (UC1_D_iw[15] & (!UC1_D_iw[11] & UC1L543)))) ) );


--EB1L45 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~1
EB1L45 = AMPP_FUNCTION(!A1L129, !A1L139, !A1L132, !A1L134, !EB1_state, !A1L137, !A1L130);


--UC1L804 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[0]~31
UC1L804 = ( !UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (((!UC1_R_ctrl_br_cmp & ((UC1_W_alu_result[0]))) # (UC1_R_ctrl_br_cmp & (UC1_W_cmp_result))))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[0])))) ) ) # ( UC1_R_ctrl_rd_ctl_reg & ( (!UC1_R_ctrl_ld & (((!UC1_R_ctrl_br_cmp & ((UC1_W_control_rd_data[0]))) # (UC1_R_ctrl_br_cmp & (UC1_W_cmp_result))))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[0])))) ) );


--SW[0] is SW[0]
SW[0] = INPUT();


--SW[1] is SW[1]
SW[1] = INPUT();


--SW[2] is SW[2]
SW[2] = INPUT();


--SW[3] is SW[3]
SW[3] = INPUT();


--SW[4] is SW[4]
SW[4] = INPUT();


--SW[5] is SW[5]
SW[5] = INPUT();


--SW[6] is SW[6]
SW[6] = INPUT();


--SW[7] is SW[7]
SW[7] = INPUT();


--SW[8] is SW[8]
SW[8] = INPUT();


--SW[9] is SW[9]
SW[9] = INPUT();


--KEY[2] is KEY[2]
KEY[2] = INPUT();


--KEY[3] is KEY[3]
KEY[3] = INPUT();


--LEDR[0] is LEDR[0]
LEDR[0] = OUTPUT(V1_data_out[0]);


--LEDR[1] is LEDR[1]
LEDR[1] = OUTPUT(V1_data_out[1]);


--LEDR[2] is LEDR[2]
LEDR[2] = OUTPUT(V1_data_out[2]);


--LEDR[3] is LEDR[3]
LEDR[3] = OUTPUT(V1_data_out[3]);


--LEDR[4] is LEDR[4]
LEDR[4] = OUTPUT(V1_data_out[4]);


--LEDR[5] is LEDR[5]
LEDR[5] = OUTPUT(V1_data_out[5]);


--LEDR[6] is LEDR[6]
LEDR[6] = OUTPUT(V1_data_out[6]);


--LEDR[7] is LEDR[7]
LEDR[7] = OUTPUT(V1_data_out[7]);


--LEDR[8] is LEDR[8]
LEDR[8] = OUTPUT(cntr[24]);


--LEDR[9] is LEDR[9]
LEDR[9] = OUTPUT(A1L197);


--A1L133 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_rti
A1L133 = INPUT();


--A1L138 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdo
A1L138 = OUTPUT(EB1_adapted_tdo);


--A1L131 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_out_0_
A1L131 = OUTPUT(A1L130);


--A1L163 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tms
A1L163 = INPUT();


--A1L159 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_tlr
A1L159 = INPUT();


--A1L156 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdrs
A1L156 = INPUT();


--A1L148 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1dr
A1L148 = INPUT();


--A1L152 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pdr
A1L152 = INPUT();


--A1L150 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2dr
A1L150 = INPUT();


--A1L158 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sirs
A1L158 = INPUT();


--A1L147 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cir
A1L147 = INPUT();


--A1L157 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sir
A1L157 = INPUT();


--A1L149 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e1ir
A1L149 = INPUT();


--A1L153 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_pir
A1L153 = INPUT();


--A1L151 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_e2ir
A1L151 = INPUT();


--A1L161 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_uir
A1L161 = INPUT();


--A1L140 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_clr
A1L140 = INPUT();


--A1L165 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdo
A1L165 = OUTPUT(QD1_sr[0]);


--A1L144 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_0_
A1L144 = OUTPUT(QD1_ir_out[0]);


--A1L145 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_out_1_
A1L145 = OUTPUT(QD1_ir_out[1]);


--V1_data_out[0] is nios_system:u0|nios_system_leds:leds|data_out[0]
--register power-up is low

V1_data_out[0] = DFFEAS(UC1_d_writedata[0], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[1] is nios_system:u0|nios_system_leds:leds|data_out[1]
--register power-up is low

V1_data_out[1] = DFFEAS(UC1_d_writedata[1], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[2] is nios_system:u0|nios_system_leds:leds|data_out[2]
--register power-up is low

V1_data_out[2] = DFFEAS(UC1_d_writedata[2], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[3] is nios_system:u0|nios_system_leds:leds|data_out[3]
--register power-up is low

V1_data_out[3] = DFFEAS(UC1_d_writedata[3], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[4] is nios_system:u0|nios_system_leds:leds|data_out[4]
--register power-up is low

V1_data_out[4] = DFFEAS(UC1_d_writedata[4], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[5] is nios_system:u0|nios_system_leds:leds|data_out[5]
--register power-up is low

V1_data_out[5] = DFFEAS(UC1_d_writedata[5], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[6] is nios_system:u0|nios_system_leds:leds|data_out[6]
--register power-up is low

V1_data_out[6] = DFFEAS(UC1_d_writedata[6], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--V1_data_out[7] is nios_system:u0|nios_system_leds:leds|data_out[7]
--register power-up is low

V1_data_out[7] = DFFEAS(UC1_d_writedata[7], CLOCK_50, !AE1_r_sync_rst,  , V1L3,  ,  ,  ,  );


--EB1_adapted_tdo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|adapted_tdo
--register power-up is low

EB1_adapted_tdo = AMPP_FUNCTION(!A1L136, EB1_td_shift[0], !A1L128);


--A1L130 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ir_in_0_
A1L130 = INPUT();


--QD1_sr[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[0]
--register power-up is low

QD1_sr[0] = DFFEAS(QD1L56, A1L162,  ,  ,  ,  ,  ,  ,  );


--QD1_ir_out[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]
--register power-up is low

QD1_ir_out[0] = DFFEAS(SD3_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--QD1_ir_out[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]
--register power-up is low

QD1_ir_out[1] = DFFEAS(SD2_dreg[0], A1L162,  ,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[0]
--register power-up is low

UC1_d_writedata[0] = DFFEAS(ZC2_q_b[0], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CLOCK_50 is CLOCK_50
CLOCK_50 = INPUT();


--AE1_r_sync_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst
--register power-up is low

AE1_r_sync_rst = DFFEAS(AE1L1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_d_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write
--register power-up is low

UC1_d_write = DFFEAS(UC1_E_st_stall, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_write_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted
--register power-up is low

BC1_write_accepted = DFFEAS(BC1L13, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L1 is nios_system:u0|nios_system_leds:leds|always0~0
V1L1 = (UC1_d_write & !BC1_write_accepted);


--YB6_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB6_mem_used[1] = DFFEAS(YB6L5, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--CC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~0
CC1L1 = (!UC1_W_alu_result[15] & (UC1_W_alu_result[14] & (!UC1_W_alu_result[13] & !UC1_W_alu_result[12])));


--CC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~0
CC1L3 = ( !UC1_W_alu_result[7] & ( !UC1_W_alu_result[6] & ( (UC1_W_alu_result[11] & (!UC1_W_alu_result[10] & (!UC1_W_alu_result[9] & !UC1_W_alu_result[8]))) ) ) );


--CC1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal3~1
CC1L4 = (!UC1_W_alu_result[5] & (UC1_W_alu_result[4] & (CC1L1 & CC1L3)));


--EB1_rst1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst1
--register power-up is low

EB1_rst1 = AMPP_FUNCTION(CLOCK_50, GND, !AE1_r_sync_rst);


--ZB6_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB6_wait_latency_counter[1] = DFFEAS(ZB6L17, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB6_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB6_wait_latency_counter[0] = DFFEAS(ZB6L18, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1L2 is nios_system:u0|nios_system_leds:leds|always0~1
V1L2 = ( !UC1_W_alu_result[3] & ( (EB1_rst1 & (!ZB6_wait_latency_counter[1] & (!ZB6_wait_latency_counter[0] & !UC1_W_alu_result[2]))) ) );


--V1L3 is nios_system:u0|nios_system_leds:leds|always0~2
V1L3 = (V1L1 & (!YB6_mem_used[1] & (CC1L4 & V1L2)));


--UC1_d_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[1]
--register power-up is low

UC1_d_writedata[1] = DFFEAS(ZC2_q_b[1], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[2]
--register power-up is low

UC1_d_writedata[2] = DFFEAS(ZC2_q_b[2], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[3]
--register power-up is low

UC1_d_writedata[3] = DFFEAS(ZC2_q_b[3], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[4]
--register power-up is low

UC1_d_writedata[4] = DFFEAS(ZC2_q_b[4], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[5]
--register power-up is low

UC1_d_writedata[5] = DFFEAS(ZC2_q_b[5], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[6]
--register power-up is low

UC1_d_writedata[6] = DFFEAS(ZC2_q_b[6], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_d_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[7]
--register power-up is low

UC1_d_writedata[7] = DFFEAS(ZC2_q_b[7], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--key0_d3 is key0_d3
--register power-up is low

key0_d3 = DFFEAS(key0_d2, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--A1L136 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_raw_tck
A1L136 = INPUT();


--A1L128 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_clr
A1L128 = INPUT();


--A1L155 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_sdr
A1L155 = INPUT();


--A1L166 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_usr1
A1L166 = INPUT();


--A1L141 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ena
A1L141 = INPUT();


--ND1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_sdr~0
ND1L2 = (A1L155 & (!A1L166 & A1L141));


--A1L146 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_cdr
A1L146 = INPUT();


--QD1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~5
QD1L54 = (QD1_sr[0] & (((!A1L141) # (!A1L146)) # (A1L166)));


--SD3_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]
--register power-up is low

SD3_dreg[0] = DFFEAS(SD3_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--A1L142 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_0_
A1L142 = INPUT();


--A1L143 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_ir_in_1_
A1L143 = INPUT();


--QD1L55 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~6
QD1L55 = ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & SD3_dreg[0]))) ) ) );


--QD1_DRsize.000 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000
--register power-up is low

QD1_DRsize.000 = DFFEAS(VCC, A1L162,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--A1L164 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_tdi
A1L164 = INPUT();


--QD1L56 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~7
QD1L56 = ( QD1_DRsize.000 & ( A1L164 & ( (!ND1L2 & (((QD1L55)) # (QD1L54))) # (ND1L2 & (((QD1_sr[1])))) ) ) ) # ( !QD1_DRsize.000 & ( A1L164 & ( ((QD1L55) # (QD1L54)) # (ND1L2) ) ) ) # ( QD1_DRsize.000 & ( !A1L164 & ( (!ND1L2 & (((QD1L55)) # (QD1L54))) # (ND1L2 & (((QD1_sr[1])))) ) ) ) # ( !QD1_DRsize.000 & ( !A1L164 & ( (!ND1L2 & ((QD1L55) # (QD1L54))) ) ) );


--A1L162 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_raw_tck
A1L162 = INPUT();


--SD2_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]
--register power-up is low

SD2_dreg[0] = DFFEAS(SD2_din_s1, A1L162,  ,  ,  ,  ,  ,  ,  );


--AE1_altera_reset_synchronizer_int_chain[4] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[4] = DFFEAS(AE1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1_r_sync_rst_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[1]
--register power-up is low

AE1_r_sync_rst_chain[1] = DFFEAS(AE1L17, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1L1 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|WideOr0~0
AE1L1 = ((AE1_r_sync_rst & !AE1_r_sync_rst_chain[1])) # (AE1_altera_reset_synchronizer_int_chain[4]);


--UC1_E_new_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_new_inst
--register power-up is low

UC1_E_new_inst = DFFEAS(UC1_R_valid, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L970 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_write_nxt~0
UC1L970 = (UC1_E_new_inst & UC1_R_ctrl_st);


--UC1_d_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read
--register power-up is low

UC1_d_read = DFFEAS(UC1_d_read_nxt, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~0
BC1L1 = (!BC1_write_accepted & !UC1_d_read);


--YB2_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB2_mem_used[1] = DFFEAS(YB2L14, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]
--register power-up is low

ZB2_wait_latency_counter[1] = DFFEAS(ZB2L42, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[0]
--register power-up is low

WB1_saved_grant[0] = DFFEAS(MC1L1, CLOCK_50, !AE1_r_sync_rst,  , WB1L56,  ,  ,  ,  );


--ZB2_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[0]
--register power-up is low

ZB2_wait_latency_counter[0] = DFFEAS(ZB2L43, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC1_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted
--register power-up is low

BC1_read_accepted = DFFEAS(BC1L10, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src4_valid~0
TB1L16 = ( BC1_read_accepted & ( (EB1_rst1 & (UC1_d_write & !BC1_write_accepted)) ) ) # ( !BC1_read_accepted & ( (EB1_rst1 & (((UC1_d_write & !BC1_write_accepted)) # (UC1_d_read))) ) );


--CC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal5~0
CC1L5 = ( CC1L3 & ( (UC1_W_alu_result[3] & (UC1_W_alu_result[5] & (!UC1_W_alu_result[4] & CC1L1))) ) );


--CC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal1~1
CC1L2 = ( !UC1_W_alu_result[12] & ( (!UC1_W_alu_result[11] & (!UC1_W_alu_result[15] & (UC1_W_alu_result[14] & !UC1_W_alu_result[13]))) ) );


--CC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|Equal6~0
CC1L6 = (UC1_W_alu_result[15] & UC1_W_alu_result[14]);


--CC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~0
CC1L7 = (!UC1_W_alu_result[3] & UC1_W_alu_result[5]);


--CC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~1
CC1L8 = ( !BC1_read_accepted & ( CC1L7 & ( (!UC1_W_alu_result[4] & (CC1L1 & (CC1L3 & UC1_d_read))) ) ) );


--TB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~0
TB1L6 = ( UC1_d_read & ( BC1_read_accepted & ( (!UC1_W_alu_result[5] & (UC1_W_alu_result[4] & (CC1L1 & CC1L3))) ) ) ) # ( !UC1_d_read & ( BC1_read_accepted & ( (!UC1_W_alu_result[5] & (UC1_W_alu_result[4] & (CC1L1 & CC1L3))) ) ) ) # ( UC1_d_read & ( !BC1_read_accepted & ( (!UC1_W_alu_result[5] & (CC1L1 & CC1L3)) ) ) ) # ( !UC1_d_read & ( !BC1_read_accepted & ( (!UC1_W_alu_result[5] & (UC1_W_alu_result[4] & (CC1L1 & CC1L3))) ) ) );


--TB1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src1_valid~0
TB1L14 = ( !CC1L8 & ( !TB1L6 & ( (TB1L16 & (!CC1L5 & (!CC1L2 & !CC1L6))) ) ) );


--WB1_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|saved_grant[1]
--register power-up is low

WB1_saved_grant[1] = DFFEAS(MC1L2, CLOCK_50, !AE1_r_sync_rst,  , WB1L56,  ,  ,  ,  );


--UC1_F_pc[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[13]
--register power-up is low

UC1_F_pc[13] = DFFEAS(UC1L666, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid,  ,  ,  ,  );


--UC1_F_pc[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[12]
--register power-up is low

UC1_F_pc[12] = DFFEAS(UC1L665, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid,  ,  ,  ,  );


--DC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|src_channel[0]~0
DC1L2 = ( UC1_F_pc[11] & ( (!UC1_F_pc[13] & !UC1_F_pc[12]) ) ) # ( !UC1_F_pc[11] & ( (!UC1_F_pc[12] & ((!UC1_F_pc[13]) # ((!UC1_F_pc[9] & !UC1_F_pc[10])))) ) );


--UC1_i_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read
--register power-up is low

UC1_i_read = DFFEAS(UC1L1010, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--BC2_read_accepted is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted
--register power-up is low

BC2_read_accepted = DFFEAS(BC2L6, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|cp_valid~0
AC2L1 = (EB1_rst1 & (!UC1_i_read & !BC2_read_accepted));


--WB1L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_valid~0
WB1L54 = (WB1_saved_grant[1] & (!DC1L2 & AC2L1));


--ZB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_waitrequest_generated~0
ZB2L34 = ( TB1L14 & ( WB1L54 & ( !ZB2_wait_latency_counter[0] $ (((!V1L1) # ((!WB1_saved_grant[0]) # (YB2_mem_used[1])))) ) ) ) # ( !TB1L14 & ( WB1L54 & ( !ZB2_wait_latency_counter[0] $ (((!V1L1) # ((!WB1_saved_grant[0]) # (YB2_mem_used[1])))) ) ) ) # ( TB1L14 & ( !WB1L54 & ( !ZB2_wait_latency_counter[0] $ (((!V1L1) # ((!WB1_saved_grant[0]) # (YB2_mem_used[1])))) ) ) ) # ( !TB1L14 & ( !WB1L54 & ( ZB2_wait_latency_counter[0] ) ) );


--TB1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~1
TB1L7 = ( !CC1L8 & ( !TB1L6 & ( (!CC1L5 & (WB1_saved_grant[0] & (!CC1L2 & !CC1L6))) ) ) );


--TB1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~2
TB1L8 = ( TB1L7 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2L34))) ) );


--YB5_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB5_mem_used[1] = DFFEAS(YB5L11, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[0]
--register power-up is low

WB3_saved_grant[0] = DFFEAS(MC3L1, CLOCK_50, !AE1_r_sync_rst,  , WB3L58,  ,  ,  ,  );


--TB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~0
TB1L1 = (UC1_W_alu_result[15] & (UC1_W_alu_result[14] & (!YB5_mem_used[1] & WB3_saved_grant[0])));


--TB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~1
TB1L2 = ( CC1L4 & ( TB1L16 & ( (!ZB6_wait_latency_counter[1] & (!YB6_mem_used[1] & (!ZB6_wait_latency_counter[0] $ (!V1L1)))) ) ) ) # ( CC1L4 & ( !TB1L16 & ( (!ZB6_wait_latency_counter[1] & (ZB6_wait_latency_counter[0] & !YB6_mem_used[1])) ) ) );


--CC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router:router|always1~2
CC1L9 = ( UC1_d_read & ( !BC1_read_accepted & ( (!UC1_W_alu_result[5] & (!UC1_W_alu_result[4] & (CC1L1 & CC1L3))) ) ) );


--YB7_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB7_mem_used[1] = DFFEAS(YB7L5, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]
--register power-up is low

ZB7_wait_latency_counter[1] = DFFEAS(ZB7L12, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[0]
--register power-up is low

ZB7_wait_latency_counter[0] = DFFEAS(ZB7L13, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~0
ZB7L5 = ( !ZB7_wait_latency_counter[1] & ( ZB7_wait_latency_counter[0] & ( (CC1L9 & (!YB7_mem_used[1] & ((!V1L1) # (!TB1L16)))) ) ) ) # ( !ZB7_wait_latency_counter[1] & ( !ZB7_wait_latency_counter[0] & ( (V1L1 & (TB1L16 & (CC1L9 & !YB7_mem_used[1]))) ) ) );


--YB3_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB3_mem_used[1] = DFFEAS(YB3L5, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB3_av_readdata_pre[1] = DFFEAS(VCC, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]
--register power-up is low

ZB3_wait_latency_counter[1] = DFFEAS(ZB3L14, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB3_wait_latency_counter[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]
--register power-up is low

ZB3_wait_latency_counter[0] = DFFEAS(ZB3L15, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--XB3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|m0_write~0
XB3L1 = ( !YB3_mem_used[1] & ( (EB1_rst1 & (UC1_d_write & !BC1_write_accepted)) ) );


--TB1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~3
TB1L9 = ( !ZB3_wait_latency_counter[0] & ( XB3L1 & ( (CC1L8 & (!YB3_mem_used[1] & (ZB3_av_readdata_pre[1] & !ZB3_wait_latency_counter[1]))) ) ) ) # ( ZB3_wait_latency_counter[0] & ( !XB3L1 & ( (CC1L8 & (!YB3_mem_used[1] & (ZB3_av_readdata_pre[1] & !ZB3_wait_latency_counter[1]))) ) ) );


--YB1_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB1_mem_used[1] = DFFEAS(YB1L6, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_av_waitrequest is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest
--register power-up is low

T1_av_waitrequest = DFFEAS(T1L68, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~4
TB1L10 = ( CC1L3 & ( T1_av_waitrequest & ( (UC1_W_alu_result[3] & (UC1_W_alu_result[5] & (!UC1_W_alu_result[4] & CC1L1))) ) ) );


--BC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|uav_read~0
BC1L11 = (UC1_d_read & !BC1_read_accepted);


--TB1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~5
TB1L11 = ( CC1L3 & ( BC1L11 & ( (CC1L1 & ((!UC1_W_alu_result[5]) # (!UC1_W_alu_result[4]))) ) ) ) # ( CC1L3 & ( !BC1L11 & ( (CC1L1 & ((!UC1_W_alu_result[5] & ((UC1_W_alu_result[4]))) # (UC1_W_alu_result[5] & (UC1_W_alu_result[3] & !UC1_W_alu_result[4])))) ) ) );


--WB2_saved_grant[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[0]
--register power-up is low

WB2_saved_grant[0] = DFFEAS(MC2L1, CLOCK_50, !AE1_r_sync_rst,  , WB2L55,  ,  ,  ,  );


--MD1_waitrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest
--register power-up is low

MD1_waitrequest = DFFEAS(MD1L155, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--YB4_mem_used[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]
--register power-up is low

YB4_mem_used[1] = DFFEAS(YB4L11, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--TB1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~6
TB1L12 = (WB2_saved_grant[0] & (!MD1_waitrequest & !YB4_mem_used[1]));


--TB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~2
TB1L3 = ( TB1L11 & ( TB1L12 & ( (!YB1_mem_used[1] & TB1L10) ) ) ) # ( !TB1L11 & ( TB1L12 & ( (!YB1_mem_used[1] & (((CC1L2 & !CC1L6)) # (TB1L10))) # (YB1_mem_used[1] & (((CC1L2 & !CC1L6)))) ) ) ) # ( TB1L11 & ( !TB1L12 & ( (!YB1_mem_used[1] & TB1L10) ) ) ) # ( !TB1L11 & ( !TB1L12 & ( (!YB1_mem_used[1] & TB1L10) ) ) );


--TB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~3
TB1L4 = ( !TB1L9 & ( !TB1L3 & ( (!EB1_rst1) # ((!TB1L1 & (!TB1L2 & !ZB7L5))) ) ) );


--BC1_end_begintransfer is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer
--register power-up is low

BC1_end_begintransfer = DFFEAS(BC1L6, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB2_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg[0]
--register power-up is low

ZB2_read_latency_shift_reg[0] = DFFEAS(ZB2L37, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB2_mem[0][73] = DFFEAS(YB2L15, CLOCK_50, !AE1_r_sync_rst,  , YB2L12,  ,  ,  ,  );


--YB2_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[0][55]
--register power-up is low

YB2_mem[0][55] = DFFEAS(YB2L16, CLOCK_50, !AE1_r_sync_rst,  , YB2L12,  ,  ,  ,  );


--HC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src0_valid~0
HC1L1 = (ZB2_read_latency_shift_reg[0] & ((!YB2_mem[0][73]) # (!YB2_mem[0][55])));


--ZB4_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB4_read_latency_shift_reg[0] = DFFEAS(ZB4L36, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB4_mem[0][73] = DFFEAS(YB4L14, CLOCK_50, !AE1_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--YB4_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]
--register power-up is low

YB4_mem[0][55] = DFFEAS(YB4L15, CLOCK_50, !AE1_r_sync_rst,  , YB4L12,  ,  ,  ,  );


--HC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src0_valid~0
HC2L1 = (ZB4_read_latency_shift_reg[0] & ((!YB4_mem[0][73]) # (!YB4_mem[0][55])));


--ZB5_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB5_read_latency_shift_reg[0] = DFFEAS(ZB5L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5_mem[0][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][73]
--register power-up is low

YB5_mem[0][73] = DFFEAS(YB5L14, CLOCK_50, !AE1_r_sync_rst,  , YB5L12,  ,  ,  ,  );


--YB5_mem[0][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][55]
--register power-up is low

YB5_mem[0][55] = DFFEAS(YB5L15, CLOCK_50, !AE1_r_sync_rst,  , YB5L12,  ,  ,  ,  );


--HC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|src0_valid~0
HC3L1 = (ZB5_read_latency_shift_reg[0] & ((!YB5_mem[0][73]) # (!YB5_mem[0][55])));


--ZB1_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB1_read_latency_shift_reg[0] = DFFEAS(ZB1L28, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]
--register power-up is low

ZB3_read_latency_shift_reg[0] = DFFEAS(ZB3L8, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB6_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB6_read_latency_shift_reg[0] = DFFEAS(ZB6L12, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_read_latency_shift_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg[0]
--register power-up is low

ZB7_read_latency_shift_reg[0] = DFFEAS(ZB7L7, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1~0
JC1L2 = (!ZB1_read_latency_shift_reg[0] & (!ZB3_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & !ZB7_read_latency_shift_reg[0])));


--JC1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|WideOr1
JC1_WideOr1 = (!HC1L1 & (!HC2L1 & (!HC3L1 & JC1L2)));


--BC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~1
BC1L2 = ( BC1_end_begintransfer & ( JC1_WideOr1 & ( (UC1_d_write & (!UC1_d_read & ((BC1_write_accepted) # (EB1_rst1)))) ) ) ) # ( !BC1_end_begintransfer & ( JC1_WideOr1 & ( (UC1_d_write & (BC1_write_accepted & !UC1_d_read)) ) ) ) # ( BC1_end_begintransfer & ( !JC1_WideOr1 & ( ((UC1_d_write & ((BC1_write_accepted) # (EB1_rst1)))) # (UC1_d_read) ) ) ) # ( !BC1_end_begintransfer & ( !JC1_WideOr1 & ( ((UC1_d_write & BC1_write_accepted)) # (UC1_d_read) ) ) );


--UC1_E_st_stall is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_stall
UC1_E_st_stall = ( TB1L4 & ( BC1L2 & ( ((UC1_d_write & (BC1L1 & !TB1L8))) # (UC1L970) ) ) ) # ( !TB1L4 & ( BC1L2 & ( UC1L970 ) ) ) # ( TB1L4 & ( !BC1L2 & ( (UC1L970) # (UC1_d_write) ) ) ) # ( !TB1L4 & ( !BC1L2 & ( (UC1L970) # (UC1_d_write) ) ) );


--XB2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|m0_write~0
XB2L2 = (UC1_d_write & (!BC1_write_accepted & WB1_saved_grant[0]));


--WB1_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|WideOr1
WB1_WideOr1 = ( TB1L11 & ( !WB1L54 ) ) # ( !TB1L11 & ( !WB1L54 & ( (!TB1L16) # ((!WB1_saved_grant[0]) # ((CC1L6) # (CC1L2))) ) ) );


--XB2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:inferred_ram_avalon_slave_0_agent|cp_ready~0
XB2L1 = ( XB2L2 & ( WB1_WideOr1 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]))) ) ) ) # ( !XB2L2 & ( WB1_WideOr1 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]))) ) ) ) # ( XB2L2 & ( !WB1_WideOr1 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & !ZB2_wait_latency_counter[0]))) ) ) ) # ( !XB2L2 & ( !WB1_WideOr1 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2_wait_latency_counter[0]))) ) ) );


--BC1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|av_waitrequest~2
BC1L3 = ( BC1L2 & ( (!BC1L1) # ((!TB1L4) # ((XB2L1 & TB1L7))) ) );


--BC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted~0
BC1L13 = ( TB1L4 & ( !BC1L3 & ( ((EB1_rst1 & (UC1_d_write & TB1L8))) # (BC1_write_accepted) ) ) ) # ( !TB1L4 & ( !BC1L3 & ( ((EB1_rst1 & UC1_d_write)) # (BC1_write_accepted) ) ) );


--TB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|WideOr0~4
TB1L5 = ( CC1L4 & ( TB1L16 & ( (!ZB6_wait_latency_counter[1] & (!ZB6_wait_latency_counter[0] $ (((!V1L1) # (YB6_mem_used[1]))))) ) ) ) # ( CC1L4 & ( !TB1L16 & ( (!ZB6_wait_latency_counter[1] & ZB6_wait_latency_counter[0]) ) ) );


--YB6_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB6_mem_used[0] = DFFEAS(YB6L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0
YB1L5 = (EB1_rst1 & BC1L11);


--YB6L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[1]~0
YB6L5 = ( YB1L5 & ( (!YB6_mem_used[0] & (YB6_mem_used[1])) # (YB6_mem_used[0] & (!ZB6_read_latency_shift_reg[0] & ((TB1L5) # (YB6_mem_used[1])))) ) ) # ( !YB1L5 & ( (YB6_mem_used[1] & ((!ZB6_read_latency_shift_reg[0]) # (!YB6_mem_used[0]))) ) );


--UC1_R_ctrl_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot
--register power-up is low

UC1_R_ctrl_shift_rot = DFFEAS(UC1L246, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_logic is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_logic
--register power-up is low

UC1_R_ctrl_logic = DFFEAS(UC1L231, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_logic_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[1]
--register power-up is low

UC1_R_logic_op[1] = DFFEAS(UC1L299, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_logic_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_logic_op[0]
--register power-up is low

UC1_R_logic_op[0] = DFFEAS(UC1L298, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src1[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[5]
--register power-up is low

UC1_E_src1[5] = DFFEAS(UC1L711, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L355 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[5]~0
UC1L355 = (!UC1_E_src1[5] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src2[5])) # (UC1_R_logic_op[1] & ((UC1_E_src2[5]))))) # (UC1_E_src1[5] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src2[5])))));


--UC1L313 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[5]~0
UC1L313 = ( UC1L58 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L355)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[5])))) ) ) # ( !UC1L58 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L355)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[5])))) ) );


--UC1_R_ctrl_rd_ctl_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg
--register power-up is low

UC1_R_ctrl_rd_ctl_reg = DFFEAS(UC1_D_op_rdctl, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br_cmp is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp
--register power-up is low

UC1_R_ctrl_br_cmp = DFFEAS(UC1L207, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L340 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result~1
UC1L340 = (UC1_R_ctrl_br_cmp) # (UC1_R_ctrl_rd_ctl_reg);


--UC1_E_src2[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[4]
--register power-up is low

UC1_E_src2[4] = DFFEAS(UC1L745, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src1[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[4]
--register power-up is low

UC1_E_src1[4] = DFFEAS(UC1L710, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L354 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[4]~1
UC1L354 = (!UC1_E_src2[4] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[4])) # (UC1_R_logic_op[1] & ((UC1_E_src1[4]))))) # (UC1_E_src2[4] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[4])))));


--UC1L312 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[4]~2
UC1L312 = ( UC1L62 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L354)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[4])))) ) ) # ( !UC1L62 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L354)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[4])))) ) );


--UC1_E_src1[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[15]
--register power-up is low

UC1_E_src1[15] = DFFEAS(UC1L721, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L365 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[15]~2
UC1L365 = (!UC1_E_src1[15] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src2[15])) # (UC1_R_logic_op[1] & ((UC1_E_src2[15]))))) # (UC1_E_src1[15] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src2[15])))));


--UC1L323 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[15]~3
UC1L323 = ( UC1L66 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L365)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[15])))) ) ) # ( !UC1L66 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L365)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[15])))) ) );


--UC1_E_src1[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[14]
--register power-up is low

UC1_E_src1[14] = DFFEAS(UC1L720, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L364 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[14]~3
UC1L364 = (!UC1_E_src2[14] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[14])) # (UC1_R_logic_op[1] & ((UC1_E_src1[14]))))) # (UC1_E_src2[14] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[14])))));


--UC1L322 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[14]~4
UC1L322 = ( UC1L70 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L364)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[14])))) ) ) # ( !UC1L70 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L364)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[14])))) ) );


--UC1_E_src1[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[13]
--register power-up is low

UC1_E_src1[13] = DFFEAS(UC1L719, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L363 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[13]~4
UC1L363 = (!UC1_E_src2[13] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[13])) # (UC1_R_logic_op[1] & ((UC1_E_src1[13]))))) # (UC1_E_src2[13] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[13])))));


--UC1L321 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[13]~5
UC1L321 = ( UC1L74 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L363)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[13])))) ) ) # ( !UC1L74 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L363)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[13])))) ) );


--UC1_E_src1[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[12]
--register power-up is low

UC1_E_src1[12] = DFFEAS(UC1L718, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L362 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[12]~5
UC1L362 = (!UC1_E_src2[12] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[12])) # (UC1_R_logic_op[1] & ((UC1_E_src1[12]))))) # (UC1_E_src2[12] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[12])))));


--UC1L320 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[12]~6
UC1L320 = ( UC1L78 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L362)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[12])))) ) ) # ( !UC1L78 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L362)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[12])))) ) );


--UC1_E_src1[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[11]
--register power-up is low

UC1_E_src1[11] = DFFEAS(UC1L717, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L361 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[11]~6
UC1L361 = (!UC1_E_src1[11] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src2[11])) # (UC1_R_logic_op[1] & ((UC1_E_src2[11]))))) # (UC1_E_src1[11] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src2[11])))));


--UC1L319 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[11]~7
UC1L319 = ( UC1L82 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L361)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[11])))) ) ) # ( !UC1L82 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L361)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[11])))) ) );


--UC1_E_src1[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[10]
--register power-up is low

UC1_E_src1[10] = DFFEAS(UC1L716, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L360 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[10]~7
UC1L360 = (!UC1_E_src2[10] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[10])) # (UC1_R_logic_op[1] & ((UC1_E_src1[10]))))) # (UC1_E_src2[10] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[10])))));


--UC1L318 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[10]~8
UC1L318 = ( UC1L86 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L360)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[10])))) ) ) # ( !UC1L86 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L360)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[10])))) ) );


--UC1_E_src1[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[9]
--register power-up is low

UC1_E_src1[9] = DFFEAS(UC1L715, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L359 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[9]~8
UC1L359 = (!UC1_E_src2[9] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[9])) # (UC1_R_logic_op[1] & ((UC1_E_src1[9]))))) # (UC1_E_src2[9] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[9])))));


--UC1L317 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[9]~9
UC1L317 = ( UC1L90 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L359)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[9])))) ) ) # ( !UC1L90 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L359)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[9])))) ) );


--UC1_E_src1[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[8]
--register power-up is low

UC1_E_src1[8] = DFFEAS(UC1L714, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L358 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[8]~9
UC1L358 = (!UC1_E_src2[8] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[8])) # (UC1_R_logic_op[1] & ((UC1_E_src1[8]))))) # (UC1_E_src2[8] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[8])))));


--UC1L316 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[8]~10
UC1L316 = ( UC1L94 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L358)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[8])))) ) ) # ( !UC1L94 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L358)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[8])))) ) );


--UC1_E_src1[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[7]
--register power-up is low

UC1_E_src1[7] = DFFEAS(UC1L713, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L357 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[7]~10
UC1L357 = (!UC1_E_src2[7] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[7])) # (UC1_R_logic_op[1] & ((UC1_E_src1[7]))))) # (UC1_E_src2[7] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[7])))));


--UC1L315 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[7]~11
UC1L315 = ( UC1L98 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L357)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[7])))) ) ) # ( !UC1L98 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L357)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[7])))) ) );


--UC1_E_src1[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[6]
--register power-up is low

UC1_E_src1[6] = DFFEAS(UC1L712, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L356 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[6]~11
UC1L356 = (!UC1_E_src2[6] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[6])) # (UC1_R_logic_op[1] & ((UC1_E_src1[6]))))) # (UC1_E_src2[6] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[6])))));


--UC1L314 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[6]~12
UC1L314 = ( UC1L102 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L356)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[6])))) ) ) # ( !UC1L102 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L356)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[6])))) ) );


--ZB6L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter[0]~0
ZB6L15 = ( CC1L4 & ( TB1L16 & ( (!YB6_mem_used[1] & ((!ZB6_wait_latency_counter[0] $ (V1L1)) # (ZB6_wait_latency_counter[1]))) ) ) );


--ZB6L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~1
ZB6L17 = (ZB6L15 & (!ZB6_wait_latency_counter[1] $ (!ZB6_wait_latency_counter[0])));


--ZB6L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|wait_latency_counter~2
ZB6L18 = (!ZB6_wait_latency_counter[0] & ZB6L15);


--UC1_E_src1[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[2]
--register power-up is low

UC1_E_src1[2] = DFFEAS(UC1L708, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src2[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[2]
--register power-up is low

UC1_E_src2[2] = DFFEAS(UC1L743, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L352 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[2]~12
UC1L352 = (!UC1_E_src1[2] & ((!UC1_E_src2[2] & (!UC1_R_logic_op[1] & !UC1_R_logic_op[0])) # (UC1_E_src2[2] & (UC1_R_logic_op[1])))) # (UC1_E_src1[2] & (!UC1_R_logic_op[1] $ (((!UC1_E_src2[2]) # (!UC1_R_logic_op[0])))));


--UC1L310 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[2]~13
UC1L310 = ( UC1L106 & ( (!UC1_R_ctrl_shift_rot & (((!UC1_R_ctrl_logic) # (UC1L352)))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[2])) ) ) # ( !UC1L106 & ( (!UC1_R_ctrl_shift_rot & (((UC1_R_ctrl_logic & UC1L352)))) # (UC1_R_ctrl_shift_rot & (UC1_E_shift_rot_result[2])) ) );


--UC1_E_src1[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[3]
--register power-up is low

UC1_E_src1[3] = DFFEAS(UC1L709, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_src2[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[3]
--register power-up is low

UC1_E_src2[3] = DFFEAS(UC1L744, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L353 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[3]~13
UC1L353 = (!UC1_E_src1[3] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src2[3])) # (UC1_R_logic_op[1] & ((UC1_E_src2[3]))))) # (UC1_E_src1[3] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src2[3])))));


--UC1L311 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[3]~14
UC1L311 = ( UC1L110 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L353)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[3])))) ) ) # ( !UC1L110 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L353)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[3])))) ) );


--key0_d2 is key0_d2
--register power-up is low

key0_d2 = DFFEAS(key0_d1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--EB1_state is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state
--register power-up is low

EB1_state = AMPP_FUNCTION(A1L136, EB1L45, !A1L128);


--EB1_user_saw_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid
--register power-up is low

EB1_user_saw_rvalid = AMPP_FUNCTION(A1L136, EB1L81, !A1L128);


--A1L137 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_tdi
A1L137 = INPUT();


--EB1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~0
EB1L68 = AMPP_FUNCTION(!A1L130, !EB1_state, !EB1_count[1], !EB1_user_saw_rvalid, !EB1_td_shift[9], !A1L137);


--EB1_tck_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav
--register power-up is low

EB1_tck_t_dav = AMPP_FUNCTION(A1L136, EB1L54, !A1L128);


--EB1_td_shift[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]
--register power-up is low

EB1_td_shift[1] = AMPP_FUNCTION(A1L136, EB1L72, !A1L128, EB1L57);


--EB1_count[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]
--register power-up is low

EB1_count[9] = AMPP_FUNCTION(A1L136, EB1L15, !A1L128, EB1L57);


--EB1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid
--register power-up is low

EB1_rvalid = AMPP_FUNCTION(CLOCK_50, EB1_rvalid0, !AE1_r_sync_rst);


--EB1L69 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~1
EB1L69 = AMPP_FUNCTION(!EB1_state, !EB1L68, !EB1_tck_t_dav, !EB1_td_shift[1], !EB1_count[9], !EB1_rvalid);


--A1L134 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_sdr
A1L134 = INPUT();


--A1L139 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_usr1
A1L139 = INPUT();


--A1L129 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_ena
A1L129 = INPUT();


--A1L132 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_cdr
A1L132 = INPUT();


--EB1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]~2
EB1L57 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129, !A1L132);


--SD3_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1
--register power-up is low

SD3_din_s1 = DFFEAS(ED1_monitor_ready, A1L162,  ,  ,  ,  ,  ,  ,  );


--QD1L57 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~8
QD1L57 = ( MD1_MonDReg[0] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[0])))) # (ND1L2 & (((QD1_sr[2])))) ) ) # ( !MD1_MonDReg[0] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[0])))) # (ND1L2 & (((QD1_sr[2])))) ) );


--QD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~9
QD1L12 = (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166))));


--QD1L13 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[2]~10
QD1L13 = (!A1L166 & (A1L141 & ((A1L146) # (A1L155))));


--A1L160 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_udr
A1L160 = INPUT();


--ND1_virtual_state_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_uir
ND1_virtual_state_uir = (A1L166 & (A1L141 & A1L160));


--SD2_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1
--register power-up is low

SD2_din_s1 = DFFEAS(UC1_hbreak_enabled, A1L162,  ,  ,  ,  ,  ,  ,  );


--UC1_R_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_wr_dst_reg
--register power-up is low

UC1_R_wr_dst_reg = DFFEAS(UC1_D_wr_dst_reg, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid
--register power-up is low

UC1_W_valid = DFFEAS(UC1L847, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_rf_wren is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wren
UC1_W_rf_wren = ((UC1_R_wr_dst_reg & UC1_W_valid)) # (AE1_r_sync_rst);


--UC1_R_ctrl_ld is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld
--register power-up is low

UC1_R_ctrl_ld = DFFEAS(UC1L229, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_cmp_result is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_cmp_result
--register power-up is low

UC1_W_cmp_result = DFFEAS(UC1L343, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_control_rd_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]
--register power-up is low

UC1_W_control_rd_data[0] = DFFEAS(UC1L346, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]
--register power-up is low

UC1_R_dst_regnum[0] = DFFEAS(UC1L255, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[1]
--register power-up is low

UC1_R_dst_regnum[1] = DFFEAS(UC1L257, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[2]
--register power-up is low

UC1_R_dst_regnum[2] = DFFEAS(UC1L259, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[3]
--register power-up is low

UC1_R_dst_regnum[3] = DFFEAS(UC1L261, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_dst_regnum[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_dst_regnum[4]
--register power-up is low

UC1_R_dst_regnum[4] = DFFEAS(UC1L263, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--AE1_altera_reset_synchronizer_int_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[3] = DFFEAS(AE1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1_altera_reset_synchronizer_int_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[2] = DFFEAS(AE1_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1_r_sync_rst_chain[2] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[2]
--register power-up is low

AE1_r_sync_rst_chain[2] = DFFEAS(AE1L18, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1L17 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~0
AE1L17 = (AE1_altera_reset_synchronizer_int_chain[2] & AE1_r_sync_rst_chain[2]);


--UC1_R_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_valid
--register power-up is low

UC1_R_valid = DFFEAS(UC1_D_valid, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_D_iw[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]
--register power-up is low

UC1_D_iw[1] = DFFEAS(UC1L588, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[4]
--register power-up is low

UC1_D_iw[4] = DFFEAS(UC1L594, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[3]
--register power-up is low

UC1_D_iw[3] = DFFEAS(UC1L592, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L250 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_st~0
UC1L250 = (UC1_D_iw[0] & (!UC1_D_iw[1] & ((!UC1_D_iw[4]) # (!UC1_D_iw[3]))));


--BC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~0
BC1L8 = (UC1_d_read & JC1_WideOr1);


--UC1_d_read_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_read_nxt
UC1_d_read_nxt = ((UC1_E_new_inst & UC1_R_ctrl_ld)) # (BC1L8);


--WB1_src_data[55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[55]
WB1_src_data[55] = ( BC2_read_accepted & ( (BC1L11 & WB1_saved_grant[0]) ) ) # ( !BC2_read_accepted & ( (!BC1L11 & (((WB1_saved_grant[1] & !UC1_i_read)))) # (BC1L11 & (((WB1_saved_grant[1] & !UC1_i_read)) # (WB1_saved_grant[0]))) ) );


--YB2L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|write~0
YB2L17 = (WB1_src_data[55] & (((WB1_saved_grant[0] & TB1L14)) # (WB1L54)));


--YB2_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB2_mem_used[0] = DFFEAS(YB2L10, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0
YB2L12 = (!YB2_mem_used[0]) # (ZB2_read_latency_shift_reg[0]);


--YB2L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~1
YB2L13 = (YB2_mem_used[1] & ((!ZB2_read_latency_shift_reg[0]) # (!YB2_mem_used[0])));


--YB2L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[1]~2
YB2L14 = ( YB2L12 & ( YB2L13 ) ) # ( !YB2L12 & ( YB2L13 ) ) # ( !YB2L12 & ( !YB2L13 & ( (EB1_rst1 & (!ZB2_wait_latency_counter[1] & (ZB2L34 & YB2L17))) ) ) );


--ZB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter[1]~0
ZB2L41 = (EB1_rst1 & ((WB1_src_data[55]) # (XB2L2)));


--ZB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~1
ZB2L42 = ( !WB1_WideOr1 & ( ZB2L41 & ( (!YB2_mem_used[1] & ((!ZB2_wait_latency_counter[1] & (ZB2_wait_latency_counter[0] & XB2L2)) # (ZB2_wait_latency_counter[1] & (!ZB2_wait_latency_counter[0])))) ) ) );


--UB1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src0_valid~0
UB1L1 = ( UC1_F_pc[11] & ( AC2L1 & ( (UC1_F_pc[12]) # (UC1_F_pc[13]) ) ) ) # ( !UC1_F_pc[11] & ( AC2L1 & ( ((UC1_F_pc[13] & ((UC1_F_pc[10]) # (UC1_F_pc[9])))) # (UC1_F_pc[12]) ) ) );


--MC1_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

MC1_top_priority_reg[0] = DFFEAS(MC1L6, CLOCK_50, !AE1_r_sync_rst,  , MC1L5,  ,  ,  ,  );


--MC1_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

MC1_top_priority_reg[1] = DFFEAS(MC1L1, CLOCK_50, !AE1_r_sync_rst,  , MC1L5,  ,  ,  ,  );


--MC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[0]~0
MC1L1 = (TB1L14 & ((!MC1_top_priority_reg[0]) # ((!UB1L1 & MC1_top_priority_reg[1]))));


--WB1_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress
--register power-up is low

WB1_packet_in_progress = DFFEAS(WB1L4, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|always6~0
WB1L2 = (!WB1L54 & (!WB1_packet_in_progress & ((!WB1_saved_grant[0]) # (!TB1L14))));


--WB1L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0
WB1L55 = (!WB1_saved_grant[0] & (((WB1_saved_grant[1] & WB1L54)))) # (WB1_saved_grant[0] & (((WB1L54)) # (TB1L14)));


--WB1L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~1
WB1L56 = ( WB1L2 & ( WB1L55 ) ) # ( !WB1L2 & ( WB1L55 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2L34))) ) ) ) # ( WB1L2 & ( !WB1L55 ) );


--ZB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|wait_latency_counter~2
ZB2L43 = ( !WB1_WideOr1 & ( ZB2L41 & ( (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[0] & ((!XB2L2) # (ZB2_wait_latency_counter[1])))) ) ) );


--BC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~1
BC1L9 = (BC1_read_accepted & JC1_WideOr1);


--BC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted~2
BC1L10 = ( BC1L8 & ( BC1L9 ) ) # ( !BC1L8 & ( BC1L9 ) ) # ( BC1L8 & ( !BC1L9 & ( (EB1_rst1 & ((!TB1L4) # ((XB2L1 & TB1L7)))) ) ) );


--MC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|grant[1]~1
MC1L2 = (UB1L1 & (((!TB1L14 & !MC1_top_priority_reg[0])) # (MC1_top_priority_reg[1])));


--UC1_R_ctrl_exception is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_exception
--register power-up is low

UC1_R_ctrl_exception = DFFEAS(UC1L210, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_break
--register power-up is low

UC1_R_ctrl_break = DFFEAS(UC1L209, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br
--register power-up is low

UC1_R_ctrl_br = DFFEAS(UC1L677, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_uncond_cti_non_br is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br
--register power-up is low

UC1_R_ctrl_uncond_cti_non_br = DFFEAS(UC1L251, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_br_uncond is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_uncond
--register power-up is low

UC1_R_ctrl_br_uncond = DFFEAS(UC1L547, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L669 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt~0
UC1L669 = (!UC1_R_ctrl_uncond_cti_non_br & (!UC1_R_ctrl_br_uncond & ((!UC1_W_cmp_result) # (!UC1_R_ctrl_br))));


--UC1L666 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[13]~0
UC1L666 = ( UC1L669 & ( (!UC1_R_ctrl_exception & ((!UC1L2) # (UC1_R_ctrl_break))) ) ) # ( !UC1L669 & ( (!UC1_R_ctrl_exception & ((!UC1L66) # (UC1_R_ctrl_break))) ) );


--UC1L667 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~0
UC1L667 = (!UC1_R_ctrl_exception & !UC1_R_ctrl_break);


--UC1L668 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_sel_nxt.10~1
UC1L668 = (!UC1L667) # (UC1L669);


--UC1L665 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[12]~1
UC1L665 = (UC1L667 & ((!UC1L668 & (!UC1L70)) # (UC1L668 & ((!UC1L6)))));


--HC1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001|src1_valid~0
HC1L2 = (ZB2_read_latency_shift_reg[0] & (YB2_mem[0][73] & YB2_mem[0][55]));


--HC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_003|src1_valid~0
HC2L2 = (ZB4_read_latency_shift_reg[0] & (YB4_mem[0][73] & YB4_mem[0][55]));


--HC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_004|src1_valid~0
HC3L2 = (ZB5_read_latency_shift_reg[0] & (YB5_mem[0][73] & YB5_mem[0][55]));


--UC1L1010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|i_read_nxt~0
UC1L1010 = ( HC3L2 & ( !UC1_W_valid ) ) # ( !HC3L2 & ( (!UC1_W_valid & (((HC2L2) # (HC1L2)) # (UC1_i_read))) ) );


--BC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~0
BC2L2 = (BC2_read_accepted & (!HC1L2 & (!HC2L2 & !HC3L2)));


--DC1L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_router_001:router_001|Equal1~0
DC1L1 = ( !UC1_F_pc[11] & ( (UC1_F_pc[13] & (!UC1_F_pc[12] & (!UC1_F_pc[9] & !UC1_F_pc[10]))) ) );


--YB4L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|write~0
YB4L16 = (!MD1_waitrequest & !YB4_mem_used[1]);


--WB2_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|saved_grant[1]
--register power-up is low

WB2_saved_grant[1] = DFFEAS(MC2L2, CLOCK_50, !AE1_r_sync_rst,  , WB2L55,  ,  ,  ,  );


--WB3_saved_grant[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|saved_grant[1]
--register power-up is low

WB3_saved_grant[1] = DFFEAS(MC3L2, CLOCK_50, !AE1_r_sync_rst,  , WB3L58,  ,  ,  ,  );


--BC2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~1
BC2L3 = (!UC1_F_pc[13] & (!UC1_F_pc[12] & (!YB5_mem_used[1] & WB3_saved_grant[1])));


--BC2L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~2
BC2L4 = (!BC2L3 & ((!DC1L1) # ((!YB4L16) # (!WB2_saved_grant[1]))));


--BC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~3
BC2L5 = ( !HC3L2 & ( (EB1_rst1 & (!UC1_i_read & (!HC1L2 & !HC2L2))) ) );


--BC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted~4
BC2L6 = ( BC2L4 & ( BC2L5 & ( ((WB1_saved_grant[1] & (!DC1L2 & XB2L1))) # (BC2L2) ) ) ) # ( !BC2L4 & ( BC2L5 ) ) # ( BC2L4 & ( !BC2L5 & ( BC2L2 ) ) ) # ( !BC2L4 & ( !BC2L5 & ( BC2L2 ) ) );


--WB3L56 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_valid~0
WB3L56 = ( !BC2_read_accepted & ( WB3_saved_grant[1] & ( (EB1_rst1 & (!UC1_F_pc[13] & (!UC1_F_pc[12] & !UC1_i_read))) ) ) );


--WB3_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|WideOr1
WB3_WideOr1 = ( !WB3L56 & ( (!UC1_W_alu_result[15]) # ((!UC1_W_alu_result[14]) # ((!TB1L16) # (!WB3_saved_grant[0]))) ) );


--YB5L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~0
YB5L13 = ( WB3_saved_grant[1] & ( (!BC1L11 & (!UC1_i_read & (!BC2_read_accepted))) # (BC1L11 & (((!UC1_i_read & !BC2_read_accepted)) # (WB3_saved_grant[0]))) ) ) # ( !WB3_saved_grant[1] & ( (BC1L11 & WB3_saved_grant[0]) ) );


--XB5L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|local_read~0
XB5L1 = (!WB3_WideOr1 & YB5L13);


--YB5_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB5_mem_used[0] = DFFEAS(YB5L9, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~0
YB5L11 = ( YB5_mem_used[0] & ( (!ZB5_read_latency_shift_reg[0] & (((EB1_rst1 & XB5L1)) # (YB5_mem_used[1]))) ) ) # ( !YB5_mem_used[0] & ( YB5_mem_used[1] ) );


--UB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src2_valid~0
UB1L3 = ( !BC2_read_accepted & ( (EB1_rst1 & (!UC1_F_pc[13] & (!UC1_F_pc[12] & !UC1_i_read))) ) );


--MC3_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

MC3_top_priority_reg[0] = DFFEAS(MC3L6, CLOCK_50, !AE1_r_sync_rst,  , MC3L5,  ,  ,  ,  );


--MC3_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

MC3_top_priority_reg[1] = DFFEAS(MC3L1, CLOCK_50, !AE1_r_sync_rst,  , MC3L5,  ,  ,  ,  );


--MC3L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[0]~0
MC3L1 = ( MC3_top_priority_reg[1] & ( (TB1L16 & (CC1L6 & ((!UB1L3) # (!MC3_top_priority_reg[0])))) ) ) # ( !MC3_top_priority_reg[1] & ( (TB1L16 & (CC1L6 & !MC3_top_priority_reg[0])) ) );


--WB3_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress
--register power-up is low

WB3_packet_in_progress = DFFEAS(WB3L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L57 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0
WB3L57 = (EB1_rst1 & (!YB5_mem_used[1] & ((WB3_saved_grant[1]) # (WB3_saved_grant[0]))));


--WB3L58 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~1
WB3L58 = (!WB3_WideOr1 & ((WB3L57))) # (WB3_WideOr1 & (!WB3_packet_in_progress));


--ZB7L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~1
ZB7L6 = ( !ZB7_wait_latency_counter[1] & ( ZB7_wait_latency_counter[0] & ( (CC1L9 & ((!V1L1) # ((!TB1L16) # (YB7_mem_used[1])))) ) ) ) # ( !ZB7_wait_latency_counter[1] & ( !ZB7_wait_latency_counter[0] & ( (V1L1 & (TB1L16 & (CC1L9 & !YB7_mem_used[1]))) ) ) );


--YB7_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB7_mem_used[0] = DFFEAS(YB7L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB7L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[1]~0
YB7L5 = ( YB7_mem_used[0] & ( (!ZB7_read_latency_shift_reg[0] & (((EB1_rst1 & ZB7L6)) # (YB7_mem_used[1]))) ) ) # ( !YB7_mem_used[0] & ( YB7_mem_used[1] ) );


--ZB7L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter[1]~0
ZB7L11 = ( ZB7_wait_latency_counter[1] & ( ZB7_wait_latency_counter[0] & ( (TB1L16 & (CC1L9 & !YB7_mem_used[1])) ) ) ) # ( !ZB7_wait_latency_counter[1] & ( ZB7_wait_latency_counter[0] & ( (V1L1 & (TB1L16 & (CC1L9 & !YB7_mem_used[1]))) ) ) ) # ( ZB7_wait_latency_counter[1] & ( !ZB7_wait_latency_counter[0] & ( (TB1L16 & (CC1L9 & !YB7_mem_used[1])) ) ) ) # ( !ZB7_wait_latency_counter[1] & ( !ZB7_wait_latency_counter[0] & ( (!V1L1 & (TB1L16 & (CC1L9 & !YB7_mem_used[1]))) ) ) );


--ZB7L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~1
ZB7L12 = (ZB7L11 & (!ZB7_wait_latency_counter[1] $ (!ZB7_wait_latency_counter[0])));


--ZB7L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|wait_latency_counter~2
ZB7L13 = (!ZB7_wait_latency_counter[0] & ZB7L11);


--TB1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|sink_ready~7
TB1L13 = ( XB3L1 & ( (CC1L8 & (ZB3_av_readdata_pre[1] & (!ZB3_wait_latency_counter[1] & !ZB3_wait_latency_counter[0]))) ) ) # ( !XB3L1 & ( (CC1L8 & (ZB3_av_readdata_pre[1] & (!ZB3_wait_latency_counter[1] & ZB3_wait_latency_counter[0]))) ) );


--YB3_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB3_mem_used[0] = DFFEAS(YB3L3, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--YB3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]~0
YB3L5 = ( YB3_mem_used[0] & ( (!ZB3_read_latency_shift_reg[0] & (((EB1_rst1 & TB1L13)) # (YB3_mem_used[1]))) ) ) # ( !YB3_mem_used[0] & ( YB3_mem_used[1] ) );


--BE3_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

BE3_altera_reset_synchronizer_int_chain_out = DFFEAS(BE3_altera_reset_synchronizer_int_chain[0], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--ZB3L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~0
ZB3L11 = (EB1_rst1 & !YB3_mem_used[1]);


--ZB3L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]~1
ZB3L12 = ( XB3L1 & ( ZB3L11 & ( (CC1L8 & (ZB3_av_readdata_pre[1] & ((ZB3_wait_latency_counter[0]) # (ZB3_wait_latency_counter[1])))) ) ) ) # ( !XB3L1 & ( ZB3L11 & ( (CC1L8 & (ZB3_av_readdata_pre[1] & ((!ZB3_wait_latency_counter[0]) # (ZB3_wait_latency_counter[1])))) ) ) );


--ZB3L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~2
ZB3L14 = (ZB3L12 & (!ZB3_wait_latency_counter[1] $ (!ZB3_wait_latency_counter[0])));


--ZB3L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter~3
ZB3L15 = (!ZB3_wait_latency_counter[0] & ZB3L12);


--YB1_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB1_mem_used[0] = DFFEAS(YB1L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~1
YB1L6 = ( YB1_mem_used[0] & ( (!ZB1_read_latency_shift_reg[0] & (((TB1L10 & YB1L5)) # (YB1_mem_used[1]))) ) ) # ( !YB1_mem_used[0] & ( YB1_mem_used[1] ) );


--T1L67 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~0
T1L67 = (EB1_rst1 & (!YB1_mem_used[1] & (!T1_av_waitrequest & CC1L5)));


--T1L68 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_waitrequest~1
T1L68 = (T1L67 & ((BC1L11) # (V1L1)));


--TB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux:cmd_demux|src3_valid~0
TB1L15 = ( !CC1L8 & ( !TB1L6 & ( (TB1L16 & (!CC1L5 & (CC1L2 & !CC1L6))) ) ) );


--MC2_top_priority_reg[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]
--register power-up is low

MC2_top_priority_reg[0] = DFFEAS(MC2L6, CLOCK_50, !AE1_r_sync_rst,  , MC2L5,  ,  ,  ,  );


--MC2_top_priority_reg[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]
--register power-up is low

MC2_top_priority_reg[1] = DFFEAS(MC2L1, CLOCK_50, !AE1_r_sync_rst,  , MC2L5,  ,  ,  ,  );


--UB1L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001|src1_valid~0
UB1L2 = (DC1L1 & AC2L1);


--MC2L1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|grant[0]~0
MC2L1 = (TB1L15 & ((!MC2_top_priority_reg[0]) # ((MC2_top_priority_reg[1] & !UB1L2))));


--WB2_packet_in_progress is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|packet_in_progress
--register power-up is low

WB2_packet_in_progress = DFFEAS(WB2L3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB2L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0
WB2L55 = ( UB1L2 & ( WB2_packet_in_progress & ( (YB4L16 & (((WB2_saved_grant[0] & TB1L15)) # (WB2_saved_grant[1]))) ) ) ) # ( !UB1L2 & ( WB2_packet_in_progress & ( (WB2_saved_grant[0] & (YB4L16 & TB1L15)) ) ) ) # ( UB1L2 & ( !WB2_packet_in_progress & ( ((!WB2_saved_grant[1] & ((!WB2_saved_grant[0]) # (!TB1L15)))) # (YB4L16) ) ) ) # ( !UB1L2 & ( !WB2_packet_in_progress & ( (!WB2_saved_grant[0]) # ((!TB1L15) # (YB4L16)) ) ) );


--XC1_write is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write
--register power-up is low

XC1_write = DFFEAS(XC1L89, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[8]
--register power-up is low

XC1_address[8] = DFFEAS(WB2_src_data[46], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_access is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access
--register power-up is low

MD1_jtag_ram_access = DFFEAS(MD1L99, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L154 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~0
MD1L154 = (!XC1_address[8] & MD1_jtag_ram_access);


--XC1_read is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read
--register power-up is low

XC1_read = DFFEAS(XC1L54, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_avalon_ociram_readdata_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready
--register power-up is low

MD1_avalon_ociram_readdata_ready = DFFEAS(MD1L97, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L155 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|waitrequest~1
MD1L155 = ( MD1_avalon_ociram_readdata_ready & ( (!MD1_waitrequest) # ((!XC1_write & ((!XC1_read))) # (XC1_write & (MD1L154))) ) ) # ( !MD1_avalon_ociram_readdata_ready & ( (!MD1_waitrequest) # ((!XC1_write) # (MD1L154)) ) );


--WB2L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_valid~0
WB2L54 = (DC1L1 & (AC2L1 & WB2_saved_grant[1]));


--WB2_WideOr1 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|WideOr1
WB2_WideOr1 = ( WB2_saved_grant[0] & ( !WB2L54 & ( (!TB1L16) # ((!CC1L2) # ((TB1L11) # (CC1L6))) ) ) ) # ( !WB2_saved_grant[0] & ( !WB2L54 ) );


--YB4L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~0
YB4L13 = ( WB2_saved_grant[1] & ( (!BC1L11 & (!UC1_i_read & (!BC2_read_accepted))) # (BC1L11 & (((!UC1_i_read & !BC2_read_accepted)) # (WB2_saved_grant[0]))) ) ) # ( !WB2_saved_grant[1] & ( (BC1L11 & WB2_saved_grant[0]) ) );


--YB4_mem_used[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]
--register power-up is low

YB4_mem_used[0] = DFFEAS(YB4L9, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0
YB4L11 = ( YB4L13 & ( YB4_mem_used[0] & ( (!ZB4_read_latency_shift_reg[0] & (((!MD1_waitrequest & !WB2_WideOr1)) # (YB4_mem_used[1]))) ) ) ) # ( !YB4L13 & ( YB4_mem_used[0] & ( (YB4_mem_used[1] & !ZB4_read_latency_shift_reg[0]) ) ) ) # ( YB4L13 & ( !YB4_mem_used[0] & ( YB4_mem_used[1] ) ) ) # ( !YB4L13 & ( !YB4_mem_used[0] & ( YB4_mem_used[1] ) ) );


--BC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~0
BC1L5 = (!V1L1 & (!BC1L11 & !BC1_end_begintransfer));


--BC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer~1
BC1L6 = ( !BC1L5 & ( (!EB1_rst1) # ((TB1L4 & ((!XB2L1) # (!TB1L7)))) ) );


--ZB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|read_latency_shift_reg~0
ZB2L37 = ( YB2L17 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2L34))) ) );


--YB2_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB2_mem[1][73] = DFFEAS(YB2L15, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem~0
YB2L15 = (!YB2_mem_used[1] & (WB1_saved_grant[1])) # (YB2_mem_used[1] & ((YB2_mem[1][73])));


--YB2_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem[1][55]
--register power-up is low

YB2_mem[1][55] = DFFEAS(YB2L16, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB2L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem~1
YB2L16 = (!YB2_mem_used[1] & (WB1_src_data[55])) # (YB2_mem_used[1] & ((YB2_mem[1][55])));


--ZB4L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg~0
ZB4L36 = (EB1_rst1 & (YB4L16 & (!WB2_WideOr1 & YB4L13)));


--YB4_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB4_mem[1][73] = DFFEAS(YB4L14, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~1
YB4L14 = (!YB4_mem_used[1] & (WB2_saved_grant[1])) # (YB4_mem_used[1] & ((YB4_mem[1][73])));


--YB4L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1
YB4L12 = (!YB4_mem_used[0]) # (ZB4_read_latency_shift_reg[0]);


--YB4_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]
--register power-up is low

YB4_mem[1][55] = DFFEAS(YB4L15, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB4L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem~2
YB4L15 = (!YB4_mem_used[1] & (YB4L13)) # (YB4_mem_used[1] & ((YB4_mem[1][55])));


--ZB5L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|read_latency_shift_reg~0
ZB5L3 = (EB1_rst1 & (!YB5_mem_used[1] & XB5L1));


--YB5_mem[1][73] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][73]
--register power-up is low

YB5_mem[1][73] = DFFEAS(YB5L14, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~1
YB5L14 = (!YB5_mem_used[1] & (WB3_saved_grant[1])) # (YB5_mem_used[1] & ((YB5_mem[1][73])));


--YB5L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]~1
YB5L12 = (!YB5_mem_used[0]) # (ZB5_read_latency_shift_reg[0]);


--YB5_mem[1][55] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][55]
--register power-up is low

YB5_mem[1][55] = DFFEAS(YB5L15, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--YB5L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem~2
YB5L15 = (!YB5_mem_used[1] & (YB5L13)) # (YB5_mem_used[1] & ((YB5_mem[1][55])));


--ZB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~0
ZB1L27 = (EB1_rst1 & !YB1_mem_used[1]);


--ZB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|read_latency_shift_reg~1
ZB1L28 = (BC1L11 & (T1_av_waitrequest & (CC1L5 & ZB1L27)));


--ZB3L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg~0
ZB3L8 = (TB1L16 & TB1L9);


--ZB6L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|read_latency_shift_reg~0
ZB6L12 = (!YB6_mem_used[1] & (TB1L5 & YB1L5));


--ZB7L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|read_latency_shift_reg~2
ZB7L7 = (EB1_rst1 & ZB7L5);


--YB6L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:leds_s1_agent_rsp_fifo|mem_used[0]~1
YB6L3 = ( YB1L5 & ( (!YB6_mem_used[1] & (((!ZB6_read_latency_shift_reg[0] & YB6_mem_used[0])) # (TB1L5))) # (YB6_mem_used[1] & (((YB6_mem_used[0])))) ) ) # ( !YB1L5 & ( (YB6_mem_used[0] & ((!ZB6_read_latency_shift_reg[0]) # (YB6_mem_used[1]))) ) );


--UC1_D_iw[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[11]
--register power-up is low

UC1_D_iw[11] = DFFEAS(UC1L608, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[13]
--register power-up is low

UC1_D_iw[13] = DFFEAS(UC1L612, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[15]
--register power-up is low

UC1_D_iw[15] = DFFEAS(UC1L616, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[16]
--register power-up is low

UC1_D_iw[16] = DFFEAS(UC1L618, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L558 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~0
UC1L558 = ( UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (!UC1_D_iw[11] & (UC1_D_iw[12] & (!UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1_D_iw[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[5]
--register power-up is low

UC1_D_iw[5] = DFFEAS(UC1L596, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L543 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~0
UC1L543 = ( UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (!UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L559 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~1
UC1L559 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (UC1_D_iw[12] & (!UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L208 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~0
UC1L208 = (!UC1_D_iw[14] & UC1_D_iw[15]);


--UC1L230 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~0
UC1L230 = ( UC1L543 & ( (!UC1_D_iw[11] & (UC1_D_iw[12] & (UC1_D_iw[13] & !UC1_D_iw[16]))) ) );


--UC1_R_ctrl_shift_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right
--register power-up is low

UC1_R_ctrl_shift_rot_right = DFFEAS(UC1L244, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L433 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[5]~0
UC1L433 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[4])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[6])));


--UC1L301 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[1]~0
UC1L301 = (!UC1L543 & ((UC1_D_iw[4]))) # (UC1L543 & (UC1_D_iw[15]));


--UC1L560 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~2
UC1L560 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (!UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L544 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~1
UC1L544 = ( !UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L545 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~2
UC1L545 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L546 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~3
UC1L546 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L547 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~4
UC1L547 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L548 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~5
UC1L548 = ( UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L549 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~6
UC1L549 = ( !UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L299 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[1]~0
UC1L299 = (UC1L199) # (UC1L301);


--UC1L300 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op_raw[0]~1
UC1L300 = (!UC1L543 & ((UC1_D_iw[3]))) # (UC1L543 & (UC1_D_iw[14]));


--UC1L298 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_logic_op[0]~1
UC1L298 = (UC1L300) # (UC1L199);


--UC1_E_valid_from_R is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R
--register power-up is low

UC1_E_valid_from_R = DFFEAS(UC1L542, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_retaddr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_retaddr
--register power-up is low

UC1_R_ctrl_retaddr = DFFEAS(UC1L239, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L722 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~0
UC1L722 = (!UC1_E_valid_from_R & (((UC1_R_valid & UC1_R_ctrl_retaddr)))) # (UC1_E_valid_from_R & (((UC1_R_valid & UC1_R_ctrl_retaddr)) # (UC1_R_ctrl_br)));


--UC1_R_ctrl_jmp_direct is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct
--register power-up is low

UC1_R_ctrl_jmp_direct = DFFEAS(UC1L227, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L723 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1~1
UC1L723 = (UC1_E_valid_from_R & UC1_R_ctrl_jmp_direct);


--UC1L711 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[5]~2
UC1L711 = ( ZC1_q_b[5] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[9])))) # (UC1L722 & (((UC1L22)))) ) ) # ( !ZC1_q_b[5] & ( (!UC1L722 & (UC1L723 & (UC1_D_iw[9]))) # (UC1L722 & (((UC1L22)))) ) );


--UC1_R_ctrl_src_imm5_shift_rot is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot
--register power-up is low

UC1_R_ctrl_src_imm5_shift_rot = DFFEAS(UC1L249, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_hi_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16
--register power-up is low

UC1_R_ctrl_hi_imm16 = DFFEAS(UC1L215, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_force_src2_zero is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_force_src2_zero
--register power-up is low

UC1_R_ctrl_force_src2_zero = DFFEAS(UC1L214, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L501 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[5]~0
UC1L501 = ((UC1_R_ctrl_force_src2_zero) # (UC1_R_ctrl_hi_imm16)) # (UC1_R_ctrl_src_imm5_shift_rot);


--UC1_R_src2_use_imm is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm
--register power-up is low

UC1_R_src2_use_imm = DFFEAS(UC1L748, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_E_alu_sub is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub
--register power-up is low

UC1_E_alu_sub = DFFEAS(UC1L342, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L561 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~3
UC1L561 = ( !UC1_D_iw[15] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (UC1_D_iw[12] & (UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1_D_op_rdctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_rdctl
UC1_D_op_rdctl = (UC1L543 & UC1L561);


--UC1L562 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~4
UC1L562 = ( UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (!UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L563 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~5
UC1L563 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L205 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~0
UC1L205 = (UC1L543 & (((UC1L563) # (UC1L562)) # (UC1L200)));


--UC1L550 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~7
UC1L550 = ( UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L551 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~8
UC1L551 = ( UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L677 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_br_nxt~0
UC1L677 = ( UC1_D_iw[1] & ( UC1_D_iw[2] & ( (!UC1_D_iw[0] & ((!UC1_D_iw[4]) # ((!UC1_D_iw[5]) # (!UC1_D_iw[3])))) ) ) );


--UC1L206 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~1
UC1L206 = (!UC1L545 & (!UC1L551 & !UC1L677));


--UC1L207 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_br_cmp~2
UC1L207 = ( UC1L550 & ( UC1L206 ) ) # ( !UC1L550 & ( UC1L206 & ( (((UC1L205) # (UC1L549)) # (UC1L548)) # (UC1L544) ) ) ) # ( UC1L550 & ( !UC1L206 ) ) # ( !UC1L550 & ( !UC1L206 ) );


--UC1L432 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[4]~1
UC1L432 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[3])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[5])));


--UC1L746 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo~0
UC1L746 = (!UC1_R_src2_use_imm & !UC1_R_ctrl_src_imm5_shift_rot);


--UC1L745 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[4]~1
UC1L745 = ( UC1_D_iw[10] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1_R_ctrl_force_src2_zero & ((!UC1L746) # (ZC2_q_b[4])))) ) ) # ( !UC1_D_iw[10] & ( (ZC2_q_b[4] & (UC1L746 & (!UC1_R_ctrl_hi_imm16 & !UC1_R_ctrl_force_src2_zero))) ) );


--UC1L710 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[4]~3
UC1L710 = ( ZC1_q_b[4] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[8])))) # (UC1L722 & (((UC1L26)))) ) ) # ( !ZC1_q_b[4] & ( (!UC1L722 & (UC1L723 & (UC1_D_iw[8]))) # (UC1L722 & (((UC1L26)))) ) );


--UC1L443 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[15]~2
UC1L443 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[14])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[16])));


--UC1_D_iw[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[19]
--register power-up is low

UC1_D_iw[19] = DFFEAS(UC1L624, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L721 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[15]~4
UC1L721 = ( ZC1_q_b[15] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[19])))) # (UC1L722 & (((UC1L2)))) ) ) # ( !ZC1_q_b[15] & ( (!UC1L722 & (UC1L723 & ((UC1_D_iw[19])))) # (UC1L722 & (((UC1L2)))) ) );


--UC1_D_iw[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[21]
--register power-up is low

UC1_D_iw[21] = DFFEAS(UC1L628, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L442 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[14]~3
UC1L442 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[13]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[15]));


--UC1_D_iw[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[20]
--register power-up is low

UC1_D_iw[20] = DFFEAS(UC1L626, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1_D_iw[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[18]
--register power-up is low

UC1_D_iw[18] = DFFEAS(UC1L622, CLOCK_50, !AE1_r_sync_rst,  , UC1L670,  ,  ,  ,  );


--UC1L720 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[14]~5
UC1L720 = ( ZC1_q_b[14] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[18])))) # (UC1L722 & (((UC1L6)))) ) ) # ( !ZC1_q_b[14] & ( (!UC1L722 & (UC1L723 & ((UC1_D_iw[18])))) # (UC1L722 & (((UC1L6)))) ) );


--UC1L441 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[13]~4
UC1L441 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[12]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[14]));


--UC1L719 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[13]~6
UC1L719 = ( ZC1_q_b[13] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[17])))) # (UC1L722 & (((UC1L18)))) ) ) # ( !ZC1_q_b[13] & ( (!UC1L722 & (UC1L723 & ((UC1_D_iw[17])))) # (UC1L722 & (((UC1L18)))) ) );


--UC1L440 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[12]~5
UC1L440 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[11])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[13])));


--UC1L718 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[12]~7
UC1L718 = ( ZC1_q_b[12] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[16]))) # (UC1L722 & (((UC1L14)))) ) ) # ( !ZC1_q_b[12] & ( (!UC1L722 & (UC1_D_iw[16] & (UC1L723))) # (UC1L722 & (((UC1L14)))) ) );


--UC1L439 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[11]~6
UC1L439 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[10])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[12])));


--UC1L717 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[11]~8
UC1L717 = ( ZC1_q_b[11] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[15]))) # (UC1L722 & (((UC1L10)))) ) ) # ( !ZC1_q_b[11] & ( (!UC1L722 & (UC1_D_iw[15] & (UC1L723))) # (UC1L722 & (((UC1L10)))) ) );


--UC1L438 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[10]~7
UC1L438 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[9]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[11]));


--UC1L716 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[10]~9
UC1L716 = ( ZC1_q_b[10] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[14]))) # (UC1L722 & (((UC1L30)))) ) ) # ( !ZC1_q_b[10] & ( (!UC1L722 & (UC1_D_iw[14] & (UC1L723))) # (UC1L722 & (((UC1L30)))) ) );


--UC1L437 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[9]~8
UC1L437 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[8]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[10]));


--UC1L715 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[9]~10
UC1L715 = ( ZC1_q_b[9] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[13]))) # (UC1L722 & (((UC1L34)))) ) ) # ( !ZC1_q_b[9] & ( (!UC1L722 & (UC1_D_iw[13] & (UC1L723))) # (UC1L722 & (((UC1L34)))) ) );


--UC1L436 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[8]~9
UC1L436 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[7]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[9]));


--UC1L714 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[8]~11
UC1L714 = ( ZC1_q_b[8] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[12]))) # (UC1L722 & (((UC1L38)))) ) ) # ( !ZC1_q_b[8] & ( (!UC1L722 & (UC1_D_iw[12] & (UC1L723))) # (UC1L722 & (((UC1L38)))) ) );


--UC1L435 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[7]~10
UC1L435 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[6]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[8]));


--UC1L713 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[7]~12
UC1L713 = ( ZC1_q_b[7] & ( (!UC1L722 & (((!UC1L723)) # (UC1_D_iw[11]))) # (UC1L722 & (((UC1L42)))) ) ) # ( !ZC1_q_b[7] & ( (!UC1L722 & (UC1_D_iw[11] & (UC1L723))) # (UC1L722 & (((UC1L42)))) ) );


--UC1L434 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[6]~11
UC1L434 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[5])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[7])));


--UC1L712 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[6]~13
UC1L712 = ( ZC1_q_b[6] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[10])))) # (UC1L722 & (((UC1L46)))) ) ) # ( !ZC1_q_b[6] & ( (!UC1L722 & (UC1L723 & (UC1_D_iw[10]))) # (UC1L722 & (((UC1L46)))) ) );


--UC1L430 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[2]~12
UC1L430 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[1]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[3]));


--UC1L708 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[2]~14
UC1L708 = ( ZC1_q_b[2] & ( (!UC1L722 & (((!UC1L723) # (UC1_D_iw[6])))) # (UC1L722 & (UC1L50)) ) ) # ( !ZC1_q_b[2] & ( (!UC1L722 & (((UC1L723 & UC1_D_iw[6])))) # (UC1L722 & (UC1L50)) ) );


--UC1L743 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[2]~2
UC1L743 = ( !UC1_R_ctrl_force_src2_zero & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1L746 & ((UC1_D_iw[8]))) # (UC1L746 & (ZC2_q_b[2])))) ) );


--UC1L431 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[3]~13
UC1L431 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[2])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[4])));


--UC1L709 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src1[3]~15
UC1L709 = ( ZC1_q_b[3] & ( (!UC1L722 & ((!UC1L723) # ((UC1_D_iw[7])))) # (UC1L722 & (((UC1L54)))) ) ) # ( !ZC1_q_b[3] & ( (!UC1L722 & (UC1L723 & ((UC1_D_iw[7])))) # (UC1L722 & (((UC1L54)))) ) );


--UC1L744 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[3]~3
UC1L744 = ( UC1_D_iw[9] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1_R_ctrl_force_src2_zero & ((!UC1L746) # (ZC2_q_b[3])))) ) ) # ( !UC1_D_iw[9] & ( (ZC2_q_b[3] & (UC1L746 & (!UC1_R_ctrl_hi_imm16 & !UC1_R_ctrl_force_src2_zero))) ) );


--UC1L808 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]~0
UC1L808 = ( UC1_W_alu_result[1] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte0_data[1])))) ) ) # ( !UC1_W_alu_result[1] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte0_data[1]) ) );


--UC1L809 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[2]~1
UC1L809 = ( UC1_av_ld_byte0_data[2] & ( ((UC1_W_alu_result[2] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[2] & ( (UC1_W_alu_result[2] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L810 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[3]~2
UC1L810 = ( UC1_av_ld_byte0_data[3] & ( ((UC1_W_alu_result[3] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[3] & ( (UC1_W_alu_result[3] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L811 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[4]~3
UC1L811 = ( UC1_av_ld_byte0_data[4] & ( ((UC1_W_alu_result[4] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[4] & ( (UC1_W_alu_result[4] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L812 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[5]~4
UC1L812 = ( UC1_av_ld_byte0_data[5] & ( ((UC1_W_alu_result[5] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[5] & ( (UC1_W_alu_result[5] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L813 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[6]~5
UC1L813 = ( UC1_av_ld_byte0_data[6] & ( ((UC1_W_alu_result[6] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[6] & ( (UC1_W_alu_result[6] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L814 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[7]~6
UC1L814 = ( UC1_av_ld_byte0_data[7] & ( ((UC1_W_alu_result[7] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte0_data[7] & ( (UC1_W_alu_result[7] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--key0_d1 is key0_d1
--register power-up is low

key0_d1 = DFFEAS(KEY[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--EB1L44 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|state~0
EB1L44 = AMPP_FUNCTION(!A1L134, !A1L139, !A1L129);


--EB1L81 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid~0
EB1L81 = AMPP_FUNCTION(!A1L130, !EB1_td_shift[0], !EB1_state, !EB1_user_saw_rvalid, !EB1L44, !EB1_count[0]);


--EB1_rdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[7]
--register power-up is low

EB1_rdata[7] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[7], !AE1_r_sync_rst, EB1L22);


--EB1L70 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~3
EB1L70 = AMPP_FUNCTION(!EB1_count[9], !EB1_td_shift[10], !EB1_rdata[7]);


--T1_t_dav is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|t_dav
--register power-up is low

T1_t_dav = DFFEAS(NB2_b_full, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_write_stalled is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled
--register power-up is low

EB1_write_stalled = AMPP_FUNCTION(A1L136, EB1L96, !A1L128, EB1L97);


--EB1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~4
EB1L71 = AMPP_FUNCTION(!A1L130, !EB1_state, !EB1_count[1], !EB1_user_saw_rvalid, !EB1_td_shift[9]);


--EB1_td_shift[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]
--register power-up is low

EB1_td_shift[2] = AMPP_FUNCTION(A1L136, EB1L73, !A1L128, EB1L57);


--EB1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~5
EB1L72 = AMPP_FUNCTION(!A1L130, !EB1_count[9], !A1L134, !EB1_write_stalled, !EB1L71, !EB1_td_shift[2]);


--EB1L15 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~0
EB1L15 = AMPP_FUNCTION(!A1L130, !EB1_state, !A1L137, !A1L134, !EB1_count[8]);


--EB1_rvalid0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0
--register power-up is low

EB1_rvalid0 = AMPP_FUNCTION(CLOCK_50, EB1L42, !AE1_r_sync_rst);


--ED1_monitor_ready is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready
--register power-up is low

ED1_monitor_ready = DFFEAS(ED1L10, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1L58 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~11
QD1L58 = ( MD1_MonDReg[1] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[1])))) # (ND1L2 & (((QD1_sr[3])))) ) ) # ( !MD1_MonDReg[1] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[1])))) # (ND1L2 & (((QD1_sr[3])))) ) );


--PD1_jdo[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]
--register power-up is low

PD1_jdo[0] = DFFEAS(QD1_sr[0], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]
--register power-up is low

PD1_jdo[36] = DFFEAS(QD1_sr[36], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]
--register power-up is low

PD1_jdo[37] = DFFEAS(QD1_sr[37], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_ir[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]
--register power-up is low

PD1_ir[1] = DFFEAS(A1L143, CLOCK_50,  ,  , PD1_jxuir,  ,  ,  ,  );


--PD1_ir[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]
--register power-up is low

PD1_ir[0] = DFFEAS(A1L142, CLOCK_50,  ,  , PD1_jxuir,  ,  ,  ,  );


--PD1_enable_action_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe
--register power-up is low

PD1_enable_action_strobe = DFFEAS(PD1_update_jdo_strobe, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--CD1L23 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~0
CD1L23 = (PD1_ir[1] & (!PD1_ir[0] & PD1_enable_action_strobe));


--CD1L24 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_break:the_nios_system_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]~1
CD1L24 = (!PD1_jdo[36] & (!PD1_jdo[37] & CD1L23));


--PD1_jdo[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]
--register power-up is low

PD1_jdo[3] = DFFEAS(QD1_sr[3], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1_jtag_ram_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1
--register power-up is low

MD1_jtag_ram_rd_d1 = DFFEAS(MD1_jtag_ram_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L49 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~0
PD1L49 = (!PD1_ir[1] & (!PD1_ir[0] & PD1_enable_action_strobe));


--PD1_jdo[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]
--register power-up is low

PD1_jdo[35] = DFFEAS(QD1_sr[35], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_take_action_ocimem_b is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_b
PD1_take_action_ocimem_b = (!PD1L49) # (!PD1_jdo[35]);


--MD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]~0
MD1L53 = (!MD1_jtag_ram_rd_d1 & PD1_take_action_ocimem_b);


--MD1_jtag_rd_d1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1
--register power-up is low

MD1_jtag_rd_d1 = DFFEAS(MD1_jtag_rd, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]~1
MD1L50 = (!PD1L49 & ((MD1_jtag_rd_d1))) # (PD1L49 & (PD1_jdo[35]));


--UC1_hbreak_enabled is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled
--register power-up is low

UC1_hbreak_enabled = DFFEAS(UC1L1005, CLOCK_50, !AE1_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L552 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~9
UC1L552 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L564 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~6
UC1L564 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (UC1_D_iw[12] & (UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L565 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~7
UC1L565 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (UC1_D_iw[11] & (UC1_D_iw[12] & (UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L553 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~10
UC1L553 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L554 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~11
UC1L554 = ( !UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & (UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L555 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~12
UC1L555 = ( !UC1_D_iw[4] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (!UC1_D_iw[2] & UC1_D_iw[3]))) ) ) );


--UC1L216 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~0
UC1L216 = ( !UC1L220 & ( !UC1L219 & ( (!UC1L553 & (!UC1L554 & (!UC1L555 & !UC1L221))) ) ) );


--UC1L204 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst~0
UC1L204 = ( UC1_D_iw[5] & ( UC1_D_iw[4] & ( (!UC1_D_iw[1] & (!UC1_D_iw[0] & ((!UC1_D_iw[3]) # (UC1_D_iw[2])))) # (UC1_D_iw[1] & (UC1_D_iw[0] & ((!UC1_D_iw[3]) # (!UC1_D_iw[2])))) ) ) ) # ( !UC1_D_iw[5] & ( UC1_D_iw[4] & ( (!UC1_D_iw[1] & (((!UC1_D_iw[0])))) # (UC1_D_iw[1] & (UC1_D_iw[0] & ((!UC1_D_iw[3]) # (!UC1_D_iw[2])))) ) ) ) # ( UC1_D_iw[5] & ( !UC1_D_iw[4] & ( (!UC1_D_iw[1] & (!UC1_D_iw[0] & ((!UC1_D_iw[2]) # (UC1_D_iw[3])))) # (UC1_D_iw[1] & (((UC1_D_iw[0])))) ) ) ) # ( !UC1_D_iw[5] & ( !UC1_D_iw[4] & ( (!UC1_D_iw[1] & ((!UC1_D_iw[0]) # ((!UC1_D_iw[3] & !UC1_D_iw[2])))) # (UC1_D_iw[1] & (((UC1_D_iw[0])))) ) ) );


--UC1L256 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~0
UC1L256 = (!UC1L204 & ((UC1_D_iw[18]))) # (UC1L204 & (UC1_D_iw[23]));


--UC1L257 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[1]~1
UC1L257 = ( UC1L216 & ( UC1L256 & ( (!UC1L543) # (((!UC1L223 & !UC1L222)) # (UC1L552)) ) ) ) # ( !UC1L216 & ( UC1L256 & ( UC1L552 ) ) ) # ( UC1L216 & ( !UC1L256 & ( UC1L552 ) ) ) # ( !UC1L216 & ( !UC1L256 & ( UC1L552 ) ) );


--UC1L262 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~2
UC1L262 = (!UC1L204 & ((UC1_D_iw[21]))) # (UC1L204 & (UC1_D_iw[26]));


--UC1L263 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[4]~3
UC1L263 = ( UC1L216 & ( UC1L262 ) ) # ( !UC1L216 & ( UC1L262 ) ) # ( UC1L216 & ( !UC1L262 & ( ((UC1L543 & ((UC1L222) # (UC1L223)))) # (UC1L552) ) ) ) # ( !UC1L216 & ( !UC1L262 ) );


--UC1L260 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~4
UC1L260 = (!UC1L204 & ((UC1_D_iw[20]))) # (UC1L204 & (UC1_D_iw[25]));


--UC1L261 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]~5
UC1L261 = ( UC1L216 & ( UC1L260 ) ) # ( !UC1L216 & ( UC1L260 ) ) # ( UC1L216 & ( !UC1L260 & ( ((UC1L543 & ((UC1L222) # (UC1L223)))) # (UC1L552) ) ) ) # ( !UC1L216 & ( !UC1L260 ) );


--UC1L258 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~6
UC1L258 = (!UC1L204 & ((UC1_D_iw[19]))) # (UC1L204 & (UC1_D_iw[24]));


--UC1L259 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]~7
UC1L259 = ( UC1L216 & ( UC1L258 ) ) # ( !UC1L216 & ( UC1L258 ) ) # ( UC1L216 & ( !UC1L258 & ( ((UC1L543 & ((UC1L222) # (UC1L223)))) # (UC1L552) ) ) ) # ( !UC1L216 & ( !UC1L258 ) );


--UC1L254 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~8
UC1L254 = (!UC1L204 & ((UC1_D_iw[17]))) # (UC1L204 & (UC1_D_iw[22]));


--UC1L255 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]~9
UC1L255 = ( UC1L216 & ( UC1L254 ) ) # ( !UC1L216 & ( UC1L254 ) ) # ( UC1L216 & ( !UC1L254 & ( ((UC1L543 & ((UC1L222) # (UC1L223)))) # (UC1L552) ) ) ) # ( !UC1L216 & ( !UC1L254 ) );


--UC1L556 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~13
UC1L556 = ( !UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (UC1_D_iw[0] & (!UC1_D_iw[1] & (!UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L306 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~0
UC1L306 = (!UC1L556 & (!UC1L677 & !UC1L307));


--UC1_D_wr_dst_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg
UC1_D_wr_dst_reg = ( UC1L255 & ( UC1L306 ) ) # ( !UC1L255 & ( UC1L306 & ( (((UC1L259) # (UC1L261)) # (UC1L263)) # (UC1L257) ) ) );


--UC1_av_ld_waiting_for_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data
--register power-up is low

UC1_av_ld_waiting_for_data = DFFEAS(UC1L961, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L961 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data_nxt~0
UC1L961 = ( UC1_av_ld_waiting_for_data & ( (!UC1_d_read) # (JC1_WideOr1) ) ) # ( !UC1_av_ld_waiting_for_data & ( (UC1_E_new_inst & UC1_R_ctrl_ld) ) );


--UC1L237 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem32~0
UC1L237 = (UC1_D_iw[0] & (UC1_D_iw[2] & (!UC1_D_iw[3] & UC1_D_iw[4])));


--UC1_av_ld_aligning_data is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data
--register power-up is low

UC1_av_ld_aligning_data = DFFEAS(UC1L856, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_align_cycle[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]
--register power-up is low

UC1_av_ld_align_cycle[1] = DFFEAS(UC1L853, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_align_cycle[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]
--register power-up is low

UC1_av_ld_align_cycle[0] = DFFEAS(UC1L852, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L235 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~0
UC1L235 = (UC1_D_iw[0] & (UC1_D_iw[3] & ((UC1_D_iw[2]) # (UC1_D_iw[1]))));


--UC1L855 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~0
UC1L855 = (UC1_av_ld_align_cycle[1] & (!UC1_av_ld_align_cycle[0] $ (((!UC1L235) # (UC1_D_iw[4])))));


--UC1L856 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_aligning_data_nxt~1
UC1L856 = ( UC1L237 & ( (UC1_av_ld_aligning_data & !UC1L855) ) ) # ( !UC1L237 & ( (!UC1_av_ld_aligning_data & (UC1_d_read & (!JC1_WideOr1))) # (UC1_av_ld_aligning_data & (((!UC1L855)))) ) );


--UC1L538 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~0
UC1L538 = ( UC1L237 & ( UC1L856 & ( (UC1_R_ctrl_ld & (((UC1_E_valid_from_R & UC1L961)) # (UC1_E_new_inst))) ) ) ) # ( !UC1L237 & ( UC1L856 & ( (UC1_R_ctrl_ld & ((UC1_E_valid_from_R) # (UC1_E_new_inst))) ) ) ) # ( UC1L237 & ( !UC1L856 & ( (UC1_R_ctrl_ld & (((UC1_E_valid_from_R & UC1L961)) # (UC1_E_new_inst))) ) ) ) # ( !UC1L237 & ( !UC1L856 & ( (UC1_R_ctrl_ld & (((UC1_E_valid_from_R & UC1L961)) # (UC1_E_new_inst))) ) ) );


--UC1L539 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~1
UC1L539 = (!UC1_E_shift_rot_cnt[3] & (!UC1_E_shift_rot_cnt[2] & (!UC1_E_shift_rot_cnt[1] & !UC1_E_shift_rot_cnt[0])));


--UC1L540 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_stall~2
UC1L540 = ( UC1L539 & ( (UC1_R_ctrl_shift_rot & (UC1_E_valid_from_R & ((UC1_E_shift_rot_cnt[4]) # (UC1_E_new_inst)))) ) ) # ( !UC1L539 & ( (UC1_R_ctrl_shift_rot & UC1_E_valid_from_R) ) );


--UC1L847 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_valid~0
UC1L847 = ( !UC1L538 & ( !UC1L540 & ( (!UC1L970 & (UC1_E_valid_from_R & ((!UC1_d_write) # (BC1L3)))) ) ) );


--UC1L228 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld_signed~0
UC1L228 = ( UC1_D_iw[2] & ( (UC1_D_iw[0] & (UC1_D_iw[1] & ((!UC1_D_iw[4]) # (!UC1_D_iw[3])))) ) );


--ZB4_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]
--register power-up is low

ZB4_av_readdata_pre[0] = DFFEAS(XC1_readdata[0], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB3_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB3_av_readdata_pre[30] = DFFEAS(UC1_W_alu_result[2], CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--JC1L7 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~0
JC1L7 = (ZB3_read_latency_shift_reg[0] & ZB3_av_readdata_pre[30]);


--ZB6_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB6_av_readdata_pre[0] = DFFEAS(V1_readdata[0], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~0
JC1L5 = ( ZB6_av_readdata_pre[0] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[0])))) ) ) # ( !ZB6_av_readdata_pre[0] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[0]))) ) );


--ZB2_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[0]
--register power-up is low

ZB2_av_readdata_pre[0] = DFFEAS(DB1_ram_block1a0, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB7_av_readdata_pre[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:key_s1_translator|av_readdata_pre[0]
--register power-up is low

ZB7_av_readdata_pre[0] = DFFEAS(U1_readdata[0], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]~1
JC1L6 = (!ZB7_read_latency_shift_reg[0] & (HC1L1 & (ZB2_av_readdata_pre[0]))) # (ZB7_read_latency_shift_reg[0] & (((HC1L1 & ZB2_av_readdata_pre[0])) # (ZB7_av_readdata_pre[0])));


--JC1_src_data[0] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_data[0]
JC1_src_data[0] = ( JC1L5 & ( JC1L6 ) ) # ( !JC1L5 & ( JC1L6 ) ) # ( JC1L5 & ( !JC1L6 & ( (!HC2L1 & (HC3L1 & ((ZD1_q_a[0])))) # (HC2L1 & (((HC3L1 & ZD1_q_a[0])) # (ZB4_av_readdata_pre[0]))) ) ) ) # ( !JC1L5 & ( !JC1L6 ) );


--UC1_av_ld_byte1_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]
--register power-up is low

UC1_av_ld_byte1_data[0] = DFFEAS(UC1L877, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L959 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_rshift8~0
UC1L959 = ( UC1_av_ld_align_cycle[0] & ( (UC1_W_alu_result[1] & (UC1_av_ld_aligning_data & !UC1_av_ld_align_cycle[1])) ) ) # ( !UC1_av_ld_align_cycle[0] & ( (UC1_av_ld_aligning_data & ((!UC1_W_alu_result[0] & (UC1_W_alu_result[1] & !UC1_av_ld_align_cycle[1])) # (UC1_W_alu_result[0] & ((!UC1_av_ld_align_cycle[1]) # (UC1_W_alu_result[1]))))) ) );


--UC1L671 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|LessThan0~0
UC1L671 = (!UC1_W_alu_result[1] & (UC1_W_alu_result[0] & (!UC1_av_ld_align_cycle[1] & !UC1_av_ld_align_cycle[0]))) # (UC1_W_alu_result[1] & ((!UC1_av_ld_align_cycle[1]) # ((UC1_W_alu_result[0] & !UC1_av_ld_align_cycle[0]))));


--UC1L861 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]~0
UC1L861 = (!UC1_av_ld_aligning_data) # (UC1L671);


--UC1_R_compare_op[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[0]
--register power-up is low

UC1_R_compare_op[0] = DFFEAS(UC1L300, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L366 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[16]~14
UC1L366 = (!UC1_E_src2[16] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[16])) # (UC1_R_logic_op[1] & ((UC1_E_src1[16]))))) # (UC1_E_src2[16] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[16])))));


--UC1_E_src2[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[1]
--register power-up is low

UC1_E_src2[1] = DFFEAS(UC1L742, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L351 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[1]~15
UC1L351 = (!UC1_E_src2[1] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[1])) # (UC1_R_logic_op[1] & ((UC1_E_src1[1]))))) # (UC1_E_src2[1] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[1])))));


--UC1_E_src2[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[0]
--register power-up is low

UC1_E_src2[0] = DFFEAS(UC1L741, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L350 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[0]~16
UC1L350 = (!UC1_E_src2[0] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[0])) # (UC1_R_logic_op[1] & ((UC1_E_src1[0]))))) # (UC1_E_src2[0] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[0])))));


--UC1L367 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[17]~17
UC1L367 = (!UC1_E_src2[17] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[17])) # (UC1_R_logic_op[1] & ((UC1_E_src1[17]))))) # (UC1_E_src2[17] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[17])))));


--UC1L371 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[21]~18
UC1L371 = (!UC1_E_src2[21] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[21])) # (UC1_R_logic_op[1] & ((UC1_E_src1[21]))))) # (UC1_E_src2[21] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[21])))));


--UC1L370 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[20]~19
UC1L370 = (!UC1_E_src2[20] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[20])) # (UC1_R_logic_op[1] & ((UC1_E_src1[20]))))) # (UC1_E_src2[20] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[20])))));


--UC1L369 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[19]~20
UC1L369 = (!UC1_E_src2[19] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[19])) # (UC1_R_logic_op[1] & ((UC1_E_src1[19]))))) # (UC1_E_src2[19] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[19])))));


--UC1L368 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[18]~21
UC1L368 = (!UC1_E_src2[18] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[18])) # (UC1_R_logic_op[1] & ((UC1_E_src1[18]))))) # (UC1_E_src2[18] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[18])))));


--UC1L574 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~0
UC1L574 = (!UC1L371 & (!UC1L370 & (!UC1L369 & !UC1L368)));


--UC1L575 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~1
UC1L575 = ( UC1L574 & ( (!UC1L366 & (!UC1L351 & (!UC1L350 & !UC1L367))) ) );


--UC1L576 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~2
UC1L576 = (!UC1L355 & !UC1L354);


--UC1L577 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~3
UC1L577 = ( !UC1L363 & ( !UC1L362 & ( (!UC1L361 & (!UC1L360 & (!UC1L365 & !UC1L364))) ) ) );


--UC1L578 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~4
UC1L578 = ( UC1L576 & ( UC1L577 & ( (!UC1L359 & (!UC1L358 & (!UC1L357 & !UC1L356))) ) ) );


--UC1L375 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[25]~22
UC1L375 = (!UC1_E_src2[25] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[25])) # (UC1_R_logic_op[1] & ((UC1_E_src1[25]))))) # (UC1_E_src2[25] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[25])))));


--UC1L374 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[24]~23
UC1L374 = (!UC1_E_src2[24] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[24])) # (UC1_R_logic_op[1] & ((UC1_E_src1[24]))))) # (UC1_E_src2[24] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[24])))));


--UC1L373 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[23]~24
UC1L373 = (!UC1_E_src2[23] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[23])) # (UC1_R_logic_op[1] & ((UC1_E_src1[23]))))) # (UC1_E_src2[23] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[23])))));


--UC1L372 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[22]~25
UC1L372 = (!UC1_E_src2[22] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[22])) # (UC1_R_logic_op[1] & ((UC1_E_src1[22]))))) # (UC1_E_src2[22] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[22])))));


--UC1L377 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[27]~26
UC1L377 = (!UC1_E_src2[27] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[27])) # (UC1_R_logic_op[1] & ((UC1_E_src1[27]))))) # (UC1_E_src2[27] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[27])))));


--UC1L376 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[26]~27
UC1L376 = (!UC1_E_src2[26] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[26])) # (UC1_R_logic_op[1] & ((UC1_E_src1[26]))))) # (UC1_E_src2[26] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[26])))));


--UC1L579 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~5
UC1L579 = (!UC1L377 & !UC1L376);


--UC1_E_src2[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src2[31]
--register power-up is low

UC1_E_src2[31] = DFFEAS(UC1L739, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L381 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[31]~28
UC1L381 = (!UC1_E_src2[31] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[31])) # (UC1_R_logic_op[1] & ((UC1_E_src1[31]))))) # (UC1_E_src2[31] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[31])))));


--UC1L380 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[30]~29
UC1L380 = (!UC1_E_src2[30] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[30])) # (UC1_R_logic_op[1] & ((UC1_E_src1[30]))))) # (UC1_E_src2[30] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[30])))));


--UC1L379 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[29]~30
UC1L379 = (!UC1_E_src2[29] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[29])) # (UC1_R_logic_op[1] & ((UC1_E_src1[29]))))) # (UC1_E_src2[29] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[29])))));


--UC1L378 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_logic_result[28]~31
UC1L378 = (!UC1_E_src2[28] & ((!UC1_R_logic_op[1] & (!UC1_R_logic_op[0] & !UC1_E_src1[28])) # (UC1_R_logic_op[1] & ((UC1_E_src1[28]))))) # (UC1_E_src2[28] & (!UC1_R_logic_op[1] $ (((!UC1_R_logic_op[0]) # (!UC1_E_src1[28])))));


--UC1L580 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~6
UC1L580 = ( !UC1L379 & ( !UC1L378 & ( (!UC1L352 & (!UC1L353 & (!UC1L381 & !UC1L380))) ) ) );


--UC1L581 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal127~7
UC1L581 = ( UC1L579 & ( UC1L580 & ( (!UC1L375 & (!UC1L374 & (!UC1L373 & !UC1L372))) ) ) );


--UC1_R_compare_op[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_compare_op[1]
--register power-up is low

UC1_R_compare_op[1] = DFFEAS(UC1L301, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L343 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_cmp_result~0
UC1L343 = ( UC1L581 & ( UC1_R_compare_op[1] & ( (!UC1_R_compare_op[0] & (UC1L118)) # (UC1_R_compare_op[0] & (((!UC1L575) # (!UC1L578)))) ) ) ) # ( !UC1L581 & ( UC1_R_compare_op[1] & ( (UC1_R_compare_op[0]) # (UC1L118) ) ) ) # ( UC1L581 & ( !UC1_R_compare_op[1] & ( (!UC1_R_compare_op[0] & (((UC1L575 & UC1L578)))) # (UC1_R_compare_op[0] & (!UC1L118)) ) ) ) # ( !UC1L581 & ( !UC1_R_compare_op[1] & ( (!UC1L118 & UC1_R_compare_op[0]) ) ) );


--UC1_W_status_reg_pie is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie
--register power-up is low

UC1_W_status_reg_pie = DFFEAS(UC1L842, CLOCK_50, !AE1_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L582 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal132~0
UC1L582 = ( !UC1_D_iw[10] & ( (!UC1_D_iw[6] & (!UC1_D_iw[8] & (!UC1_D_iw[7] & !UC1_D_iw[9]))) ) );


--UC1_W_estatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg
--register power-up is low

UC1_W_estatus_reg = DFFEAS(UC1L797, CLOCK_50, !AE1_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L583 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal133~0
UC1L583 = ( !UC1_D_iw[10] & ( (UC1_D_iw[6] & (!UC1_D_iw[8] & (!UC1_D_iw[7] & !UC1_D_iw[9]))) ) );


--UC1_W_bstatus_reg is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_bstatus_reg
--register power-up is low

UC1_W_bstatus_reg = DFFEAS(UC1L789, CLOCK_50, !AE1_r_sync_rst,  , UC1_E_valid_from_R,  ,  ,  ,  );


--UC1L584 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal134~0
UC1L584 = (!UC1_D_iw[8] & (UC1_D_iw[7] & (!UC1_D_iw[9] & !UC1_D_iw[10])));


--UC1_W_ienable_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]
--register power-up is low

UC1_W_ienable_reg[0] = DFFEAS(UC1L800, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_W_ipending_reg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg[0]
--register power-up is low

UC1_W_ipending_reg[0] = DFFEAS(UC1L803, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L344 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~0
UC1L344 = ( !UC1_D_iw[10] & ( UC1_W_ipending_reg[0] & ( (!UC1_D_iw[6] & (UC1_D_iw[8] & (!UC1_D_iw[7] & !UC1_D_iw[9]))) ) ) );


--UC1L345 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~1
UC1L345 = ( UC1L344 & ( (!UC1_D_iw[6] & (!UC1_W_bstatus_reg & UC1L584)) ) ) # ( !UC1L344 & ( (!UC1L584) # ((!UC1_D_iw[6] & (!UC1_W_bstatus_reg)) # (UC1_D_iw[6] & ((!UC1_W_ienable_reg[0])))) ) );


--UC1L346 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_control_rd_data[0]~2
UC1L346 = ( UC1L345 & ( (!UC1L582 & (((UC1_W_estatus_reg & UC1L583)))) # (UC1L582 & (UC1_W_status_reg_pie)) ) ) # ( !UC1L345 & ( (!UC1L582 & (((!UC1L583) # (UC1_W_estatus_reg)))) # (UC1L582 & (UC1_W_status_reg_pie)) ) );


--UC1L308 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[0]~15
UC1L308 = ( UC1L122 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L350)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[0])))) ) ) # ( !UC1L122 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L350))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[0])))) ) );


--UC1_intr_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|intr_req
UC1_intr_req = (UC1_W_status_reg_pie & UC1_W_ipending_reg[0]);


--ZB2_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[22]
--register power-up is low

ZB2_av_readdata_pre[22] = DFFEAS(DB1_ram_block1a22, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[22] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[22]
--register power-up is low

ZB4_av_readdata_pre[22] = DFFEAS(XC1_readdata[22], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L629 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~0
UC1L629 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[22])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[22])) # (ZB2_av_readdata_pre[22])));


--UC1L630 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[22]~1
UC1L630 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[22])) # (UC1L629)));


--UC1_hbreak_pending is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending
--register power-up is low

UC1_hbreak_pending = DFFEAS(UC1L1007, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ED1_jtag_break is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break
--register power-up is low

ED1_jtag_break = DFFEAS(ED1L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--UC1_wait_for_one_post_bret_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst
--register power-up is low

UC1_wait_for_one_post_bret_inst = DFFEAS(UC1L1013, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1008 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_req~0
UC1L1008 = ( UC1_wait_for_one_post_bret_inst & ( (UC1_W_valid & (!UC1_hbreak_enabled & ((ED1_jtag_break) # (UC1_hbreak_pending)))) ) ) # ( !UC1_wait_for_one_post_bret_inst & ( (!UC1_hbreak_enabled & ((ED1_jtag_break) # (UC1_hbreak_pending))) ) );


--UC1L670 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_valid~0
UC1L670 = (!UC1_i_read & (((HC3L2) # (HC2L2)) # (HC1L2)));


--ZB2_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[23]
--register power-up is low

ZB2_av_readdata_pre[23] = DFFEAS(DB1_ram_block1a23, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[23] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]
--register power-up is low

ZB4_av_readdata_pre[23] = DFFEAS(XC1_readdata[23], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L631 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~2
UC1L631 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[23])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[23])) # (ZB2_av_readdata_pre[23])));


--UC1L632 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[23]~3
UC1L632 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[23])) # (UC1L631)));


--ZB2_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[24]
--register power-up is low

ZB2_av_readdata_pre[24] = DFFEAS(DB1_ram_block1a24, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[24] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]
--register power-up is low

ZB4_av_readdata_pre[24] = DFFEAS(XC1_readdata[24], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L633 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~4
UC1L633 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[24])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[24])) # (ZB2_av_readdata_pre[24])));


--UC1L634 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[24]~5
UC1L634 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[24])) # (UC1L633)));


--ZB2_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[25]
--register power-up is low

ZB2_av_readdata_pre[25] = DFFEAS(DB1_ram_block1a25, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[25] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[25]
--register power-up is low

ZB4_av_readdata_pre[25] = DFFEAS(XC1_readdata[25], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L635 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~6
UC1L635 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[25])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[25])) # (ZB2_av_readdata_pre[25])));


--UC1L636 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[25]~7
UC1L636 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[25])) # (UC1L635)));


--ZB2_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[26]
--register power-up is low

ZB2_av_readdata_pre[26] = DFFEAS(DB1_ram_block1a26, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[26] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]
--register power-up is low

ZB4_av_readdata_pre[26] = DFFEAS(XC1_readdata[26], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L637 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~8
UC1L637 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[26])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[26])) # (ZB2_av_readdata_pre[26])));


--UC1L638 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[26]~9
UC1L638 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[26])) # (UC1L637)));


--AE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(AE1_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1_r_sync_rst_chain[3] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain[3]
--register power-up is low

AE1_r_sync_rst_chain[3] = DFFEAS(AE1_altera_reset_synchronizer_int_chain[2], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1L18 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst_chain~1
AE1L18 = (AE1_altera_reset_synchronizer_int_chain[2] & AE1_r_sync_rst_chain[3]);


--UC1_D_valid is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_valid
--register power-up is low

UC1_D_valid = DFFEAS(UC1L670, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L585 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~10
UC1L585 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[0])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[0])) # (ZB2_av_readdata_pre[0])));


--UC1L586 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[0]~11
UC1L586 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[0])) # (UC1L585)));


--UC1L267 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_iw[1]~0
UC1L267 = (!UC1_intr_req & !UC1L1008);


--ZB2_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[1]
--register power-up is low

ZB2_av_readdata_pre[1] = DFFEAS(DB1_ram_block1a1, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]
--register power-up is low

ZB4_av_readdata_pre[1] = DFFEAS(XC1_readdata[1], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L587 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~12
UC1L587 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[1])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[1])) # (ZB2_av_readdata_pre[1])));


--UC1L588 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[1]~13
UC1L588 = (!UC1L267) # (((HC3L2 & ZD1_q_a[1])) # (UC1L587));


--ZB2_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[4]
--register power-up is low

ZB2_av_readdata_pre[4] = DFFEAS(DB1_ram_block1a4, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[4]
--register power-up is low

ZB4_av_readdata_pre[4] = DFFEAS(XC1_readdata[4], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L593 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~14
UC1L593 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[4])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[4])) # (ZB2_av_readdata_pre[4])));


--UC1L594 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[4]~15
UC1L594 = (!UC1L267) # (((HC3L2 & ZD1_q_a[4])) # (UC1L593));


--ZB2_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[3]
--register power-up is low

ZB2_av_readdata_pre[3] = DFFEAS(DB1_ram_block1a3, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[3]
--register power-up is low

ZB4_av_readdata_pre[3] = DFFEAS(XC1_readdata[3], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L591 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~16
UC1L591 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[3])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[3])) # (ZB2_av_readdata_pre[3])));


--UC1L592 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[3]~17
UC1L592 = (!UC1L267) # (((HC3L2 & ZD1_q_a[3])) # (UC1L591));


--ZB2_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[2]
--register power-up is low

ZB2_av_readdata_pre[2] = DFFEAS(DB1_ram_block1a2, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB4_av_readdata_pre[2] = DFFEAS(XC1_readdata[2], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L589 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~18
UC1L589 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[2])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[2])) # (ZB2_av_readdata_pre[2])));


--UC1L590 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[2]~19
UC1L590 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[2])) # (UC1L589)));


--YB2L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~3
YB2L9 = (YB2_mem_used[0] & ((!ZB2_read_latency_shift_reg[0]) # (YB2_mem_used[1])));


--YB2L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:inferred_ram_avalon_slave_0_agent_rsp_fifo|mem_used[0]~4
YB2L10 = ( YB2L17 & ( YB2L9 ) ) # ( !YB2L17 & ( YB2L9 ) ) # ( YB2L17 & ( !YB2L9 & ( (EB1_rst1 & (!YB2_mem_used[1] & (!ZB2_wait_latency_counter[1] & ZB2L34))) ) ) );


--MC1L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
MC1L5 = ( WB1L55 & ( (!TB1L14 & (UB1L1 & ((WB1L2) # (XB2L1)))) # (TB1L14 & (((WB1L2) # (XB2L1)))) ) ) # ( !WB1L55 & ( (WB1L2 & ((UB1L1) # (TB1L14))) ) );


--UC1L566 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~8
UC1L566 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L210 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~0
UC1L210 = (!UC1L216) # ((UC1L543 & ((UC1L211) # (UC1L223))));


--UC1L209 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_break~1
UC1L209 = ( UC1L543 & ( (!UC1_D_iw[12] & (UC1_D_iw[13] & (UC1_D_iw[16] & UC1L208))) ) );


--UC1L567 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~9
UC1L567 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L568 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~10
UC1L568 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (!UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L569 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~11
UC1L569 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L570 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~12
UC1L570 = ( !UC1_D_iw[15] & ( !UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1L227 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct~0
UC1L227 = ( !UC1_D_iw[5] & ( (!UC1_D_iw[1] & (!UC1_D_iw[2] & (!UC1_D_iw[3] & !UC1_D_iw[4]))) ) );


--UC1L251 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~0
UC1L251 = ( UC1L227 ) # ( !UC1L227 & ( (UC1L543 & (((UC1L252) # (UC1L568)) # (UC1L567))) ) );


--MC2L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|grant[1]~1
MC2L2 = (UB1L2 & (((!TB1L15 & !MC2_top_priority_reg[0])) # (MC2_top_priority_reg[1])));


--MC3L2 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|grant[1]~1
MC3L2 = ( MC3_top_priority_reg[1] & ( UB1L3 ) ) # ( !MC3_top_priority_reg[1] & ( (UB1L3 & (!MC3_top_priority_reg[0] & ((!TB1L16) # (!CC1L6)))) ) );


--YB5L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]~2
YB5L9 = ((YB5_mem_used[0] & ((!ZB5_read_latency_shift_reg[0]) # (YB5_mem_used[1])))) # (ZB5L3);


--MC3L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
MC3L5 = ( WB3_packet_in_progress & ( WB3L57 & ( (!WB3_WideOr1 & (((TB1L16 & CC1L6)) # (UB1L3))) ) ) ) # ( !WB3_packet_in_progress & ( WB3L57 & ( ((TB1L16 & CC1L6)) # (UB1L3) ) ) ) # ( !WB3_packet_in_progress & ( !WB3L57 & ( (WB3_WideOr1 & (((TB1L16 & CC1L6)) # (UB1L3))) ) ) );


--YB7L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo|mem_used[0]~1
YB7L3 = ( YB7_mem_used[0] & ( ((!ZB7_read_latency_shift_reg[0]) # ((EB1_rst1 & ZB7L5))) # (YB7_mem_used[1]) ) ) # ( !YB7_mem_used[0] & ( (EB1_rst1 & ZB7L5) ) );


--YB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]~1
YB3L3 = ( YB3_mem_used[0] & ( ((!ZB3_read_latency_shift_reg[0]) # ((EB1_rst1 & TB1L9))) # (YB3_mem_used[1]) ) ) # ( !YB3_mem_used[0] & ( (EB1_rst1 & TB1L9) ) );


--BE3_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

BE3_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE3_altera_reset_synchronizer_int_chain[1], CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--YB1L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~2
YB1L3 = ((YB1_mem_used[0] & ((!ZB1_read_latency_shift_reg[0]) # (YB1_mem_used[1])))) # (ZB1L28);


--MC2L5 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~0
MC2L5 = ( UB1L2 & ( WB2_packet_in_progress & ( (YB4L16 & (((WB2_saved_grant[0] & TB1L15)) # (WB2_saved_grant[1]))) ) ) ) # ( !UB1L2 & ( WB2_packet_in_progress & ( (WB2_saved_grant[0] & (YB4L16 & TB1L15)) ) ) ) # ( UB1L2 & ( !WB2_packet_in_progress & ( ((!WB2_saved_grant[1] & ((!WB2_saved_grant[0]) # (!TB1L15)))) # (YB4L16) ) ) ) # ( !UB1L2 & ( !WB2_packet_in_progress & ( (TB1L15 & ((!WB2_saved_grant[0]) # (YB4L16))) ) ) );


--XC1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|write~0
XC1L89 = ( WB2_WideOr1 & ( XC1_write & ( MD1_waitrequest ) ) ) # ( !WB2_WideOr1 & ( XC1_write & ( MD1_waitrequest ) ) ) # ( !WB2_WideOr1 & ( !XC1_write & ( (V1L1 & (WB2_saved_grant[0] & !YB4_mem_used[1])) ) ) );


--WB2_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[46]
WB2_src_data[46] = (!UC1_W_alu_result[10] & (((UC1_F_pc[8] & WB2_saved_grant[1])))) # (UC1_W_alu_result[10] & (((UC1_F_pc[8] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--PD1_jdo[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]
--register power-up is low

PD1_jdo[34] = DFFEAS(QD1_sr[34], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]
--register power-up is low

PD1_jdo[17] = DFFEAS(QD1_sr[17], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L99 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access~0
MD1L99 = ( MD1L2 & ( (PD1L49 & (((!PD1_jdo[34]) # (!PD1_jdo[17])) # (PD1_jdo[35]))) ) ) # ( !MD1L2 & ( (PD1L49 & (!PD1_jdo[35] & (PD1_jdo[34] & !PD1_jdo[17]))) ) );


--XC1L54 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|read~0
XC1L54 = ( YB4L13 & ( (!XC1_read & (((!YB4_mem_used[1] & !WB2_WideOr1)))) # (XC1_read & (MD1_waitrequest)) ) ) # ( !YB4L13 & ( (MD1_waitrequest & XC1_read) ) );


--MD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0
MD1L97 = ( MD1_avalon_ociram_readdata_ready & ( (MD1_waitrequest & (((!MD1L154 & XC1_read)) # (XC1_write))) ) ) # ( !MD1_avalon_ociram_readdata_ready & ( (MD1_waitrequest & (!XC1_write & (!MD1L154 & XC1_read))) ) );


--YB4L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2
YB4L9 = ( YB4L13 & ( YB4_mem_used[0] & ( ((!ZB4_read_latency_shift_reg[0]) # ((!MD1_waitrequest & !WB2_WideOr1))) # (YB4_mem_used[1]) ) ) ) # ( !YB4L13 & ( YB4_mem_used[0] & ( (!ZB4_read_latency_shift_reg[0]) # (YB4_mem_used[1]) ) ) ) # ( YB4L13 & ( !YB4_mem_used[0] & ( (!MD1_waitrequest & (!YB4_mem_used[1] & !WB2_WideOr1)) ) ) );


--ZB2_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[11]
--register power-up is low

ZB2_av_readdata_pre[11] = DFFEAS(DB1_ram_block1a11, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[11] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[11]
--register power-up is low

ZB4_av_readdata_pre[11] = DFFEAS(XC1_readdata[11], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L607 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~20
UC1L607 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[11])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[11])) # (ZB2_av_readdata_pre[11])));


--UC1L608 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[11]~21
UC1L608 = (!UC1L267) # (((HC3L2 & ZD1_q_a[11])) # (UC1L607));


--ZB2_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[12]
--register power-up is low

ZB2_av_readdata_pre[12] = DFFEAS(DB1_ram_block1a12, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB4_av_readdata_pre[12] = DFFEAS(XC1_readdata[12], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L609 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~22
UC1L609 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[12])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[12])) # (ZB2_av_readdata_pre[12])));


--UC1L610 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[12]~23
UC1L610 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[12])) # (UC1L609)));


--ZB2_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[13]
--register power-up is low

ZB2_av_readdata_pre[13] = DFFEAS(DB1_ram_block1a13, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB4_av_readdata_pre[13] = DFFEAS(XC1_readdata[13], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L611 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~24
UC1L611 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[13])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[13])) # (ZB2_av_readdata_pre[13])));


--UC1L612 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[13]~25
UC1L612 = (!UC1L267) # (((HC3L2 & ZD1_q_a[13])) # (UC1L611));


--ZB2_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[14]
--register power-up is low

ZB2_av_readdata_pre[14] = DFFEAS(DB1_ram_block1a14, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB4_av_readdata_pre[14] = DFFEAS(XC1_readdata[14], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L613 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~26
UC1L613 = ( ZB4_av_readdata_pre[14] & ( (!HC2L2 & (!UC1_intr_req & ((!HC1L2) # (!ZB2_av_readdata_pre[14])))) ) ) # ( !ZB4_av_readdata_pre[14] & ( (!UC1_intr_req & ((!HC1L2) # (!ZB2_av_readdata_pre[14]))) ) );


--UC1L614 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[14]~27
UC1L614 = (!UC1L613) # ((HC3L2 & ZD1_q_a[14]));


--ZB2_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[15]
--register power-up is low

ZB2_av_readdata_pre[15] = DFFEAS(DB1_ram_block1a15, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB4_av_readdata_pre[15] = DFFEAS(XC1_readdata[15], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L615 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~28
UC1L615 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[15])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[15])) # (ZB2_av_readdata_pre[15])));


--UC1L616 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[15]~29
UC1L616 = (!UC1L267) # (((HC3L2 & ZD1_q_a[15])) # (UC1L615));


--ZB2_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[16]
--register power-up is low

ZB2_av_readdata_pre[16] = DFFEAS(DB1_ram_block1a16, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[16] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[16]
--register power-up is low

ZB4_av_readdata_pre[16] = DFFEAS(XC1_readdata[16], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L617 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~30
UC1L617 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[16])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[16])) # (ZB2_av_readdata_pre[16])));


--UC1L618 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[16]~31
UC1L618 = (!UC1L267) # (((HC3L2 & ZD1_q_a[16])) # (UC1L617));


--ZB2_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[5]
--register power-up is low

ZB2_av_readdata_pre[5] = DFFEAS(DB1_ram_block1a5, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[5]
--register power-up is low

ZB4_av_readdata_pre[5] = DFFEAS(XC1_readdata[5], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L595 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~32
UC1L595 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[5])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[5])) # (ZB2_av_readdata_pre[5])));


--UC1L596 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[5]~33
UC1L596 = (!UC1L267) # (((HC3L2 & ZD1_q_a[5])) # (UC1L595));


--UC1L243 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~0
UC1L243 = (UC1_D_iw[12] & (((UC1_D_iw[11] & !UC1_D_iw[16])) # (UC1_D_iw[15])));


--UC1L244 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot_right~1
UC1L244 = (!UC1_D_iw[13] & (UC1_D_iw[14] & (UC1L543 & UC1L243)));


--UC1L542 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_valid_from_R~0
UC1L542 = ( UC1L538 & ( UC1L540 ) ) # ( !UC1L538 & ( UC1L540 ) ) # ( UC1L538 & ( !UC1L540 ) ) # ( !UC1L538 & ( !UC1L540 & ( (((UC1_d_write & !BC1L3)) # (UC1_R_valid)) # (UC1L970) ) ) );


--UC1L217 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~1
UC1L217 = (!UC1L555 & (!UC1L221 & (!UC1L220 & !UC1L219)));


--UC1L571 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~13
UC1L571 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (!UC1_D_iw[12] & (UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L572 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~14
UC1L572 = ( UC1_D_iw[15] & ( UC1_D_iw[16] & ( (UC1_D_iw[11] & (!UC1_D_iw[12] & (UC1_D_iw[13] & !UC1_D_iw[14]))) ) ) );


--UC1L238 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~0
UC1L238 = (!UC1L552 & (!UC1L553 & ((!UC1L543) # (!UC1L240))));


--UC1L239 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~1
UC1L239 = ( UC1L241 & ( UC1L238 & ( ((!UC1L217) # (UC1L554)) # (UC1L543) ) ) ) # ( !UC1L241 & ( UC1L238 & ( ((!UC1L217) # ((UC1L543 & UC1L223))) # (UC1L554) ) ) ) # ( UC1L241 & ( !UC1L238 ) ) # ( !UC1L241 & ( !UC1L238 ) );


--ZB2_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[9]
--register power-up is low

ZB2_av_readdata_pre[9] = DFFEAS(DB1_ram_block1a9, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB4_av_readdata_pre[9] = DFFEAS(XC1_readdata[9], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L603 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~34
UC1L603 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[9])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[9])) # (ZB2_av_readdata_pre[9])));


--UC1L604 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[9]~35
UC1L604 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[9])) # (UC1L603)));


--UC1_F_pc[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc[3]
--register power-up is low

UC1_F_pc[3] = DFFEAS(UC1L664, CLOCK_50, !AE1_r_sync_rst,  , UC1_W_valid,  ,  ,  ,  );


--UC1L248 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~0
UC1L248 = (!UC1_D_iw[11] & ((!UC1_D_iw[14] & ((!UC1_D_iw[16]))) # (UC1_D_iw[14] & (UC1_D_iw[15]))));


--UC1L249 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_src_imm5_shift_rot~1
UC1L249 = (UC1_D_iw[12] & (!UC1_D_iw[13] & (UC1L543 & UC1L248)));


--UC1L215 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_hi_imm16~0
UC1L215 = ( UC1_D_iw[2] & ( UC1_D_iw[5] & ( (!UC1_D_iw[0] & (!UC1_D_iw[1] & ((UC1_D_iw[3]) # (UC1_D_iw[4])))) ) ) );


--UC1L218 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~2
UC1L218 = ( !UC1L224 & ( (!UC1L564 & (!UC1L565 & (!UC1L226 & !UC1L225))) ) );


--UC1L212 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~0
UC1L212 = ( !UC1L570 & ( (!UC1L571 & (!UC1L572 & (!UC1L566 & !UC1L569))) ) );


--UC1L213 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~1
UC1L213 = (!UC1L556 & ((!UC1L543) # ((!UC1L567 & !UC1L568))));


--UC1L214 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_force_src2_zero~2
UC1L214 = ( UC1L238 & ( UC1L213 & ( (!UC1L217) # ((UC1L543 & ((!UC1L218) # (!UC1L212)))) ) ) ) # ( !UC1L238 & ( UC1L213 ) ) # ( UC1L238 & ( !UC1L213 ) ) # ( !UC1L238 & ( !UC1L213 ) );


--UC1L748 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_use_imm~0
UC1L748 = ( UC1L307 ) # ( !UC1L307 & ( (((UC1_R_valid & UC1L677)) # (UC1L749)) # (UC1L204) ) );


--UC1L557 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal0~14
UC1L557 = ( UC1_D_iw[4] & ( !UC1_D_iw[5] & ( (!UC1_D_iw[0] & (UC1_D_iw[1] & (UC1_D_iw[2] & !UC1_D_iw[3]))) ) ) );


--UC1L342 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_sub~0
UC1L342 = ( UC1L201 & ( UC1_R_valid ) ) # ( !UC1L201 & ( (UC1_R_valid & (((UC1L543 & UC1L202)) # (UC1L203))) ) );


--ZB2_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[10]
--register power-up is low

ZB2_av_readdata_pre[10] = DFFEAS(DB1_ram_block1a10, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB4_av_readdata_pre[10] = DFFEAS(XC1_readdata[10], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L605 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~36
UC1L605 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[10])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[10])) # (ZB2_av_readdata_pre[10])));


--UC1L606 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[10]~37
UC1L606 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[10])) # (UC1L605)));


--ZB2_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[8]
--register power-up is low

ZB2_av_readdata_pre[8] = DFFEAS(DB1_ram_block1a8, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB4_av_readdata_pre[8] = DFFEAS(XC1_readdata[8], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L601 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~38
UC1L601 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[8])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[8])) # (ZB2_av_readdata_pre[8])));


--UC1L602 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[8]~39
UC1L602 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[8])) # (UC1L601)));


--UC1L444 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[16]~14
UC1L444 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[15])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[17])));


--ZB2_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[19]
--register power-up is low

ZB2_av_readdata_pre[19] = DFFEAS(DB1_ram_block1a19, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[19] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]
--register power-up is low

ZB4_av_readdata_pre[19] = DFFEAS(XC1_readdata[19], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L623 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~40
UC1L623 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[19])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[19])) # (ZB2_av_readdata_pre[19])));


--UC1L624 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[19]~41
UC1L624 = (!UC1L267) # (((HC3L2 & ZD1_q_a[19])) # (UC1L623));


--UC1_av_ld_byte1_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]
--register power-up is low

UC1_av_ld_byte1_data[7] = DFFEAS(UC1L905, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L822 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[15]~7
UC1L822 = ( UC1_av_ld_byte1_data[7] & ( ((UC1_W_alu_result[15] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[7] & ( (UC1_W_alu_result[15] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--ZB2_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[21]
--register power-up is low

ZB2_av_readdata_pre[21] = DFFEAS(DB1_ram_block1a21, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[21] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]
--register power-up is low

ZB4_av_readdata_pre[21] = DFFEAS(XC1_readdata[21], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L627 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~42
UC1L627 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[21])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[21])) # (ZB2_av_readdata_pre[21])));


--UC1L628 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[21]~43
UC1L628 = (!UC1L267) # (((HC3L2 & ZD1_q_a[21])) # (UC1L627));


--ZB2_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[20]
--register power-up is low

ZB2_av_readdata_pre[20] = DFFEAS(DB1_ram_block1a20, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[20] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[20]
--register power-up is low

ZB4_av_readdata_pre[20] = DFFEAS(XC1_readdata[20], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L625 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~44
UC1L625 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[20])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[20])) # (ZB2_av_readdata_pre[20])));


--UC1L626 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[20]~45
UC1L626 = (!UC1L267) # (((HC3L2 & ZD1_q_a[20])) # (UC1L625));


--UC1_av_ld_byte1_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]
--register power-up is low

UC1_av_ld_byte1_data[6] = DFFEAS(UC1L900, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L821 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[14]~8
UC1L821 = ( UC1_av_ld_byte1_data[6] & ( ((UC1_W_alu_result[14] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[6] & ( (UC1_W_alu_result[14] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--ZB2_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[18]
--register power-up is low

ZB2_av_readdata_pre[18] = DFFEAS(DB1_ram_block1a18, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[18] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[18]
--register power-up is low

ZB4_av_readdata_pre[18] = DFFEAS(XC1_readdata[18], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L621 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~46
UC1L621 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[18])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[18])) # (ZB2_av_readdata_pre[18])));


--UC1L622 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[18]~47
UC1L622 = ( UC1L621 & ( (!UC1_intr_req) # (UC1L1008) ) ) # ( !UC1L621 & ( ((HC3L2 & (!UC1_intr_req & ZD1_q_a[18]))) # (UC1L1008) ) );


--UC1_av_ld_byte1_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]
--register power-up is low

UC1_av_ld_byte1_data[5] = DFFEAS(UC1L895, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L820 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[13]~9
UC1L820 = ( UC1_av_ld_byte1_data[5] & ( ((UC1_W_alu_result[13] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[5] & ( (UC1_W_alu_result[13] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--ZB2_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[17]
--register power-up is low

ZB2_av_readdata_pre[17] = DFFEAS(DB1_ram_block1a17, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[17] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[17]
--register power-up is low

ZB4_av_readdata_pre[17] = DFFEAS(XC1_readdata[17], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L619 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~48
UC1L619 = ( ZB4_av_readdata_pre[17] & ( (!HC2L2 & (!UC1_intr_req & ((!HC1L2) # (!ZB2_av_readdata_pre[17])))) ) ) # ( !ZB4_av_readdata_pre[17] & ( (!UC1_intr_req & ((!HC1L2) # (!ZB2_av_readdata_pre[17]))) ) );


--UC1L620 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[17]~49
UC1L620 = (!UC1L619) # ((HC3L2 & ZD1_q_a[17]));


--UC1_av_ld_byte1_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]
--register power-up is low

UC1_av_ld_byte1_data[4] = DFFEAS(UC1L891, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L819 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[12]~10
UC1L819 = ( UC1_av_ld_byte1_data[4] & ( ((UC1_W_alu_result[12] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[4] & ( (UC1_W_alu_result[12] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1_av_ld_byte1_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]
--register power-up is low

UC1_av_ld_byte1_data[3] = DFFEAS(UC1L887, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L818 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]~11
UC1L818 = ( UC1_av_ld_byte1_data[3] & ( ((UC1_W_alu_result[11] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[3] & ( (UC1_W_alu_result[11] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1_av_ld_byte1_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]
--register power-up is low

UC1_av_ld_byte1_data[2] = DFFEAS(UC1L883, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L817 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[10]~12
UC1L817 = ( UC1_av_ld_byte1_data[2] & ( ((UC1_W_alu_result[10] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[2] & ( (UC1_W_alu_result[10] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1_av_ld_byte1_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]
--register power-up is low

UC1_av_ld_byte1_data[1] = DFFEAS(UC1L880, CLOCK_50, !AE1_r_sync_rst,  , UC1L876,  ,  ,  ,  );


--UC1L816 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[9]~13
UC1L816 = ( UC1_av_ld_byte1_data[1] & ( ((UC1_W_alu_result[9] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[1] & ( (UC1_W_alu_result[9] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L815 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[8]~14
UC1L815 = ( UC1_av_ld_byte1_data[0] & ( ((UC1_W_alu_result[8] & (!UC1_R_ctrl_rd_ctl_reg & !UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld) ) ) # ( !UC1_av_ld_byte1_data[0] & ( (UC1_W_alu_result[8] & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp & !UC1_R_ctrl_ld))) ) );


--UC1L429 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[1]~15
UC1L429 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[0]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[2]));


--ZB2_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[6]
--register power-up is low

ZB2_av_readdata_pre[6] = DFFEAS(DB1_ram_block1a6, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]
--register power-up is low

ZB4_av_readdata_pre[6] = DFFEAS(XC1_readdata[6], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L597 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~50
UC1L597 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[6])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[6])) # (ZB2_av_readdata_pre[6])));


--UC1L598 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[6]~51
UC1L598 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[6])) # (UC1L597)));


--ZB2_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[7]
--register power-up is low

ZB2_av_readdata_pre[7] = DFFEAS(DB1_ram_block1a7, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]
--register power-up is low

ZB4_av_readdata_pre[7] = DFFEAS(XC1_readdata[7], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L599 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~52
UC1L599 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[7])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[7])) # (ZB2_av_readdata_pre[7])));


--UC1L600 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[7]~53
UC1L600 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[7])) # (UC1L599)));


--ZB6_av_readdata_pre[1] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[1]
--register power-up is low

ZB6_av_readdata_pre[1] = DFFEAS(V1_readdata[1], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L8 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~1
JC1L8 = ( ZB1_av_readdata_pre[1] & ( ZB6_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!ZB3_av_readdata_pre[1]) # (!ZB3_read_latency_shift_reg[0])))) ) ) ) # ( !ZB1_av_readdata_pre[1] & ( ZB6_av_readdata_pre[1] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB3_av_readdata_pre[1]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( ZB1_av_readdata_pre[1] & ( !ZB6_av_readdata_pre[1] & ( (!ZB1_read_latency_shift_reg[0] & ((!ZB3_av_readdata_pre[1]) # (!ZB3_read_latency_shift_reg[0]))) ) ) ) # ( !ZB1_av_readdata_pre[1] & ( !ZB6_av_readdata_pre[1] & ( (!ZB3_av_readdata_pre[1]) # (!ZB3_read_latency_shift_reg[0]) ) ) );


--JC1L9 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~2
JC1L9 = ( JC1L8 & ( (!HC1L1 & ((!HC2L1) # ((!ZB4_av_readdata_pre[1])))) # (HC1L1 & (!ZB2_av_readdata_pre[1] & ((!HC2L1) # (!ZB4_av_readdata_pre[1])))) ) );


--JC1L10 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~3
JC1L10 = (!JC1L9) # ((HC3L1 & ZD1_q_a[1]));


--UC1L309 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[1]~16
UC1L309 = ( UC1L351 & ( (!UC1_R_ctrl_shift_rot & (((UC1L114)) # (UC1_R_ctrl_logic))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[1])))) ) ) # ( !UC1L351 & ( (!UC1_R_ctrl_shift_rot & (!UC1_R_ctrl_logic & ((UC1L114)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[1])))) ) );


--ZB3_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]
--register power-up is low

ZB3_av_readdata_pre[2] = DFFEAS(ZB3L4, CLOCK_50, BE3_altera_reset_synchronizer_int_chain_out,  ,  ,  ,  ,  ,  );


--ZB6_av_readdata_pre[2] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[2]
--register power-up is low

ZB6_av_readdata_pre[2] = DFFEAS(V1_readdata[2], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L11 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~4
JC1L11 = ( ZB3_av_readdata_pre[2] & ( ZB6_av_readdata_pre[2] & ( (!ZB3_read_latency_shift_reg[0] & (!ZB6_read_latency_shift_reg[0] & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[2])))) ) ) ) # ( !ZB3_av_readdata_pre[2] & ( ZB6_av_readdata_pre[2] & ( (!ZB6_read_latency_shift_reg[0] & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[2]))) ) ) ) # ( ZB3_av_readdata_pre[2] & ( !ZB6_av_readdata_pre[2] & ( (!ZB3_read_latency_shift_reg[0] & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[2]))) ) ) ) # ( !ZB3_av_readdata_pre[2] & ( !ZB6_av_readdata_pre[2] & ( (!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[2]) ) ) );


--JC1L12 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~5
JC1L12 = ( JC1L11 & ( (!HC1L1 & ((!HC2L1) # ((!ZB4_av_readdata_pre[2])))) # (HC1L1 & (!ZB2_av_readdata_pre[2] & ((!HC2L1) # (!ZB4_av_readdata_pre[2])))) ) );


--JC1L13 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~6
JC1L13 = (!JC1L12) # ((HC3L1 & ZD1_q_a[2]));


--JC1L14 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~7
JC1L14 = (HC2L1 & ZB4_av_readdata_pre[3]);


--ZB6_av_readdata_pre[3] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[3]
--register power-up is low

ZB6_av_readdata_pre[3] = DFFEAS(V1_readdata[3], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~8
JC1L15 = ( ZB6_av_readdata_pre[3] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[3])))) ) ) # ( !ZB6_av_readdata_pre[3] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[3]))) ) );


--JC1L16 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~9
JC1L16 = ( JC1L14 & ( JC1L15 ) ) # ( !JC1L14 & ( JC1L15 & ( (!HC1L1 & (HC3L1 & ((ZD1_q_a[3])))) # (HC1L1 & (((HC3L1 & ZD1_q_a[3])) # (ZB2_av_readdata_pre[3]))) ) ) ) # ( JC1L14 & ( !JC1L15 ) ) # ( !JC1L14 & ( !JC1L15 ) );


--JC1L17 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~10
JC1L17 = (HC2L1 & ZB4_av_readdata_pre[4]);


--ZB6_av_readdata_pre[4] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[4]
--register power-up is low

ZB6_av_readdata_pre[4] = DFFEAS(V1_readdata[4], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L18 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~11
JC1L18 = ( ZB6_av_readdata_pre[4] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[4])))) ) ) # ( !ZB6_av_readdata_pre[4] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[4]))) ) );


--JC1L19 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~12
JC1L19 = ( JC1L17 & ( JC1L18 ) ) # ( !JC1L17 & ( JC1L18 & ( (!HC1L1 & (HC3L1 & ((ZD1_q_a[4])))) # (HC1L1 & (((HC3L1 & ZD1_q_a[4])) # (ZB2_av_readdata_pre[4]))) ) ) ) # ( JC1L17 & ( !JC1L18 ) ) # ( !JC1L17 & ( !JC1L18 ) );


--JC1L20 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~13
JC1L20 = (HC2L1 & ZB4_av_readdata_pre[5]);


--ZB6_av_readdata_pre[5] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[5]
--register power-up is low

ZB6_av_readdata_pre[5] = DFFEAS(V1_readdata[5], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~14
JC1L21 = ( ZB6_av_readdata_pre[5] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[5])))) ) ) # ( !ZB6_av_readdata_pre[5] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[5]))) ) );


--JC1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~15
JC1L22 = ( JC1L20 & ( JC1L21 ) ) # ( !JC1L20 & ( JC1L21 & ( (!HC1L1 & (HC3L1 & ((ZD1_q_a[5])))) # (HC1L1 & (((HC3L1 & ZD1_q_a[5])) # (ZB2_av_readdata_pre[5]))) ) ) ) # ( JC1L20 & ( !JC1L21 ) ) # ( !JC1L20 & ( !JC1L21 ) );


--JC1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~16
JC1L23 = (HC2L1 & ZB4_av_readdata_pre[6]);


--ZB6_av_readdata_pre[6] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[6]
--register power-up is low

ZB6_av_readdata_pre[6] = DFFEAS(V1_readdata[6], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~17
JC1L24 = ( ZB6_av_readdata_pre[6] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[6])))) ) ) # ( !ZB6_av_readdata_pre[6] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[6]))) ) );


--JC1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~18
JC1L25 = ( JC1L23 & ( JC1L24 ) ) # ( !JC1L23 & ( JC1L24 & ( (!HC1L1 & (HC3L1 & ((ZD1_q_a[6])))) # (HC1L1 & (((HC3L1 & ZD1_q_a[6])) # (ZB2_av_readdata_pre[6]))) ) ) ) # ( JC1L23 & ( !JC1L24 ) ) # ( !JC1L23 & ( !JC1L24 ) );


--JC1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~19
JC1L26 = (HC2L1 & ZB4_av_readdata_pre[7]);


--ZB6_av_readdata_pre[7] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:leds_s1_translator|av_readdata_pre[7]
--register power-up is low

ZB6_av_readdata_pre[7] = DFFEAS(V1_readdata[7], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--JC1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~20
JC1L27 = ( ZB6_av_readdata_pre[7] & ( (!ZB6_read_latency_shift_reg[0] & (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[7])))) ) ) # ( !ZB6_av_readdata_pre[7] & ( (!JC1L7 & ((!ZB1_read_latency_shift_reg[0]) # (!ZB1_av_readdata_pre[7]))) ) );


--JC1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~21
JC1L28 = ( JC1L26 & ( JC1L27 ) ) # ( !JC1L26 & ( JC1L27 & ( (!HC1L1 & (HC3L1 & ((ZD1_q_a[7])))) # (HC1L1 & (((HC3L1 & ZD1_q_a[7])) # (ZB2_av_readdata_pre[7]))) ) ) ) # ( JC1L26 & ( !JC1L27 ) ) # ( !JC1L26 & ( !JC1L27 ) );


--KEY[0] is KEY[0]
KEY[0] = INPUT();


--T1_r_val is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val
--register power-up is low

T1_r_val = DFFEAS(T1L82, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1_r_ena1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena1
--register power-up is low

EB1_r_ena1 = AMPP_FUNCTION(CLOCK_50, EB1L41, !AE1_r_sync_rst);


--EB1L22 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|r_ena~0
EB1L22 = AMPP_FUNCTION(!T1_r_val, !EB1_r_ena1);


--NB2_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

NB2_b_full = DFFEAS(NB2L6, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--EB1L96 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~0
EB1L96 = AMPP_FUNCTION(!A1L137, !EB1_tck_t_dav, !EB1_td_shift[10], !EB1_write_stalled);


--EB1L97 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_stalled~1
EB1L97 = AMPP_FUNCTION(!A1L130, !EB1_state, !EB1_count[1], !A1L134, !A1L139, !A1L129);


--EB1_rdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[0]
--register power-up is low

EB1_rdata[0] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[0], !AE1_r_sync_rst, EB1L22);


--EB1_td_shift[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]
--register power-up is low

EB1_td_shift[3] = AMPP_FUNCTION(A1L136, EB1L74, !A1L128, EB1L57);


--EB1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~6
EB1L73 = AMPP_FUNCTION(!A1L130, !EB1_count[9], !A1L134, !EB1L71, !EB1_rdata[0], !EB1_td_shift[3]);


--EB1L41 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~0
EB1L41 = AMPP_FUNCTION(!EB1_rvalid0, !T1_r_val, !EB1_r_ena1);


--EB1_read_req is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read_req
--register power-up is low

EB1_read_req = AMPP_FUNCTION(A1L136, EB1_td_shift[9], !A1L128, EB1L97);


--EB1_read1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read1
--register power-up is low

EB1_read1 = AMPP_FUNCTION(CLOCK_50, EB1_read, !AE1_r_sync_rst);


--EB1_read2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read2
--register power-up is low

EB1_read2 = AMPP_FUNCTION(CLOCK_50, EB1_read1, !AE1_r_sync_rst);


--EB1_rst2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rst2
--register power-up is low

EB1_rst2 = AMPP_FUNCTION(CLOCK_50, EB1_rst1, !AE1_r_sync_rst);


--EB1L42 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rvalid0~1
EB1L42 = AMPP_FUNCTION(!EB1_user_saw_rvalid, !EB1L41, !EB1_read_req, !EB1_read1, !EB1_read2, !EB1_rst2);


--PD1L50 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a~1
PD1L50 = (PD1L49 & !PD1_jdo[35]);


--PD1_take_action_ocimem_a is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|take_action_ocimem_a
PD1_take_action_ocimem_a = (PD1L50 & PD1_jdo[34]);


--PD1_jdo[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]
--register power-up is low

PD1_jdo[25] = DFFEAS(QD1_sr[25], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XC1_writedata[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[0]
--register power-up is low

XC1_writedata[0] = DFFEAS(WB2L21, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[0]
--register power-up is low

XC1_address[0] = DFFEAS(WB2_src_data[38], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[4]
--register power-up is low

XC1_address[4] = DFFEAS(WB2_src_data[42], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[3]
--register power-up is low

XC1_address[3] = DFFEAS(WB2_src_data[41], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[2]
--register power-up is low

XC1_address[2] = DFFEAS(WB2_src_data[40], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[1]
--register power-up is low

XC1_address[1] = DFFEAS(WB2_src_data[39], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[7]
--register power-up is low

XC1_address[7] = DFFEAS(WB2_src_data[45], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[6]
--register power-up is low

XC1_address[6] = DFFEAS(WB2_src_data[44], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_address[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|address[5]
--register power-up is low

XC1_address[5] = DFFEAS(WB2_src_data[43], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~0
BD1L1 = (XC1_address[8] & (!XC1_address[7] & (!XC1_address[6] & !XC1_address[5])));


--BD1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|Equal0~1
BD1L2 = ( BD1L1 & ( (!XC1_address[4] & (!XC1_address[3] & (!XC1_address[2] & !XC1_address[1]))) ) );


--XC1_debugaccess is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|debugaccess
--register power-up is low

XC1_debugaccess = DFFEAS(WB2L22, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_ocireg~0
BD1L12 = (XC1_write & (!XC1_address[0] & (BD1L2 & XC1_debugaccess)));


--ED1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready~0
ED1L10 = ( BD1L12 & ( (!ED1_monitor_ready & (XC1_writedata[0] & ((!PD1_take_action_ocimem_a) # (!PD1_jdo[25])))) # (ED1_monitor_ready & ((!PD1_take_action_ocimem_a) # ((!PD1_jdo[25])))) ) ) # ( !BD1L12 & ( (ED1_monitor_ready & ((!PD1_take_action_ocimem_a) # (!PD1_jdo[25]))) ) );


--QD1L59 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~12
QD1L59 = ( MD1_MonDReg[2] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[2])))) # (ND1L2 & (((QD1_sr[4])))) ) ) # ( !MD1_MonDReg[2] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[2])))) # (ND1L2 & (((QD1_sr[4])))) ) );


--PD1_jdo[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]
--register power-up is low

PD1_jdo[1] = DFFEAS(QD1_sr[1], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]
--register power-up is low

PD1_jdo[4] = DFFEAS(QD1_sr[4], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_update_jdo_strobe is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe
--register power-up is low

PD1_update_jdo_strobe = DFFEAS(PD1L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_sr[36] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[36]
--register power-up is low

QD1_sr[36] = DFFEAS(QD1L61, A1L162,  ,  , QD1L53,  ,  ,  ,  );


--QD1_sr[37] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]
--register power-up is low

QD1_sr[37] = DFFEAS(QD1L62, A1L162,  ,  , QD1L53,  ,  ,  ,  );


--PD1_jxuir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir
--register power-up is low

PD1_jxuir = DFFEAS(PD1L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_ram_wr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr
--register power-up is low

MD1_jtag_ram_wr = DFFEAS(MD1L104, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L152 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_en~0
MD1L152 = ( MD1_jtag_ram_wr & ( ((XC1_write & (!XC1_address[8] & XC1_debugaccess))) # (MD1_jtag_ram_access) ) ) # ( !MD1_jtag_ram_wr & ( (XC1_write & (!XC1_address[8] & (!MD1_jtag_ram_access & XC1_debugaccess))) ) );


--AE1_r_early_rst is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst
--register power-up is low

AE1_r_early_rst = DFFEAS(AE1L9, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1_ociram_reset_req is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_reset_req
MD1_ociram_reset_req = (!AE1_r_early_rst) # (MD1_jtag_ram_access);


--MD1L120 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[0]~0
MD1L120 = (!MD1_jtag_ram_access & ((XC1_writedata[0]))) # (MD1_jtag_ram_access & (MD1_MonDReg[0]));


--MD1L107 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[0]~0
MD1L107 = (!MD1_jtag_ram_access & ((XC1_address[0]))) # (MD1_jtag_ram_access & (MD1_MonAReg[2]));


--MD1L108 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[1]~1
MD1L108 = (!MD1_jtag_ram_access & ((XC1_address[1]))) # (MD1_jtag_ram_access & (MD1_MonAReg[3]));


--MD1L109 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[2]~2
MD1L109 = (!MD1_jtag_ram_access & ((XC1_address[2]))) # (MD1_jtag_ram_access & (MD1_MonAReg[4]));


--MD1L110 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[3]~3
MD1L110 = (!MD1_jtag_ram_access & ((XC1_address[3]))) # (MD1_jtag_ram_access & (MD1_MonAReg[5]));


--MD1L111 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[4]~4
MD1L111 = (!MD1_jtag_ram_access & ((XC1_address[4]))) # (MD1_jtag_ram_access & (MD1_MonAReg[6]));


--MD1L112 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[5]~5
MD1L112 = (!MD1_jtag_ram_access & ((XC1_address[5]))) # (MD1_jtag_ram_access & (MD1_MonAReg[7]));


--MD1L113 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[6]~6
MD1L113 = (!MD1_jtag_ram_access & ((XC1_address[6]))) # (MD1_jtag_ram_access & (MD1_MonAReg[8]));


--MD1L114 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_addr[7]~7
MD1L114 = (!MD1_jtag_ram_access & ((XC1_address[7]))) # (MD1_jtag_ram_access & (MD1_MonAReg[9]));


--XC1_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[0]
--register power-up is low

XC1_byteenable[0] = DFFEAS(WB2_src_data[32], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L115 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[0]~0
MD1L115 = (XC1_byteenable[0]) # (MD1_jtag_ram_access);


--MD1_jtag_ram_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd
--register power-up is low

MD1_jtag_ram_rd = DFFEAS(MD1L102, CLOCK_50,  ,  , PD1_take_action_ocimem_b,  ,  ,  ,  );


--QD1_sr[35] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[35]
--register power-up is low

QD1_sr[35] = DFFEAS(QD1L63, A1L162,  ,  ,  ,  ,  ,  ,  );


--MD1_jtag_rd is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd
--register power-up is low

MD1_jtag_rd = DFFEAS(PD1L50, CLOCK_50,  ,  , PD1_take_action_ocimem_b,  ,  ,  ,  );


--UC1L1005 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_enabled~0
UC1L1005 = ((UC1_hbreak_enabled & ((!UC1L543) # (!UC1L568)))) # (UC1_R_ctrl_break);


--UC1L853 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[1]~0
UC1L853 = (!UC1_d_read & ((!UC1_av_ld_align_cycle[1] $ (!UC1_av_ld_align_cycle[0])))) # (UC1_d_read & (JC1_WideOr1 & (!UC1_av_ld_align_cycle[1] $ (!UC1_av_ld_align_cycle[0]))));


--UC1L852 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_align_cycle_nxt[0]~1
UC1L852 = (!UC1_av_ld_align_cycle[0] & ((!UC1_d_read) # (JC1_WideOr1)));


--UC1L193 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~0
UC1L193 = !UC1_E_shift_rot_cnt[4] $ (!UC1L539);


--UC1L194 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~1
UC1L194 = !UC1_E_shift_rot_cnt[3] $ ((((UC1_E_shift_rot_cnt[0]) # (UC1_E_shift_rot_cnt[1])) # (UC1_E_shift_rot_cnt[2])));


--UC1L195 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~2
UC1L195 = !UC1_E_shift_rot_cnt[2] $ (((UC1_E_shift_rot_cnt[0]) # (UC1_E_shift_rot_cnt[1])));


--UC1L196 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Add3~3
UC1L196 = !UC1_E_shift_rot_cnt[1] $ (UC1_E_shift_rot_cnt[0]);


--Y1L1 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~0
Y1L1 = (UC1_d_write & (!BC1_write_accepted & (!YB5_mem_used[1] & WB3_saved_grant[0])));


--Y1L2 is nios_system:u0|nios_system_onchip_memory2_0:onchip_memory2_0|wren~1
Y1L2 = ( !WB3L56 & ( Y1L1 & ( (!UC1_W_alu_result[15]) # ((!UC1_W_alu_result[14]) # ((!TB1L16) # (!WB3_saved_grant[0]))) ) ) ) # ( WB3L56 & ( !Y1L1 ) ) # ( !WB3L56 & ( !Y1L1 ) );


--WB3L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~0
WB3L24 = (UC1_d_writedata[0] & WB3_saved_grant[0]);


--WB3_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[38]
WB3_src_data[38] = (!UC1_W_alu_result[2] & (((UC1_F_pc[0] & WB3_saved_grant[1])))) # (UC1_W_alu_result[2] & (((UC1_F_pc[0] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[39]
WB3_src_data[39] = (!UC1_W_alu_result[3] & (((UC1_F_pc[1] & WB3_saved_grant[1])))) # (UC1_W_alu_result[3] & (((UC1_F_pc[1] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[40]
WB3_src_data[40] = (!UC1_W_alu_result[4] & (((UC1_F_pc[2] & WB3_saved_grant[1])))) # (UC1_W_alu_result[4] & (((UC1_F_pc[2] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[41]
WB3_src_data[41] = (!UC1_W_alu_result[5] & (((UC1_F_pc[3] & WB3_saved_grant[1])))) # (UC1_W_alu_result[5] & (((UC1_F_pc[3] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[42]
WB3_src_data[42] = (!UC1_W_alu_result[6] & (((UC1_F_pc[4] & WB3_saved_grant[1])))) # (UC1_W_alu_result[6] & (((UC1_F_pc[4] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[43]
WB3_src_data[43] = (!UC1_W_alu_result[7] & (((UC1_F_pc[5] & WB3_saved_grant[1])))) # (UC1_W_alu_result[7] & (((UC1_F_pc[5] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[44]
WB3_src_data[44] = (!UC1_W_alu_result[8] & (((UC1_F_pc[6] & WB3_saved_grant[1])))) # (UC1_W_alu_result[8] & (((UC1_F_pc[6] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[45]
WB3_src_data[45] = (!UC1_W_alu_result[9] & (((UC1_F_pc[7] & WB3_saved_grant[1])))) # (UC1_W_alu_result[9] & (((UC1_F_pc[7] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[46]
WB3_src_data[46] = (!UC1_W_alu_result[10] & (((UC1_F_pc[8] & WB3_saved_grant[1])))) # (UC1_W_alu_result[10] & (((UC1_F_pc[8] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[47]
WB3_src_data[47] = (!UC1_W_alu_result[11] & (UC1_F_pc[9] & ((WB3_saved_grant[1])))) # (UC1_W_alu_result[11] & (((UC1_F_pc[9] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[48]
WB3_src_data[48] = (!UC1_W_alu_result[12] & (UC1_F_pc[10] & ((WB3_saved_grant[1])))) # (UC1_W_alu_result[12] & (((UC1_F_pc[10] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--WB3_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[49]
WB3_src_data[49] = (!UC1_W_alu_result[13] & (UC1_F_pc[11] & ((WB3_saved_grant[1])))) # (UC1_W_alu_result[13] & (((UC1_F_pc[11] & WB3_saved_grant[1])) # (WB3_saved_grant[0])));


--UC1_d_byteenable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[0]
--register power-up is low

UC1_d_byteenable[0] = DFFEAS(UC1L385, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[32]
WB3_src_data[32] = ((WB3_saved_grant[0] & UC1_d_byteenable[0])) # (WB3_saved_grant[1]);


--T1_ien_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AF
--register power-up is low

T1_ien_AF = DFFEAS(UC1_d_writedata[0], CLOCK_50, !AE1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_read_0 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|read_0
--register power-up is low

T1_read_0 = DFFEAS(T1L73, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--V1_readdata[0] is nios_system:u0|nios_system_leds:leds|readdata[0]
V1_readdata[0] = (V1_data_out[0] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--U1_readdata[0] is nios_system:u0|nios_system_key:key|readdata[0]
--register power-up is low

U1_readdata[0] = DFFEAS(U1_read_mux_out, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_av_readdata_pre[8] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]
--register power-up is low

ZB1_av_readdata_pre[8] = DFFEAS(T1L64, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L236 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem16~1
UC1L236 = (!UC1_D_iw[4] & UC1L235);


--UC1_R_ctrl_ld_signed is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_ld_signed
--register power-up is low

UC1_R_ctrl_ld_signed = DFFEAS(UC1L228, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L848 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_fill_bit~0
UC1L848 = (UC1_R_ctrl_ld_signed & ((!UC1L236 & (UC1_av_ld_byte0_data[7])) # (UC1L236 & ((UC1_av_ld_byte1_data[7])))));


--UC1_av_ld_byte2_data[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]
--register power-up is low

UC1_av_ld_byte2_data[0] = DFFEAS(UC1L918, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L877 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~0
UC1L877 = ( ZD1_q_a[8] & ( UC1L879 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[8] & ( UC1L879 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[8] & ( !UC1L879 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[8] & ( !UC1L879 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--UC1L876 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_en~0
UC1L876 = (!UC1L236) # (UC1L861);


--UC1L724 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[0]~0
UC1L724 = ( ZC2_q_b[16] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[6])) ) ) # ( !ZC2_q_b[16] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[6])) ) );


--UC1_R_ctrl_unsigned_lo_imm16 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16
--register power-up is low

UC1_R_ctrl_unsigned_lo_imm16 = DFFEAS(UC1L253, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L740 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi~1
UC1L740 = (UC1_R_ctrl_unsigned_lo_imm16) # (UC1_R_ctrl_force_src2_zero);


--UC1L489 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_src1[27]~0
UC1L489 = (UC1L723) # (UC1L722);


--UC1L742 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[1]~4
UC1L742 = ( UC1_D_iw[7] & ( (!UC1_R_ctrl_hi_imm16 & (!UC1_R_ctrl_force_src2_zero & ((!UC1L746) # (ZC2_q_b[1])))) ) ) # ( !UC1_D_iw[7] & ( (ZC2_q_b[1] & (UC1L746 & (!UC1_R_ctrl_hi_imm16 & !UC1_R_ctrl_force_src2_zero))) ) );


--UC1L741 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_lo[0]~5
UC1L741 = ( !UC1_R_ctrl_force_src2_zero & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1L746 & ((UC1_D_iw[6]))) # (UC1L746 & (ZC2_q_b[0])))) ) );


--UC1L725 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[1]~2
UC1L725 = ( ZC2_q_b[17] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[7])))) ) ) # ( !ZC2_q_b[17] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[7])))) ) );


--UC1L729 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[5]~3
UC1L729 = ( ZC2_q_b[21] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[11])) ) ) # ( !ZC2_q_b[21] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[11])) ) );


--UC1L728 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[4]~4
UC1L728 = ( ZC2_q_b[20] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[10])))) ) ) # ( !ZC2_q_b[20] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[10])))) ) );


--UC1L727 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[3]~5
UC1L727 = ( ZC2_q_b[19] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[9])))) ) ) # ( !ZC2_q_b[19] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[9])))) ) );


--UC1L726 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[2]~6
UC1L726 = ( ZC2_q_b[18] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[8])))) ) ) # ( !ZC2_q_b[18] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[8])))) ) );


--UC1L733 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[9]~7
UC1L733 = ( ZC2_q_b[25] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[15])) ) ) # ( !ZC2_q_b[25] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[15])) ) );


--UC1L732 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[8]~8
UC1L732 = ( ZC2_q_b[24] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[14])) ) ) # ( !ZC2_q_b[24] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[14])) ) );


--UC1L731 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[7]~9
UC1L731 = ( ZC2_q_b[23] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[13])) ) ) # ( !ZC2_q_b[23] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[13])) ) );


--UC1L730 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[6]~10
UC1L730 = ( ZC2_q_b[22] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[12])) ) ) # ( !ZC2_q_b[22] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[12])) ) );


--UC1L735 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[11]~11
UC1L735 = ( ZC2_q_b[27] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[17])))) ) ) # ( !ZC2_q_b[27] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[17])))) ) );


--UC1L734 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[10]~12
UC1L734 = ( ZC2_q_b[26] & ( (!UC1_R_ctrl_hi_imm16 & (((!UC1_R_src2_use_imm) # (UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[16])) ) ) # ( !ZC2_q_b[26] & ( (!UC1_R_ctrl_hi_imm16 & (((UC1_R_src2_use_imm & UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (UC1_D_iw[16])) ) );


--UC1L739 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[15]~13
UC1L739 = ( ZC2_q_b[31] & ( (!UC1L740 & (((!UC1_R_src2_use_imm & !UC1_R_ctrl_hi_imm16)) # (UC1_D_iw[21]))) ) ) # ( !ZC2_q_b[31] & ( (UC1_D_iw[21] & (!UC1L740 & ((UC1_R_ctrl_hi_imm16) # (UC1_R_src2_use_imm)))) ) );


--UC1L738 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[14]~14
UC1L738 = ( ZC2_q_b[30] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[20])))) ) ) # ( !ZC2_q_b[30] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[20])))) ) );


--UC1L737 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[13]~15
UC1L737 = ( ZC2_q_b[29] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[19])))) ) ) # ( !ZC2_q_b[29] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[19])))) ) );


--UC1L736 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_src2_hi[12]~16
UC1L736 = ( ZC2_q_b[28] & ( (!UC1_R_ctrl_hi_imm16 & ((!UC1_R_src2_use_imm) # ((UC1_D_iw[21])))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[18])))) ) ) # ( !ZC2_q_b[28] & ( (!UC1_R_ctrl_hi_imm16 & (UC1_R_src2_use_imm & (UC1_D_iw[21]))) # (UC1_R_ctrl_hi_imm16 & (((UC1_D_iw[18])))) ) );


--UC1_R_ctrl_wrctl_inst is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst
--register power-up is low

UC1_R_ctrl_wrctl_inst = DFFEAS(UC1_D_op_wrctl, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L841 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_status_reg_pie_inst_nxt~0
UC1L841 = (!UC1L582 & (((UC1_W_status_reg_pie)))) # (UC1L582 & ((!UC1_R_ctrl_wrctl_inst & ((UC1_W_status_reg_pie))) # (UC1_R_ctrl_wrctl_inst & (UC1_E_src1[0]))));


--UC1L797 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_estatus_reg_inst_nxt~0
UC1L797 = ( UC1L583 & ( UC1_R_ctrl_wrctl_inst & ( (!UC1_R_ctrl_exception & (UC1_E_src1[0])) # (UC1_R_ctrl_exception & ((UC1_W_status_reg_pie))) ) ) ) # ( !UC1L583 & ( UC1_R_ctrl_wrctl_inst & ( (!UC1_R_ctrl_exception & ((UC1_W_estatus_reg))) # (UC1_R_ctrl_exception & (UC1_W_status_reg_pie)) ) ) ) # ( UC1L583 & ( !UC1_R_ctrl_wrctl_inst & ( (!UC1_R_ctrl_exception & ((UC1_W_estatus_reg))) # (UC1_R_ctrl_exception & (UC1_W_status_reg_pie)) ) ) ) # ( !UC1L583 & ( !UC1_R_ctrl_wrctl_inst & ( (!UC1_R_ctrl_exception & ((UC1_W_estatus_reg))) # (UC1_R_ctrl_exception & (UC1_W_status_reg_pie)) ) ) );


--UC1L800 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ienable_reg[0]~0
UC1L800 = ( UC1_W_ienable_reg[0] & ( UC1_R_ctrl_wrctl_inst & ( ((!UC1_E_valid_from_R) # ((!UC1_D_iw[6]) # (!UC1L584))) # (UC1_E_src1[0]) ) ) ) # ( !UC1_W_ienable_reg[0] & ( UC1_R_ctrl_wrctl_inst & ( (UC1_E_src1[0] & (UC1_E_valid_from_R & (UC1_D_iw[6] & UC1L584))) ) ) ) # ( UC1_W_ienable_reg[0] & ( !UC1_R_ctrl_wrctl_inst ) );


--BD1_oci_ienable[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]
--register power-up is low

BD1_oci_ienable[0] = DFFEAS(BD1L5, CLOCK_50, !AE1_r_sync_rst,  , BD1L11,  ,  ,  ,  );


--T1_fifo_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AE
--register power-up is low

T1_fifo_AE = DFFEAS(T1L58, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_ien_AE is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE
--register power-up is low

T1_ien_AE = DFFEAS(UC1_d_writedata[1], CLOCK_50, !AE1_r_sync_rst,  , T1L77,  ,  ,  ,  );


--T1_av_readdata[9] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[9]
T1_av_readdata[9] = (T1_fifo_AE & T1_ien_AE);


--T1_pause_irq is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq
--register power-up is low

T1_pause_irq = DFFEAS(T1L80, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1_fifo_AF is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_AF
--register power-up is low

T1_fifo_AF = DFFEAS(T1L60, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L64 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|av_readdata[8]~0
T1L64 = (T1_ien_AF & ((T1_fifo_AF) # (T1_pause_irq)));


--UC1L803 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_ipending_reg_nxt[0]~0
UC1L803 = (UC1_W_ienable_reg[0] & (!BD1_oci_ienable[0] & ((T1L64) # (T1_av_readdata[9]))));


--UC1_R_ctrl_shift_logical is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical
--register power-up is low

UC1_R_ctrl_shift_logical = DFFEAS(UC1L242, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_R_ctrl_rot_right is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right
--register power-up is low

UC1_R_ctrl_rot_right = DFFEAS(UC1_R_ctrl_rot_right_nxt, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L394 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_fill_bit~0
UC1L394 = (!UC1_R_ctrl_shift_logical & ((!UC1_R_ctrl_rot_right & ((UC1_E_shift_rot_result[31]))) # (UC1_R_ctrl_rot_right & (UC1_E_shift_rot_result[0]))));


--UC1L428 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[0]~16
UC1L428 = (!UC1_R_ctrl_shift_rot_right & ((UC1L394))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[1]));


--WB3L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~1
WB3L25 = (WB3_saved_grant[0] & UC1_d_writedata[22]);


--UC1_d_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[2]
--register power-up is low

UC1_d_byteenable[2] = DFFEAS(UC1L383, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[34]
WB3_src_data[34] = ((WB3_saved_grant[0] & UC1_d_byteenable[2])) # (WB3_saved_grant[1]);


--UC1L1007 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|hbreak_pending_nxt~0
UC1L1007 = (!UC1_hbreak_pending & ((UC1L1008))) # (UC1_hbreak_pending & (!UC1_hbreak_enabled));


--PD1_jdo[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]
--register power-up is low

PD1_jdo[21] = DFFEAS(QD1_sr[21], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]
--register power-up is low

PD1_jdo[20] = DFFEAS(QD1_sr[20], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1_break_on_reset is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset
--register power-up is low

ED1_break_on_reset = DFFEAS(ED1L2, CLOCK_50,  ,  , PD1_take_action_ocimem_a,  ,  ,  ,  );


--SD1_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]
--register power-up is low

SD1_dreg[0] = DFFEAS(SD1_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--ED1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break~0
ED1L4 = ( ED1_break_on_reset & ( SD1_dreg[0] & ( (!PD1_take_action_ocimem_a) # (((ED1_jtag_break & !PD1_jdo[20])) # (PD1_jdo[21])) ) ) ) # ( !ED1_break_on_reset & ( SD1_dreg[0] & ( (PD1_take_action_ocimem_a & (((ED1_jtag_break & !PD1_jdo[20])) # (PD1_jdo[21]))) ) ) ) # ( ED1_break_on_reset & ( !SD1_dreg[0] & ( (!PD1_take_action_ocimem_a & (ED1_jtag_break)) # (PD1_take_action_ocimem_a & (((ED1_jtag_break & !PD1_jdo[20])) # (PD1_jdo[21]))) ) ) ) # ( !ED1_break_on_reset & ( !SD1_dreg[0] & ( (!PD1_take_action_ocimem_a & (ED1_jtag_break)) # (PD1_take_action_ocimem_a & (((ED1_jtag_break & !PD1_jdo[20])) # (PD1_jdo[21]))) ) ) );


--BD1_oci_single_step_mode is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode
--register power-up is low

BD1_oci_single_step_mode = DFFEAS(BD1L10, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L1013 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst~0
UC1L1013 = (BD1_oci_single_step_mode & (((UC1_wait_for_one_post_bret_inst & !UC1L670)) # (UC1_hbreak_enabled)));


--WB3L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~2
WB3L26 = (WB3_saved_grant[0] & UC1_d_writedata[23]);


--UC1_d_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[24]
--register power-up is low

UC1_d_writedata[24] = DFFEAS(UC1L529, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~3
WB3L27 = (WB3_saved_grant[0] & UC1_d_writedata[24]);


--UC1_d_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[3]
--register power-up is low

UC1_d_byteenable[3] = DFFEAS(UC1L384, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[35]
WB3_src_data[35] = ((WB3_saved_grant[0] & UC1_d_byteenable[3])) # (WB3_saved_grant[1]);


--UC1_d_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[25]
--register power-up is low

UC1_d_writedata[25] = DFFEAS(UC1L530, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~4
WB3L28 = (WB3_saved_grant[0] & UC1_d_writedata[25]);


--UC1_d_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[26]
--register power-up is low

UC1_d_writedata[26] = DFFEAS(UC1L531, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~5
WB3L29 = (WB3_saved_grant[0] & UC1_d_writedata[26]);


--AE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]
--register power-up is low

AE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE1_altera_reset_synchronizer_int_chain_out, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--WB3L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~6
WB3L30 = (UC1_d_writedata[1] & WB3_saved_grant[0]);


--WB3L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~7
WB3L31 = (UC1_d_writedata[4] & WB3_saved_grant[0]);


--WB3L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~8
WB3L32 = (UC1_d_writedata[3] & WB3_saved_grant[0]);


--WB3L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~9
WB3L33 = (UC1_d_writedata[2] & WB3_saved_grant[0]);


--BE3_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

BE3_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, key0_d3,  ,  ,  ,  ,  ,  );


--QD1_sr[34] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[34]
--register power-up is low

QD1_sr[34] = DFFEAS(QD1L64, A1L162,  ,  , QD1L29,  ,  ,  ,  );


--WB3L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~10
WB3L34 = (WB3_saved_grant[0] & UC1_d_writedata[11]);


--UC1_d_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_byteenable[1]
--register power-up is low

UC1_d_byteenable[1] = DFFEAS(UC1L382, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_data[33]
WB3_src_data[33] = ((WB3_saved_grant[0] & UC1_d_byteenable[1])) # (WB3_saved_grant[1]);


--WB3L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~11
WB3L35 = (WB3_saved_grant[0] & UC1_d_writedata[12]);


--WB3L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~12
WB3L36 = (WB3_saved_grant[0] & UC1_d_writedata[13]);


--WB3L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~13
WB3L37 = (WB3_saved_grant[0] & UC1_d_writedata[14]);


--WB3L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~14
WB3L38 = (WB3_saved_grant[0] & UC1_d_writedata[15]);


--WB3L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~15
WB3L39 = (WB3_saved_grant[0] & UC1_d_writedata[16]);


--WB3L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~16
WB3L40 = (UC1_d_writedata[5] & WB3_saved_grant[0]);


--WB3L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~17
WB3L41 = (WB3_saved_grant[0] & UC1_d_writedata[9]);


--UC1L664 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_pc_no_crst_nxt[3]~2
UC1L664 = (!UC1L667) # ((!UC1L669 & (UC1L58)) # (UC1L669 & ((UC1L22))));


--ZB2_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[27]
--register power-up is low

ZB2_av_readdata_pre[27] = DFFEAS(DB1_ram_block1a27, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[27] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]
--register power-up is low

ZB4_av_readdata_pre[27] = DFFEAS(XC1_readdata[27], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L639 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~54
UC1L639 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[27])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[27])) # (ZB2_av_readdata_pre[27])));


--UC1L640 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[27]~55
UC1L640 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[27])) # (UC1L639)));


--ZB2_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[28]
--register power-up is low

ZB2_av_readdata_pre[28] = DFFEAS(DB1_ram_block1a28, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[28] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]
--register power-up is low

ZB4_av_readdata_pre[28] = DFFEAS(XC1_readdata[28], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L641 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~56
UC1L641 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[28])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[28])) # (ZB2_av_readdata_pre[28])));


--UC1L642 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[28]~57
UC1L642 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[28])) # (UC1L641)));


--ZB2_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[29]
--register power-up is low

ZB2_av_readdata_pre[29] = DFFEAS(DB1_ram_block1a29, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[29] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]
--register power-up is low

ZB4_av_readdata_pre[29] = DFFEAS(XC1_readdata[29], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L643 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~58
UC1L643 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[29])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[29])) # (ZB2_av_readdata_pre[29])));


--UC1L644 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[29]~59
UC1L644 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[29])) # (UC1L643)));


--ZB2_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[30]
--register power-up is low

ZB2_av_readdata_pre[30] = DFFEAS(DB1_ram_block1a30, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[30] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]
--register power-up is low

ZB4_av_readdata_pre[30] = DFFEAS(XC1_readdata[30], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L645 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~60
UC1L645 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[30])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[30])) # (ZB2_av_readdata_pre[30])));


--UC1L646 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[30]~61
UC1L646 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[30])) # (UC1L645)));


--ZB2_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:inferred_ram_avalon_slave_0_translator|av_readdata_pre[31]
--register power-up is low

ZB2_av_readdata_pre[31] = DFFEAS(DB1_ram_block1a31, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB4_av_readdata_pre[31] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]
--register power-up is low

ZB4_av_readdata_pre[31] = DFFEAS(XC1_readdata[31], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L647 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~62
UC1L647 = (!HC1L2 & (HC2L2 & ((ZB4_av_readdata_pre[31])))) # (HC1L2 & (((HC2L2 & ZB4_av_readdata_pre[31])) # (ZB2_av_readdata_pre[31])));


--UC1L648 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|F_iw[31]~63
UC1L648 = (!UC1_intr_req & (((HC3L2 & ZD1_q_a[31])) # (UC1L647)));


--WB3L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~18
WB3L42 = (WB3_saved_grant[0] & UC1_d_writedata[10]);


--WB3L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~19
WB3L43 = (WB3_saved_grant[0] & UC1_d_writedata[8]);


--UC1L445 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[17]~17
UC1L445 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[16])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[18])));


--WB3L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~20
WB3L44 = (WB3_saved_grant[0] & UC1_d_writedata[19]);


--ZB1_av_readdata_pre[15] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[15]
--register power-up is low

ZB1_av_readdata_pre[15] = DFFEAS(T1_rvalid, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]
--register power-up is low

UC1_av_ld_byte2_data[7] = DFFEAS(UC1L946, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~21
WB3L45 = (WB3_saved_grant[0] & UC1_d_writedata[21]);


--WB3L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~22
WB3L46 = (WB3_saved_grant[0] & UC1_d_writedata[20]);


--ZB1_av_readdata_pre[14] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[14]
--register power-up is low

ZB1_av_readdata_pre[14] = DFFEAS(T1_woverflow, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]
--register power-up is low

UC1_av_ld_byte2_data[6] = DFFEAS(UC1L942, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~23
WB3L47 = (WB3_saved_grant[0] & UC1_d_writedata[18]);


--ZB1_av_readdata_pre[13] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]
--register power-up is low

ZB1_av_readdata_pre[13] = DFFEAS(ZB1L15, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]
--register power-up is low

UC1_av_ld_byte2_data[5] = DFFEAS(UC1L938, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~24
WB3L48 = (WB3_saved_grant[0] & UC1_d_writedata[17]);


--ZB1_av_readdata_pre[12] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]
--register power-up is low

ZB1_av_readdata_pre[12] = DFFEAS(NB2_b_non_empty, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]
--register power-up is low

UC1_av_ld_byte2_data[4] = DFFEAS(UC1L933, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L891 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~1
UC1L891 = ( ZD1_q_a[12] & ( UC1L893 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[12] & ( UC1L893 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[12] & ( !UC1L893 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[12] & ( !UC1L893 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--UC1_av_ld_byte2_data[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]
--register power-up is low

UC1_av_ld_byte2_data[3] = DFFEAS(UC1L929, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--ZB1_av_readdata_pre[10] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[10]
--register power-up is low

ZB1_av_readdata_pre[10] = DFFEAS(T1_ac, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]
--register power-up is low

UC1_av_ld_byte2_data[2] = DFFEAS(UC1L926, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L883 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~2
UC1L883 = ( ZD1_q_a[10] & ( UC1L885 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[10] & ( UC1L885 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[10] & ( !UC1L885 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[10] & ( !UC1L885 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--ZB1_av_readdata_pre[9] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]
--register power-up is low

ZB1_av_readdata_pre[9] = DFFEAS(T1_av_readdata[9], CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1_av_ld_byte2_data[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]
--register power-up is low

UC1_av_ld_byte2_data[1] = DFFEAS(UC1L922, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L880 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~3
UC1L880 = ( ZD1_q_a[9] & ( UC1L882 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[9] & ( UC1L882 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[9] & ( !UC1L882 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[9] & ( !UC1L882 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--WB3L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~25
WB3L49 = (UC1_d_writedata[6] & WB3_saved_grant[0]);


--WB3L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~26
WB3L50 = (UC1_d_writedata[7] & WB3_saved_grant[0]);


--V1_readdata[1] is nios_system:u0|nios_system_leds:leds|readdata[1]
V1_readdata[1] = (V1_data_out[1] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[2] is nios_system:u0|nios_system_leds:leds|readdata[2]
V1_readdata[2] = (V1_data_out[2] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[3] is nios_system:u0|nios_system_leds:leds|readdata[3]
V1_readdata[3] = (V1_data_out[3] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[4] is nios_system:u0|nios_system_leds:leds|readdata[4]
V1_readdata[4] = (V1_data_out[4] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[5] is nios_system:u0|nios_system_leds:leds|readdata[5]
V1_readdata[5] = (V1_data_out[5] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[6] is nios_system:u0|nios_system_leds:leds|readdata[6]
V1_readdata[6] = (V1_data_out[6] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--V1_readdata[7] is nios_system:u0|nios_system_leds:leds|readdata[7]
V1_readdata[7] = (V1_data_out[7] & (!UC1_W_alu_result[2] & !UC1_W_alu_result[3]));


--T1_fifo_wr is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr
--register power-up is low

T1_fifo_wr = DFFEAS(T1L75, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--NB1_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

NB1_b_non_empty = DFFEAS(NB1L8, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L82 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|r_val~0
T1L82 = (!EB1_rvalid0 & (NB1_b_non_empty & ((!T1_r_val) # (!EB1_r_ena1))));


--QB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

QB2_counter_reg_bit[0] = DFFEAS(QB2_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

QB2_counter_reg_bit[1] = DFFEAS(QB2_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

QB2_counter_reg_bit[2] = DFFEAS(QB2_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

QB2_counter_reg_bit[3] = DFFEAS(QB2_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

QB2_counter_reg_bit[4] = DFFEAS(QB2_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

QB2_counter_reg_bit[5] = DFFEAS(QB2_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , T1_fifo_wr,  ,  ,  ,  );


--QB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

QB1_counter_reg_bit[0] = DFFEAS(QB1_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--QB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

QB1_counter_reg_bit[1] = DFFEAS(QB1_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--QB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

QB1_counter_reg_bit[2] = DFFEAS(QB1_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--QB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

QB1_counter_reg_bit[3] = DFFEAS(QB1_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--QB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

QB1_counter_reg_bit[4] = DFFEAS(QB1_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--QB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

QB1_counter_reg_bit[5] = DFFEAS(QB1_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , T1L82,  ,  ,  ,  );


--NB2_b_non_empty is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty
--register power-up is low

NB2_b_non_empty = DFFEAS(NB2L8, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--T1L71 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~0
T1L71 = (!UC1_W_alu_result[2] & (UC1_d_read & !BC1_read_accepted));


--T1L72 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~1
T1L72 = ( T1L71 & ( (!T1_av_waitrequest & (CC1L5 & (ZB1L27 & NB2_b_non_empty))) ) );


--RB2_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

RB2_counter_reg_bit[1] = DFFEAS(RB2_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

RB2_counter_reg_bit[0] = DFFEAS(RB2_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--EB1L50Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~reg0
--register power-up is low

EB1L50Q = AMPP_FUNCTION(CLOCK_50, EB1L49, !AE1_r_sync_rst);


--RB2_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

RB2_counter_reg_bit[5] = DFFEAS(RB2_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

RB2_counter_reg_bit[4] = DFFEAS(RB2_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

RB2_counter_reg_bit[3] = DFFEAS(RB2_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--RB2_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

RB2_counter_reg_bit[2] = DFFEAS(RB2_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , NB2L3,  ,  ,  ,  );


--NB2L5 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
NB2L5 = ( RB2_counter_reg_bit[2] & ( (NB2_b_non_empty & (RB2_counter_reg_bit[5] & (RB2_counter_reg_bit[4] & RB2_counter_reg_bit[3]))) ) );


--NB2L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
NB2L6 = ( EB1L50Q & ( NB2L5 & ( (!T1L72 & (((RB2_counter_reg_bit[1] & RB2_counter_reg_bit[0])) # (NB2_b_full))) ) ) ) # ( !EB1L50Q & ( NB2L5 & ( (NB2_b_full & !T1L72) ) ) ) # ( EB1L50Q & ( !NB2L5 & ( (NB2_b_full & !T1L72) ) ) ) # ( !EB1L50Q & ( !NB2L5 & ( (NB2_b_full & !T1L72) ) ) );


--EB1_td_shift[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]
--register power-up is low

EB1_td_shift[4] = AMPP_FUNCTION(A1L136, EB1L75, !A1L128, EB1L57);


--EB1_rdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[1]
--register power-up is low

EB1_rdata[1] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[1], !AE1_r_sync_rst, EB1L22);


--EB1L74 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~7
EB1L74 = AMPP_FUNCTION(!EB1_count[9], !A1L134, !EB1L71, !EB1_td_shift[4], !EB1_rdata[1]);


--EB1_read is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read
--register power-up is low

EB1_read = AMPP_FUNCTION(A1L136, EB1L36, !A1L128, EB1L97);


--WB2L21 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~0
WB2L21 = (UC1_d_writedata[0] & WB2_saved_grant[0]);


--WB2_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[38]
WB2_src_data[38] = (!UC1_W_alu_result[2] & (((UC1_F_pc[0] & WB2_saved_grant[1])))) # (UC1_W_alu_result[2] & (((UC1_F_pc[0] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[42]
WB2_src_data[42] = (!UC1_W_alu_result[6] & (((UC1_F_pc[4] & WB2_saved_grant[1])))) # (UC1_W_alu_result[6] & (((UC1_F_pc[4] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[41]
WB2_src_data[41] = (!UC1_W_alu_result[5] & (((UC1_F_pc[3] & WB2_saved_grant[1])))) # (UC1_W_alu_result[5] & (((UC1_F_pc[3] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[40]
WB2_src_data[40] = (!UC1_W_alu_result[4] & (((UC1_F_pc[2] & WB2_saved_grant[1])))) # (UC1_W_alu_result[4] & (((UC1_F_pc[2] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[39]
WB2_src_data[39] = (!UC1_W_alu_result[3] & (((UC1_F_pc[1] & WB2_saved_grant[1])))) # (UC1_W_alu_result[3] & (((UC1_F_pc[1] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[45]
WB2_src_data[45] = (!UC1_W_alu_result[9] & (((UC1_F_pc[7] & WB2_saved_grant[1])))) # (UC1_W_alu_result[9] & (((UC1_F_pc[7] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[44]
WB2_src_data[44] = (!UC1_W_alu_result[8] & (((UC1_F_pc[6] & WB2_saved_grant[1])))) # (UC1_W_alu_result[8] & (((UC1_F_pc[6] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[43]
WB2_src_data[43] = (!UC1_W_alu_result[7] & (((UC1_F_pc[5] & WB2_saved_grant[1])))) # (UC1_W_alu_result[7] & (((UC1_F_pc[5] & WB2_saved_grant[1])) # (WB2_saved_grant[0])));


--WB2L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~1
WB2L22 = (WB2_saved_grant[0] & UC1_hbreak_enabled);


--QD1L60 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~13
QD1L60 = ( MD1_MonDReg[3] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[3])))) # (ND1L2 & (((QD1_sr[5])))) ) ) # ( !MD1_MonDReg[3] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[3])))) # (ND1L2 & (((QD1_sr[5])))) ) );


--PD1_jdo[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]
--register power-up is low

PD1_jdo[2] = DFFEAS(QD1_sr[2], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]
--register power-up is low

PD1_jdo[5] = DFFEAS(QD1_sr[5], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XC1_writedata[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[1]
--register power-up is low

XC1_writedata[1] = DFFEAS(WB2L23, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L121 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[1]~1
MD1L121 = (!MD1_jtag_ram_access & ((XC1_writedata[1]))) # (MD1_jtag_ram_access & (MD1_MonDReg[1]));


--PD1_sync2_udr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr
--register power-up is low

PD1_sync2_udr = DFFEAS(SD4_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD4_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]
--register power-up is low

SD4_dreg[0] = DFFEAS(SD4_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe~0
PD1L53 = (!PD1_sync2_udr & SD4_dreg[0]);


--QD1L61 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~14
QD1L61 = (A1L155 & (!A1L166 & (A1L141 & QD1_sr[37])));


--QD1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[37]~15
QD1L53 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) );


--QD1L62 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~16
QD1L62 = (A1L155 & (!A1L166 & (A1L141 & A1L164)));


--PD1_sync2_uir is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir
--register power-up is low

PD1_sync2_uir = DFFEAS(SD5_dreg[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD5_dreg[0] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0]
--register power-up is low

SD5_dreg[0] = DFFEAS(SD5_din_s1, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--PD1L45 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir~0
PD1L45 = (!PD1_sync2_uir & SD5_dreg[0]);


--MD1L104 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr~0
MD1L104 = (PD1L49 & ((!PD1_jdo[35] & ((MD1_jtag_ram_wr))) # (PD1_jdo[35] & (MD1L2))));


--BE2_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

BE2_altera_reset_synchronizer_int_chain_out = DFFEAS(BE2_altera_reset_synchronizer_int_chain[0], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--AE1L9 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|always2~0
AE1L9 = (!AE1_r_sync_rst_chain[2]) # (BE2_altera_reset_synchronizer_int_chain_out);


--PD1_jdo[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]
--register power-up is low

PD1_jdo[26] = DFFEAS(QD1_sr[26], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]
--register power-up is low

PD1_jdo[27] = DFFEAS(QD1_sr[27], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]
--register power-up is low

PD1_jdo[28] = DFFEAS(QD1_sr[28], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]
--register power-up is low

PD1_jdo[29] = DFFEAS(QD1_sr[29], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]
--register power-up is low

PD1_jdo[30] = DFFEAS(QD1_sr[30], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]
--register power-up is low

PD1_jdo[31] = DFFEAS(QD1_sr[31], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[32] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]
--register power-up is low

PD1_jdo[32] = DFFEAS(QD1_sr[32], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]
--register power-up is low

PD1_jdo[33] = DFFEAS(QD1_sr[33], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2_src_data[32] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[32]
WB2_src_data[32] = ((WB2_saved_grant[0] & UC1_d_byteenable[0])) # (WB2_saved_grant[1]);


--MD1L102 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd~0
MD1L102 = (PD1L50 & ((!PD1_jdo[34] & ((MD1L2))) # (PD1_jdo[34] & (!PD1_jdo[17]))));


--ND1_virtual_state_cdr is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_cdr
ND1_virtual_state_cdr = (!A1L166 & (A1L141 & A1L146));


--QD1_DRsize.100 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100
--register power-up is low

QD1_DRsize.100 = DFFEAS(QD1L4, A1L162,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L63 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~17
QD1L63 = ( QD1L98 & ( (!ND1L2) # ((!QD1_DRsize.100 & ((QD1_sr[36]))) # (QD1_DRsize.100 & (A1L164))) ) ) # ( !QD1L98 & ( (ND1L2 & ((!QD1_DRsize.100 & ((QD1_sr[36]))) # (QD1_DRsize.100 & (A1L164)))) ) );


--ED1_monitor_error is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error
--register power-up is low

ED1_monitor_error = DFFEAS(ED1L6, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L7 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata[0]~0
BD1L7 = (BD1L2 & ((!XC1_address[0] & ((ED1_monitor_error))) # (XC1_address[0] & (!BD1_oci_ienable[0]))));


--UC1L233 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~0
UC1L233 = (UC1_D_iw[0] & (!UC1_D_iw[3] & ((UC1_D_iw[2]) # (UC1_D_iw[1]))));


--UC1L234 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_mem8~1
UC1L234 = (!UC1L233) # (UC1_D_iw[4]);


--UC1L385 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en~0
UC1L385 = (!UC1L114 & (((!UC1L122) # (UC1L234)) # (UC1L236))) # (UC1L114 & (!UC1L236 $ (((!UC1L234)))));


--T1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ien_AE~0
T1L77 = ( ZB1L27 & ( (UC1_W_alu_result[2] & (V1L1 & (!T1_av_waitrequest & CC1L5))) ) );


--T1_wr_rfifo is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|wr_rfifo
T1_wr_rfifo = (!NB2_b_full & EB1L50Q);


--EB1_wdata[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[0]
--register power-up is low

EB1_wdata[0] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, EB1L97);


--QB4_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[0]
--register power-up is low

QB4_counter_reg_bit[0] = DFFEAS(QB4_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[1]
--register power-up is low

QB4_counter_reg_bit[1] = DFFEAS(QB4_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[2]
--register power-up is low

QB4_counter_reg_bit[2] = DFFEAS(QB4_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[3]
--register power-up is low

QB4_counter_reg_bit[3] = DFFEAS(QB4_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[4]
--register power-up is low

QB4_counter_reg_bit[4] = DFFEAS(QB4_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB4_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_reg_bit[5]
--register power-up is low

QB4_counter_reg_bit[5] = DFFEAS(QB4_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , T1_wr_rfifo,  ,  ,  ,  );


--QB3_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[0]
--register power-up is low

QB3_counter_reg_bit[0] = DFFEAS(QB3_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[1]
--register power-up is low

QB3_counter_reg_bit[1] = DFFEAS(QB3_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[2]
--register power-up is low

QB3_counter_reg_bit[2] = DFFEAS(QB3_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[3]
--register power-up is low

QB3_counter_reg_bit[3] = DFFEAS(QB3_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[4]
--register power-up is low

QB3_counter_reg_bit[4] = DFFEAS(QB3_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--QB3_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count|counter_reg_bit[5]
--register power-up is low

QB3_counter_reg_bit[5] = DFFEAS(QB3_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , T1L72,  ,  ,  ,  );


--T1L73 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_rd~2
T1L73 = (!T1_av_waitrequest & (CC1L5 & (ZB1L27 & T1L71)));


--R1L1 is nios_system:u0|raminfr:inferred_ram|RAM~45
R1L1 = (!AE1_r_sync_rst & (!ZB2_wait_latency_counter[1] & !ZB2_wait_latency_counter[0]));


--R1L2 is nios_system:u0|raminfr:inferred_ram|RAM~46
R1L2 = ( WB1L54 & ( R1L1 & ( (V1L1 & (WB1_saved_grant[0] & !YB2_mem_used[1])) ) ) ) # ( !WB1L54 & ( R1L1 & ( (V1L1 & (WB1_saved_grant[0] & (!YB2_mem_used[1] & TB1L14))) ) ) );


--WB1L22 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~0
WB1L22 = (UC1_d_writedata[0] & WB1_saved_grant[0]);


--WB1_src_data[38] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[38]
WB1_src_data[38] = (!UC1_W_alu_result[2] & (((WB1_saved_grant[1] & UC1_F_pc[0])))) # (UC1_W_alu_result[2] & (((WB1_saved_grant[1] & UC1_F_pc[0])) # (WB1_saved_grant[0])));


--WB1_src_data[39] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[39]
WB1_src_data[39] = (!UC1_W_alu_result[3] & (((WB1_saved_grant[1] & UC1_F_pc[1])))) # (UC1_W_alu_result[3] & (((WB1_saved_grant[1] & UC1_F_pc[1])) # (WB1_saved_grant[0])));


--WB1_src_data[40] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[40]
WB1_src_data[40] = (!UC1_W_alu_result[4] & (((WB1_saved_grant[1] & UC1_F_pc[2])))) # (UC1_W_alu_result[4] & (((WB1_saved_grant[1] & UC1_F_pc[2])) # (WB1_saved_grant[0])));


--WB1_src_data[41] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[41]
WB1_src_data[41] = (!UC1_W_alu_result[5] & (((WB1_saved_grant[1] & UC1_F_pc[3])))) # (UC1_W_alu_result[5] & (((WB1_saved_grant[1] & UC1_F_pc[3])) # (WB1_saved_grant[0])));


--WB1_src_data[42] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[42]
WB1_src_data[42] = (!UC1_W_alu_result[6] & (((WB1_saved_grant[1] & UC1_F_pc[4])))) # (UC1_W_alu_result[6] & (((WB1_saved_grant[1] & UC1_F_pc[4])) # (WB1_saved_grant[0])));


--WB1_src_data[43] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[43]
WB1_src_data[43] = (!UC1_W_alu_result[7] & (((WB1_saved_grant[1] & UC1_F_pc[5])))) # (UC1_W_alu_result[7] & (((WB1_saved_grant[1] & UC1_F_pc[5])) # (WB1_saved_grant[0])));


--WB1_src_data[44] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[44]
WB1_src_data[44] = (!UC1_W_alu_result[8] & (((WB1_saved_grant[1] & UC1_F_pc[6])))) # (UC1_W_alu_result[8] & (((WB1_saved_grant[1] & UC1_F_pc[6])) # (WB1_saved_grant[0])));


--WB1_src_data[45] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[45]
WB1_src_data[45] = (!UC1_W_alu_result[9] & (((WB1_saved_grant[1] & UC1_F_pc[7])))) # (UC1_W_alu_result[9] & (((WB1_saved_grant[1] & UC1_F_pc[7])) # (WB1_saved_grant[0])));


--WB1_src_data[46] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[46]
WB1_src_data[46] = (!UC1_W_alu_result[10] & (((WB1_saved_grant[1] & UC1_F_pc[8])))) # (UC1_W_alu_result[10] & (((WB1_saved_grant[1] & UC1_F_pc[8])) # (WB1_saved_grant[0])));


--WB1_src_data[47] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[47]
WB1_src_data[47] = (!UC1_W_alu_result[11] & (((WB1_saved_grant[1] & UC1_F_pc[9])))) # (UC1_W_alu_result[11] & (((WB1_saved_grant[1] & UC1_F_pc[9])) # (WB1_saved_grant[0])));


--WB1_src_data[48] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[48]
WB1_src_data[48] = (!UC1_W_alu_result[12] & (((WB1_saved_grant[1] & UC1_F_pc[10])))) # (UC1_W_alu_result[12] & (((WB1_saved_grant[1] & UC1_F_pc[10])) # (WB1_saved_grant[0])));


--WB1_src_data[49] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_data[49]
WB1_src_data[49] = (!UC1_W_alu_result[13] & (((WB1_saved_grant[1] & UC1_F_pc[11])))) # (UC1_W_alu_result[13] & (((WB1_saved_grant[1] & UC1_F_pc[11])) # (WB1_saved_grant[0])));


--KEY[1] is KEY[1]
KEY[1] = INPUT();


--U1_read_mux_out is nios_system:u0|nios_system_key:key|read_mux_out
U1_read_mux_out = (!UC1_W_alu_result[2] & (!UC1_W_alu_result[3] & KEY[1]));


--UC1L918 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~0
UC1L918 = ( ZD1_q_a[16] & ( UC1L920 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[16] & ( UC1L920 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[16] & ( !UC1L920 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[16] & ( !UC1L920 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--UC1_E_invert_arith_src_msb is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb
--register power-up is low

UC1_E_invert_arith_src_msb = DFFEAS(UC1L349, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L823 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[16]~15
UC1L823 = ( UC1_W_alu_result[16] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[0])))) ) ) # ( !UC1_W_alu_result[16] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[0]) ) );


--UC1L253 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_unsigned_lo_imm16~0
UC1L253 = (((UC1L232) # (UC1L749)) # (UC1L550)) # (UC1L544);


--UC1L824 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[17]~16
UC1L824 = ( UC1_W_alu_result[17] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[1])))) ) ) # ( !UC1_W_alu_result[17] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[1]) ) );


--UC1L828 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[21]~17
UC1L828 = ( UC1_W_alu_result[21] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[5])))) ) ) # ( !UC1_W_alu_result[21] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[5]) ) );


--UC1L827 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[20]~18
UC1L827 = ( UC1_W_alu_result[20] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[4])))) ) ) # ( !UC1_W_alu_result[20] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[4]) ) );


--UC1L826 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[19]~19
UC1L826 = ( UC1_W_alu_result[19] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[3])))) ) ) # ( !UC1_W_alu_result[19] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[3]) ) );


--UC1L825 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[18]~20
UC1L825 = ( UC1_W_alu_result[18] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[2])))) ) ) # ( !UC1_W_alu_result[18] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[2]) ) );


--UC1L832 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[25]~21
UC1L832 = ( UC1_W_alu_result[25] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[1])))) ) ) # ( !UC1_W_alu_result[25] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[1]) ) );


--UC1L831 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[24]~22
UC1L831 = ( UC1_W_alu_result[24] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[0])))) ) ) # ( !UC1_W_alu_result[24] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[0]) ) );


--UC1L830 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[23]~23
UC1L830 = ( UC1_W_alu_result[23] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[7])))) ) ) # ( !UC1_W_alu_result[23] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[7]) ) );


--UC1L829 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[22]~24
UC1L829 = ( UC1_W_alu_result[22] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte2_data[6])))) ) ) # ( !UC1_W_alu_result[22] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte2_data[6]) ) );


--UC1L834 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[27]~25
UC1L834 = ( UC1_W_alu_result[27] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[3])))) ) ) # ( !UC1_W_alu_result[27] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[3]) ) );


--UC1L833 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[26]~26
UC1L833 = ( UC1_W_alu_result[26] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[2])))) ) ) # ( !UC1_W_alu_result[26] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[2]) ) );


--UC1L838 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]~27
UC1L838 = ( UC1_W_alu_result[31] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[7])))) ) ) # ( !UC1_W_alu_result[31] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[7]) ) );


--UC1L837 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[30]~28
UC1L837 = ( UC1_W_alu_result[30] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[6])))) ) ) # ( !UC1_W_alu_result[30] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[6]) ) );


--UC1L836 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[29]~29
UC1L836 = ( UC1_W_alu_result[29] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[5])))) ) ) # ( !UC1_W_alu_result[29] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[5]) ) );


--UC1L835 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|W_rf_wr_data[28]~30
UC1L835 = ( UC1_W_alu_result[28] & ( (!UC1_R_ctrl_ld & (!UC1_R_ctrl_rd_ctl_reg & (!UC1_R_ctrl_br_cmp))) # (UC1_R_ctrl_ld & (((UC1_av_ld_byte3_data[4])))) ) ) # ( !UC1_W_alu_result[28] & ( (UC1_R_ctrl_ld & UC1_av_ld_byte3_data[4]) ) );


--UC1L573 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|Equal62~15
UC1L573 = ( !UC1_D_iw[15] & ( UC1_D_iw[16] & ( (!UC1_D_iw[11] & (UC1_D_iw[12] & (UC1_D_iw[13] & UC1_D_iw[14]))) ) ) );


--UC1_D_op_wrctl is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_op_wrctl
UC1_D_op_wrctl = (UC1L543 & UC1L573);


--BD1L11 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0
BD1L11 = (XC1_write & (XC1_address[0] & (BD1L2 & XC1_debugaccess)));


--NB1_b_full is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full
--register power-up is low

NB1_b_full = DFFEAS(NB1L4, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--RB1_counter_reg_bit[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[3]
--register power-up is low

RB1_counter_reg_bit[3] = DFFEAS(RB1_counter_comb_bita3, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[0] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[0]
--register power-up is low

RB1_counter_reg_bit[0] = DFFEAS(RB1_counter_comb_bita0, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[2]
--register power-up is low

RB1_counter_reg_bit[2] = DFFEAS(RB1_counter_comb_bita2, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[1]
--register power-up is low

RB1_counter_reg_bit[1] = DFFEAS(RB1_counter_comb_bita1, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--T1L57 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~0
T1L57 = (RB1_counter_reg_bit[3] & (((RB1_counter_reg_bit[1]) # (RB1_counter_reg_bit[2])) # (RB1_counter_reg_bit[0])));


--RB1_counter_reg_bit[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[5]
--register power-up is low

RB1_counter_reg_bit[5] = DFFEAS(RB1_counter_comb_bita5, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--RB1_counter_reg_bit[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw|counter_reg_bit[4]
--register power-up is low

RB1_counter_reg_bit[4] = DFFEAS(RB1_counter_comb_bita4, CLOCK_50, !AE1_r_sync_rst,  , NB1L1,  ,  ,  ,  );


--T1L58 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan0~1
T1L58 = (!NB1_b_full & (!T1L57 & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])));


--EB1L52Q is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~reg0
--register power-up is low

EB1L52Q = AMPP_FUNCTION(CLOCK_50, EB1L51, !AE1_r_sync_rst);


--T1L80 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|pause_irq~0
T1L80 = (!T1_read_0 & (((NB2_b_non_empty & EB1L52Q)) # (T1_pause_irq))) # (T1_read_0 & (((NB2_b_non_empty & EB1L52Q))));


--T1L59 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~0
T1L59 = (T1L18 & (((T1L26) # (T1L22)) # (RB2_counter_reg_bit[0])));


--T1L60 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|LessThan1~1
T1L60 = ( !T1L59 & ( (!T1L2 & (!T1L6 & (!T1L10 & !T1L14))) ) );


--UC1L242 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_logical~0
UC1L242 = (UC1L543 & ((UC1L247) # (UC1L558)));


--UC1_R_ctrl_rot_right_nxt is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right_nxt
UC1_R_ctrl_rot_right_nxt = (UC1L559 & UC1L543);


--UC1L459 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[31]~18
UC1L459 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[30]))) # (UC1_R_ctrl_shift_rot_right & (UC1L394));


--UC1L528 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[23]~0
UC1L528 = ((!UC1L235 & !UC1L233)) # (UC1_D_iw[4]);


--UC1L383 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[2]~1
UC1L383 = (!UC1L114 & (!UC1L236 $ (((!UC1L234))))) # (UC1L114 & (((!UC1L122) # (UC1L234)) # (UC1L236)));


--WB1L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~1
WB1L23 = (WB1_saved_grant[0] & UC1_d_writedata[22]);


--BD1_oci_ienable[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]
--register power-up is low

BD1_oci_ienable[31] = DFFEAS(VCC, CLOCK_50, !AE1_r_sync_rst,  , BD1L11,  ,  ,  ,  );


--BD1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_reg_readdata~1
BD1L8 = (XC1_address[0] & (BD1L2 & BD1_oci_ienable[31]));


--PD1_jdo[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]
--register power-up is low

PD1_jdo[19] = DFFEAS(QD1_sr[19], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--PD1_jdo[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]
--register power-up is low

PD1_jdo[18] = DFFEAS(QD1_sr[18], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--ED1L2 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset~0
ED1L2 = ((ED1_break_on_reset & !PD1_jdo[18])) # (PD1_jdo[19]);


--SD1_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1
--register power-up is low

SD1_din_s1 = DFFEAS(AE1_r_sync_rst, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1_writedata[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[3]
--register power-up is low

XC1_writedata[3] = DFFEAS(WB2L24, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BD1L10 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode~0
BD1L10 = (!BD1L12 & (BD1_oci_single_step_mode)) # (BD1L12 & ((XC1_writedata[3])));


--WB1L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~2
WB1L24 = (WB1_saved_grant[0] & UC1_d_writedata[23]);


--UC1L529 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[24]~1
UC1L529 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[24]))) # (UC1L236 & (ZC2_q_b[8])) ) ) # ( !UC1L234 & ( ZC2_q_b[0] ) );


--UC1L384 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[3]~2
UC1L384 = (!UC1L114 & (!UC1L236 $ (((!UC1L234))))) # (UC1L114 & (((UC1L234) # (UC1L122)) # (UC1L236)));


--WB1L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~3
WB1L25 = (WB1_saved_grant[0] & UC1_d_writedata[24]);


--UC1L530 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[25]~2
UC1L530 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[25]))) # (UC1L236 & (ZC2_q_b[9])) ) ) # ( !UC1L234 & ( ZC2_q_b[1] ) );


--WB1L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~4
WB1L26 = (WB1_saved_grant[0] & UC1_d_writedata[25]);


--UC1L531 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[26]~3
UC1L531 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[26]))) # (UC1L236 & (ZC2_q_b[10])) ) ) # ( !UC1L234 & ( ZC2_q_b[2] ) );


--WB1L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~5
WB1L27 = (WB1_saved_grant[0] & UC1_d_writedata[26]);


--BE1_altera_reset_synchronizer_int_chain_out is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out
--register power-up is low

BE1_altera_reset_synchronizer_int_chain_out = DFFEAS(BE1_altera_reset_synchronizer_int_chain[0], CLOCK_50, !AE1L10,  ,  ,  ,  ,  ,  );


--WB1L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~6
WB1L28 = (UC1_d_writedata[1] & WB1_saved_grant[0]);


--XC1L51 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~0
XC1L51 = (BD1L2 & ((!XC1_address[0] & (ED1_monitor_ready)) # (XC1_address[0] & ((BD1_oci_ienable[31])))));


--WB1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~7
WB1L29 = (UC1_d_writedata[4] & WB1_saved_grant[0]);


--WB1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~8
WB1L30 = (UC1_d_writedata[3] & WB1_saved_grant[0]);


--XC1L52 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~1
XC1L52 = (BD1L2 & ((!XC1_address[0] & (BD1_oci_single_step_mode)) # (XC1_address[0] & ((BD1_oci_ienable[31])))));


--WB1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~9
WB1L31 = (UC1_d_writedata[2] & WB1_saved_grant[0]);


--ED1_monitor_go is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go
--register power-up is low

ED1_monitor_go = DFFEAS(ED1L8, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--XC1L53 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|readdata~2
XC1L53 = (BD1L2 & ((!XC1_address[0] & ((ED1_monitor_go))) # (XC1_address[0] & (BD1_oci_ienable[31]))));


--QD1L4 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|Mux37~0
QD1L4 = (!A1L142 & !A1L143);


--QD1L64 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~18
QD1L64 = (!ND1L2 & (QD1L4 & ((ED1_monitor_error)))) # (ND1L2 & (((QD1_sr[35]))));


--QD1L29 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~19
QD1L29 = ( A1L142 & ( A1L143 & ( (A1L155 & (!A1L166 & A1L141)) ) ) ) # ( !A1L142 & ( A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) ) # ( !A1L142 & ( !A1L143 & ( (!A1L166 & (A1L141 & ((A1L146) # (A1L155)))) ) ) );


--QD1L65 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~20
QD1L65 = ( MD1_MonDReg[16] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[16])))) # (ND1L2 & (((QD1_sr[18])))) ) ) # ( !MD1_MonDReg[16] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[16])))) # (ND1L2 & (((QD1_sr[18])))) ) );


--QD1L30 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~21
QD1L30 = ( !A1L143 & ( (A1L142 & ((!A1L155) # ((!A1L141) # (A1L166)))) ) );


--UC1L382 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_mem_byte_en[1]~3
UC1L382 = (!UC1L114 & (((UC1L234) # (UC1L122)) # (UC1L236))) # (UC1L114 & (!UC1L236 $ (((!UC1L234)))));


--WB1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~10
WB1L32 = (WB1_saved_grant[0] & UC1_d_writedata[11]);


--WB1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~11
WB1L33 = (WB1_saved_grant[0] & UC1_d_writedata[12]);


--WB1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~12
WB1L34 = (WB1_saved_grant[0] & UC1_d_writedata[13]);


--WB1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~13
WB1L35 = (WB1_saved_grant[0] & UC1_d_writedata[14]);


--WB1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~14
WB1L36 = (WB1_saved_grant[0] & UC1_d_writedata[15]);


--WB1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~15
WB1L37 = (WB1_saved_grant[0] & UC1_d_writedata[16]);


--WB1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~16
WB1L38 = (UC1_d_writedata[5] & WB1_saved_grant[0]);


--WB1L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~17
WB1L39 = (WB1_saved_grant[0] & UC1_d_writedata[9]);


--UC1_d_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[27]
--register power-up is low

UC1_d_writedata[27] = DFFEAS(UC1L532, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~27
WB3L51 = (WB3_saved_grant[0] & UC1_d_writedata[27]);


--UC1_d_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[28]
--register power-up is low

UC1_d_writedata[28] = DFFEAS(UC1L533, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~28
WB3L52 = (WB3_saved_grant[0] & UC1_d_writedata[28]);


--UC1_d_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[29]
--register power-up is low

UC1_d_writedata[29] = DFFEAS(UC1L534, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~29
WB3L53 = (WB3_saved_grant[0] & UC1_d_writedata[29]);


--UC1_d_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[30]
--register power-up is low

UC1_d_writedata[30] = DFFEAS(UC1L535, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L54 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~30
WB3L54 = (WB3_saved_grant[0] & UC1_d_writedata[30]);


--UC1_d_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|d_writedata[31]
--register power-up is low

UC1_d_writedata[31] = DFFEAS(UC1L536, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB3L55 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|src_payload~31
WB3L55 = (WB3_saved_grant[0] & UC1_d_writedata[31]);


--WB1L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~18
WB1L40 = (WB1_saved_grant[0] & UC1_d_writedata[10]);


--WB1L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~19
WB1L41 = (WB1_saved_grant[0] & UC1_d_writedata[8]);


--UC1L446 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[18]~19
UC1L446 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[17])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[19])));


--WB1L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~20
WB1L42 = (WB1_saved_grant[0] & UC1_d_writedata[19]);


--T1_rvalid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid
--register power-up is low

T1_rvalid = DFFEAS(T1L85, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--WB1L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~21
WB1L43 = (WB1_saved_grant[0] & UC1_d_writedata[21]);


--WB1L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~22
WB1L44 = (WB1_saved_grant[0] & UC1_d_writedata[20]);


--T1_woverflow is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow
--register power-up is low

T1_woverflow = DFFEAS(T1L88, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L942 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~1
UC1L942 = ( ZD1_q_a[22] & ( UC1L944 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[22] & ( UC1L944 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[22] & ( !UC1L944 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[22] & ( !UC1L944 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--WB1L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~23
WB1L45 = (WB1_saved_grant[0] & UC1_d_writedata[18]);


--WB1L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~24
WB1L46 = (WB1_saved_grant[0] & UC1_d_writedata[17]);


--UC1L929 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~2
UC1L929 = ( ZD1_q_a[19] & ( UC1L931 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[19] & ( UC1L931 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[19] & ( !UC1L931 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[19] & ( !UC1L931 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--T1_ac is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac
--register power-up is low

T1_ac = DFFEAS(T1L62, CLOCK_50, !AE1_r_sync_rst,  ,  ,  ,  ,  ,  );


--UC1L926 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~3
UC1L926 = ( ZD1_q_a[18] & ( UC1L928 & ( (!UC1_av_ld_aligning_data & (((HC3L1)))) # (UC1_av_ld_aligning_data & (!UC1L671 & (UC1L848))) ) ) ) # ( !ZD1_q_a[18] & ( UC1L928 & ( (UC1_av_ld_aligning_data & (!UC1L671 & UC1L848)) ) ) ) # ( ZD1_q_a[18] & ( !UC1L928 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) ) # ( !ZD1_q_a[18] & ( !UC1L928 & ( (!UC1_av_ld_aligning_data) # ((UC1L848) # (UC1L671)) ) ) );


--WB1L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~25
WB1L47 = (UC1_d_writedata[6] & WB1_saved_grant[0]);


--WB1L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~26
WB1L48 = (UC1_d_writedata[7] & WB1_saved_grant[0]);


--EB1_wdata[1] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]
--register power-up is low

EB1_wdata[1] = AMPP_FUNCTION(A1L136, EB1_td_shift[5], !A1L128, EB1L85);


--EB1_wdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[2]
--register power-up is low

EB1_wdata[2] = AMPP_FUNCTION(A1L136, EB1_td_shift[6], !A1L128, EB1L85);


--EB1_wdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[3]
--register power-up is low

EB1_wdata[3] = AMPP_FUNCTION(A1L136, EB1_td_shift[7], !A1L128, EB1L85);


--EB1_wdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[4]
--register power-up is low

EB1_wdata[4] = AMPP_FUNCTION(A1L136, EB1_td_shift[8], !A1L128, EB1L85);


--EB1_wdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[5]
--register power-up is low

EB1_wdata[5] = AMPP_FUNCTION(A1L136, EB1_td_shift[9], !A1L128, EB1L85);


--EB1_wdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[6]
--register power-up is low

EB1_wdata[6] = AMPP_FUNCTION(A1L136, EB1_td_shift[10], !A1L128, EB1L85);


--EB1_wdata[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[7]
--register power-up is low

EB1_wdata[7] = AMPP_FUNCTION(A1L136, A1L137, !A1L128, EB1L85);


--T1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|fifo_wr~0
T1L75 = (!UC1_W_alu_result[2] & (V1L1 & (T1L67 & !NB1_b_full)));


--NB1L6 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
NB1L6 = (!RB1_counter_reg_bit[2] & (!RB1_counter_reg_bit[1] & (!RB1_counter_reg_bit[5] & !RB1_counter_reg_bit[4])));


--NB1L7 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1
NB1L7 = (T1L82 & (!RB1_counter_reg_bit[3] & (RB1_counter_reg_bit[0] & NB1L6)));


--NB1L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~2
NB1L8 = (((NB1_b_non_empty & !NB1L7)) # (NB1_b_full)) # (T1_fifo_wr);


--NB2L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
NB2L1 = (!RB2_counter_reg_bit[5] & (!RB2_counter_reg_bit[4] & (!RB2_counter_reg_bit[3] & !T1_wr_rfifo)));


--NB2L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~1
NB2L2 = (!RB2_counter_reg_bit[2] & (!RB2_counter_reg_bit[1] & (RB2_counter_reg_bit[0] & NB2L1)));


--NB2L8 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~0
NB2L8 = ( NB2L2 & ( ((!NB2_b_non_empty & ((EB1L50Q))) # (NB2_b_non_empty & (!T1L72))) # (NB2_b_full) ) ) # ( !NB2L2 & ( ((EB1L50Q) # (NB2_b_non_empty)) # (NB2_b_full) ) );


--NB2L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_r:the_nios_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~2
NB2L3 = ( T1L71 & ( T1_wr_rfifo & ( ((!CC1L5) # ((!ZB1L27) # (!NB2_b_non_empty))) # (T1_av_waitrequest) ) ) ) # ( !T1L71 & ( T1_wr_rfifo ) ) # ( T1L71 & ( !T1_wr_rfifo & ( (!T1_av_waitrequest & (CC1L5 & (ZB1L27 & NB2_b_non_empty))) ) ) );


--EB1_write1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write1
--register power-up is low

EB1_write1 = AMPP_FUNCTION(CLOCK_50, EB1_write, !AE1_r_sync_rst);


--EB1_write2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write2
--register power-up is low

EB1_write2 = AMPP_FUNCTION(CLOCK_50, EB1_write1, !AE1_r_sync_rst);


--EB1L2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~0
EB1L2 = AMPP_FUNCTION(!EB1_write1, !EB1_write2);


--EB1_write_valid is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write_valid
--register power-up is low

EB1_write_valid = AMPP_FUNCTION(A1L136, EB1_td_shift[10], !A1L128, EB1L97);


--EB1L49 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_ena~0
EB1L49 = AMPP_FUNCTION(!T1_t_dav, !EB1_write_stalled, !EB1_rst2, !EB1L50Q, !EB1L2, !EB1_write_valid);


--EB1_td_shift[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]
--register power-up is low

EB1_td_shift[5] = AMPP_FUNCTION(A1L136, EB1L76, !A1L128, EB1L57);


--EB1_rdata[2] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[2]
--register power-up is low

EB1_rdata[2] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[2], !AE1_r_sync_rst, EB1L22);


--EB1L75 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~8
EB1L75 = AMPP_FUNCTION(!EB1_count[9], !A1L134, !EB1L71, !EB1_td_shift[5], !EB1_rdata[2]);


--QD1L66 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~22
QD1L66 = ( MD1_MonDReg[24] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[24])))) # (ND1L2 & (((QD1_sr[26])))) ) ) # ( !MD1_MonDReg[24] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[24])))) # (ND1L2 & (((QD1_sr[26])))) ) );


--MD1_MonDReg[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]
--register power-up is low

MD1_MonDReg[4] = DFFEAS(MD1L84, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--QD1L67 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~23
QD1L67 = ( MD1_MonDReg[4] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[4])))) # (ND1L2 & (((QD1_sr[6])))) ) ) # ( !MD1_MonDReg[4] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[4])))) # (ND1L2 & (((QD1_sr[6])))) ) );


--PD1_jdo[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]
--register power-up is low

PD1_jdo[6] = DFFEAS(QD1_sr[6], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XC1_writedata[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[2]
--register power-up is low

XC1_writedata[2] = DFFEAS(WB2L25, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L122 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[2]~2
MD1L122 = (!MD1_jtag_ram_access & ((XC1_writedata[2]))) # (MD1_jtag_ram_access & (MD1_MonDReg[2]));


--WB2L23 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~2
WB2L23 = (UC1_d_writedata[1] & WB2_saved_grant[0]);


--SD4_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1
--register power-up is low

SD4_din_s1 = DFFEAS(ND1L3, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--SD5_din_s1 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1
--register power-up is low

SD5_din_s1 = DFFEAS(ND1_virtual_state_uir, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--BE2_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

BE2_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE2_altera_reset_synchronizer_int_chain[1], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1_sr[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[31]
--register power-up is low

QD1_sr[31] = DFFEAS(QD1L79, A1L162,  ,  ,  ,  ,  ,  ,  );


--QD1_sr[33] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[33]
--register power-up is low

QD1_sr[33] = DFFEAS(QD1L81, A1L162,  ,  , QD1L29,  ,  ,  ,  );


--ED1L6 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error~0
ED1L6 = ( ED1_monitor_error & ( (!PD1_take_action_ocimem_a) # (!PD1_jdo[25]) ) ) # ( !ED1_monitor_error & ( (BD1L12 & (XC1_writedata[1] & ((!PD1_take_action_ocimem_a) # (!PD1_jdo[25])))) ) );


--JC1L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~22
JC1L29 = ( ZB4_av_readdata_pre[24] & ( ZD1_q_a[24] & ( (((HC1L1 & ZB2_av_readdata_pre[24])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[24] & ( ZD1_q_a[24] & ( ((HC1L1 & ZB2_av_readdata_pre[24])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[24] & ( !ZD1_q_a[24] & ( ((HC1L1 & ZB2_av_readdata_pre[24])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[24] & ( !ZD1_q_a[24] & ( (HC1L1 & ZB2_av_readdata_pre[24]) ) ) );


--UC1L348 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~0
UC1L348 = ( UC1L562 & ( (!UC1L543 & (!UC1L545 & !UC1L546)) ) ) # ( !UC1L562 & ( (!UC1L545 & (!UC1L546 & ((!UC1L543) # (!UC1L560)))) ) );


--UC1L349 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb~1
UC1L349 = (UC1_R_valid & (((!UC1L348) # (UC1L557)) # (UC1L551)));


--UC1L324 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[16]~17
UC1L324 = ( UC1L142 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L366)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[16])))) ) ) # ( !UC1L142 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & ((UC1L366)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[16])))) ) );


--UC1L325 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[17]~18
UC1L325 = ( UC1L146 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L367)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[17])))) ) ) # ( !UC1L146 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L367))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[17])))) ) );


--UC1L329 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[21]~19
UC1L329 = ( UC1L150 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L371)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[21])))) ) ) # ( !UC1L150 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L371))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[21])))) ) );


--UC1L328 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[20]~20
UC1L328 = ( UC1L154 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L370)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[20])))) ) ) # ( !UC1L154 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L370))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[20])))) ) );


--UC1L327 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[19]~21
UC1L327 = ( UC1L158 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L369)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[19])))) ) ) # ( !UC1L158 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L369))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[19])))) ) );


--UC1L326 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[18]~22
UC1L326 = ( UC1L162 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L368)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[18])))) ) ) # ( !UC1L162 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L368))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[18])))) ) );


--JC1L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~23
JC1L30 = ( ZB4_av_readdata_pre[25] & ( ZD1_q_a[25] & ( (((HC1L1 & ZB2_av_readdata_pre[25])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[25] & ( ZD1_q_a[25] & ( ((HC1L1 & ZB2_av_readdata_pre[25])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[25] & ( !ZD1_q_a[25] & ( ((HC1L1 & ZB2_av_readdata_pre[25])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[25] & ( !ZD1_q_a[25] & ( (HC1L1 & ZB2_av_readdata_pre[25]) ) ) );


--UC1L333 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[25]~23
UC1L333 = ( UC1L166 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L375)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[25])))) ) ) # ( !UC1L166 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L375))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[25])))) ) );


--UC1L332 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[24]~24
UC1L332 = ( UC1L170 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L374)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[24])))) ) ) # ( !UC1L170 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L374))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[24])))) ) );


--UC1L331 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[23]~25
UC1L331 = ( UC1L174 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L373)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[23])))) ) ) # ( !UC1L174 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L373))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[23])))) ) );


--UC1L330 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[22]~26
UC1L330 = ( UC1L178 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L372)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[22])))) ) ) # ( !UC1L178 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L372))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[22])))) ) );


--JC1L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~24
JC1L31 = ( ZB4_av_readdata_pre[27] & ( ZD1_q_a[27] & ( (((HC1L1 & ZB2_av_readdata_pre[27])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[27] & ( ZD1_q_a[27] & ( ((HC1L1 & ZB2_av_readdata_pre[27])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[27] & ( !ZD1_q_a[27] & ( ((HC1L1 & ZB2_av_readdata_pre[27])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[27] & ( !ZD1_q_a[27] & ( (HC1L1 & ZB2_av_readdata_pre[27]) ) ) );


--UC1L335 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[27]~27
UC1L335 = ( UC1L182 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L377)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[27])))) ) ) # ( !UC1L182 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L377))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[27])))) ) );


--JC1L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~25
JC1L32 = ( ZB4_av_readdata_pre[26] & ( ZD1_q_a[26] & ( (((HC1L1 & ZB2_av_readdata_pre[26])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[26] & ( ZD1_q_a[26] & ( ((HC1L1 & ZB2_av_readdata_pre[26])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[26] & ( !ZD1_q_a[26] & ( ((HC1L1 & ZB2_av_readdata_pre[26])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[26] & ( !ZD1_q_a[26] & ( (HC1L1 & ZB2_av_readdata_pre[26]) ) ) );


--UC1L334 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[26]~28
UC1L334 = ( UC1L186 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L376)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[26])))) ) ) # ( !UC1L186 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L376))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[26])))) ) );


--JC1L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~26
JC1L33 = ( ZB4_av_readdata_pre[31] & ( ZD1_q_a[31] & ( (((HC1L1 & ZB2_av_readdata_pre[31])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[31] & ( ZD1_q_a[31] & ( ((HC1L1 & ZB2_av_readdata_pre[31])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[31] & ( !ZD1_q_a[31] & ( ((HC1L1 & ZB2_av_readdata_pre[31])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[31] & ( !ZD1_q_a[31] & ( (HC1L1 & ZB2_av_readdata_pre[31]) ) ) );


--UC1L339 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[31]~29
UC1L339 = ( UC1_E_shift_rot_result[31] & ( ((!UC1_R_ctrl_logic & ((UC1L126))) # (UC1_R_ctrl_logic & (UC1L381))) # (UC1_R_ctrl_shift_rot) ) ) # ( !UC1_E_shift_rot_result[31] & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic & ((UC1L126))) # (UC1_R_ctrl_logic & (UC1L381)))) ) );


--JC1L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~27
JC1L34 = ( ZB4_av_readdata_pre[30] & ( (!HC2L1 & (!JC1L7 & ((!HC1L1) # (!ZB2_av_readdata_pre[30])))) ) ) # ( !ZB4_av_readdata_pre[30] & ( (!JC1L7 & ((!HC1L1) # (!ZB2_av_readdata_pre[30]))) ) );


--JC1L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~28
JC1L35 = (!JC1L34) # ((HC3L1 & ZD1_q_a[30]));


--UC1L338 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[30]~30
UC1L338 = ( UC1_E_shift_rot_result[30] & ( ((!UC1_R_ctrl_logic & ((UC1L134))) # (UC1_R_ctrl_logic & (UC1L380))) # (UC1_R_ctrl_shift_rot) ) ) # ( !UC1_E_shift_rot_result[30] & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic & ((UC1L134))) # (UC1_R_ctrl_logic & (UC1L380)))) ) );


--JC1L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~29
JC1L36 = ( ZB4_av_readdata_pre[29] & ( (!HC2L1 & (!JC1L7 & ((!HC1L1) # (!ZB2_av_readdata_pre[29])))) ) ) # ( !ZB4_av_readdata_pre[29] & ( (!JC1L7 & ((!HC1L1) # (!ZB2_av_readdata_pre[29]))) ) );


--JC1L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~30
JC1L37 = (!JC1L36) # ((HC3L1 & ZD1_q_a[29]));


--UC1L337 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[29]~31
UC1L337 = ( UC1_E_shift_rot_result[29] & ( ((!UC1_R_ctrl_logic & ((UC1L138))) # (UC1_R_ctrl_logic & (UC1L379))) # (UC1_R_ctrl_shift_rot) ) ) # ( !UC1_E_shift_rot_result[29] & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic & ((UC1L138))) # (UC1_R_ctrl_logic & (UC1L379)))) ) );


--JC1L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_rsp_mux:rsp_mux|src_payload~31
JC1L38 = ( ZB4_av_readdata_pre[28] & ( ZD1_q_a[28] & ( (((HC1L1 & ZB2_av_readdata_pre[28])) # (HC3L1)) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[28] & ( ZD1_q_a[28] & ( ((HC1L1 & ZB2_av_readdata_pre[28])) # (HC3L1) ) ) ) # ( ZB4_av_readdata_pre[28] & ( !ZD1_q_a[28] & ( ((HC1L1 & ZB2_av_readdata_pre[28])) # (HC2L1) ) ) ) # ( !ZB4_av_readdata_pre[28] & ( !ZD1_q_a[28] & ( (HC1L1 & ZB2_av_readdata_pre[28]) ) ) );


--UC1L336 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_alu_result[28]~32
UC1L336 = ( UC1L190 & ( (!UC1_R_ctrl_shift_rot & ((!UC1_R_ctrl_logic) # ((UC1L378)))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[28])))) ) ) # ( !UC1L190 & ( (!UC1_R_ctrl_shift_rot & (UC1_R_ctrl_logic & (UC1L378))) # (UC1_R_ctrl_shift_rot & (((UC1_E_shift_rot_result[28])))) ) );


--NB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~0
NB1L3 = ( RB1_counter_reg_bit[4] & ( (T1_fifo_wr & (NB1_b_non_empty & (RB1_counter_reg_bit[3] & RB1_counter_reg_bit[5]))) ) );


--NB1L4 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1
NB1L4 = ( RB1_counter_reg_bit[1] & ( NB1L3 & ( (!T1L82 & (((RB1_counter_reg_bit[0] & RB1_counter_reg_bit[2])) # (NB1_b_full))) ) ) ) # ( !RB1_counter_reg_bit[1] & ( NB1L3 & ( (!T1L82 & NB1_b_full) ) ) ) # ( RB1_counter_reg_bit[1] & ( !NB1L3 & ( (!T1L82 & NB1_b_full) ) ) ) # ( !RB1_counter_reg_bit[1] & ( !NB1L3 & ( (!T1L82 & NB1_b_full) ) ) );


--NB1L1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|nios_system_jtag_uart_0_scfifo_w:the_nios_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0
NB1L1 = !T1_fifo_wr $ (!T1L82);


--EB1_jupdate1 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate1
--register power-up is low

EB1_jupdate1 = AMPP_FUNCTION(CLOCK_50, EB1_jupdate, !AE1_r_sync_rst);


--EB1_jupdate2 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate2
--register power-up is low

EB1_jupdate2 = AMPP_FUNCTION(CLOCK_50, EB1_jupdate1, !AE1_r_sync_rst);


--EB1L3 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|always2~1
EB1L3 = AMPP_FUNCTION(!EB1_jupdate1, !EB1_jupdate2);


--EB1L51 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|t_pause~0
EB1L51 = AMPP_FUNCTION(!T1_t_dav, !EB1_write_stalled, !EB1_rst2, !EB1L2, !EB1_write_valid, !EB1L3);


--UC1L458 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[30]~20
UC1L458 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[29]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[31]));


--XC1_writedata[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[22]
--register power-up is low

XC1_writedata[22] = DFFEAS(WB2L26, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L142 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[22]~3
MD1L142 = (!MD1_jtag_ram_access & ((XC1_writedata[22]))) # (MD1_jtag_ram_access & (MD1_MonDReg[22]));


--XC1_byteenable[2] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[2]
--register power-up is low

XC1_byteenable[2] = DFFEAS(WB2_src_data[34], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L117 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[2]~1
MD1L117 = (XC1_byteenable[2]) # (MD1_jtag_ram_access);


--QD1L68 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~24
QD1L68 = ( MD1_MonDReg[20] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[20])))) # (ND1L2 & (((QD1_sr[22])))) ) ) # ( !MD1_MonDReg[20] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[20])))) # (ND1L2 & (((QD1_sr[22])))) ) );


--QD1L69 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~25
QD1L69 = ( MD1_MonDReg[19] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[19])))) # (ND1L2 & (((QD1_sr[21])))) ) ) # ( !MD1_MonDReg[19] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[19])))) # (ND1L2 & (((QD1_sr[21])))) ) );


--WB2L24 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~3
WB2L24 = (UC1_d_writedata[3] & WB2_saved_grant[0]);


--XC1_writedata[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[23]
--register power-up is low

XC1_writedata[23] = DFFEAS(WB2L27, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L143 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[23]~4
MD1L143 = (!MD1_jtag_ram_access & ((XC1_writedata[23]))) # (MD1_jtag_ram_access & (MD1_MonDReg[23]));


--XC1_writedata[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[24]
--register power-up is low

XC1_writedata[24] = DFFEAS(WB2L28, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L144 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[24]~5
MD1L144 = (!MD1_jtag_ram_access & ((XC1_writedata[24]))) # (MD1_jtag_ram_access & (MD1_MonDReg[24]));


--XC1_byteenable[3] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[3]
--register power-up is low

XC1_byteenable[3] = DFFEAS(WB2_src_data[35], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L118 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[3]~2
MD1L118 = (XC1_byteenable[3]) # (MD1_jtag_ram_access);


--XC1_writedata[25] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[25]
--register power-up is low

XC1_writedata[25] = DFFEAS(WB2L29, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L145 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[25]~6
MD1L145 = (!MD1_jtag_ram_access & ((XC1_writedata[25]))) # (MD1_jtag_ram_access & (MD1_MonDReg[25]));


--XC1_writedata[26] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[26]
--register power-up is low

XC1_writedata[26] = DFFEAS(WB2L30, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L146 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[26]~7
MD1L146 = (!MD1_jtag_ram_access & ((XC1_writedata[26]))) # (MD1_jtag_ram_access & (MD1_MonDReg[26]));


--BE1_altera_reset_synchronizer_int_chain[0] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[0] = DFFEAS(BE1_altera_reset_synchronizer_int_chain[1], CLOCK_50, !AE1L10,  ,  ,  ,  ,  ,  );


--ED1_resetrequest is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest
--register power-up is low

ED1_resetrequest = DFFEAS(PD1_jdo[22], CLOCK_50,  ,  , PD1_take_action_ocimem_a,  ,  ,  ,  );


--AE1L10 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|merged_reset~0
AE1L10 = (!key0_d3) # (ED1_resetrequest);


--XC1_writedata[4] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[4]
--register power-up is low

XC1_writedata[4] = DFFEAS(WB2L31, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L124 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[4]~8
MD1L124 = (!MD1_jtag_ram_access & ((XC1_writedata[4]))) # (MD1_jtag_ram_access & (MD1_MonDReg[4]));


--MD1L123 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[3]~9
MD1L123 = (!MD1_jtag_ram_access & ((XC1_writedata[3]))) # (MD1_jtag_ram_access & (MD1_MonDReg[3]));


--PD1_jdo[23] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]
--register power-up is low

PD1_jdo[23] = DFFEAS(QD1_sr[23], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--A1L154 is jtag.bp.u0_nios2_gen2_0_cpu_the_nios_system_nios2_gen2_0_cpu_nios2_oci_the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper_nios_system_nios2_gen2_0_cpu_debug_slave_phy_sld_virtual_jtag_impl_inst_jtag_state_rti
A1L154 = INPUT();


--ED1L8 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go~0
ED1L8 = ( PD1_jdo[23] & ( A1L154 & ( (PD1L49 & (!PD1_jdo[35] & PD1_jdo[34])) ) ) ) # ( PD1_jdo[23] & ( !A1L154 & ( ((PD1L49 & (!PD1_jdo[35] & PD1_jdo[34]))) # (ED1_monitor_go) ) ) ) # ( !PD1_jdo[23] & ( !A1L154 & ( ED1_monitor_go ) ) );


--QD1L70 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~26
QD1L70 = ( MD1_MonDReg[17] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[17])))) # (ND1L2 & (((QD1_sr[19])))) ) ) # ( !MD1_MonDReg[17] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[17])))) # (ND1L2 & (((QD1_sr[19])))) ) );


--PD1_jdo[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]
--register power-up is low

PD1_jdo[16] = DFFEAS(QD1_sr[16], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--XC1_writedata[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[11]
--register power-up is low

XC1_writedata[11] = DFFEAS(WB2L32, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L131 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[11]~10
MD1L131 = (!MD1_jtag_ram_access & ((XC1_writedata[11]))) # (MD1_jtag_ram_access & (MD1_MonDReg[11]));


--XC1_byteenable[1] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|byteenable[1]
--register power-up is low

XC1_byteenable[1] = DFFEAS(WB2_src_data[33], CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L116 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_byteenable[1]~3
MD1L116 = (XC1_byteenable[1]) # (MD1_jtag_ram_access);


--MD1_MonDReg[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]
--register power-up is low

MD1_MonDReg[12] = DFFEAS(MD1L85, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[12]
--register power-up is low

XC1_writedata[12] = DFFEAS(WB2L33, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L132 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[12]~11
MD1L132 = (!MD1_jtag_ram_access & ((XC1_writedata[12]))) # (MD1_jtag_ram_access & (MD1_MonDReg[12]));


--XC1_writedata[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[13]
--register power-up is low

XC1_writedata[13] = DFFEAS(WB2L34, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L133 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[13]~12
MD1L133 = (!MD1_jtag_ram_access & ((XC1_writedata[13]))) # (MD1_jtag_ram_access & (MD1_MonDReg[13]));


--MD1_MonDReg[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]
--register power-up is low

MD1_MonDReg[14] = DFFEAS(MD1L87, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[14]
--register power-up is low

XC1_writedata[14] = DFFEAS(WB2L35, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L134 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[14]~13
MD1L134 = (!MD1_jtag_ram_access & ((XC1_writedata[14]))) # (MD1_jtag_ram_access & (MD1_MonDReg[14]));


--MD1_MonDReg[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]
--register power-up is low

MD1_MonDReg[15] = DFFEAS(MD1L88, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[15]
--register power-up is low

XC1_writedata[15] = DFFEAS(WB2L36, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L135 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[15]~14
MD1L135 = (!MD1_jtag_ram_access & ((XC1_writedata[15]))) # (MD1_jtag_ram_access & (MD1_MonDReg[15]));


--XC1_writedata[16] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[16]
--register power-up is low

XC1_writedata[16] = DFFEAS(WB2L37, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L136 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[16]~15
MD1L136 = (!MD1_jtag_ram_access & ((XC1_writedata[16]))) # (MD1_jtag_ram_access & (MD1_MonDReg[16]));


--MD1_MonDReg[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]
--register power-up is low

MD1_MonDReg[5] = DFFEAS(MD1L89, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[5] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[5]
--register power-up is low

XC1_writedata[5] = DFFEAS(WB2L38, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L125 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[5]~16
MD1L125 = (!MD1_jtag_ram_access & ((XC1_writedata[5]))) # (MD1_jtag_ram_access & (MD1_MonDReg[5]));


--XC1_writedata[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[9]
--register power-up is low

XC1_writedata[9] = DFFEAS(WB2L39, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L129 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[9]~17
MD1L129 = (!MD1_jtag_ram_access & ((XC1_writedata[9]))) # (MD1_jtag_ram_access & (MD1_MonDReg[9]));


--UC1L532 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[27]~4
UC1L532 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[27]))) # (UC1L236 & (ZC2_q_b[11])) ) ) # ( !UC1L234 & ( ZC2_q_b[3] ) );


--WB1L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~27
WB1L49 = (WB1_saved_grant[0] & UC1_d_writedata[27]);


--UC1L533 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[28]~5
UC1L533 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[28]))) # (UC1L236 & (ZC2_q_b[12])) ) ) # ( !UC1L234 & ( ZC2_q_b[4] ) );


--WB1L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~28
WB1L50 = (WB1_saved_grant[0] & UC1_d_writedata[28]);


--UC1L534 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[29]~6
UC1L534 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[29]))) # (UC1L236 & (ZC2_q_b[13])) ) ) # ( !UC1L234 & ( ZC2_q_b[5] ) );


--WB1L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~29
WB1L51 = (WB1_saved_grant[0] & UC1_d_writedata[29]);


--UC1L535 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[30]~7
UC1L535 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[30]))) # (UC1L236 & (ZC2_q_b[14])) ) ) # ( !UC1L234 & ( ZC2_q_b[6] ) );


--WB1L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~30
WB1L52 = (WB1_saved_grant[0] & UC1_d_writedata[30]);


--UC1L536 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_st_data[31]~8
UC1L536 = ( UC1L234 & ( (!UC1L236 & ((ZC2_q_b[31]))) # (UC1L236 & (ZC2_q_b[15])) ) ) # ( !UC1L234 & ( ZC2_q_b[7] ) );


--WB1L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|src_payload~31
WB1L53 = (WB1_saved_grant[0] & UC1_d_writedata[31]);


--XC1_writedata[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[10]
--register power-up is low

XC1_writedata[10] = DFFEAS(WB2L40, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L130 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[10]~18
MD1L130 = (!MD1_jtag_ram_access & ((XC1_writedata[10]))) # (MD1_jtag_ram_access & (MD1_MonDReg[10]));


--MD1_MonDReg[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]
--register power-up is low

MD1_MonDReg[8] = DFFEAS(MD1L90, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[8]
--register power-up is low

XC1_writedata[8] = DFFEAS(WB2L41, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L128 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[8]~19
MD1L128 = (!MD1_jtag_ram_access & ((XC1_writedata[8]))) # (MD1_jtag_ram_access & (MD1_MonDReg[8]));


--UC1L447 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[19]~21
UC1L447 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[18])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[20])));


--XC1_writedata[19] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[19]
--register power-up is low

XC1_writedata[19] = DFFEAS(WB2L42, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L139 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[19]~20
MD1L139 = (!MD1_jtag_ram_access & ((XC1_writedata[19]))) # (MD1_jtag_ram_access & (MD1_MonDReg[19]));


--T1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|rvalid~0
T1L85 = (!T1L73 & ((T1_rvalid))) # (T1L73 & (NB2_b_non_empty));


--XC1_writedata[21] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[21]
--register power-up is low

XC1_writedata[21] = DFFEAS(WB2L43, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L141 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[21]~21
MD1L141 = (!MD1_jtag_ram_access & ((XC1_writedata[21]))) # (MD1_jtag_ram_access & (MD1_MonDReg[21]));


--XC1_writedata[20] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[20]
--register power-up is low

XC1_writedata[20] = DFFEAS(WB2L44, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L140 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[20]~22
MD1L140 = (!MD1_jtag_ram_access & ((XC1_writedata[20]))) # (MD1_jtag_ram_access & (MD1_MonDReg[20]));


--T1L88 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|woverflow~0
T1L88 = ( T1_woverflow & ( ((!V1L1) # ((!T1L67) # (NB1_b_full))) # (UC1_W_alu_result[2]) ) ) # ( !T1_woverflow & ( (!UC1_W_alu_result[2] & (V1L1 & (T1L67 & NB1_b_full))) ) );


--MD1_MonDReg[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]
--register power-up is low

MD1_MonDReg[18] = DFFEAS(MD1L91, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--XC1_writedata[18] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[18]
--register power-up is low

XC1_writedata[18] = DFFEAS(WB2L45, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L138 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[18]~23
MD1L138 = (!MD1_jtag_ram_access & ((XC1_writedata[18]))) # (MD1_jtag_ram_access & (MD1_MonDReg[18]));


--XC1_writedata[17] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[17]
--register power-up is low

XC1_writedata[17] = DFFEAS(WB2L46, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L137 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[17]~24
MD1L137 = (!MD1_jtag_ram_access & ((XC1_writedata[17]))) # (MD1_jtag_ram_access & (MD1_MonDReg[17]));


--T1L62 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|ac~0
T1L62 = ( T1_ac & ( (!UC1_d_writedata[10]) # (((!T1L77) # (EB1L52Q)) # (EB1L50Q)) ) ) # ( !T1_ac & ( (EB1L52Q) # (EB1L50Q) ) );


--XC1_writedata[6] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[6]
--register power-up is low

XC1_writedata[6] = DFFEAS(WB2L47, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L126 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[6]~25
MD1L126 = (!MD1_jtag_ram_access & ((XC1_writedata[6]))) # (MD1_jtag_ram_access & (MD1_MonDReg[6]));


--XC1_writedata[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[7]
--register power-up is low

XC1_writedata[7] = DFFEAS(WB2L48, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L127 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[7]~26
MD1L127 = (!MD1_jtag_ram_access & ((XC1_writedata[7]))) # (MD1_jtag_ram_access & (MD1_MonDReg[7]));


--EB1L85 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|wdata[1]~0
EB1L85 = AMPP_FUNCTION(!A1L130, !EB1_state, !A1L134, !A1L139, !A1L129, !EB1_count[8]);


--EB1_td_shift[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]
--register power-up is low

EB1_td_shift[6] = AMPP_FUNCTION(A1L136, EB1L77, !A1L128, EB1L57);


--EB1_td_shift[7] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]
--register power-up is low

EB1_td_shift[7] = AMPP_FUNCTION(A1L136, EB1L78, !A1L128, EB1L57);


--EB1_write is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write
--register power-up is low

EB1_write = AMPP_FUNCTION(A1L136, EB1L99, !A1L128, EB1L85);


--EB1_rdata[3] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[3]
--register power-up is low

EB1_rdata[3] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[3], !AE1_r_sync_rst, EB1L22);


--EB1L76 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~9
EB1L76 = AMPP_FUNCTION(!A1L130, !EB1_count[9], !A1L134, !EB1L71, !EB1_td_shift[6], !EB1_rdata[3]);


--QD1L71 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~27
QD1L71 = ( CD1_break_readreg[25] & ( (!ND1L2 & (((MD1_MonDReg[25])) # (A1L143))) # (ND1L2 & (((QD1_sr[27])))) ) ) # ( !CD1_break_readreg[25] & ( (!ND1L2 & (!A1L143 & ((MD1_MonDReg[25])))) # (ND1L2 & (((QD1_sr[27])))) ) );


--PD1_jdo[24] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]
--register power-up is low

PD1_jdo[24] = DFFEAS(QD1_sr[24], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--QD1_sr[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[7]
--register power-up is low

QD1_sr[7] = DFFEAS(QD1L85, A1L162,  ,  ,  ,  ,  ,  ,  );


--QD1L72 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~28
QD1L72 = ( CD1_break_readreg[5] & ( (!ND1L2 & (((MD1_MonDReg[5])) # (A1L143))) # (ND1L2 & (((QD1_sr[7])))) ) ) # ( !CD1_break_readreg[5] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[5]))) # (ND1L2 & (((QD1_sr[7])))) ) );


--PD1_jdo[7] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]
--register power-up is low

PD1_jdo[7] = DFFEAS(QD1_sr[7], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~2
MD1L83 = (!MD1_jtag_ram_rd_d1 & (!MD1_MonAReg[4] & (!MD1_MonAReg[3] & MD1_MonAReg[2])));


--MD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~3
MD1L84 = ( MD1L83 & ( (PD1_jdo[7]) # (PD1_take_action_ocimem_b) ) ) # ( !MD1L83 & ( (!PD1_take_action_ocimem_b & (((PD1_jdo[7])))) # (PD1_take_action_ocimem_b & (MD1_jtag_ram_rd_d1 & (YD1_q_a[4]))) ) );


--WB2L25 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~4
WB2L25 = (UC1_d_writedata[2] & WB2_saved_grant[0]);


--ND1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_system_nios2_gen2_0_cpu_debug_slave_phy|virtual_state_udr~0
ND1L3 = (!A1L166 & (A1L141 & A1L160));


--BE2_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

BE2_altera_reset_synchronizer_int_chain[1] = DFFEAS(BE2L4, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1L73 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~29
QD1L73 = ( CD1_break_readreg[26] & ( (!ND1L2 & (((MD1_MonDReg[26])) # (A1L143))) # (ND1L2 & (((QD1_sr[28])))) ) ) # ( !CD1_break_readreg[26] & ( (!ND1L2 & (!A1L143 & ((MD1_MonDReg[26])))) # (ND1L2 & (((QD1_sr[28])))) ) );


--QD1L74 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~30
QD1L74 = ( MD1_MonDReg[27] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[27])))) # (ND1L2 & (((QD1_sr[29])))) ) ) # ( !MD1_MonDReg[27] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[27])))) # (ND1L2 & (((QD1_sr[29])))) ) );


--QD1L75 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~31
QD1L75 = ( MD1_MonDReg[28] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[28])))) # (ND1L2 & (((QD1_sr[30])))) ) ) # ( !MD1_MonDReg[28] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[28])))) # (ND1L2 & (((QD1_sr[30])))) ) );


--MD1_MonDReg[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]
--register power-up is low

MD1_MonDReg[29] = DFFEAS(MD1L92, CLOCK_50,  ,  , MD1L50,  ,  ,  ,  );


--QD1L76 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~32
QD1L76 = ( MD1_MonDReg[29] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[29])))) # (ND1L2 & (((QD1_sr[31])))) ) ) # ( !MD1_MonDReg[29] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[29])))) # (ND1L2 & (((QD1_sr[31])))) ) );


--QD1L31 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~33
QD1L31 = ( A1L143 & ( (!A1L166 & (A1L141 & (A1L146 & !A1L142))) ) ) # ( !A1L143 & ( (!A1L166 & (A1L141 & A1L146)) ) );


--QD1L77 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~34
QD1L77 = (!A1L143 & (MD1_MonDReg[30])) # (A1L143 & ((CD1_break_readreg[30])));


--QD1L78 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~35
QD1L78 = (!A1L166 & (A1L141 & (A1L146 & !A1L142)));


--QD1L79 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~36
QD1L79 = ( QD1L77 & ( QD1L78 & ( (!ND1L2) # (QD1_sr[32]) ) ) ) # ( !QD1L77 & ( QD1L78 & ( (!ND1L2 & (!QD1L31 & (QD1_sr[31]))) # (ND1L2 & (((QD1_sr[32])))) ) ) ) # ( QD1L77 & ( !QD1L78 & ( (!ND1L2 & (!QD1L31 & (QD1_sr[31]))) # (ND1L2 & (((QD1_sr[32])))) ) ) ) # ( !QD1L77 & ( !QD1L78 & ( (!ND1L2 & (!QD1L31 & (QD1_sr[31]))) # (ND1L2 & (((QD1_sr[32])))) ) ) );


--QD1L80 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~37
QD1L80 = ( MD1_MonDReg[31] & ( (!ND1L2 & ((!A1L143) # ((CD1_break_readreg[31])))) # (ND1L2 & (((QD1_sr[33])))) ) ) # ( !MD1_MonDReg[31] & ( (!ND1L2 & (A1L143 & ((CD1_break_readreg[31])))) # (ND1L2 & (((QD1_sr[33])))) ) );


--ED1_resetlatch is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch
--register power-up is low

ED1_resetlatch = DFFEAS(ED1L12, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--QD1L81 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~38
QD1L81 = (!ND1L2 & (QD1L4 & ((ED1_resetlatch)))) # (ND1L2 & (((QD1_sr[34]))));


--UC1L449 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[21]~22
UC1L449 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[20]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[22]));


--UC1L448 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[20]~23
UC1L448 = (!UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[19])) # (UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[21])));


--UC1L453 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[25]~24
UC1L453 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[24]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[26]));


--UC1L452 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[24]~25
UC1L452 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[23]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[25]));


--UC1L451 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[23]~26
UC1L451 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[22]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[24]));


--UC1L450 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[22]~27
UC1L450 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[21]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[23]));


--UC1L455 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[27]~28
UC1L455 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[26]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[28]));


--UC1L454 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[26]~29
UC1L454 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[25]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[27]));


--UC1L457 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[29]~30
UC1L457 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[28]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[30]));


--UC1L456 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_result_nxt[28]~31
UC1L456 = (!UC1_R_ctrl_shift_rot_right & ((UC1_E_shift_rot_result[27]))) # (UC1_R_ctrl_shift_rot_right & (UC1_E_shift_rot_result[29]));


--EB1_jupdate is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate
--register power-up is low

EB1_jupdate = AMPP_FUNCTION(!A1L136, EB1L20, !A1L128);


--WB2L26 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~5
WB2L26 = (WB2_saved_grant[0] & UC1_d_writedata[22]);


--WB2_src_data[34] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[34]
WB2_src_data[34] = ((WB2_saved_grant[0] & UC1_d_byteenable[2])) # (WB2_saved_grant[1]);


--QD1L82 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~39
QD1L82 = ( CD1_break_readreg[21] & ( (!ND1L2 & (((MD1_MonDReg[21])) # (A1L143))) # (ND1L2 & (((QD1_sr[23])))) ) ) # ( !CD1_break_readreg[21] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[21]))) # (ND1L2 & (((QD1_sr[23])))) ) );


--PD1_jdo[22] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]
--register power-up is low

PD1_jdo[22] = DFFEAS(QD1_sr[22], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--QD1L83 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~40
QD1L83 = ( CD1_break_readreg[18] & ( (!ND1L2 & (((MD1_MonDReg[18])) # (A1L143))) # (ND1L2 & (((QD1_sr[20])))) ) ) # ( !CD1_break_readreg[18] & ( (!ND1L2 & (!A1L143 & ((MD1_MonDReg[18])))) # (ND1L2 & (((QD1_sr[20])))) ) );


--WB2L27 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~6
WB2L27 = (WB2_saved_grant[0] & UC1_d_writedata[23]);


--WB2L28 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~7
WB2L28 = (WB2_saved_grant[0] & UC1_d_writedata[24]);


--WB2_src_data[35] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[35]
WB2_src_data[35] = ((WB2_saved_grant[0] & UC1_d_byteenable[3])) # (WB2_saved_grant[1]);


--WB2L29 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~8
WB2L29 = (WB2_saved_grant[0] & UC1_d_writedata[25]);


--WB2L30 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~9
WB2L30 = (WB2_saved_grant[0] & UC1_d_writedata[26]);


--BE1_altera_reset_synchronizer_int_chain[1] is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]
--register power-up is low

BE1_altera_reset_synchronizer_int_chain[1] = DFFEAS(VCC, CLOCK_50, !AE1L10,  ,  ,  ,  ,  ,  );


--WB2L31 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~10
WB2L31 = (UC1_d_writedata[4] & WB2_saved_grant[0]);


--PD1_jdo[14] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]
--register power-up is low

PD1_jdo[14] = DFFEAS(QD1_sr[14], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2L32 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~11
WB2L32 = (WB2_saved_grant[0] & UC1_d_writedata[11]);


--WB2_src_data[33] is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_data[33]
WB2_src_data[33] = ((WB2_saved_grant[0] & UC1_d_byteenable[1])) # (WB2_saved_grant[1]);


--PD1_jdo[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]
--register power-up is low

PD1_jdo[15] = DFFEAS(QD1_sr[15], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~4
MD1L85 = ( PD1_jdo[15] & ( (!PD1_take_action_ocimem_b) # (((MD1_jtag_ram_rd_d1 & YD1_q_a[12])) # (MD1L83)) ) ) # ( !PD1_jdo[15] & ( (PD1_take_action_ocimem_b & (((MD1_jtag_ram_rd_d1 & YD1_q_a[12])) # (MD1L83))) ) );


--WB2L33 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~12
WB2L33 = (WB2_saved_grant[0] & UC1_d_writedata[12]);


--WB2L34 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~13
WB2L34 = (WB2_saved_grant[0] & UC1_d_writedata[13]);


--MD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~5
MD1L86 = (!MD1_jtag_ram_rd_d1 & (!MD1_MonAReg[3] & (!MD1_MonAReg[4] $ (MD1_MonAReg[2]))));


--MD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~6
MD1L87 = ( MD1L86 & ( (PD1_jdo[17]) # (PD1_take_action_ocimem_b) ) ) # ( !MD1L86 & ( (!PD1_take_action_ocimem_b & (((PD1_jdo[17])))) # (PD1_take_action_ocimem_b & (MD1_jtag_ram_rd_d1 & ((YD1_q_a[14])))) ) );


--WB2L35 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~14
WB2L35 = (WB2_saved_grant[0] & UC1_d_writedata[14]);


--MD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~7
MD1L88 = ( MD1L86 & ( (PD1_jdo[18]) # (PD1_take_action_ocimem_b) ) ) # ( !MD1L86 & ( (!PD1_take_action_ocimem_b & (((PD1_jdo[18])))) # (PD1_take_action_ocimem_b & (MD1_jtag_ram_rd_d1 & ((YD1_q_a[15])))) ) );


--WB2L36 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~15
WB2L36 = (WB2_saved_grant[0] & UC1_d_writedata[15]);


--WB2L37 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~16
WB2L37 = (WB2_saved_grant[0] & UC1_d_writedata[16]);


--PD1_jdo[8] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]
--register power-up is low

PD1_jdo[8] = DFFEAS(QD1_sr[8], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~8
MD1L89 = ( YD1_q_a[5] & ( MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[8])) # (PD1_take_action_ocimem_b & (((!MD1_MonAReg[4]) # (MD1_jtag_ram_rd_d1)))) ) ) ) # ( !YD1_q_a[5] & ( MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[8])) # (PD1_take_action_ocimem_b & (((!MD1_jtag_ram_rd_d1 & !MD1_MonAReg[4])))) ) ) ) # ( YD1_q_a[5] & ( !MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[8])) # (PD1_take_action_ocimem_b & ((MD1_jtag_ram_rd_d1))) ) ) ) # ( !YD1_q_a[5] & ( !MD1L93 & ( (!PD1_take_action_ocimem_b & PD1_jdo[8]) ) ) );


--WB2L38 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~17
WB2L38 = (UC1_d_writedata[5] & WB2_saved_grant[0]);


--PD1_jdo[12] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]
--register power-up is low

PD1_jdo[12] = DFFEAS(QD1_sr[12], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2L39 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~18
WB2L39 = (WB2_saved_grant[0] & UC1_d_writedata[9]);


--XC1_writedata[27] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[27]
--register power-up is low

XC1_writedata[27] = DFFEAS(WB2L49, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L147 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[27]~27
MD1L147 = (!MD1_jtag_ram_access & ((XC1_writedata[27]))) # (MD1_jtag_ram_access & (MD1_MonDReg[27]));


--XC1_writedata[28] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[28]
--register power-up is low

XC1_writedata[28] = DFFEAS(WB2L50, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L148 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[28]~28
MD1L148 = (!MD1_jtag_ram_access & ((XC1_writedata[28]))) # (MD1_jtag_ram_access & (MD1_MonDReg[28]));


--XC1_writedata[29] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[29]
--register power-up is low

XC1_writedata[29] = DFFEAS(WB2L51, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L149 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[29]~29
MD1L149 = (!MD1_jtag_ram_access & ((XC1_writedata[29]))) # (MD1_jtag_ram_access & (MD1_MonDReg[29]));


--XC1_writedata[30] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[30]
--register power-up is low

XC1_writedata[30] = DFFEAS(WB2L52, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L150 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[30]~30
MD1L150 = (!MD1_jtag_ram_access & ((XC1_writedata[30]))) # (MD1_jtag_ram_access & (MD1_MonDReg[30]));


--XC1_writedata[31] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|writedata[31]
--register power-up is low

XC1_writedata[31] = DFFEAS(WB2L53, CLOCK_50,  ,  ,  ,  ,  ,  ,  );


--MD1L151 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|ociram_wr_data[31]~31
MD1L151 = (!MD1_jtag_ram_access & ((XC1_writedata[31]))) # (MD1_jtag_ram_access & (MD1_MonDReg[31]));


--PD1_jdo[13] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]
--register power-up is low

PD1_jdo[13] = DFFEAS(QD1_sr[13], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2L40 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~19
WB2L40 = (WB2_saved_grant[0] & UC1_d_writedata[10]);


--PD1_jdo[11] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]
--register power-up is low

PD1_jdo[11] = DFFEAS(QD1_sr[11], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--MD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~9
MD1L90 = ( YD1_q_a[8] & ( MD1L94 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[11])) # (PD1_take_action_ocimem_b & (((!MD1_MonAReg[4]) # (MD1_jtag_ram_rd_d1)))) ) ) ) # ( !YD1_q_a[8] & ( MD1L94 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[11])) # (PD1_take_action_ocimem_b & (((!MD1_jtag_ram_rd_d1 & !MD1_MonAReg[4])))) ) ) ) # ( YD1_q_a[8] & ( !MD1L94 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[11])) # (PD1_take_action_ocimem_b & ((MD1_jtag_ram_rd_d1))) ) ) ) # ( !YD1_q_a[8] & ( !MD1L94 & ( (!PD1_take_action_ocimem_b & PD1_jdo[11]) ) ) );


--WB2L41 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~20
WB2L41 = (WB2_saved_grant[0] & UC1_d_writedata[8]);


--WB2L42 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~21
WB2L42 = (WB2_saved_grant[0] & UC1_d_writedata[19]);


--WB2L43 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~22
WB2L43 = (WB2_saved_grant[0] & UC1_d_writedata[21]);


--WB2L44 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~23
WB2L44 = (WB2_saved_grant[0] & UC1_d_writedata[20]);


--MD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~10
MD1L91 = ( YD1_q_a[18] & ( MD1L95 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[21])) # (PD1_take_action_ocimem_b & (((!MD1_MonAReg[4]) # (MD1_jtag_ram_rd_d1)))) ) ) ) # ( !YD1_q_a[18] & ( MD1L95 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[21])) # (PD1_take_action_ocimem_b & (((!MD1_jtag_ram_rd_d1 & !MD1_MonAReg[4])))) ) ) ) # ( YD1_q_a[18] & ( !MD1L95 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[21])) # (PD1_take_action_ocimem_b & ((MD1_jtag_ram_rd_d1))) ) ) ) # ( !YD1_q_a[18] & ( !MD1L95 & ( (!PD1_take_action_ocimem_b & PD1_jdo[21]) ) ) );


--WB2L45 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~24
WB2L45 = (WB2_saved_grant[0] & UC1_d_writedata[18]);


--WB2L46 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~25
WB2L46 = (WB2_saved_grant[0] & UC1_d_writedata[17]);


--PD1_jdo[9] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]
--register power-up is low

PD1_jdo[9] = DFFEAS(QD1_sr[9], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2L47 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~26
WB2L47 = (UC1_d_writedata[6] & WB2_saved_grant[0]);


--PD1_jdo[10] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_system_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]
--register power-up is low

PD1_jdo[10] = DFFEAS(QD1_sr[10], CLOCK_50,  ,  , PD1_update_jdo_strobe,  ,  ,  ,  );


--WB2L48 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~27
WB2L48 = (UC1_d_writedata[7] & WB2_saved_grant[0]);


--EB1_rdata[4] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[4]
--register power-up is low

EB1_rdata[4] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[4], !AE1_r_sync_rst, EB1L22);


--EB1L77 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~10
EB1L77 = AMPP_FUNCTION(!A1L130, !EB1_count[9], !A1L134, !EB1L71, !EB1_td_shift[7], !EB1_rdata[4]);


--EB1_rdata[5] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[5]
--register power-up is low

EB1_rdata[5] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[5], !AE1_r_sync_rst, EB1L22);


--EB1L78 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~11
EB1L78 = AMPP_FUNCTION(!EB1_count[9], !A1L134, !EB1L71, !EB1_td_shift[8], !EB1_rdata[5]);


--EB1_rdata[6] is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|rdata[6]
--register power-up is low

EB1_rdata[6] = AMPP_FUNCTION(CLOCK_50, PB1_q_b[6], !AE1_r_sync_rst, EB1L22);


--EB1L79 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|td_shift~12
EB1L79 = AMPP_FUNCTION(!EB1_td_shift[9], !EB1_count[9], !EB1_rdata[6]);


--QD1L84 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~41
QD1L84 = (!A1L143 & (MD1_MonDReg[6])) # (A1L143 & ((CD1_break_readreg[6])));


--QD1L85 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~42
QD1L85 = ( QD1_sr[8] & ( QD1L84 & ( ((!ND1_virtual_state_cdr & ((QD1_sr[7]))) # (ND1_virtual_state_cdr & (!A1L142))) # (ND1L2) ) ) ) # ( !QD1_sr[8] & ( QD1L84 & ( (!ND1L2 & ((!ND1_virtual_state_cdr & ((QD1_sr[7]))) # (ND1_virtual_state_cdr & (!A1L142)))) ) ) ) # ( QD1_sr[8] & ( !QD1L84 & ( ((!ND1_virtual_state_cdr & QD1_sr[7])) # (ND1L2) ) ) ) # ( !QD1_sr[8] & ( !QD1L84 & ( (!ND1L2 & (!ND1_virtual_state_cdr & QD1_sr[7])) ) ) );


--MD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~11
MD1L92 = ( YD1_q_a[29] & ( MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[32])) # (PD1_take_action_ocimem_b & (((MD1_MonAReg[4]) # (MD1_jtag_ram_rd_d1)))) ) ) ) # ( !YD1_q_a[29] & ( MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[32])) # (PD1_take_action_ocimem_b & (((!MD1_jtag_ram_rd_d1 & MD1_MonAReg[4])))) ) ) ) # ( YD1_q_a[29] & ( !MD1L93 & ( (!PD1_take_action_ocimem_b & (PD1_jdo[32])) # (PD1_take_action_ocimem_b & ((MD1_jtag_ram_rd_d1))) ) ) ) # ( !YD1_q_a[29] & ( !MD1L93 & ( (!PD1_take_action_ocimem_b & PD1_jdo[32]) ) ) );


--ED1L12 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_system_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch~0
ED1L12 = (!PD1_take_action_ocimem_a & (((ED1_resetlatch)) # (SD1_dreg[0]))) # (PD1_take_action_ocimem_a & (((!PD1_jdo[24] & ED1_resetlatch))));


--A1L135 is jtag.bp.u0_jtag_uart_0_nios_system_jtag_uart_0_alt_jtag_atlantic_jtag_state_udr
A1L135 = INPUT();


--EB1L20 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|jupdate~0
EB1L20 = AMPP_FUNCTION(!A1L130, !A1L139, !A1L129, !EB1_jupdate, !A1L135);


--QD1L86 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~43
QD1L86 = ( CD1_break_readreg[22] & ( (!ND1L2 & (((MD1_MonDReg[22])) # (A1L143))) # (ND1L2 & (((QD1_sr[24])))) ) ) # ( !CD1_break_readreg[22] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[22]))) # (ND1L2 & (((QD1_sr[24])))) ) );


--QD1L87 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~44
QD1L87 = ( CD1_break_readreg[15] & ( (!ND1L2 & (((MD1_MonDReg[15])) # (A1L143))) # (ND1L2 & (((QD1_sr[17])))) ) ) # ( !CD1_break_readreg[15] & ( (!ND1L2 & (!A1L143 & ((MD1_MonDReg[15])))) # (ND1L2 & (((QD1_sr[17])))) ) );


--QD1_sr[15] is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[15]
--register power-up is low

QD1_sr[15] = DFFEAS(QD1L92, A1L162,  ,  ,  ,  ,  ,  ,  );


--WB2L49 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~28
WB2L49 = (WB2_saved_grant[0] & UC1_d_writedata[27]);


--WB2L50 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~29
WB2L50 = (WB2_saved_grant[0] & UC1_d_writedata[28]);


--WB2L51 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~30
WB2L51 = (WB2_saved_grant[0] & UC1_d_writedata[29]);


--WB2L52 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~31
WB2L52 = (WB2_saved_grant[0] & UC1_d_writedata[30]);


--WB2L53 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|src_payload~32
WB2L53 = (WB2_saved_grant[0] & UC1_d_writedata[31]);


--QD1L88 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~45
QD1L88 = ( CD1_break_readreg[23] & ( (!ND1L2 & (((MD1_MonDReg[23])) # (A1L143))) # (ND1L2 & (((QD1_sr[25])))) ) ) # ( !CD1_break_readreg[23] & ( (!ND1L2 & (!A1L143 & ((MD1_MonDReg[23])))) # (ND1L2 & (((QD1_sr[25])))) ) );


--QD1L89 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~46
QD1L89 = ( CD1_break_readreg[7] & ( (!ND1L2 & (((MD1_MonDReg[7])) # (A1L143))) # (ND1L2 & (((QD1_sr[9])))) ) ) # ( !CD1_break_readreg[7] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[7]))) # (ND1L2 & (((QD1_sr[9])))) ) );


--QD1L90 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~47
QD1L90 = ( CD1_break_readreg[13] & ( (!ND1L2 & (((MD1_MonDReg[13])) # (A1L143))) # (ND1L2 & (((QD1_sr[15])))) ) ) # ( !CD1_break_readreg[13] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[13]))) # (ND1L2 & (((QD1_sr[15])))) ) );


--QD1_DRsize.010 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010
--register power-up is low

QD1_DRsize.010 = DFFEAS(QD1L32, A1L162,  ,  , ND1_virtual_state_uir,  ,  ,  ,  );


--QD1L91 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~48
QD1L91 = ( QD1_sr[15] & ( CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr) # ((!A1L142 & ((MD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( !QD1_sr[15] & ( CD1_break_readreg[14] & ( (ND1_virtual_state_cdr & (!A1L142 & ((MD1_MonDReg[14]) # (A1L143)))) ) ) ) # ( QD1_sr[15] & ( !CD1_break_readreg[14] & ( (!ND1_virtual_state_cdr) # ((!A1L142 & (!A1L143 & MD1_MonDReg[14]))) ) ) ) # ( !QD1_sr[15] & ( !CD1_break_readreg[14] & ( (ND1_virtual_state_cdr & (!A1L142 & (!A1L143 & MD1_MonDReg[14]))) ) ) );


--QD1L92 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~49
QD1L92 = ( QD1L91 & ( (!ND1L2) # ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L164))) ) ) # ( !QD1L91 & ( (ND1L2 & ((!QD1_DRsize.010 & ((QD1_sr[16]))) # (QD1_DRsize.010 & (A1L164)))) ) );


--QD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~50
QD1L93 = ( CD1_break_readreg[11] & ( (!ND1L2 & (((MD1_MonDReg[11])) # (A1L143))) # (ND1L2 & (((QD1_sr[13])))) ) ) # ( !CD1_break_readreg[11] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[11]))) # (ND1L2 & (((QD1_sr[13])))) ) );


--QD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~51
QD1L94 = ( CD1_break_readreg[12] & ( (!ND1L2 & (((MD1_MonDReg[12])) # (A1L143))) # (ND1L2 & (((QD1_sr[14])))) ) ) # ( !CD1_break_readreg[12] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[12]))) # (ND1L2 & (((QD1_sr[14])))) ) );


--QD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~52
QD1L95 = ( CD1_break_readreg[10] & ( (!ND1L2 & (((MD1_MonDReg[10])) # (A1L143))) # (ND1L2 & (((QD1_sr[12])))) ) ) # ( !CD1_break_readreg[10] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[10]))) # (ND1L2 & (((QD1_sr[12])))) ) );


--QD1L96 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~53
QD1L96 = ( CD1_break_readreg[8] & ( (!ND1L2 & (((MD1_MonDReg[8])) # (A1L143))) # (ND1L2 & (((QD1_sr[10])))) ) ) # ( !CD1_break_readreg[8] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[8]))) # (ND1L2 & (((QD1_sr[10])))) ) );


--QD1L97 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~54
QD1L97 = ( CD1_break_readreg[9] & ( (!ND1L2 & (((MD1_MonDReg[9])) # (A1L143))) # (ND1L2 & (((QD1_sr[11])))) ) ) # ( !CD1_break_readreg[9] & ( (!ND1L2 & (!A1L143 & (MD1_MonDReg[9]))) # (ND1L2 & (((QD1_sr[11])))) ) );


--QD1L32 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr[17]~55
QD1L32 = (A1L142 & A1L143);


--UC1L878 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~4
UC1L878 = ( ZB2_av_readdata_pre[8] & ( ZB1_av_readdata_pre[8] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[8])))) ) ) ) # ( !ZB2_av_readdata_pre[8] & ( ZB1_av_readdata_pre[8] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[8]))) ) ) ) # ( ZB2_av_readdata_pre[8] & ( !ZB1_av_readdata_pre[8] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[8]))) ) ) ) # ( !ZB2_av_readdata_pre[8] & ( !ZB1_av_readdata_pre[8] & ( (!HC2L1) # (!ZB4_av_readdata_pre[8]) ) ) );


--UC1L879 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[0]~5
UC1L879 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L878)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte2_data[0]));


--UC1L884 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~6
UC1L884 = ( ZB2_av_readdata_pre[10] & ( ZB1_av_readdata_pre[10] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[10])))) ) ) ) # ( !ZB2_av_readdata_pre[10] & ( ZB1_av_readdata_pre[10] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[10]))) ) ) ) # ( ZB2_av_readdata_pre[10] & ( !ZB1_av_readdata_pre[10] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[10]))) ) ) ) # ( !ZB2_av_readdata_pre[10] & ( !ZB1_av_readdata_pre[10] & ( (!HC2L1) # (!ZB4_av_readdata_pre[10]) ) ) );


--UC1L885 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[2]~7
UC1L885 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L884)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte2_data[2]));


--UC1L881 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~8
UC1L881 = ( ZB2_av_readdata_pre[9] & ( ZB1_av_readdata_pre[9] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[9])))) ) ) ) # ( !ZB2_av_readdata_pre[9] & ( ZB1_av_readdata_pre[9] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[9]))) ) ) ) # ( ZB2_av_readdata_pre[9] & ( !ZB1_av_readdata_pre[9] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[9]))) ) ) ) # ( !ZB2_av_readdata_pre[9] & ( !ZB1_av_readdata_pre[9] & ( (!HC2L1) # (!ZB4_av_readdata_pre[9]) ) ) );


--UC1L882 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[1]~9
UC1L882 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L881)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte2_data[1]));


--UC1L904 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[7]~10
UC1L904 = ( ZB2_av_readdata_pre[15] & ( ZB1_av_readdata_pre[15] & ( (((HC2L1 & ZB4_av_readdata_pre[15])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[15] & ( ZB1_av_readdata_pre[15] & ( ((HC2L1 & ZB4_av_readdata_pre[15])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[15] & ( !ZB1_av_readdata_pre[15] & ( ((HC2L1 & ZB4_av_readdata_pre[15])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[15] & ( !ZB1_av_readdata_pre[15] & ( (HC2L1 & ZB4_av_readdata_pre[15]) ) ) );


--UC1L899 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[6]~11
UC1L899 = ( ZB2_av_readdata_pre[14] & ( ZB1_av_readdata_pre[14] & ( (((HC2L1 & ZB4_av_readdata_pre[14])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[14] & ( ZB1_av_readdata_pre[14] & ( ((HC2L1 & ZB4_av_readdata_pre[14])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[14] & ( !ZB1_av_readdata_pre[14] & ( ((HC2L1 & ZB4_av_readdata_pre[14])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[14] & ( !ZB1_av_readdata_pre[14] & ( (HC2L1 & ZB4_av_readdata_pre[14]) ) ) );


--UC1L894 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[5]~12
UC1L894 = ( ZB2_av_readdata_pre[13] & ( ZB1_av_readdata_pre[13] & ( (((HC2L1 & ZB4_av_readdata_pre[13])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[13] & ( ZB1_av_readdata_pre[13] & ( ((HC2L1 & ZB4_av_readdata_pre[13])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[13] & ( !ZB1_av_readdata_pre[13] & ( ((HC2L1 & ZB4_av_readdata_pre[13])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[13] & ( !ZB1_av_readdata_pre[13] & ( (HC2L1 & ZB4_av_readdata_pre[13]) ) ) );


--UC1L892 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~13
UC1L892 = ( ZB2_av_readdata_pre[12] & ( ZB1_av_readdata_pre[12] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[12])))) ) ) ) # ( !ZB2_av_readdata_pre[12] & ( ZB1_av_readdata_pre[12] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[12]))) ) ) ) # ( ZB2_av_readdata_pre[12] & ( !ZB1_av_readdata_pre[12] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[12]))) ) ) ) # ( !ZB2_av_readdata_pre[12] & ( !ZB1_av_readdata_pre[12] & ( (!HC2L1) # (!ZB4_av_readdata_pre[12]) ) ) );


--UC1L893 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[4]~14
UC1L893 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L892)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte2_data[4]));


--QD1L98 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_system_nios2_gen2_0_cpu_debug_slave_wrapper|nios_system_nios2_gen2_0_cpu_debug_slave_tck:the_nios_system_nios2_gen2_0_cpu_debug_slave_tck|sr~56
QD1L98 = ( SD2_dreg[0] & ( (!ND1_virtual_state_cdr & (QD1_sr[35])) # (ND1_virtual_state_cdr & ((!A1L142 & ((!A1L143))) # (A1L142 & (QD1_sr[35] & A1L143)))) ) ) # ( !SD2_dreg[0] & ( (QD1_sr[35] & ((!ND1_virtual_state_cdr) # ((A1L142 & A1L143)))) ) );


--UC1L919 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~4
UC1L919 = ( ZB2_av_readdata_pre[16] & ( ZB1_av_readdata_pre[16] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[16])))) ) ) ) # ( !ZB2_av_readdata_pre[16] & ( ZB1_av_readdata_pre[16] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[16]))) ) ) ) # ( ZB2_av_readdata_pre[16] & ( !ZB1_av_readdata_pre[16] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[16]))) ) ) ) # ( !ZB2_av_readdata_pre[16] & ( !ZB1_av_readdata_pre[16] & ( (!HC2L1) # (!ZB4_av_readdata_pre[16]) ) ) );


--UC1L920 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[0]~5
UC1L920 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L919)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte3_data[0]));


--UC1L930 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~6
UC1L930 = ( ZB2_av_readdata_pre[19] & ( ZB1_av_readdata_pre[19] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[19])))) ) ) ) # ( !ZB2_av_readdata_pre[19] & ( ZB1_av_readdata_pre[19] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[19]))) ) ) ) # ( ZB2_av_readdata_pre[19] & ( !ZB1_av_readdata_pre[19] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[19]))) ) ) ) # ( !ZB2_av_readdata_pre[19] & ( !ZB1_av_readdata_pre[19] & ( (!HC2L1) # (!ZB4_av_readdata_pre[19]) ) ) );


--UC1L931 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[3]~7
UC1L931 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L930)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte3_data[3]));


--UC1L927 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~8
UC1L927 = ( ZB2_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[18])))) ) ) ) # ( !ZB2_av_readdata_pre[18] & ( ZB1_av_readdata_pre[18] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[18]))) ) ) ) # ( ZB2_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[18]))) ) ) ) # ( !ZB2_av_readdata_pre[18] & ( !ZB1_av_readdata_pre[18] & ( (!HC2L1) # (!ZB4_av_readdata_pre[18]) ) ) );


--UC1L928 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[2]~9
UC1L928 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L927)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte3_data[2]));


--UC1L921 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[1]~10
UC1L921 = ( ZB2_av_readdata_pre[17] & ( ZB1_av_readdata_pre[17] & ( (((HC2L1 & ZB4_av_readdata_pre[17])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[17] & ( ZB1_av_readdata_pre[17] & ( ((HC2L1 & ZB4_av_readdata_pre[17])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[17] & ( !ZB1_av_readdata_pre[17] & ( ((HC2L1 & ZB4_av_readdata_pre[17])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[17] & ( !ZB1_av_readdata_pre[17] & ( (HC2L1 & ZB4_av_readdata_pre[17]) ) ) );


--UC1L943 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~11
UC1L943 = ( ZB2_av_readdata_pre[22] & ( ZB1_av_readdata_pre[22] & ( (!ZB1_read_latency_shift_reg[0] & (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[22])))) ) ) ) # ( !ZB2_av_readdata_pre[22] & ( ZB1_av_readdata_pre[22] & ( (!ZB1_read_latency_shift_reg[0] & ((!HC2L1) # (!ZB4_av_readdata_pre[22]))) ) ) ) # ( ZB2_av_readdata_pre[22] & ( !ZB1_av_readdata_pre[22] & ( (!HC1L1 & ((!HC2L1) # (!ZB4_av_readdata_pre[22]))) ) ) ) # ( !ZB2_av_readdata_pre[22] & ( !ZB1_av_readdata_pre[22] & ( (!HC2L1) # (!ZB4_av_readdata_pre[22]) ) ) );


--UC1L944 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[6]~12
UC1L944 = (!UC1_av_ld_aligning_data & (((!JC1L7 & UC1L943)))) # (UC1_av_ld_aligning_data & (!UC1_av_ld_byte3_data[6]));


--UC1L937 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[5]~13
UC1L937 = ( ZB2_av_readdata_pre[21] & ( ZB1_av_readdata_pre[21] & ( (((HC2L1 & ZB4_av_readdata_pre[21])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[21] & ( ZB1_av_readdata_pre[21] & ( ((HC2L1 & ZB4_av_readdata_pre[21])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[21] & ( !ZB1_av_readdata_pre[21] & ( ((HC2L1 & ZB4_av_readdata_pre[21])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[21] & ( !ZB1_av_readdata_pre[21] & ( (HC2L1 & ZB4_av_readdata_pre[21]) ) ) );


--UC1L932 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[4]~14
UC1L932 = ( ZB2_av_readdata_pre[20] & ( ZB1_av_readdata_pre[20] & ( (((HC2L1 & ZB4_av_readdata_pre[20])) # (HC1L1)) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( !ZB2_av_readdata_pre[20] & ( ZB1_av_readdata_pre[20] & ( ((HC2L1 & ZB4_av_readdata_pre[20])) # (ZB1_read_latency_shift_reg[0]) ) ) ) # ( ZB2_av_readdata_pre[20] & ( !ZB1_av_readdata_pre[20] & ( ((HC2L1 & ZB4_av_readdata_pre[20])) # (HC1L1) ) ) ) # ( !ZB2_av_readdata_pre[20] & ( !ZB1_av_readdata_pre[20] & ( (HC2L1 & ZB4_av_readdata_pre[20]) ) ) );


--MD1L93 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~12
MD1L93 = (!MD1_MonAReg[3] & !MD1_MonAReg[2]);


--MD1L94 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~13
MD1L94 = (MD1_MonAReg[3] & MD1_MonAReg[2]);


--MD1L95 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|MonDReg~14
MD1L95 = (MD1_MonAReg[3] & !MD1_MonAReg[2]);


--UC1L886 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte1_data_nxt[3]~15
UC1L886 = (!HC1L1 & (HC2L1 & ((ZB4_av_readdata_pre[11])))) # (HC1L1 & (((HC2L1 & ZB4_av_readdata_pre[11])) # (ZB2_av_readdata_pre[11])));


--UC1L945 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|av_ld_byte2_data_nxt[7]~15
UC1L945 = (!HC1L1 & (HC2L1 & ((ZB4_av_readdata_pre[23])))) # (HC1L1 & (((HC2L1 & ZB4_av_readdata_pre[23])) # (ZB2_av_readdata_pre[23])));


--UC1L201 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~0
UC1L201 = ( !UC1_D_iw[0] & ( (UC1_D_iw[4] & (!UC1_D_iw[3] & (!UC1_D_iw[2] $ (UC1_D_iw[1])))) ) );


--UC1L202 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~1
UC1L202 = ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & (UC1_D_iw[15] & (UC1_D_iw[14] & !UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[13] & (!UC1_D_iw[15] $ (!UC1_D_iw[14]))) ) ) );


--UC1L240 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~2
UC1L240 = ( !UC1_D_iw[12] & ( (UC1_D_iw[14] & (UC1_D_iw[13] & (!UC1_D_iw[16] $ (!UC1_D_iw[15])))) ) );


--UC1L241 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_retaddr~3
UC1L241 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & (!UC1_D_iw[15] & (!UC1_D_iw[14] & UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & (UC1_D_iw[13] & ((!UC1_D_iw[14]) # (UC1_D_iw[15])))) ) ) ) # ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (UC1_D_iw[16] & (!UC1_D_iw[14] & UC1_D_iw[13])) ) ) );


--UC1L252 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_uncond_cti_non_br~1
UC1L252 = ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[16] & (UC1_D_iw[13] & ((!UC1_D_iw[15]) # (UC1_D_iw[14])))) ) ) );


--UC1L211 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_exception~1
UC1L211 = ( UC1_D_iw[16] & ( UC1_D_iw[15] & ( (UC1_D_iw[14] & (UC1_D_iw[13] & (!UC1_D_iw[12] & UC1_D_iw[11]))) ) ) ) # ( UC1_D_iw[16] & ( !UC1_D_iw[15] & ( (UC1_D_iw[13] & ((!UC1_D_iw[12]) # ((!UC1_D_iw[14] & UC1_D_iw[11])))) ) ) );


--UC1L229 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_ld~0
UC1L229 = ( UC1_D_iw[0] & ( (UC1_D_iw[1] & ((!UC1_D_iw[4]) # ((!UC1_D_iw[3] & UC1_D_iw[2])))) ) );


--UC1L307 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_wr_dst_reg~1
UC1L307 = ( UC1_D_iw[0] & ( (UC1_D_iw[2] & (!UC1_D_iw[1] & ((!UC1_D_iw[4]) # (!UC1_D_iw[3])))) ) );


--UC1L219 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~3
UC1L219 = ( UC1_D_iw[1] & ( UC1_D_iw[0] & ( (!UC1_D_iw[5] & (UC1_D_iw[4] & (UC1_D_iw[3] & UC1_D_iw[2]))) ) ) ) # ( !UC1_D_iw[1] & ( UC1_D_iw[0] & ( (!UC1_D_iw[5] & (UC1_D_iw[4] & (UC1_D_iw[3] & UC1_D_iw[2]))) # (UC1_D_iw[5] & (!UC1_D_iw[4] & ((!UC1_D_iw[2])))) ) ) ) # ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (UC1_D_iw[5] & (!UC1_D_iw[4] & (!UC1_D_iw[3] & !UC1_D_iw[2]))) ) ) );


--UC1L220 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~4
UC1L220 = ( !UC1_D_iw[1] & ( UC1_D_iw[0] & ( (!UC1_D_iw[5] & (!UC1_D_iw[2] & ((UC1_D_iw[3]) # (UC1_D_iw[4])))) ) ) ) # ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[5] & (!UC1_D_iw[2] & ((UC1_D_iw[3]) # (UC1_D_iw[4])))) ) ) );


--UC1L221 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~5
UC1L221 = ( UC1_D_iw[1] & ( UC1_D_iw[0] & ( (UC1_D_iw[5] & (UC1_D_iw[4] & (UC1_D_iw[3] & UC1_D_iw[2]))) ) ) ) # ( !UC1_D_iw[1] & ( UC1_D_iw[0] & ( (UC1_D_iw[5] & (UC1_D_iw[4] & ((!UC1_D_iw[2]) # (UC1_D_iw[3])))) ) ) ) # ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (UC1_D_iw[5] & (UC1_D_iw[4] & (UC1_D_iw[3] & UC1_D_iw[2]))) ) ) ) # ( !UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (UC1_D_iw[5] & (UC1_D_iw[4] & (UC1_D_iw[3] & !UC1_D_iw[2]))) ) ) );


--UC1L222 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~6
UC1L222 = ( UC1_D_iw[16] & ( !UC1_D_iw[15] & ( (UC1_D_iw[13] & ((!UC1_D_iw[11] & ((!UC1_D_iw[12]))) # (UC1_D_iw[11] & (!UC1_D_iw[14])))) ) ) );


--UC1L223 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~7
UC1L223 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[16] & (((UC1_D_iw[13])))) # (UC1_D_iw[16] & ((!UC1_D_iw[15] & ((!UC1_D_iw[13]) # (UC1_D_iw[14]))) # (UC1_D_iw[15] & ((!UC1_D_iw[14]) # (UC1_D_iw[13]))))) ) ) ) # ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[16] & (UC1_D_iw[15] & ((!UC1_D_iw[14]) # (!UC1_D_iw[13])))) # (UC1_D_iw[16] & (!UC1_D_iw[15] & (!UC1_D_iw[14] & !UC1_D_iw[13]))) ) ) ) # ( UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[16] & (!UC1_D_iw[15] & (UC1_D_iw[14] & !UC1_D_iw[13]))) # (UC1_D_iw[16] & (!UC1_D_iw[13] $ (((UC1_D_iw[15] & UC1_D_iw[14]))))) ) ) ) # ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[16] & (!UC1_D_iw[14] & (!UC1_D_iw[15] $ (UC1_D_iw[13])))) # (UC1_D_iw[16] & (UC1_D_iw[15] & (UC1_D_iw[14]))) ) ) );


--UC1L224 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~8
UC1L224 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & (!UC1_D_iw[15] & !UC1_D_iw[13])) ) ) ) # ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[13] & ((!UC1_D_iw[16] & (UC1_D_iw[15] & UC1_D_iw[14])) # (UC1_D_iw[16] & (!UC1_D_iw[15] & !UC1_D_iw[14])))) ) ) ) # ( UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (UC1_D_iw[16] & (!UC1_D_iw[15] & !UC1_D_iw[13])) ) ) );


--UC1L225 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~9
UC1L225 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[16] & (!UC1_D_iw[15] & (UC1_D_iw[14] & UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[16] & (UC1_D_iw[15] & !UC1_D_iw[14])) ) ) ) # ( UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[16] & (!UC1_D_iw[15] & (UC1_D_iw[14] & !UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[16] & (!UC1_D_iw[14] & (!UC1_D_iw[15] $ (UC1_D_iw[13])))) ) ) );


--UC1L226 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_implicit_dst_eretaddr~10
UC1L226 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (UC1_D_iw[16] & ((!UC1_D_iw[15] & (UC1_D_iw[14] & UC1_D_iw[13])) # (UC1_D_iw[15] & (!UC1_D_iw[14])))) ) ) ) # ( UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (UC1_D_iw[16] & (UC1_D_iw[15] & (!UC1_D_iw[14] & !UC1_D_iw[13]))) ) ) ) # ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (UC1_D_iw[16] & (UC1_D_iw[15] & UC1_D_iw[14])) ) ) );


--UC1L197 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~0
UC1L197 = ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[4] & (((UC1_D_iw[2])))) # (UC1_D_iw[4] & (UC1_D_iw[3] & (!UC1_D_iw[5] $ (!UC1_D_iw[2])))) ) ) ) # ( !UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[2] & ((!UC1_D_iw[5] & ((UC1_D_iw[3]))) # (UC1_D_iw[5] & (!UC1_D_iw[4])))) ) ) );


--UC1L198 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~1
UC1L198 = ( UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (UC1_D_iw[2] & ((!UC1_D_iw[4]) # ((!UC1_D_iw[5] & UC1_D_iw[3])))) ) ) ) # ( !UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[2] & ((!UC1_D_iw[5] & ((UC1_D_iw[3]))) # (UC1_D_iw[5] & (!UC1_D_iw[4])))) ) ) );


--UC1L199 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~2
UC1L199 = (!UC1L200 & ((UC1L198))) # (UC1L200 & (UC1L197));


--UC1L203 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_subtract~2
UC1L203 = ( !UC1_D_iw[0] & ( (!UC1_D_iw[4] & (UC1_D_iw[3] & (!UC1_D_iw[2] $ (UC1_D_iw[1])))) ) );


--UC1L200 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_alu_force_xor~3
UC1L200 = ( !UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[13] & ((!UC1_D_iw[16] & ((UC1_D_iw[14]))) # (UC1_D_iw[16] & (!UC1_D_iw[15])))) ) ) );


--UC1L231 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~1
UC1L231 = ( UC1_D_iw[0] & ( UC1L230 ) ) # ( !UC1_D_iw[0] & ( UC1L230 ) ) # ( !UC1_D_iw[0] & ( !UC1L230 & ( (UC1_D_iw[2] & (!UC1_D_iw[1] & ((UC1_D_iw[3]) # (UC1_D_iw[4])))) ) ) );


--UC1L232 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_logic~2
UC1L232 = ( !UC1_D_iw[1] & ( !UC1_D_iw[0] & ( (!UC1_D_iw[5] & (UC1_D_iw[2] & ((UC1_D_iw[3]) # (UC1_D_iw[4])))) ) ) );


--UC1L245 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~0
UC1L245 = ( UC1_D_iw[12] & ( UC1_D_iw[11] & ( (!UC1_D_iw[13] & ((!UC1_D_iw[16]) # ((UC1_D_iw[15] & UC1_D_iw[14])))) ) ) ) # ( UC1_D_iw[12] & ( !UC1_D_iw[11] & ( (!UC1_D_iw[13] & ((!UC1_D_iw[14] & (!UC1_D_iw[16])) # (UC1_D_iw[14] & ((UC1_D_iw[15]))))) ) ) );


--UC1L246 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~1
UC1L246 = (UC1L245 & UC1L543);


--UC1L247 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|D_ctrl_shift_rot~2
UC1L247 = ( !UC1_D_iw[13] & ( UC1_D_iw[12] & ( (UC1_D_iw[15] & (!UC1_D_iw[16] & ((!UC1_D_iw[14]) # (UC1_D_iw[11])))) ) ) );


--AE1L8 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]~0
AE1L8 = !AE1_altera_reset_synchronizer_int_chain[3];


--EB1L54 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav~0
EB1L54 = AMPP_FUNCTION(!T1_t_dav);


--MC1L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
MC1L6 = !MC1L2;


--WB1L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|packet_in_progress~0
WB1L4 = !WB1L56;


--MC3L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
MC3L6 = !MC3L2;


--WB3L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|packet_in_progress~0
WB3L3 = !WB3L58;


--MC2L6 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]~1
MC2L6 = !MC2L2;


--WB2L3 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|packet_in_progress~0
WB2L3 = !WB2L55;


--ZB3L4 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[2]~0
ZB3L4 = !UC1_W_alu_result[2];


--BD1L5 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_system_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]~0
BD1L5 = !XC1_writedata[0];


--ZB1L15 is nios_system:u0|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]~0
ZB1L15 = !NB1_b_full;


--EB1L36 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|read~0
EB1L36 = AMPP_FUNCTION(!EB1_read);


--EB1L99 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|write~0
EB1L99 = AMPP_FUNCTION(!EB1_write);


--BE2L4 is nios_system:u0|nios_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0
BE2L4 = GND;


--A1L197 is ~GND
A1L197 = GND;


--EB1L16 is nios_system:u0|nios_system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios_system_jtag_uart_0_alt_jtag_atlantic|count[9]~_wirecell
EB1L16 = AMPP_FUNCTION(!EB1_count[9]);


--UC1L389 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]~_wirecell
UC1L389 = !UC1_E_shift_rot_cnt[0];


--MD1L3 is nios_system:u0|nios_system_nios2_gen2_0:nios2_gen2_0|nios_system_nios2_gen2_0_cpu:cpu|nios_system_nios2_gen2_0_cpu_nios2_oci:the_nios_system_nios2_gen2_0_cpu_nios2_oci|nios_system_nios2_gen2_0_cpu_nios2_ocimem:the_nios_system_nios2_gen2_0_cpu_nios2_ocimem|Add0~1_wirecell
MD1L3 = !MD1L2;


