-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.3.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Filter2D is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_src_data_stream_0_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_0_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_0_V_read : OUT STD_LOGIC;
    p_src_data_stream_1_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_1_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_1_V_read : OUT STD_LOGIC;
    p_src_data_stream_2_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    p_src_data_stream_2_V_empty_n : IN STD_LOGIC;
    p_src_data_stream_2_V_read : OUT STD_LOGIC;
    p_dst_data_stream_0_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_0_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_0_V_write : OUT STD_LOGIC;
    p_dst_data_stream_1_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_1_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_1_V_write : OUT STD_LOGIC;
    p_dst_data_stream_2_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_dst_data_stream_2_V_full_n : IN STD_LOGIC;
    p_dst_data_stream_2_V_write : OUT STD_LOGIC );
end;


architecture behav of Filter2D is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv9_1E2 : STD_LOGIC_VECTOR (8 downto 0) := "111100010";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv10_1E0 : STD_LOGIC_VECTOR (9 downto 0) := "0111100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv10_3FE : STD_LOGIC_VECTOR (9 downto 0) := "1111111110";
    constant ap_const_lv10_3FD : STD_LOGIC_VECTOR (9 downto 0) := "1111111101";
    constant ap_const_lv10_282 : STD_LOGIC_VECTOR (9 downto 0) := "1010000010";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv11_280 : STD_LOGIC_VECTOR (10 downto 0) := "01010000000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv11_4FE : STD_LOGIC_VECTOR (10 downto 0) := "10011111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal p_src_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond461_i_reg_2508 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_i_reg_2517 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_reg_2461 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_reg_2452 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_src_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_src_data_stream_2_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_0_V_blk_n : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal or_cond_i_reg_2557 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond_i_reg_2557_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_dst_data_stream_1_V_blk_n : STD_LOGIC;
    signal p_dst_data_stream_2_V_blk_n : STD_LOGIC;
    signal t_V_2_reg_530 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_6_fu_541_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal exitcond462_i_fu_557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_V_fu_563_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal i_V_reg_2447 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_1_fu_569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_0_0_not_fu_575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_71_0_0_not_reg_2456 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_reg_2466 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_0_1_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_115_0_1_reg_2470 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_reg_2474 : STD_LOGIC_VECTOR (0 downto 0);
    signal row_assign_9_0_0_t_fu_763_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_0_t_reg_2487 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_fu_801_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_1_t_reg_2494 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_fu_839_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal row_assign_9_0_2_t_reg_2501 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond461_i_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state4_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op210_read_state5 : BOOLEAN;
    signal ap_predicate_op222_read_state5 : BOOLEAN;
    signal ap_predicate_op274_read_state5 : BOOLEAN;
    signal ap_predicate_op286_read_state5 : BOOLEAN;
    signal ap_predicate_op335_read_state5 : BOOLEAN;
    signal ap_predicate_op344_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal j_V_fu_855_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal or_cond_i_i_fu_903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_50_fu_963_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_50_reg_2521 : STD_LOGIC_VECTOR (1 downto 0);
    signal brmerge_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_reg_2526 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_0_val_3_addr_reg_2539 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_addr_reg_2545 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_addr_reg_2551 : STD_LOGIC_VECTOR (9 downto 0);
    signal or_cond_i_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal k_buf_1_val_3_addr_reg_2561 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_addr_reg_2567 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_addr_reg_2573 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_addr_reg_2579 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_addr_reg_2585 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_addr_reg_2591 : STD_LOGIC_VECTOR (9 downto 0);
    signal src_kernel_win_0_va_7_fu_1147_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_7_reg_2597 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp2_fu_1251_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp2_reg_2603 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_fu_1257_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp4_reg_2608 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp5_fu_1263_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp5_reg_2613 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_fu_1269_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp7_reg_2618 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_fu_1418_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_7_reg_2623 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp10_fu_1522_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp10_reg_2629 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_fu_1528_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp12_reg_2634 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp13_fu_1534_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp13_reg_2639 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_fu_1540_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp15_reg_2644 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_fu_1671_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_10_reg_2649 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp18_fu_1775_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp18_reg_2655 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp20_fu_1781_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp20_reg_2660 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp21_fu_1787_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp21_reg_2665 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_fu_1793_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp23_reg_2670 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter1_state5 : STD_LOGIC;
    signal k_buf_0_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce0 : STD_LOGIC;
    signal k_buf_0_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_3_ce1 : STD_LOGIC;
    signal k_buf_0_val_3_we1 : STD_LOGIC;
    signal k_buf_0_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce0 : STD_LOGIC;
    signal k_buf_0_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_4_ce1 : STD_LOGIC;
    signal k_buf_0_val_4_we1 : STD_LOGIC;
    signal k_buf_0_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce0 : STD_LOGIC;
    signal k_buf_0_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_0_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_0_val_5_ce1 : STD_LOGIC;
    signal k_buf_0_val_5_we1 : STD_LOGIC;
    signal k_buf_0_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_ce0 : STD_LOGIC;
    signal k_buf_1_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_3_ce1 : STD_LOGIC;
    signal k_buf_1_val_3_we1 : STD_LOGIC;
    signal k_buf_1_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_ce0 : STD_LOGIC;
    signal k_buf_1_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_4_ce1 : STD_LOGIC;
    signal k_buf_1_val_4_we1 : STD_LOGIC;
    signal k_buf_1_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce0 : STD_LOGIC;
    signal k_buf_1_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_1_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_1_val_5_ce1 : STD_LOGIC;
    signal k_buf_1_val_5_we1 : STD_LOGIC;
    signal k_buf_1_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_ce0 : STD_LOGIC;
    signal k_buf_2_val_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_3_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_3_ce1 : STD_LOGIC;
    signal k_buf_2_val_3_we1 : STD_LOGIC;
    signal k_buf_2_val_4_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_ce0 : STD_LOGIC;
    signal k_buf_2_val_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_4_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_4_ce1 : STD_LOGIC;
    signal k_buf_2_val_4_we1 : STD_LOGIC;
    signal k_buf_2_val_4_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce0 : STD_LOGIC;
    signal k_buf_2_val_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal k_buf_2_val_5_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal k_buf_2_val_5_ce1 : STD_LOGIC;
    signal k_buf_2_val_5_we1 : STD_LOGIC;
    signal k_buf_2_val_5_d1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_reg_508 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_7_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal t_V_reg_519 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_25_fu_972_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal src_kernel_win_0_va_fu_166 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_6_fu_1129_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_1_fu_170 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_2_fu_174 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_3_fu_178 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_4_fu_182 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_8_fu_1165_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_0_va_5_fu_186 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_fu_190 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_6_fu_1400_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_1_fu_194 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_2_fu_198 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_3_fu_202 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_4_fu_206 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_8_fu_1436_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_1_va_5_fu_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_fu_214 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_9_fu_1653_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_1_fu_218 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_2_fu_222 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_3_fu_226 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_4_fu_230 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_11_fu_1689_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal src_kernel_win_2_va_5_fu_234 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_s_fu_238 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_0_0_fu_1034_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_1_fu_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_s_fu_246 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_2_fu_250 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_1_0_fu_1053_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_3_fu_254 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_1_fu_258 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_2_0_fu_1605_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_4_fu_262 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_0_val_2_0_fu_1072_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_0_5_fu_266 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_2_fu_270 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_s_fu_274 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_0_0_fu_1305_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_1_fu_278 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_3_fu_282 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_1_0_fu_1586_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_2_fu_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_1_0_fu_1324_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_3_fu_290 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_4_fu_294 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_4_fu_298 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_1_val_2_0_fu_1343_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_1_5_fu_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal right_border_buf_2_5_fu_306 : STD_LOGIC_VECTOR (7 downto 0);
    signal col_buf_2_val_0_0_fu_1567_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_581_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal t_V_cast_fu_553_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_8_fu_615_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_3_fu_619_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_10_fu_631_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_fu_645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_fu_639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_fu_657_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_7_fu_665_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_p2_i498_i_fu_671_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_12_fu_679_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_assign_6_0_1_fu_695_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_assign_6_0_2_fu_721_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_13_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_8_fu_689_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal or_cond_i497_i_fu_651_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_139_cast_fu_625_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_p2_i498_i_0_p_assig_fu_747_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal y_fu_755_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_17_fu_717_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_15_fu_709_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_24_fu_775_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_30_fu_781_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_14_fu_701_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_31_fu_785_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_16_fu_769_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_32_fu_793_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_22_fu_743_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_20_fu_735_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_813_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_fu_819_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_19_fu_727_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_fu_823_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_fu_807_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_36_fu_831_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_40_fu_861_p4 : STD_LOGIC_VECTOR (8 downto 0);
    signal t_V_2_cast_fu_845_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ImagLoc_x_fu_877_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_41_fu_883_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_21_fu_897_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev1_fu_891_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_909_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_1_fu_917_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p2_i_i_fu_923_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_23_fu_931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_assign_2_fu_937_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_p2_i_i_p_assign_2_fu_943_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_fu_951_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal x_cast_fu_959_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp1_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal col_assign_2_0_t_fu_1017_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_26_fu_1022_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_fu_1041_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_fu_1060_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_fu_1118_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1136_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_37_fu_1154_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_0_0_2_cast_fu_1185_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_0_0_cast_fu_1181_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_0_0_2_fu_1189_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_1199_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_cast_fu_1207_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_0_1_fu_1211_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_0_2_cast_fu_1229_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_10_0_2_fu_1233_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_0_2_cast_fu_1239_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_0_1_cast_fu_1217_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_0_2_2_cast_c_fu_1247_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_0_0_2_cast_cas_fu_1195_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_55_fu_1225_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_1221_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_63_fu_1243_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_44_fu_1293_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1312_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_46_fu_1331_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1389_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_48_fu_1407_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_49_fu_1425_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_1_0_2_cast_fu_1456_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_1_0_cast_fu_1452_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_1_0_2_fu_1460_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_fu_1470_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl1_cast_fu_1478_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_1_1_fu_1482_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_1_2_cast_fu_1500_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_10_1_2_fu_1504_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_1_2_cast_fu_1510_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_1_1_cast_fu_1488_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_1_2_2_cast_c_fu_1518_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_1_0_2_cast_cas_fu_1466_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_70_fu_1496_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_69_fu_1492_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_72_fu_1514_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_56_fu_1555_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_1574_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_fu_1593_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_1642_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_fu_1660_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1678_p5 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_157_2_0_2_cast_fu_1709_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_2_0_cast_fu_1705_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sum_V_2_0_2_fu_1713_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_fu_1723_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl2_cast_fu_1731_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_10_2_1_fu_1735_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal r_V_2_2_cast_fu_1753_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal r_V_10_2_2_fu_1757_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_2_2_cast_fu_1763_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_2_1_cast_fu_1741_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_157_2_2_2_cast_c_fu_1771_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sum_V_2_0_2_cast_cas_fu_1719_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_78_fu_1749_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_77_fu_1745_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_80_fu_1767_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_0_1_2_fu_1916_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_0_1_cast_66_fu_1923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp4_cast_fu_1932_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp3_fu_1935_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_s_fu_1941_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_62_fu_1927_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp6_fu_1954_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_s_fu_1946_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_1964_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i_fu_1980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_1986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i_fu_2000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i_cast_fu_1992_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_1_fu_1959_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_1_1_2_fu_2015_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_1_1_cast_67_fu_2022_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp12_cast_fu_2031_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp11_fu_2034_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_3_fu_2040_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_71_fu_2026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp14_fu_2053_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_1_fu_2045_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_2063_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i1_fu_2079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i1_fu_2073_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_2085_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i1_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i30_cast_fu_2091_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_4_fu_2058_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal r_V_10_2_1_2_fu_2114_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_157_2_1_cast_68_fu_2121_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp20_cast_fu_2130_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp19_fu_2133_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_Val2_6_fu_2139_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_79_fu_2125_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp22_fu_2152_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_2_fu_2144_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_64_fu_2162_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal not_i_i2_fu_2178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i2_fu_2172_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_2184_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_1_i_i2_fu_2198_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_mux_i_i39_cast_fu_2190_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_2157_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_enable_operation_144 : BOOLEAN;
    signal ap_enable_state4_pp0_iter0_stage0 : BOOLEAN;
    signal ap_enable_operation_200 : BOOLEAN;
    signal ap_enable_state5_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op215_store_state5 : BOOLEAN;
    signal ap_enable_operation_215 : BOOLEAN;
    signal ap_predicate_op223_store_state5 : BOOLEAN;
    signal ap_enable_operation_223 : BOOLEAN;
    signal ap_enable_operation_146 : BOOLEAN;
    signal ap_enable_operation_204 : BOOLEAN;
    signal ap_predicate_op213_store_state5 : BOOLEAN;
    signal ap_enable_operation_213 : BOOLEAN;
    signal ap_predicate_op221_store_state5 : BOOLEAN;
    signal ap_enable_operation_221 : BOOLEAN;
    signal ap_enable_operation_148 : BOOLEAN;
    signal ap_enable_operation_207 : BOOLEAN;
    signal ap_predicate_op211_store_state5 : BOOLEAN;
    signal ap_enable_operation_211 : BOOLEAN;
    signal ap_predicate_op220_store_state5 : BOOLEAN;
    signal ap_enable_operation_220 : BOOLEAN;
    signal ap_enable_operation_159 : BOOLEAN;
    signal ap_enable_operation_265 : BOOLEAN;
    signal ap_predicate_op279_store_state5 : BOOLEAN;
    signal ap_enable_operation_279 : BOOLEAN;
    signal ap_predicate_op287_store_state5 : BOOLEAN;
    signal ap_enable_operation_287 : BOOLEAN;
    signal ap_enable_operation_161 : BOOLEAN;
    signal ap_enable_operation_268 : BOOLEAN;
    signal ap_predicate_op277_store_state5 : BOOLEAN;
    signal ap_enable_operation_277 : BOOLEAN;
    signal ap_predicate_op285_store_state5 : BOOLEAN;
    signal ap_enable_operation_285 : BOOLEAN;
    signal ap_enable_operation_163 : BOOLEAN;
    signal ap_enable_operation_271 : BOOLEAN;
    signal ap_predicate_op275_store_state5 : BOOLEAN;
    signal ap_enable_operation_275 : BOOLEAN;
    signal ap_predicate_op284_store_state5 : BOOLEAN;
    signal ap_enable_operation_284 : BOOLEAN;
    signal ap_enable_operation_173 : BOOLEAN;
    signal ap_enable_operation_326 : BOOLEAN;
    signal ap_predicate_op340_store_state5 : BOOLEAN;
    signal ap_enable_operation_340 : BOOLEAN;
    signal ap_predicate_op345_store_state5 : BOOLEAN;
    signal ap_enable_operation_345 : BOOLEAN;
    signal ap_enable_operation_175 : BOOLEAN;
    signal ap_enable_operation_329 : BOOLEAN;
    signal ap_predicate_op338_store_state5 : BOOLEAN;
    signal ap_enable_operation_338 : BOOLEAN;
    signal ap_predicate_op343_store_state5 : BOOLEAN;
    signal ap_enable_operation_343 : BOOLEAN;
    signal ap_enable_operation_177 : BOOLEAN;
    signal ap_enable_operation_332 : BOOLEAN;
    signal ap_predicate_op336_store_state5 : BOOLEAN;
    signal ap_enable_operation_336 : BOOLEAN;
    signal ap_predicate_op342_store_state5 : BOOLEAN;
    signal ap_enable_operation_342 : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_1543 : BOOLEAN;

    component sobel_edge_detectncg IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Filter2D_k_buf_0_eOg IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    k_buf_0_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_3_address0,
        ce0 => k_buf_0_val_3_ce0,
        q0 => k_buf_0_val_3_q0,
        address1 => k_buf_0_val_3_address1,
        ce1 => k_buf_0_val_3_ce1,
        we1 => k_buf_0_val_3_we1,
        d1 => p_src_data_stream_0_V_dout);

    k_buf_0_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_4_address0,
        ce0 => k_buf_0_val_4_ce0,
        q0 => k_buf_0_val_4_q0,
        address1 => k_buf_0_val_4_address1,
        ce1 => k_buf_0_val_4_ce1,
        we1 => k_buf_0_val_4_we1,
        d1 => k_buf_0_val_4_d1);

    k_buf_0_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_0_val_5_address0,
        ce0 => k_buf_0_val_5_ce0,
        q0 => k_buf_0_val_5_q0,
        address1 => k_buf_0_val_5_address1,
        ce1 => k_buf_0_val_5_ce1,
        we1 => k_buf_0_val_5_we1,
        d1 => k_buf_0_val_5_d1);

    k_buf_1_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_3_address0,
        ce0 => k_buf_1_val_3_ce0,
        q0 => k_buf_1_val_3_q0,
        address1 => k_buf_1_val_3_address1,
        ce1 => k_buf_1_val_3_ce1,
        we1 => k_buf_1_val_3_we1,
        d1 => p_src_data_stream_1_V_dout);

    k_buf_1_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_4_address0,
        ce0 => k_buf_1_val_4_ce0,
        q0 => k_buf_1_val_4_q0,
        address1 => k_buf_1_val_4_address1,
        ce1 => k_buf_1_val_4_ce1,
        we1 => k_buf_1_val_4_we1,
        d1 => k_buf_1_val_4_d1);

    k_buf_1_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_1_val_5_address0,
        ce0 => k_buf_1_val_5_ce0,
        q0 => k_buf_1_val_5_q0,
        address1 => k_buf_1_val_5_address1,
        ce1 => k_buf_1_val_5_ce1,
        we1 => k_buf_1_val_5_we1,
        d1 => k_buf_1_val_5_d1);

    k_buf_2_val_3_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_3_address0,
        ce0 => k_buf_2_val_3_ce0,
        q0 => k_buf_2_val_3_q0,
        address1 => k_buf_2_val_3_address1,
        ce1 => k_buf_2_val_3_ce1,
        we1 => k_buf_2_val_3_we1,
        d1 => p_src_data_stream_2_V_dout);

    k_buf_2_val_4_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_4_address0,
        ce0 => k_buf_2_val_4_ce0,
        q0 => k_buf_2_val_4_q0,
        address1 => k_buf_2_val_4_address1,
        ce1 => k_buf_2_val_4_ce1,
        we1 => k_buf_2_val_4_we1,
        d1 => k_buf_2_val_4_d1);

    k_buf_2_val_5_U : component Filter2D_k_buf_0_eOg
    generic map (
        DataWidth => 8,
        AddressRange => 640,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => k_buf_2_val_5_address0,
        ce0 => k_buf_2_val_5_ce0,
        q0 => k_buf_2_val_5_q0,
        address1 => k_buf_2_val_5_address1,
        ce1 => k_buf_2_val_5_ce1,
        we1 => k_buf_2_val_5_we1,
        d1 => k_buf_2_val_5_d1);

    sobel_edge_detectncg_U31 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_s_fu_238,
        din1 => right_border_buf_0_1_fu_242,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_26_fu_1022_p5);

    sobel_edge_detectncg_U32 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_2_fu_250,
        din1 => right_border_buf_0_3_fu_254,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_27_fu_1041_p5);

    sobel_edge_detectncg_U33 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_0_4_fu_262,
        din1 => right_border_buf_0_5_fu_266,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_28_fu_1060_p5);

    sobel_edge_detectncg_U34 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1034_p3,
        din1 => col_buf_0_val_1_0_fu_1053_p3,
        din2 => col_buf_0_val_2_0_fu_1072_p3,
        din3 => row_assign_9_0_0_t_reg_2487,
        dout => tmp_29_fu_1118_p5);

    sobel_edge_detectncg_U35 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1034_p3,
        din1 => col_buf_0_val_1_0_fu_1053_p3,
        din2 => col_buf_0_val_2_0_fu_1072_p3,
        din3 => row_assign_9_0_1_t_reg_2494,
        dout => tmp_33_fu_1136_p5);

    sobel_edge_detectncg_U36 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_0_val_0_0_fu_1034_p3,
        din1 => col_buf_0_val_1_0_fu_1053_p3,
        din2 => col_buf_0_val_2_0_fu_1072_p3,
        din3 => row_assign_9_0_2_t_reg_2501,
        dout => tmp_37_fu_1154_p5);

    sobel_edge_detectncg_U37 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_s_fu_274,
        din1 => right_border_buf_1_1_fu_278,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_44_fu_1293_p5);

    sobel_edge_detectncg_U38 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_2_fu_286,
        din1 => right_border_buf_1_3_fu_290,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_45_fu_1312_p5);

    sobel_edge_detectncg_U39 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_1_4_fu_298,
        din1 => right_border_buf_1_5_fu_302,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_46_fu_1331_p5);

    sobel_edge_detectncg_U40 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1305_p3,
        din1 => col_buf_1_val_1_0_fu_1324_p3,
        din2 => col_buf_1_val_2_0_fu_1343_p3,
        din3 => row_assign_9_0_0_t_reg_2487,
        dout => tmp_47_fu_1389_p5);

    sobel_edge_detectncg_U41 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1305_p3,
        din1 => col_buf_1_val_1_0_fu_1324_p3,
        din2 => col_buf_1_val_2_0_fu_1343_p3,
        din3 => row_assign_9_0_1_t_reg_2494,
        dout => tmp_48_fu_1407_p5);

    sobel_edge_detectncg_U42 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_1_val_0_0_fu_1305_p3,
        din1 => col_buf_1_val_1_0_fu_1324_p3,
        din2 => col_buf_1_val_2_0_fu_1343_p3,
        din3 => row_assign_9_0_2_t_reg_2501,
        dout => tmp_49_fu_1425_p5);

    sobel_edge_detectncg_U43 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_5_fu_306,
        din1 => right_border_buf_2_4_fu_294,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_56_fu_1555_p5);

    sobel_edge_detectncg_U44 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_3_fu_282,
        din1 => right_border_buf_2_2_fu_270,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_57_fu_1574_p5);

    sobel_edge_detectncg_U45 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => right_border_buf_2_1_fu_258,
        din1 => right_border_buf_2_s_fu_246,
        din2 => ap_const_lv8_0,
        din3 => col_assign_2_0_t_fu_1017_p2,
        dout => tmp_58_fu_1593_p5);

    sobel_edge_detectncg_U46 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1567_p3,
        din1 => col_buf_2_val_1_0_fu_1586_p3,
        din2 => col_buf_2_val_2_0_fu_1605_p3,
        din3 => row_assign_9_0_0_t_reg_2487,
        dout => tmp_59_fu_1642_p5);

    sobel_edge_detectncg_U47 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1567_p3,
        din1 => col_buf_2_val_1_0_fu_1586_p3,
        din2 => col_buf_2_val_2_0_fu_1605_p3,
        din3 => row_assign_9_0_1_t_reg_2494,
        dout => tmp_60_fu_1660_p5);

    sobel_edge_detectncg_U48 : component sobel_edge_detectncg
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 8,
        din3_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => col_buf_2_val_0_0_fu_1567_p3,
        din1 => col_buf_2_val_1_0_fu_1586_p3,
        din2 => col_buf_2_val_2_0_fu_1605_p3,
        din3 => row_assign_9_0_2_t_reg_2501,
        dout => tmp_61_fu_1678_p5);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((exitcond461_i_fu_849_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((exitcond462_i_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5)) or ((exitcond462_i_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter1_state5))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((exitcond462_i_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    t_V_2_reg_530_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_849_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_V_2_reg_530 <= j_V_fu_855_p2;
            elsif (((exitcond462_i_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                t_V_2_reg_530 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    t_V_reg_519_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_7_fu_547_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                t_V_reg_519 <= ap_const_lv9_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                t_V_reg_519 <= i_V_reg_2447;
            end if; 
        end if;
    end process;

    tmp_5_reg_508_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                tmp_5_reg_508 <= ap_const_lv2_0;
            elsif (((tmp_7_fu_547_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                tmp_5_reg_508 <= tmp_6_fu_541_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_fu_849_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                brmerge_reg_2526 <= brmerge_fu_967_p2;
                k_buf_0_val_3_addr_reg_2539 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_0_val_4_addr_reg_2545 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_0_val_5_addr_reg_2551 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_1_val_3_addr_reg_2561 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_1_val_4_addr_reg_2567 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_1_val_5_addr_reg_2573 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_2_val_3_addr_reg_2579 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_2_val_4_addr_reg_2585 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                k_buf_2_val_5_addr_reg_2591 <= tmp_25_fu_972_p1(10 - 1 downto 0);
                or_cond_i_i_reg_2517 <= or_cond_i_i_fu_903_p2;
                or_cond_i_reg_2557 <= or_cond_i_fu_985_p2;
                tmp_50_reg_2521 <= tmp_50_fu_963_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                exitcond461_i_reg_2508 <= exitcond461_i_fu_849_p2;
                or_cond_i_reg_2557_pp0_iter1_reg <= or_cond_i_reg_2557;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                i_V_reg_2447 <= i_V_fu_563_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond462_i_fu_557_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                icmp_reg_2461 <= icmp_fu_591_p2;
                row_assign_9_0_0_t_reg_2487 <= row_assign_9_0_0_t_fu_763_p2;
                row_assign_9_0_1_t_reg_2494 <= row_assign_9_0_1_t_fu_801_p2;
                row_assign_9_0_2_t_reg_2501 <= row_assign_9_0_2_t_fu_839_p2;
                tmp_115_0_1_reg_2470 <= tmp_115_0_1_fu_603_p2;
                tmp_1_reg_2452 <= tmp_1_fu_569_p2;
                tmp_2_reg_2474 <= tmp_2_fu_609_p2;
                tmp_71_0_0_not_reg_2456 <= tmp_71_0_0_not_fu_575_p2;
                tmp_9_reg_2466 <= tmp_9_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                right_border_buf_0_1_fu_242 <= right_border_buf_0_s_fu_238;
                right_border_buf_0_2_fu_250 <= col_buf_0_val_1_0_fu_1053_p3;
                right_border_buf_0_3_fu_254 <= right_border_buf_0_2_fu_250;
                right_border_buf_0_4_fu_262 <= col_buf_0_val_2_0_fu_1072_p3;
                right_border_buf_0_5_fu_266 <= right_border_buf_0_4_fu_262;
                right_border_buf_0_s_fu_238 <= col_buf_0_val_0_0_fu_1034_p3;
                right_border_buf_1_1_fu_278 <= right_border_buf_1_s_fu_274;
                right_border_buf_1_2_fu_286 <= col_buf_1_val_1_0_fu_1324_p3;
                right_border_buf_1_3_fu_290 <= right_border_buf_1_2_fu_286;
                right_border_buf_1_4_fu_298 <= col_buf_1_val_2_0_fu_1343_p3;
                right_border_buf_1_5_fu_302 <= right_border_buf_1_4_fu_298;
                right_border_buf_1_s_fu_274 <= col_buf_1_val_0_0_fu_1305_p3;
                right_border_buf_2_1_fu_258 <= col_buf_2_val_2_0_fu_1605_p3;
                right_border_buf_2_2_fu_270 <= right_border_buf_2_3_fu_282;
                right_border_buf_2_3_fu_282 <= col_buf_2_val_1_0_fu_1586_p3;
                right_border_buf_2_4_fu_294 <= right_border_buf_2_5_fu_306;
                right_border_buf_2_5_fu_306 <= col_buf_2_val_0_0_fu_1567_p3;
                right_border_buf_2_s_fu_246 <= right_border_buf_2_1_fu_258;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_1_fu_170 <= src_kernel_win_0_va_fu_166;
                src_kernel_win_0_va_2_fu_174 <= src_kernel_win_0_va_7_fu_1147_p3;
                src_kernel_win_0_va_3_fu_178 <= src_kernel_win_0_va_2_fu_174;
                src_kernel_win_0_va_4_fu_182 <= src_kernel_win_0_va_8_fu_1165_p3;
                src_kernel_win_0_va_5_fu_186 <= src_kernel_win_0_va_4_fu_182;
                src_kernel_win_0_va_fu_166 <= src_kernel_win_0_va_6_fu_1129_p3;
                src_kernel_win_1_va_1_fu_194 <= src_kernel_win_1_va_fu_190;
                src_kernel_win_1_va_2_fu_198 <= src_kernel_win_1_va_7_fu_1418_p3;
                src_kernel_win_1_va_3_fu_202 <= src_kernel_win_1_va_2_fu_198;
                src_kernel_win_1_va_4_fu_206 <= src_kernel_win_1_va_8_fu_1436_p3;
                src_kernel_win_1_va_5_fu_210 <= src_kernel_win_1_va_4_fu_206;
                src_kernel_win_1_va_fu_190 <= src_kernel_win_1_va_6_fu_1400_p3;
                src_kernel_win_2_va_1_fu_218 <= src_kernel_win_2_va_fu_214;
                src_kernel_win_2_va_2_fu_222 <= src_kernel_win_2_va_10_fu_1671_p3;
                src_kernel_win_2_va_3_fu_226 <= src_kernel_win_2_va_2_fu_222;
                src_kernel_win_2_va_4_fu_230 <= src_kernel_win_2_va_11_fu_1689_p3;
                src_kernel_win_2_va_5_fu_234 <= src_kernel_win_2_va_4_fu_230;
                src_kernel_win_2_va_fu_214 <= src_kernel_win_2_va_9_fu_1653_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                src_kernel_win_0_va_7_reg_2597 <= src_kernel_win_0_va_7_fu_1147_p3;
                src_kernel_win_1_va_7_reg_2623 <= src_kernel_win_1_va_7_fu_1418_p3;
                src_kernel_win_2_va_10_reg_2649 <= src_kernel_win_2_va_10_fu_1671_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_cond_i_reg_2557 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp10_reg_2629 <= tmp10_fu_1522_p2;
                tmp12_reg_2634 <= tmp12_fu_1528_p2;
                tmp13_reg_2639 <= tmp13_fu_1534_p2;
                tmp15_reg_2644 <= tmp15_fu_1540_p2;
                tmp18_reg_2655 <= tmp18_fu_1775_p2;
                tmp20_reg_2660 <= tmp20_fu_1781_p2;
                tmp21_reg_2665 <= tmp21_fu_1787_p2;
                tmp23_reg_2670 <= tmp23_fu_1793_p2;
                tmp2_reg_2603 <= tmp2_fu_1251_p2;
                tmp4_reg_2608 <= tmp4_fu_1257_p2;
                tmp5_reg_2613 <= tmp5_fu_1263_p2;
                tmp7_reg_2618 <= tmp7_fu_1269_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_state2, exitcond462_i_fu_557_p2, ap_CS_fsm_state3, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, tmp_7_fu_547_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((tmp_7_fu_547_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((exitcond462_i_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ImagLoc_x_fu_877_p2 <= std_logic_vector(signed(ap_const_lv11_7FF) + signed(t_V_2_cast_fu_845_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state7 <= ap_CS_fsm(4);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))));
    end process;

        ap_block_state4_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state5_pp0_stage0_iter1_assign_proc : process(p_src_data_stream_0_V_empty_n, p_src_data_stream_1_V_empty_n, p_src_data_stream_2_V_empty_n, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5)
    begin
                ap_block_state5_pp0_stage0_iter1 <= (((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_2_V_empty_n = ap_const_logic_0) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_1_V_empty_n = ap_const_logic_0) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((p_src_data_stream_0_V_empty_n = ap_const_logic_0) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)));
    end process;


    ap_block_state6_pp0_stage0_iter2_assign_proc : process(p_dst_data_stream_0_V_full_n, p_dst_data_stream_1_V_full_n, p_dst_data_stream_2_V_full_n, or_cond_i_reg_2557_pp0_iter1_reg)
    begin
                ap_block_state6_pp0_stage0_iter2 <= (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_2_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_1_V_full_n = ap_const_logic_0)) or ((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (p_dst_data_stream_0_V_full_n = ap_const_logic_0)));
    end process;


    ap_condition_1543_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2508, or_cond_i_i_reg_2517)
    begin
                ap_condition_1543 <= ((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_pp0_exit_iter1_state5_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter1_state5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, exitcond462_i_fu_557_p2, ap_CS_fsm_state3)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((exitcond462_i_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_operation_144_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_144 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_146_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_146 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_148_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_148 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_159_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_159 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_161_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_161 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_163_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_163 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_173_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_173 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_175_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_175 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_177_assign_proc : process(exitcond461_i_fu_849_p2)
    begin
                ap_enable_operation_177 <= (exitcond461_i_fu_849_p2 = ap_const_lv1_0);
    end process;


    ap_enable_operation_200_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_200 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_204_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_204 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_207_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_207 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_211_assign_proc : process(ap_predicate_op211_store_state5)
    begin
                ap_enable_operation_211 <= (ap_predicate_op211_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_213_assign_proc : process(ap_predicate_op213_store_state5)
    begin
                ap_enable_operation_213 <= (ap_predicate_op213_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_215_assign_proc : process(ap_predicate_op215_store_state5)
    begin
                ap_enable_operation_215 <= (ap_predicate_op215_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_220_assign_proc : process(ap_predicate_op220_store_state5)
    begin
                ap_enable_operation_220 <= (ap_predicate_op220_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_221_assign_proc : process(ap_predicate_op221_store_state5)
    begin
                ap_enable_operation_221 <= (ap_predicate_op221_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_223_assign_proc : process(ap_predicate_op223_store_state5)
    begin
                ap_enable_operation_223 <= (ap_predicate_op223_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_265_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_265 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_268_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_268 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_271_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_271 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_275_assign_proc : process(ap_predicate_op275_store_state5)
    begin
                ap_enable_operation_275 <= (ap_predicate_op275_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_277_assign_proc : process(ap_predicate_op277_store_state5)
    begin
                ap_enable_operation_277 <= (ap_predicate_op277_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_279_assign_proc : process(ap_predicate_op279_store_state5)
    begin
                ap_enable_operation_279 <= (ap_predicate_op279_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_284_assign_proc : process(ap_predicate_op284_store_state5)
    begin
                ap_enable_operation_284 <= (ap_predicate_op284_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_285_assign_proc : process(ap_predicate_op285_store_state5)
    begin
                ap_enable_operation_285 <= (ap_predicate_op285_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_287_assign_proc : process(ap_predicate_op287_store_state5)
    begin
                ap_enable_operation_287 <= (ap_predicate_op287_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_326_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_326 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_329_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_329 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_332_assign_proc : process(exitcond461_i_reg_2508)
    begin
                ap_enable_operation_332 <= (exitcond461_i_reg_2508 = ap_const_lv1_0);
    end process;


    ap_enable_operation_336_assign_proc : process(ap_predicate_op336_store_state5)
    begin
                ap_enable_operation_336 <= (ap_predicate_op336_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_338_assign_proc : process(ap_predicate_op338_store_state5)
    begin
                ap_enable_operation_338 <= (ap_predicate_op338_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_340_assign_proc : process(ap_predicate_op340_store_state5)
    begin
                ap_enable_operation_340 <= (ap_predicate_op340_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_342_assign_proc : process(ap_predicate_op342_store_state5)
    begin
                ap_enable_operation_342 <= (ap_predicate_op342_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_343_assign_proc : process(ap_predicate_op343_store_state5)
    begin
                ap_enable_operation_343 <= (ap_predicate_op343_store_state5 = ap_const_boolean_1);
    end process;


    ap_enable_operation_345_assign_proc : process(ap_predicate_op345_store_state5)
    begin
                ap_enable_operation_345 <= (ap_predicate_op345_store_state5 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_state4_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0)
    begin
                ap_enable_state4_pp0_iter0_stage0 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_enable_state5_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state5_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op210_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461)
    begin
                ap_predicate_op210_read_state5 <= ((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op211_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op211_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op213_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_115_0_1_reg_2470)
    begin
                ap_predicate_op213_store_state5 <= ((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op215_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op215_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op220_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op220_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op221_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op221_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op222_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op222_read_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op223_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op223_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op274_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461)
    begin
                ap_predicate_op274_read_state5 <= ((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op275_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op275_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op277_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_115_0_1_reg_2470)
    begin
                ap_predicate_op277_store_state5 <= ((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op279_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op279_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op284_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op284_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op285_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op285_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op286_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op286_read_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op287_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op287_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op335_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461)
    begin
                ap_predicate_op335_read_state5 <= ((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op336_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op336_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op338_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_115_0_1_reg_2470)
    begin
                ap_predicate_op338_store_state5 <= ((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op340_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_9_reg_2466)
    begin
                ap_predicate_op340_store_state5 <= ((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op342_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op342_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op343_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op343_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op344_read_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op344_read_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_predicate_op345_store_state5_assign_proc : process(exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
                ap_predicate_op345_store_state5 <= ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(exitcond462_i_fu_557_p2, ap_CS_fsm_state3)
    begin
        if (((exitcond462_i_fu_557_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    brmerge_fu_967_p2 <= (tmp_71_0_0_not_reg_2456 or tmp_21_fu_897_p2);
    col_assign_2_0_t_fu_1017_p2 <= (tmp_50_reg_2521 xor ap_const_lv2_3);
    col_buf_0_val_0_0_fu_1034_p3 <= 
        k_buf_0_val_3_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_26_fu_1022_p5;
    col_buf_0_val_1_0_fu_1053_p3 <= 
        k_buf_0_val_4_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_27_fu_1041_p5;
    col_buf_0_val_2_0_fu_1072_p3 <= 
        k_buf_0_val_5_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_28_fu_1060_p5;
    col_buf_1_val_0_0_fu_1305_p3 <= 
        k_buf_1_val_3_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_44_fu_1293_p5;
    col_buf_1_val_1_0_fu_1324_p3 <= 
        k_buf_1_val_4_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_45_fu_1312_p5;
    col_buf_1_val_2_0_fu_1343_p3 <= 
        k_buf_1_val_5_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_46_fu_1331_p5;
    col_buf_2_val_0_0_fu_1567_p3 <= 
        k_buf_2_val_3_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_56_fu_1555_p5;
    col_buf_2_val_1_0_fu_1586_p3 <= 
        k_buf_2_val_4_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_57_fu_1574_p5;
    col_buf_2_val_2_0_fu_1605_p3 <= 
        k_buf_2_val_5_q0 when (brmerge_reg_2526(0) = '1') else 
        tmp_58_fu_1593_p5;
    exitcond461_i_fu_849_p2 <= "1" when (t_V_2_reg_530 = ap_const_lv10_282) else "0";
    exitcond462_i_fu_557_p2 <= "1" when (t_V_reg_519 = ap_const_lv9_1E2) else "0";
    i_V_fu_563_p2 <= std_logic_vector(unsigned(t_V_reg_519) + unsigned(ap_const_lv9_1));
    icmp1_fu_871_p2 <= "0" when (tmp_40_fu_861_p4 = ap_const_lv9_0) else "1";
    icmp_fu_591_p2 <= "0" when (tmp_fu_581_p4 = ap_const_lv8_0) else "1";
    j_V_fu_855_p2 <= std_logic_vector(unsigned(t_V_2_reg_530) + unsigned(ap_const_lv10_1));
    k_buf_0_val_3_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_0_val_3_address1 <= k_buf_0_val_3_addr_reg_2539;

    k_buf_0_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_4_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_0_val_4_address1 <= k_buf_0_val_4_addr_reg_2545;

    k_buf_0_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_4_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, k_buf_0_val_3_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_0_val_4_d1 <= k_buf_0_val_3_q0;
            elsif (((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_0_val_4_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_0_val_5_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_0_val_5_address1 <= k_buf_0_val_5_addr_reg_2551;

    k_buf_0_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_0_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_0_val_5_d1_assign_proc : process(p_src_data_stream_0_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, k_buf_0_val_4_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_0_val_5_d1 <= k_buf_0_val_4_q0;
            elsif (((tmp_9_reg_2466 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_0_val_5_d1 <= p_src_data_stream_0_V_dout;
            else 
                k_buf_0_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_0_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_0_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_0_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_0_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_3_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_1_val_3_address1 <= k_buf_1_val_3_addr_reg_2561;

    k_buf_1_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_4_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_1_val_4_address1 <= k_buf_1_val_4_addr_reg_2567;

    k_buf_1_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_4_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, k_buf_1_val_3_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_1_val_4_d1 <= k_buf_1_val_3_q0;
            elsif (((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_1_val_4_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_1_val_5_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_1_val_5_address1 <= k_buf_1_val_5_addr_reg_2573;

    k_buf_1_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_1_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_1_val_5_d1_assign_proc : process(p_src_data_stream_1_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, k_buf_1_val_4_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_1_val_5_d1 <= k_buf_1_val_4_q0;
            elsif (((tmp_9_reg_2466 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_1_val_5_d1 <= p_src_data_stream_1_V_dout;
            else 
                k_buf_1_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_1_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_1_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_1_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_1_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_3_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_2_val_3_address1 <= k_buf_2_val_3_addr_reg_2579;

    k_buf_2_val_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_3_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_3_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_3_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_4_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_2_val_4_address1 <= k_buf_2_val_4_addr_reg_2585;

    k_buf_2_val_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_4_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_4_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, k_buf_2_val_3_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_2_val_4_d1 <= k_buf_2_val_3_q0;
            elsif (((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_2_val_4_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_4_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_4_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_4_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_115_0_1_reg_2470, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_115_0_1_reg_2470 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_4_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    k_buf_2_val_5_address0 <= tmp_25_fu_972_p1(10 - 1 downto 0);
    k_buf_2_val_5_address1 <= k_buf_2_val_5_addr_reg_2591;

    k_buf_2_val_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            k_buf_2_val_5_ce0 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_ce1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    k_buf_2_val_5_d1_assign_proc : process(p_src_data_stream_2_V_dout, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, k_buf_2_val_4_q0, ap_condition_1543)
    begin
        if ((ap_const_boolean_1 = ap_condition_1543)) then
            if (((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1))) then 
                k_buf_2_val_5_d1 <= k_buf_2_val_4_q0;
            elsif (((tmp_9_reg_2466 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0))) then 
                k_buf_2_val_5_d1 <= p_src_data_stream_2_V_dout;
            else 
                k_buf_2_val_5_d1 <= "XXXXXXXX";
            end if;
        else 
            k_buf_2_val_5_d1 <= "XXXXXXXX";
        end if; 
    end process;


    k_buf_2_val_5_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452, tmp_9_reg_2466, ap_block_pp0_stage0_11001)
    begin
        if ((((tmp_9_reg_2466 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            k_buf_2_val_5_we1 <= ap_const_logic_1;
        else 
            k_buf_2_val_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    not_i_i1_fu_2079_p2 <= "0" when (tmp_54_fu_2063_p4 = ap_const_lv3_0) else "1";
    not_i_i2_fu_2178_p2 <= "0" when (tmp_64_fu_2162_p4 = ap_const_lv3_0) else "1";
    not_i_i_fu_1980_p2 <= "0" when (tmp_42_fu_1964_p4 = ap_const_lv3_0) else "1";
    or_cond_i497_i_fu_651_p2 <= (tmp_4_fu_645_p2 and rev_fu_639_p2);
    or_cond_i_fu_985_p2 <= (icmp_reg_2461 and icmp1_fu_871_p2);
    or_cond_i_i_fu_903_p2 <= (tmp_21_fu_897_p2 and rev1_fu_891_p2);
    overflow_1_fu_2085_p2 <= (tmp_i_i1_fu_2073_p2 and not_i_i1_fu_2079_p2);
    overflow_2_fu_2184_p2 <= (tmp_i_i2_fu_2172_p2 and not_i_i2_fu_2178_p2);
    overflow_fu_1986_p2 <= (tmp_i_i_fu_1974_p2 and not_i_i_fu_1980_p2);
    p_Result_1_fu_2045_p3 <= p_Val2_3_fu_2040_p2(10 downto 10);
    p_Result_2_fu_2144_p3 <= p_Val2_6_fu_2139_p2(10 downto 10);
    p_Result_s_fu_1946_p3 <= p_Val2_s_fu_1941_p2(10 downto 10);
    p_Val2_1_fu_1959_p2 <= std_logic_vector(unsigned(tmp5_reg_2613) + unsigned(tmp6_fu_1954_p2));
    p_Val2_3_fu_2040_p2 <= std_logic_vector(unsigned(tmp10_reg_2629) + unsigned(tmp11_fu_2034_p2));
    p_Val2_4_fu_2058_p2 <= std_logic_vector(unsigned(tmp13_reg_2639) + unsigned(tmp14_fu_2053_p2));
    p_Val2_6_fu_2139_p2 <= std_logic_vector(unsigned(tmp18_reg_2655) + unsigned(tmp19_fu_2133_p2));
    p_Val2_7_fu_2157_p2 <= std_logic_vector(unsigned(tmp21_reg_2665) + unsigned(tmp22_fu_2152_p2));
    p_Val2_s_fu_1941_p2 <= std_logic_vector(unsigned(tmp2_reg_2603) + unsigned(tmp3_fu_1935_p2));
    p_assign_1_fu_917_p2 <= std_logic_vector(unsigned(ap_const_lv11_1) - unsigned(t_V_2_cast_fu_845_p1));
    p_assign_2_fu_937_p2 <= std_logic_vector(signed(ap_const_lv11_4FE) - signed(p_p2_i_i_fu_923_p3));
    p_assign_6_0_1_fu_695_p2 <= std_logic_vector(signed(ap_const_lv10_3FE) + signed(t_V_cast_fu_553_p1));
    p_assign_6_0_2_fu_721_p2 <= std_logic_vector(signed(ap_const_lv10_3FD) + signed(t_V_cast_fu_553_p1));
    p_assign_7_fu_665_p2 <= std_logic_vector(unsigned(ap_const_lv10_1) - unsigned(t_V_cast_fu_553_p1));
    p_assign_8_fu_689_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_12_fu_679_p1));

    p_dst_data_stream_0_V_blk_n_assign_proc : process(p_dst_data_stream_0_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_0_V_blk_n <= p_dst_data_stream_0_V_full_n;
        else 
            p_dst_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_0_V_din <= 
        p_mux_i_i_cast_fu_1992_p3 when (tmp_1_i_i_fu_2000_p2(0) = '1') else 
        p_Val2_1_fu_1959_p2;

    p_dst_data_stream_0_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_0_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_1_V_blk_n_assign_proc : process(p_dst_data_stream_1_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_1_V_blk_n <= p_dst_data_stream_1_V_full_n;
        else 
            p_dst_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_1_V_din <= 
        p_mux_i_i30_cast_fu_2091_p3 when (tmp_1_i_i1_fu_2099_p2(0) = '1') else 
        p_Val2_4_fu_2058_p2;

    p_dst_data_stream_1_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_1_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_1_V_write <= ap_const_logic_0;
        end if; 
    end process;


    p_dst_data_stream_2_V_blk_n_assign_proc : process(p_dst_data_stream_2_V_full_n, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            p_dst_data_stream_2_V_blk_n <= p_dst_data_stream_2_V_full_n;
        else 
            p_dst_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    p_dst_data_stream_2_V_din <= 
        p_mux_i_i39_cast_fu_2190_p3 when (tmp_1_i_i2_fu_2198_p2(0) = '1') else 
        p_Val2_7_fu_2157_p2;

    p_dst_data_stream_2_V_write_assign_proc : process(ap_enable_reg_pp0_iter2, or_cond_i_reg_2557_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((or_cond_i_reg_2557_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            p_dst_data_stream_2_V_write <= ap_const_logic_1;
        else 
            p_dst_data_stream_2_V_write <= ap_const_logic_0;
        end if; 
    end process;

    p_mux_i_i30_cast_fu_2091_p3 <= 
        ap_const_lv8_FF when (tmp_i_i1_fu_2073_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i39_cast_fu_2190_p3 <= 
        ap_const_lv8_FF when (tmp_i_i2_fu_2172_p2(0) = '1') else 
        ap_const_lv8_0;
    p_mux_i_i_cast_fu_1992_p3 <= 
        ap_const_lv8_FF when (tmp_i_i_fu_1974_p2(0) = '1') else 
        ap_const_lv8_0;
    p_p2_i498_i_0_p_assig_fu_747_p3 <= 
        tmp_12_fu_679_p1 when (tmp_13_fu_683_p2(0) = '1') else 
        p_assign_8_fu_689_p2;
    p_p2_i498_i_fu_671_p3 <= 
        p_assign_7_fu_665_p2 when (tmp_11_fu_657_p3(0) = '1') else 
        tmp_3_fu_619_p2;
    p_p2_i_i_fu_923_p3 <= 
        p_assign_1_fu_917_p2 when (tmp_43_fu_909_p3(0) = '1') else 
        ImagLoc_x_fu_877_p2;
    p_p2_i_i_p_assign_2_fu_943_p3 <= 
        p_p2_i_i_fu_923_p3 when (tmp_23_fu_931_p2(0) = '1') else 
        p_assign_2_fu_937_p2;
    p_shl1_cast_fu_1478_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl1_fu_1470_p3),10));
    p_shl1_fu_1470_p3 <= (src_kernel_win_1_va_3_fu_202 & ap_const_lv1_0);
    p_shl2_cast_fu_1731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl2_fu_1723_p3),10));
    p_shl2_fu_1723_p3 <= (src_kernel_win_2_va_3_fu_226 & ap_const_lv1_0);
    p_shl_cast_fu_1207_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_shl_fu_1199_p3),10));
    p_shl_fu_1199_p3 <= (src_kernel_win_0_va_3_fu_178 & ap_const_lv1_0);

    p_src_data_stream_0_V_blk_n_assign_proc : process(p_src_data_stream_0_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
        if ((((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_0_V_blk_n <= p_src_data_stream_0_V_empty_n;
        else 
            p_src_data_stream_0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_0_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op210_read_state5, ap_predicate_op222_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op222_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op210_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_0_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_0_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_1_V_blk_n_assign_proc : process(p_src_data_stream_1_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
        if ((((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_1_V_blk_n <= p_src_data_stream_1_V_empty_n;
        else 
            p_src_data_stream_1_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_1_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op274_read_state5, ap_predicate_op286_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op286_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op274_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_1_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_1_V_read <= ap_const_logic_0;
        end if; 
    end process;


    p_src_data_stream_2_V_blk_n_assign_proc : process(p_src_data_stream_2_V_empty_n, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond461_i_reg_2508, or_cond_i_i_reg_2517, icmp_reg_2461, tmp_1_reg_2452)
    begin
        if ((((or_cond_i_i_reg_2517 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_0) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((tmp_1_reg_2452 = ap_const_lv1_1) and (icmp_reg_2461 = ap_const_lv1_1) and (or_cond_i_i_reg_2517 = ap_const_lv1_1) and (exitcond461_i_reg_2508 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            p_src_data_stream_2_V_blk_n <= p_src_data_stream_2_V_empty_n;
        else 
            p_src_data_stream_2_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    p_src_data_stream_2_V_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op335_read_state5, ap_predicate_op344_read_state5, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op344_read_state5 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op335_read_state5 = ap_const_boolean_1)))) then 
            p_src_data_stream_2_V_read <= ap_const_logic_1;
        else 
            p_src_data_stream_2_V_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_0_0_cast_fu_1181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_5_fu_186),9));
    r_V_0_2_cast_fu_1229_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_1_fu_170),9));
    r_V_10_0_1_2_fu_1916_p3 <= (src_kernel_win_0_va_7_reg_2597 & ap_const_lv1_0);
    r_V_10_0_1_fu_1211_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl_cast_fu_1207_p1));
    r_V_10_0_2_fu_1233_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_0_2_cast_fu_1229_p1));
    r_V_10_1_1_2_fu_2015_p3 <= (src_kernel_win_1_va_7_reg_2623 & ap_const_lv1_0);
    r_V_10_1_1_fu_1482_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl1_cast_fu_1478_p1));
    r_V_10_1_2_fu_1504_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_1_2_cast_fu_1500_p1));
    r_V_10_2_1_2_fu_2114_p3 <= (src_kernel_win_2_va_10_reg_2649 & ap_const_lv1_0);
    r_V_10_2_1_fu_1735_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(p_shl2_cast_fu_1731_p1));
    r_V_10_2_2_fu_1757_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(r_V_2_2_cast_fu_1753_p1));
    r_V_1_0_cast_fu_1452_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_5_fu_210),9));
    r_V_1_2_cast_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_1_fu_194),9));
    r_V_2_0_cast_fu_1705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_5_fu_234),9));
    r_V_2_2_cast_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_1_fu_218),9));
    rev1_fu_891_p2 <= (tmp_41_fu_883_p3 xor ap_const_lv1_1);
    rev_fu_639_p2 <= (tmp_10_fu_631_p3 xor ap_const_lv1_1);
    row_assign_9_0_0_t_fu_763_p2 <= (y_fu_755_p3 xor ap_const_lv2_3);
    row_assign_9_0_1_t_fu_801_p2 <= (tmp_32_fu_793_p3 xor ap_const_lv2_3);
    row_assign_9_0_2_t_fu_839_p2 <= (tmp_36_fu_831_p3 xor ap_const_lv2_3);
    src_kernel_win_0_va_6_fu_1129_p3 <= 
        tmp_29_fu_1118_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_0_val_0_0_fu_1034_p3;
    src_kernel_win_0_va_7_fu_1147_p3 <= 
        tmp_33_fu_1136_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_0_val_1_0_fu_1053_p3;
    src_kernel_win_0_va_8_fu_1165_p3 <= 
        tmp_37_fu_1154_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_0_val_2_0_fu_1072_p3;
    src_kernel_win_1_va_6_fu_1400_p3 <= 
        tmp_47_fu_1389_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_1_val_0_0_fu_1305_p3;
    src_kernel_win_1_va_7_fu_1418_p3 <= 
        tmp_48_fu_1407_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_1_val_1_0_fu_1324_p3;
    src_kernel_win_1_va_8_fu_1436_p3 <= 
        tmp_49_fu_1425_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_1_val_2_0_fu_1343_p3;
    src_kernel_win_2_va_10_fu_1671_p3 <= 
        tmp_60_fu_1660_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_2_val_1_0_fu_1586_p3;
    src_kernel_win_2_va_11_fu_1689_p3 <= 
        tmp_61_fu_1678_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_2_val_2_0_fu_1605_p3;
    src_kernel_win_2_va_9_fu_1653_p3 <= 
        tmp_59_fu_1642_p5 when (tmp_2_reg_2474(0) = '1') else 
        col_buf_2_val_0_0_fu_1567_p3;
        sum_V_0_0_2_cast_cas_fu_1195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_0_0_2_fu_1189_p2),10));

    sum_V_0_0_2_fu_1189_p2 <= std_logic_vector(unsigned(tmp_157_0_0_2_cast_fu_1185_p1) - unsigned(r_V_0_0_cast_fu_1181_p1));
        sum_V_1_0_2_cast_cas_fu_1466_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_1_0_2_fu_1460_p2),10));

    sum_V_1_0_2_fu_1460_p2 <= std_logic_vector(unsigned(tmp_157_1_0_2_cast_fu_1456_p1) - unsigned(r_V_1_0_cast_fu_1452_p1));
        sum_V_2_0_2_cast_cas_fu_1719_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sum_V_2_0_2_fu_1713_p2),10));

    sum_V_2_0_2_fu_1713_p2 <= std_logic_vector(unsigned(tmp_157_2_0_2_cast_fu_1709_p1) - unsigned(r_V_2_0_cast_fu_1705_p1));
    t_V_2_cast_fu_845_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_2_reg_530),11));
    t_V_cast_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(t_V_reg_519),10));
    tmp10_fu_1522_p2 <= std_logic_vector(signed(tmp_157_1_2_cast_fu_1510_p1) + signed(tmp_157_1_1_cast_fu_1488_p1));
    tmp11_fu_2034_p2 <= std_logic_vector(unsigned(tmp_157_1_1_cast_67_fu_2022_p1) + unsigned(tmp12_cast_fu_2031_p1));
        tmp12_cast_fu_2031_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp12_reg_2634),11));

    tmp12_fu_1528_p2 <= std_logic_vector(unsigned(tmp_157_1_2_2_cast_c_fu_1518_p1) + unsigned(sum_V_1_0_2_cast_cas_fu_1466_p1));
    tmp13_fu_1534_p2 <= std_logic_vector(unsigned(tmp_70_fu_1496_p1) + unsigned(tmp_69_fu_1492_p1));
    tmp14_fu_2053_p2 <= std_logic_vector(unsigned(tmp_71_fu_2026_p2) + unsigned(tmp15_reg_2644));
    tmp15_fu_1540_p2 <= std_logic_vector(unsigned(src_kernel_win_1_va_6_fu_1400_p3) + unsigned(tmp_72_fu_1514_p1));
    tmp18_fu_1775_p2 <= std_logic_vector(signed(tmp_157_2_2_cast_fu_1763_p1) + signed(tmp_157_2_1_cast_fu_1741_p1));
    tmp19_fu_2133_p2 <= std_logic_vector(unsigned(tmp_157_2_1_cast_68_fu_2121_p1) + unsigned(tmp20_cast_fu_2130_p1));
        tmp20_cast_fu_2130_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp20_reg_2660),11));

    tmp20_fu_1781_p2 <= std_logic_vector(unsigned(tmp_157_2_2_2_cast_c_fu_1771_p1) + unsigned(sum_V_2_0_2_cast_cas_fu_1719_p1));
    tmp21_fu_1787_p2 <= std_logic_vector(unsigned(tmp_78_fu_1749_p1) + unsigned(tmp_77_fu_1745_p1));
    tmp22_fu_2152_p2 <= std_logic_vector(unsigned(tmp_79_fu_2125_p2) + unsigned(tmp23_reg_2670));
    tmp23_fu_1793_p2 <= std_logic_vector(unsigned(src_kernel_win_2_va_9_fu_1653_p3) + unsigned(tmp_80_fu_1767_p1));
    tmp2_fu_1251_p2 <= std_logic_vector(signed(tmp_157_0_2_cast_fu_1239_p1) + signed(tmp_157_0_1_cast_fu_1217_p1));
    tmp3_fu_1935_p2 <= std_logic_vector(unsigned(tmp_157_0_1_cast_66_fu_1923_p1) + unsigned(tmp4_cast_fu_1932_p1));
        tmp4_cast_fu_1932_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp4_reg_2608),11));

    tmp4_fu_1257_p2 <= std_logic_vector(unsigned(tmp_157_0_2_2_cast_c_fu_1247_p1) + unsigned(sum_V_0_0_2_cast_cas_fu_1195_p1));
    tmp5_fu_1263_p2 <= std_logic_vector(unsigned(tmp_55_fu_1225_p1) + unsigned(tmp_53_fu_1221_p1));
    tmp6_fu_1954_p2 <= std_logic_vector(unsigned(tmp_62_fu_1927_p2) + unsigned(tmp7_reg_2618));
    tmp7_fu_1269_p2 <= std_logic_vector(unsigned(src_kernel_win_0_va_6_fu_1129_p3) + unsigned(tmp_63_fu_1243_p1));
    tmp_10_fu_631_p3 <= tmp_3_fu_619_p2(9 downto 9);
    tmp_115_0_1_fu_603_p2 <= "1" when (t_V_reg_519 = ap_const_lv9_0) else "0";
    tmp_11_fu_657_p3 <= tmp_3_fu_619_p2(9 downto 9);
    tmp_12_fu_679_p1 <= p_p2_i498_i_fu_671_p3(2 - 1 downto 0);
    tmp_139_cast_fu_625_p2 <= std_logic_vector(signed(ap_const_lv2_3) + signed(tmp_8_fu_615_p1));
    tmp_13_fu_683_p2 <= "1" when (signed(p_p2_i498_i_fu_671_p3) < signed(ap_const_lv10_1E0)) else "0";
    tmp_14_fu_701_p3 <= p_assign_6_0_1_fu_695_p2(9 downto 9);
    tmp_157_0_0_2_cast_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_8_fu_1165_p3),9));
    tmp_157_0_1_cast_66_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_0_1_2_fu_1916_p3),11));
        tmp_157_0_1_cast_fu_1217_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_1_fu_1211_p2),11));

    tmp_157_0_2_2_cast_c_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_0_va_6_fu_1129_p3),10));
        tmp_157_0_2_cast_fu_1239_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_0_2_fu_1233_p2),11));

    tmp_157_1_0_2_cast_fu_1456_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_8_fu_1436_p3),9));
    tmp_157_1_1_cast_67_fu_2022_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_1_1_2_fu_2015_p3),11));
        tmp_157_1_1_cast_fu_1488_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_1_fu_1482_p2),11));

    tmp_157_1_2_2_cast_c_fu_1518_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_1_va_6_fu_1400_p3),10));
        tmp_157_1_2_cast_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_1_2_fu_1504_p2),11));

    tmp_157_2_0_2_cast_fu_1709_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_11_fu_1689_p3),9));
    tmp_157_2_1_cast_68_fu_2121_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_10_2_1_2_fu_2114_p3),11));
        tmp_157_2_1_cast_fu_1741_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_1_fu_1735_p2),11));

    tmp_157_2_2_2_cast_c_fu_1771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(src_kernel_win_2_va_9_fu_1653_p3),10));
        tmp_157_2_2_cast_fu_1763_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_10_2_2_fu_1757_p2),11));

    tmp_15_fu_709_p3 <= p_assign_6_0_1_fu_695_p2(9 downto 9);
    tmp_16_fu_769_p2 <= (tmp_8_fu_615_p1 xor ap_const_lv2_2);
    tmp_17_fu_717_p1 <= t_V_reg_519(2 - 1 downto 0);
    tmp_19_fu_727_p3 <= p_assign_6_0_2_fu_721_p2(9 downto 9);
    tmp_1_fu_569_p2 <= "1" when (unsigned(t_V_reg_519) < unsigned(ap_const_lv9_1E0)) else "0";
    tmp_1_i_i1_fu_2099_p2 <= (p_Result_1_fu_2045_p3 or overflow_1_fu_2085_p2);
    tmp_1_i_i2_fu_2198_p2 <= (p_Result_2_fu_2144_p3 or overflow_2_fu_2184_p2);
    tmp_1_i_i_fu_2000_p2 <= (p_Result_s_fu_1946_p3 or overflow_fu_1986_p2);
    tmp_20_fu_735_p3 <= p_assign_6_0_2_fu_721_p2(9 downto 9);
    tmp_21_fu_897_p2 <= "1" when (signed(ImagLoc_x_fu_877_p2) < signed(ap_const_lv11_280)) else "0";
    tmp_22_fu_743_p1 <= t_V_reg_519(2 - 1 downto 0);
    tmp_23_fu_931_p2 <= "1" when (signed(p_p2_i_i_fu_923_p3) < signed(ap_const_lv11_280)) else "0";
    tmp_24_fu_775_p2 <= std_logic_vector(signed(ap_const_lv2_2) - signed(tmp_17_fu_717_p1));
    tmp_25_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x_cast_fu_959_p1),64));
    tmp_2_fu_609_p2 <= "1" when (unsigned(t_V_reg_519) > unsigned(ap_const_lv9_1E0)) else "0";
    tmp_30_fu_781_p1 <= p_assign_6_0_1_fu_695_p2(2 - 1 downto 0);
    tmp_31_fu_785_p3 <= 
        tmp_24_fu_775_p2 when (tmp_15_fu_709_p3(0) = '1') else 
        tmp_30_fu_781_p1;
    tmp_32_fu_793_p3 <= 
        tmp_31_fu_785_p3 when (tmp_14_fu_701_p3(0) = '1') else 
        tmp_16_fu_769_p2;
    tmp_34_fu_807_p2 <= std_logic_vector(unsigned(ap_const_lv2_1) + unsigned(tmp_8_fu_615_p1));
    tmp_35_fu_813_p2 <= (tmp_22_fu_743_p1 xor ap_const_lv2_3);
    tmp_36_fu_831_p3 <= 
        tmp_39_fu_823_p3 when (tmp_19_fu_727_p3(0) = '1') else 
        tmp_34_fu_807_p2;
    tmp_38_fu_819_p1 <= p_assign_6_0_2_fu_721_p2(2 - 1 downto 0);
    tmp_39_fu_823_p3 <= 
        tmp_35_fu_813_p2 when (tmp_20_fu_735_p3(0) = '1') else 
        tmp_38_fu_819_p1;
    tmp_3_fu_619_p2 <= std_logic_vector(signed(ap_const_lv10_3FF) + signed(t_V_cast_fu_553_p1));
    tmp_40_fu_861_p4 <= t_V_2_reg_530(9 downto 1);
    tmp_41_fu_883_p3 <= ImagLoc_x_fu_877_p2(10 downto 10);
    tmp_42_fu_1964_p4 <= p_Val2_s_fu_1941_p2(10 downto 8);
    tmp_43_fu_909_p3 <= ImagLoc_x_fu_877_p2(10 downto 10);
    tmp_4_fu_645_p2 <= "1" when (signed(tmp_3_fu_619_p2) < signed(ap_const_lv10_1E0)) else "0";
    tmp_50_fu_963_p1 <= x_fu_951_p3(2 - 1 downto 0);
    tmp_53_fu_1221_p1 <= sum_V_0_0_2_fu_1189_p2(8 - 1 downto 0);
    tmp_54_fu_2063_p4 <= p_Val2_3_fu_2040_p2(10 downto 8);
    tmp_55_fu_1225_p1 <= r_V_10_0_1_fu_1211_p2(8 - 1 downto 0);
    tmp_62_fu_1927_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_0_va_7_reg_2597),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_63_fu_1243_p1 <= r_V_10_0_2_fu_1233_p2(8 - 1 downto 0);
    tmp_64_fu_2162_p4 <= p_Val2_6_fu_2139_p2(10 downto 8);
    tmp_69_fu_1492_p1 <= sum_V_1_0_2_fu_1460_p2(8 - 1 downto 0);
    tmp_6_fu_541_p2 <= std_logic_vector(unsigned(tmp_5_reg_508) + unsigned(ap_const_lv2_1));
    tmp_70_fu_1496_p1 <= r_V_10_1_1_fu_1482_p2(8 - 1 downto 0);
    tmp_71_0_0_not_fu_575_p2 <= (tmp_1_fu_569_p2 xor ap_const_lv1_1);
    tmp_71_fu_2026_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_1_va_7_reg_2623),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_72_fu_1514_p1 <= r_V_10_1_2_fu_1504_p2(8 - 1 downto 0);
    tmp_77_fu_1745_p1 <= sum_V_2_0_2_fu_1713_p2(8 - 1 downto 0);
    tmp_78_fu_1749_p1 <= r_V_10_2_1_fu_1735_p2(8 - 1 downto 0);
    tmp_79_fu_2125_p2 <= std_logic_vector(shift_left(unsigned(src_kernel_win_2_va_10_reg_2649),to_integer(unsigned('0' & ap_const_lv8_1(8-1 downto 0)))));
    tmp_7_fu_547_p2 <= "1" when (tmp_5_reg_508 = ap_const_lv2_2) else "0";
    tmp_80_fu_1767_p1 <= r_V_10_2_2_fu_1757_p2(8 - 1 downto 0);
    tmp_8_fu_615_p1 <= t_V_reg_519(2 - 1 downto 0);
    tmp_9_fu_597_p2 <= "1" when (t_V_reg_519 = ap_const_lv9_1) else "0";
    tmp_fu_581_p4 <= t_V_reg_519(8 downto 1);
    tmp_i_i1_fu_2073_p2 <= (p_Result_1_fu_2045_p3 xor ap_const_lv1_1);
    tmp_i_i2_fu_2172_p2 <= (p_Result_2_fu_2144_p3 xor ap_const_lv1_1);
    tmp_i_i_fu_1974_p2 <= (p_Result_s_fu_1946_p3 xor ap_const_lv1_1);
        x_cast_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_fu_951_p3),32));

    x_fu_951_p3 <= 
        ImagLoc_x_fu_877_p2 when (or_cond_i_i_fu_903_p2(0) = '1') else 
        p_p2_i_i_p_assign_2_fu_943_p3;
    y_fu_755_p3 <= 
        tmp_139_cast_fu_625_p2 when (or_cond_i497_i_fu_651_p2(0) = '1') else 
        p_p2_i498_i_0_p_assig_fu_747_p3;
end behav;
