<p class="auto-cursor-target">
<style>
    .html-viewer-unsafe-html-content {
        display: none;
    }

    .html-viewer-content {
        height: 650px;
        width: 100%;
        position: relative;
    }

    .html-viewer-iframe {
        height: inherit;
        width: inherit;
        border: none;
    }

    .html-viewer-tab-bar { /* The button group */
        width: max-content;
    }

    .html-viewer-tab-bar button {
        background-color: #F6F6F6; /* Light grey background */
        border: 1px solid #D0D0D0; /* Dark grey border */
        color: #525252; /* Dark grey text */
        padding: 5px 12px;
        cursor: pointer;
        float: left;
        overflow: auto;
        letter-spacing: 0.75px; /* Allows for letters to be clear and readable when bolded */
        height: 32px;
    }

    .html-viewer-tab-bar button:not(:nth-last-of-type(1)) {
        border-right: none; /* Prevents double borders */
    }

    .html-viewer-tab-bar button:hover {
        background-color: #FFFFFF !important;
        color: #0E6232 !important; /* Black text */
        text-shadow: -0.5px 0 black, 0.5px 0 #0E6232 !important; /* Black bolded text */
    }

    .html-viewer-scroller { /* The scrollbar */
        width: 100%;
        overflow-x: auto;
    }
</style>

<div class="office-container">
            <img src="https://api.media.atlassian.com/file/ed5ad010-e931-4cea-963b-41f4f8b9bd5b/image?token=eyJhbGciOiJIUzI1NiJ9.eyJpc3MiOiI3NWE4Y2IwYS1hMGYyLTQwZDktYTQ2Ny1mNzA2NzhiZTQzMGQiLCJhY2Nlc3MiOnsidXJuOmZpbGVzdG9yZTpmaWxlOmVkNWFkMDEwLWU5MzEtNGNlYS05NjNiLTQxZjRmOGI5YmQ1YiI6WyJyZWFkIl19LCJleHAiOjE3NTk3MjY2ODYsIm5iZiI6MTc1OTcyMzY4NiwiYWFJZCI6IjYyNGIzODA3YTYyOWMzMDA2OGE3OWY1MCJ9.T0llr75-ySxfFKU5ksOURe-RRw82rznY6pr4cjEp1rU&client=75a8cb0a-a0f2-40d9-a467-f70678be430d&name=Paths.xlsx" />
    </div>
</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/23/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Have not integrated Troy’s history feature across past weekly runs yet

-	Bronze phase one -45/-26ps; Change of +11/+7ps; atut is flop2io as top path
-	Bronze phase two -34/-29ps; Change of -15/-13ps; (rob=4 is now the default)
-	Bronze phase three -71/-112ps; Change of -12/-46ps
-	Bronze phase three_4 -19/-12ps; Change of +2/-9ps

-	Silver phase one mesh -23/-25ps; Change of +2/+6ps; both are flop2io as top paths
                                                                                                                         
-	synthesis_4x4_weekly was not run
-	sym_synth was not run

-	Sanity check run: bronze_phase_three atuis ran all of a/b/c/d/e/f: -70/-81/-76/-61/-65/-50ps

-	Sanity check run bronze_phase_three atuts ran all of a/b/c/d/e/f: -112/-103/-100/-102/-105/-106ps

Condensed Report
===================================================================================================================================================
bronze_phase_one
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_axi_a   -45.75          -189042.10           7573             29         102353       22092.08         48.88%           2.10
042321     bronze_atut_axi_a   -26.36            -1784.69            359             18          53590       12376.36         14.21%           0.66

===================================================================================================================================================
bronze_phase_two
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              3           1797         499.51         16.50%           0.24
042321     bronze_atut_apb_a   -28.38            -1557.52             59              4           1625         392.99         40.54%           0.24
042321     bronze_atui_axi_a   -31.44          -140524.11           8953             24         249484       73799.87         23.22%           3.01
042321     bronze_atut_axi_a   -29.20          -381408.84          20995             25         226094       44292.00         60.03%           2.79
===================================================================================================================================================
===================================================================================================================================================
bronze_phase_three
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              4           1760         468.92         13.36%           0.24
042321     bronze_atut_apb_a   -37.41            -1427.69             42              7           2010         445.79         39.22%           0.25
042321     bronze_atui_axi_a   -71.69          -781204.47          17446             23         209777       42301.71         46.39%           2.67
042321     bronze_atut_axi_a  -112.21         -2721707.28          34772             35         320524       59431.55         55.24%           3.39
===================================================================================================================================================
bronze_phase_three_4
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              4           1760         468.92         13.36%           0.23
042321     bronze_atut_apb_a   -37.41            -1427.69             42              7           2010         445.79         39.22%           0.24
042321     bronze_atui_axi_a   -19.77              -59.43              6             25          60797       13898.00         16.57%           
042321     bronze_atut_axi_a   -12.72              -32.66              3             16          28960        6558.93         12.55%           0.39
===================================================================================================================================================
silver_phase_one_mesh
===================================================================================================================================================
                                                                              Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                                 WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     silver_atui_apb_a     0.00                0.00              0              4           1841         506.36         16.42%           0.23
042321     silver_atut_apb_a   -29.41            -1574.11             74              5           1608         395.23         38.42%           0.24
042321     silver_atui_axi_a   -23.15            -6631.97           1085             21         131190       31766.63         31.95%           1.26
042321     silver_atut_axi_a   -25.07            -2856.02            451             16          28954        7034.55         18.20%           0.54
===================================================================================================================================================
synthesis_4x4_weekly
===================================================================================================================================================
No run


Detailed Report
===================================================================================================================================================
bronze_phase_one
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_axi_a   -45.75          -189042.10           7573             29         102353       22092.08         48.88%           2.10

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     438      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
     244      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_one/bronze_atui_axi_a/index.html
===================================================================================================================================================

042321     bronze_atut_axi_a   -26.36            -1784.69            359             18          53590       12376.36         14.21%           0.66

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -26     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_b_ready                                                                                   
      56      -24     u_axi_targ/u_axi_w_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atut_0_w_data                                                                                    
       1      -21     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_r_ready                                                                                   

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_one/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_two
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              3           1797         499.51         16.50%           0.24

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_two/bronze_atui_apb_a/index.html
===================================================================================================================================================

042321     bronze_atui_axi_a   -31.44          -140524.11           8953             24         249484       73799.87         23.22%           3.01

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      17      -31     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
      72      -31     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
      29      -31     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_two/bronze_atui_axi_a/index.html
===================================================================================================================================================

042321     bronze_atut_apb_a   -28.38            -1557.52             59              4           1625         392.99         40.54%           0.24

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      25      -28     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
      31      -28     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_bus                                                                                          
       1      -26     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_last                                                                                         

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_two/bronze_atut_apb_a/index.html
===================================================================================================================================================

042321     bronze_atut_axi_a   -29.20          -381408.84          20995             25         226094       44292.00         60.03%           2.79

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      11      -29     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
       6      -29     u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
      10      -29     u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_two/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_three
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              4           1760         468.92         13.36%           0.24

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three/bronze_atui_apb_a/index.html
===================================================================================================================================================

042321     bronze_atui_axi_a   -71.69          -781204.47          17446             23         209777       42301.71         46.39%           2.67

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      78      -71     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
     117      -71     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       2      -71     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_bSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three/bronze_atui_axi_a/index.html
===================================================================================================================================================

042321     bronze_atut_apb_a   -37.41            -1427.69             42              7           2010         445.79         39.22%           0.25

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      38      -37     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_bus                                                                                          
       1      -36     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_last                                                                                         
       1      -33     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three/bronze_atut_apb_a/index.html
===================================================================================================================================================

042321     bronze_atut_axi_a  -112.21         -2721707.28          34772             35         320524       59431.55         55.24%           3.39

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     360     -110     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       7     -110     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
      15     -109     u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
===================================================================================================================================================
bronze_phase_three_4
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_apb_a     0.00                0.00              0              4           1760         468.92         13.36%           0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_4/bronze_atui_apb_a/index.html
===================================================================================================================================================

042321     bronze_atui_axi_a   -19.77              -59.43              6             25          60797       13898.00         16.57%           0.58

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -19     u_interrupt/u_apb_csr/u_INTMR/                                                                       interrupt_interrupts                                                                                
       1      -14     u_axi_init/u_axi_ar_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                               sk_atui_1_ar_ready                                                                                  
       1      -11     u_axi_init/u_axi_w_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atui_1_w_ready                                                                                   

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_4/bronze_atui_axi_a/index.html
===================================================================================================================================================

042321     bronze_atut_apb_a   -37.41            -1427.69             42              7           2010         445.79         39.22%           0.24

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      38      -37     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_bus                                                                                          
       1      -36     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_last                                                                                         
       1      -33     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_4/bronze_atut_apb_a/index.html
===================================================================================================================================================

042321     bronze_atut_axi_a   -12.72              -32.66              3             16          28960        6558.93         12.55%           0.39

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -12     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_1_b_ready                                                                                   
       1      -11     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_1_r_ready                                                                                   
       1       -8     u_axi_targ/u_axi_w_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atut_1_w_data                                                                                    

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_4/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================	
===================================================================================================================================================
silver_phase_one_mesh
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     silver_atui_apb_a     0.00                0.00              0              4           1841         506.36         16.42%           0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/042321/silver_phase_one_mesh/silver_atui_apb_a/index.html
===================================================================================================================================================

042321     silver_atui_axi_a   -23.15            -6631.97           1085             21         131190       31766.63         31.95%           1.26

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      73      -23     u_axi_init/u_axi_r_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atui_0_r_data                                                                                    
       1      -23     u_interrupt/u_apb_csr/u_INTMR/                                                                       interrupt_interrupts                                                                                
      94      -22     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                   atpout_bus                                                                                          

http://webfile.arteris.com/~robertp/synthesis/042321/silver_phase_one_mesh/silver_atui_axi_a/index.html
===================================================================================================================================================

042321     silver_atut_apb_a   -29.41            -1574.11             74              5           1608         395.23         38.42%           0.24

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      25      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
       1      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_last                                                                                         
       1      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_valid                                                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/silver_phase_one_mesh/silver_atut_apb_a/index.html
===================================================================================================================================================

042321     silver_atut_axi_a   -25.07            -2856.02            451             16          28954        7034.55         18.20%           0.54

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -25     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_b_ready                                                                                   
       1      -16     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_r_ready                                                                                   
      23      -13     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                   atpout_bus                                                                                          

http://webfile.arteris.com/~robertp/synthesis/042321/silver_phase_one_mesh/silver_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/silver_atui_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/silver_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/silver_atut_apb_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/silver_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_three_atuis
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atui_axi_a   -70.27          -845441.22          17529             27         212150       42164.08         45.15%           2.66

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      14      -70     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
      14      -70     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       2      -70     u_ctl_init/u_ctl_init_queue/u_req_map_queue0_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_a/index.html
===================================================================================================================================================

042321     bronze_atui_axi_b   -81.03          -816666.99          17957             28         212998       42166.08         45.21%           2.68

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     111      -81     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
      88      -80     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       5      -80     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                             

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_b/index.html
===================================================================================================================================================

042321     bronze_atui_axi_c   -76.18          -791064.03          17775             28         213920       42422.17         45.27%           2.53

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      55      -76     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
      12      -75     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       3      -75     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                             

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_c/index.html
===================================================================================================================================================

042321     bronze_atui_axi_d   -61.76          -824570.07          23653             27         250159       56080.84         43.01%           2.97

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      77      -61     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       6      -61     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                             
      22      -61     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_d/index.html
===================================================================================================================================================

042321     bronze_atui_axi_e   -65.47         -1026914.18          24706             27         255457       56100.81         41.39%           2.86

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       2      -65     u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupbytesToBoundaryMask/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
       6      -65     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
      14      -65     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_e/index.html
===================================================================================================================================================

042321     bronze_atui_axi_f   -50.87          -677844.42          23918             31         250085       56181.89         42.80%           3.02

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       2      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
      10      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       9      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuis/bronze_atui_axi_f/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_b/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_c/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_d/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_e/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuis/output/synthesis/synopsys/top/bronze_atui_axi_f/reports
===================================================================================================================================================
bronze_phase_three_atuts
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
042321     bronze_atut_axi_a  -112.21         -2721707.28          34772             35         320524       59431.55         55.24%           3.40

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     360     -110     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       7     -110     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
      15     -109     u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_a/index.html
===================================================================================================================================================

042321     bronze_atut_axi_b  -103.08         -2495788.33          35306             30         319074       59130.66         55.41%           3.31

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       5     -102     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
     244     -102     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       3     -102     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_non_ctxt_prot_reg/                                                  

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_b/index.html
===================================================================================================================================================

042321     bronze_atut_axi_c  -100.76         -2502847.66          37249             34         339900       63973.79         51.68%           3.46

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     248     -100     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
      11      -99     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND0/                                                  u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
      25      -99     u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_c/index.html
===================================================================================================================================================

042321     bronze_atut_axi_d  -102.48         -2515608.15          36730             32         340793       63951.90         51.55%           3.51

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     969     -101     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       5     -101     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       
      15     -101     u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_d/index.html
===================================================================================================================================================

042321     bronze_atut_axi_e  -105.37         -2593976.81          36945             31         339710       63964.36         51.54%           3.44

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     681     -105     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       6     -104     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_excl_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 
       3     -104     u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_e/index.html
===================================================================================================================================================

042321     bronze_atut_axi_f  -106.48         -2554993.16          36669             34         338957       63834.74         51.20%           3.28

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     950     -105     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1     -105     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
      13     -104     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_excl_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 

http://webfile.arteris.com/~robertp/synthesis/042321/bronze_phase_three_atuts/bronze_atut_axi_f/index.html
===================================================================================================================================================
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_b/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_c/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_d/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_e/reports
/scratch/robertp/042321_synth/hw-sym/dv/bronze_phase_three_atuts/output/synthesis/synopsys/top/bronze_atut_axi_f/reports
===================================================================================================================================================

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/16/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Have not integrated Troy’s history feature across past weekly runs yet

-	Bronze phase one -34/-19ps; Change of -11/-6ps; atut is flop2io
-	Bronze phase two -47/-52ps; Change of -1/0ps; (rob=4 is now the default)
-	Bronze phase three -83/-158ps; Change of -30/+4ps
-	Bronze phase three_4 -17/-21ps; 1st run (atu*_a only)

-	Silver phase one mesh -60/-19ps; Change of -7/0ps

-	synthesis_4x4_weekly (atui only) -917 Change of -60ps respectively 

-	sym_synth was not run

Condensed Report
===================================================================================================================================================
bronze_phase_one
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a   -34.62          -163321.58           8078             35         106392       22635.90         51.83%           1.93
041621     bronze_atut_axi_a   -19.31             -427.55             66             19          53526       12155.12         15.78%           0.60

===================================================================================================================================================
bronze_phase_two
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a   -46.74          -301854.28          10482             32         247085       73015.35         21.68%           2.77
041621     bronze_atut_axi_a   -52.44          -845422.61          23080             30         262195       49638.26         56.68%           3.21
041621     bronze_atui_apb_a     0.00                0.00              0              5           1775         498.37         15.00%           0.23
041621     bronze_atut_apb_a   -37.19            -2249.87             86              4           2843         588.13         39.55%           0.22
===================================================================================================================================================
bronze_phase_three
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a   -83.80         -1051337.52          18595             29         209787       41948.68         48.07%           2.67
041621     bronze_atut_axi_a  -158.35         -3950502.44          35730             35         325582       59747.44         53.28%           3.04
041621     bronze_atui_apb_a     0.00                0.00              0              6           1761         472.05         14.00%           0.23
041621     bronze_atut_apb_a   -39.08            -1761.94             66              5           3113         623.58         37.55%           0.23
===================================================================================================================================================
bronze_phase_three_4
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a   -17.23             -259.27            117             23          60836       13908.12         15.99%           0.51
041621     bronze_atut_axi_a   -21.83            -1398.42            332             19          28358        6341.34         14.21%           0.34
041621     bronze_atui_apb_a     0.00                0.00              0              6           1761         472.05         14.00%           0.20
041621     bronze_atut_apb_a   -39.08            -1761.94             66              5           3113         623.58         37.55%           0.21
===================================================================================================================================================
silver_phase_one
===================================================================================================================================================
                                                                              Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                                 WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     one_phase_silver_mesh_atui_axi_a   -21.92            -2686.27            623             25         128732       31089.96         29.15%           0.98
041621     one_phase_silver_mesh_atut_axi_a   -19.20             -228.01            102             23          48644       10000.47         24.54%           0.68
041621     one_phase_silver_mesh_atui_apb_a     0.00                0.00              0              5           1845         508.61         13.49%           0.20
041621     one_phase_silver_mesh_atut_apb_a   -32.31            -1932.84             81              4           2825         577.11         36.76%           0.21
===================================================================================================================================================
synthesis_4x4_weekly_atui
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a  -917.53       -256233046.88         354550             34        1876309      356853.33         62.84%          18.76

===================================================================================================================================================
===================================================================================================================================================


Detailed Report
===================================================================================================================================================
bronze_phase_one
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a   -34.62          -163321.58           8078             35         106392       22635.90         51.83%           1.93

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     627      -34     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
     138      -34     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1      -34     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_one/bronze_atui_axi_a/index.html
===================================================================================================================================================

041621     bronze_atut_axi_a   -19.31             -427.55             66             19          53526       12155.12         15.78%           0.60

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -19     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_b_ready                                                                                   
       1      -17     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_r_ready                                                                                   
      27      -13     u_axi_targ/u_axi_w_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atut_0_w_data                                                                                    

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_one/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_two
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_apb_a     0.00                0.00              0              5           1775         498.37         15.00%           0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_two/bronze_atui_apb_a/index.html
===================================================================================================================================================

041621     bronze_atui_axi_a   -46.74          -301854.28          10482             32         247085       73015.35         21.68%           2.77

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       7      -44     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
      26      -44     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
       1      -44     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_response_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/           

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_two/bronze_atui_axi_a/index.html
===================================================================================================================================================

041621     bronze_atut_apb_a   -37.19            -2249.87             86              4           2843         588.13         39.55%           0.22

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      32      -37     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_bus                                                                                          
      24      -37     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
       1      -28     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_first                                                                                        

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_two/bronze_atut_apb_a/index.html
===================================================================================================================================================

041621     bronze_atut_axi_a   -52.44          -845422.61          23080             30         262195       49638.26         56.68%           3.21

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       7      -52     u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1      -52     u_ctl_targ/u_ctl_targ_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 
      13      -52     u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_two/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_three
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_apb_a     0.00                0.00              0              6           1761         472.05         14.00%           0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three/bronze_atui_apb_a/index.html
===================================================================================================================================================

041621     bronze_atui_axi_a   -83.80         -1051337.52          18595             29         209787       41948.68         48.07%           2.67

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      27      -83     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
      16      -83     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
      11      -83     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three/bronze_atui_axi_a/index.html
===================================================================================================================================================

041621     bronze_atut_apb_a   -39.08            -1761.94             66              5           3113         623.58         37.55%           0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      35      -39     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_bus                                                                                          
       1      -38     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_last                                                                                         
       1      -35     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_valid                                                                                        

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three/bronze_atut_apb_a/index.html
===================================================================================================================================================

041621     bronze_atut_axi_a  -158.35         -3950502.44          35730             35         325582       59747.44         53.28%           3.04

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     582     -158     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
     228     -158     u_ctl_targ/u_ctl_targ_context/u_path_lookup_beats/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
     127     -157     u_ctl_targ/u_ctl_targ_context/u_path_lookup_respRcvd/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
bronze_phase_three_4
===================================================================================================================================================
                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_apb_a     0.00                0.00              0              6           1761         472.05         14.00%           0.20

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three_4/bronze_atui_apb_a/index.html
===================================================================================================================================================

041621     bronze_atui_axi_a   -17.23             -259.27            117             23          60836       13908.12         15.99%           0.51

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -17     u_interrupt/u_apb_csr/u_INTMR/                                                                       interrupt_interrupts                                                                                
       1      -16     u_axi_init/u_axi_ar_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                               sk_atui_1_ar_ready                                                                                  
       1       -9     u_axi_init/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                              sk_atui_1_r_valid                                                                                   

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three_4/bronze_atui_axi_a/index.html
===================================================================================================================================================

041621     bronze_atut_apb_a   -39.08            -1761.94             66              5           3113         623.58         37.55%           0.21

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      35      -39     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_bus                                                                                          
       1      -38     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_last                                                                                         
       1      -35     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_valid                                                                                        

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three_4/bronze_atut_apb_a/index.html
===================================================================================================================================================

041621     bronze_atut_axi_a   -21.83            -1398.42            332             19          28358        6341.34         14.21%           0.34

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -21     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_1_b_ready                                                                                   
       6      -13     u_axi_targ/u_axi_aw_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                             sk_atut_1_aw_addr                                                                                   
       1      -13     u_axi_targ/u_axi_ar_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                             sk_atut_1_ar_burst                                                                                  

http://webfile.arteris.com/~robertp/synthesis/041621/bronze_phase_three_4/bronze_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/bronze_phase_three_4/output/synthesis/synopsys/top/bronze_atut_axi_a/reports
===================================================================================================================================================
silver_phase_one
===================================================================================================================================================
                                                                              Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                                 WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================

041621     one_phase_silver_mesh_atui_apb_a     0.00                0.00              0              5           1845         508.61         13.49%           0.20

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

http://webfile.arteris.com/~robertp/synthesis/041621/silver_phase_one/one_phase_silver_mesh_atui_apb_a/index.html
===================================================================================================================================================

041621     one_phase_silver_mesh_atui_axi_a   -21.92            -2686.27            623             25         128732       31089.96         29.15%           0.98

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -21     u_axi_init/u_axi_w_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atui_0_w_ready                                                                                   
       1      -13     u_axi_init/u_axi_aw_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                               sk_atui_0_aw_ready                                                                                  
      11      -13     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                   atpout_bus                                                                                          

http://webfile.arteris.com/~robertp/synthesis/041621/silver_phase_one/one_phase_silver_mesh_atui_axi_a/index.html
===================================================================================================================================================

041621     one_phase_silver_mesh_atut_apb_a   -32.31            -1932.84             81              4           2825         577.11         36.76%           0.21

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      41      -32     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_bus                                                                                          
      13      -30     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
       1      -30     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_last                                                                                         

http://webfile.arteris.com/~robertp/synthesis/041621/silver_phase_one/one_phase_silver_mesh_atut_apb_a/index.html
===================================================================================================================================================

041621     one_phase_silver_mesh_atut_axi_a   -19.20             -228.01            102             23          48644       10000.47         24.54%           0.68

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -19     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_r_ready                                                                                   
       1      -18     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_b_ready                                                                                   
      11      -12     u_axi_targ/u_axi_w_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atut_0_w_data                                                                                    

http://webfile.arteris.com/~robertp/synthesis/041621/silver_phase_one/one_phase_silver_mesh_atut_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/silver_phase_one/output/synthesis/synopsys/top/one_phase_silver_mesh_atui_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/silver_phase_one/output/synthesis/synopsys/top/one_phase_silver_mesh_atui_axi_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/silver_phase_one/output/synthesis/synopsys/top/one_phase_silver_mesh_atut_apb_a/reports
/scratch/robertp/041621_synth/hw-sym/dv/silver_phase_one/output/synthesis/synopsys/top/one_phase_silver_mesh_atut_axi_a/reports
===================================================================================================================================================
===================================================================================================================================================
synthesis_4x4_weekly_atui
===================================================================================================================================================

                                                               Violating      Levels of      Leaf Cell         Design          % LVT        Runtime
                                  WNS                 TNS          Paths          Logic          Count           Area           Area        (hours)
===================================================================================================================================================
041621     bronze_atui_axi_a  -917.53       -256233046.88         354550             34        1876309      356853.33         62.84%          18.76

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      33     -917     u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/ u_ctl_init/u_resp_dp_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                           
     115     -914     u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_data_[]/u_valid_bits_reg/                 u_ctl_init/u_resp_dp_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                           
      53     -912     u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_data_[]/u_valid_bits_reg/                 u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_response_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/           

http://webfile.arteris.com/~robertp/synthesis/041621/synthesis_4x4_weekly_atui/bronze_atui_axi_a/index.html
===================================================================================================================================================
/scratch/robertp/041621_synth/hw-sym/dv/synthesis_4x4_weekly_atui/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
===================================================================================================================================================



</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/09/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Report format now includes lvt&amp;runtime data, plus links to Troy’s html pages in the “Detailed Report” section

-	Bronze phase one -45/-25ps; Change of +9/-2ps; atut is flop2io
-	Bronze phase two -47/-52ps; Change of +3/-5ps; (rob=4 is not the default)
-	Bronze phase three -112/-154ps; Change of -15/-38ps; atut fixed mon stats path

-	Silver phase one -60/-19ps; Change of -7/0ps; synth version of tcl removed the atp io2flop path

-	synthesis_4x4_weekly t -975/-507ps; Change of +40/+10ps respectively 

-	sym_synth was not run

Condensed Report
================================================================================================================================================================================================
bronze_phase_one
================================================================================================================================================================================================
                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a   -45.98          -212160.17                8054                  28              104190            22049.11              49.69%                1.76
040921     bronze_atut_axi_a   -25.91            -1182.60                 280                  19               51626            11937.14              15.17%                0.55
================================================================================================================================================================================================
bronze_phase_two
================================================================================================================================================================================================
                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a   -47.61          -312461.21               10449                  29              247963            73143.23              22.35%                2.68
040921     bronze_atut_axi_a   -52.11          -893616.46               23604                  22              267109            49715.44              55.44%                2.74
040921     bronze_atui_apb_a     0.00                0.00                   0                   6                1800              499.07              14.43%                0.22
040921     bronze_atut_apb_a   -29.93            -1880.83                  81                   9                2810              584.60              38.76%                0.22
================================================================================================================================================================================================
bronze_phase_three
================================================================================================================================================================================================
                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a  -112.63         -1576871.34               20286                  28              206762            41545.79              47.16%                2.29
040921     bronze_atut_axi_a  -154.82         -3944633.06               35665                  39              320278            58826.92              53.59%                2.92
040921     bronze_atui_apb_a     0.00                0.00                   0                   3                1745              463.72              13.84%                0.22
040921     bronze_atut_apb_a   -37.18            -1642.82                  64                   5                3098              621.66              39.33%                0.23
================================================================================================================================================================================================
silver_phase_one_mesh
================================================================================================================================================================================================
                                                 WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     one_phase_silver_mesh_atui_axi_a   -60.73          -242208.66               13029                  33              129751            31283.35              34.94%                1.00
040921     one_phase_silver_mesh_atut_axi_a   -18.88            -5936.66                 428                  20               48996            10042.87              26.05%                0.69
040921     one_phase_silver_mesh_atui_apb_a     0.00                0.00                   0                   6                1812              505.31              15.76%                0.21
040921     one_phase_silver_mesh_atut_apb_a   -29.01            -1823.26                  80                   5                2806              578.69              39.63%                0.22
================================================================================================================================================================================================
synthesis_4x4_weekly
================================================================================================================================================================================================
                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a  -975.79       -274966031.25              356887                  35             1891896           357732.69              62.87%               19.11
040921     bronze_atut_axi_a  -507.68        -12615797.85               57833                  41             1584555           223157.39              46.89%               14.32

================================================================================================================================================================================================
================================================================================================================================================================================================

Detailed Report
================================================================================================================================================================================================
bronze_phase_one
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a   -45.98          -212160.17                8054                  28              104190            22049.11              49.69%                1.76

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     221      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
     176      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
     250      -45     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_one/html/bronze_atui_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_axi_a   -25.91            -1182.60                 280                  19               51626            11937.14              15.17%                0.55

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1      -25     u_axi_targ/u_axi_b_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_b_ready                                                                                   
       1      -19     u_axi_targ/u_axi_r_pipe/u_rdy_vld_pipe_ctl/u_ptr_reg/                                                sk_atut_0_r_ready                                                                                   
      67      -13     u_axi_targ/u_axi_w_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                              sk_atut_0_w_data                                                                                    

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_one/html/bronze_atut_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atut_axi_a/reports

================================================================================================================================================================================================
bronze_phase_two
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_apb_a     0.00                0.00                   0                   6                1800              499.07              14.43%                0.22

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/html/bronze_atui_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a   -47.61          -312461.21               10449                  29              247963            73143.23              22.35%                2.68

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     451      -47     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
       1      -47     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
      38      -46     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/html/bronze_atui_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_apb_a   -29.93            -1880.83                  81                   9                2810              584.60              38.76%                0.22

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      24      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
      30      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_bus                                                                                          
       1      -27     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_last                                                                                         

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/html/bronze_atut_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_axi_a   -52.11          -893616.46               23604                  22              267109            49715.44              55.44%                2.74

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       2      -52     u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       6      -52     u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1      -51     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_age_queue_data83/                    

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/html/bronze_atut_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atut_axi_a/reports

================================================================================================================================================================================================
bronze_phase_three
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_apb_a     0.00                0.00                   0                   3                1745              463.72              13.84%                0.22

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/html/bronze_atui_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_apb_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a  -112.63         -1576871.34               20286                  28              206762            41545.79              47.16%                2.29

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       1     -111     u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
       1     -111     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
       2     -111     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/html/bronze_atui_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atui_axi_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_apb_a   -37.18            -1642.82                  64                   5                3098              621.66              39.33%                0.23

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      33      -37     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_bus                                                                                          
       4      -35     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
       1      -35     u_vc_smi_pkt/u_smi_pkt0/u_pkt_gen/u_pkt_state_R/                                                     atpout_valid                                                                                        

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/html/bronze_atut_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_apb_a/reports
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_axi_a  -154.82         -3944633.06               35665                  39              320278            58826.92              53.59%                2.92

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     601     -154     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       2     -152     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
       9     -152     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       

file:///scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/html/bronze_atut_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atut_axi_a/reports

================================================================================================================================================================================================
silver_phase_one_mesh
================================================================================================================================================================================================

                                                 WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     one_phase_silver_mesh_atui_apb_a     0.00                0.00                   0                   6                1812              505.31              15.76%                0.21

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            

file:///scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/html/one_phase_silver_mesh_atui_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atui_apb_a/reports
================================================================================================================================================================================================

                                                 WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     one_phase_silver_mesh_atui_axi_a   -60.73          -242208.66               13029                  33              129751            31283.35              34.94%                1.00

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      50      -60     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
       8      -59     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
      14      -58     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/

file:///scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/html/one_phase_silver_mesh_atui_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atui_axi_a/reports
================================================================================================================================================================================================

                                                 WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     one_phase_silver_mesh_atut_apb_a   -29.01            -1823.26                  80                   5                2806              578.69              39.63%                0.22

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      31      -29     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                              atpout_bus                                                                                          
      21      -28     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_bus                                                                                          
       1      -28     u_vc_smi_pkt/u_smi_pkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                   atpout_first                                                                                        

file:///scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/html/one_phase_silver_mesh_atut_apb_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atut_apb_a/reports
================================================================================================================================================================================================

                                                 WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     one_phase_silver_mesh_atut_axi_a   -18.88            -5936.66                 428                  20               48996            10042.87              26.05%                0.69

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     406      -18     atpin_valid                                                                                          u_vc_smi_depkt/u_smi_depkt0/u_atp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                              
       1       -5     atpin_valid                                                                                          u_vc_smi_depkt/u_smi_depkt0/u_atp_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                              

file:///scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/html/one_phase_silver_mesh_atut_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atut_axi_a/reports

================================================================================================================================================================================================
synthesis_4x4_weekly_atui
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atui_axi_a  -975.79       -274966031.25              356887                  35             1891896           357732.69              62.87%               19.11

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     116     -975     u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_data_[]/u_valid_bits_reg/                 u_ctl_init/u_resp_dp_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                           
       9     -975     u_vc_smi_depkt/u_smi_depkt0/u_smi_dp_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_user_1/u_valid_bits_reg/                 
      10     -973     u_vc_smi_depkt/u_smi_depkt0/u_smi_dp_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_user_1/u_data_accum_reg/                 

file:///scratch/robertp/040921_synth/hw-sym/dv/synthesis_4x4_weekly_atui/html/bronze_atui_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/synthesis_4x4_weekly_atui/output/synthesis/synopsys/top/bronze_atui_axi_a/reports

================================================================================================================================================================================================
synthesis_4x4_weekly_atut
================================================================================================================================================================================================

                                  WNS                 TNS     Violating paths     Levels of Logic     Leaf Cell Count         Design Area          % LVT Area      RunTime(hours)
040921     bronze_atut_axi_a  -507.68        -12615797.85               57833                  41             1584555           223157.39              46.89%               14.32

   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     913     -507     u_ctl_targ/u_ctl_targ_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 
      86     -507     u_ctl_targ/u_ctl_targ_req_dp/u_beat_cnt_R/                                                           u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 
       1     -504     u_vc_smi_depkt/u_smi_depkt0/u_smi_dp_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 

file:///scratch/robertp/040921_synth/hw-sym/dv/synthesis_4x4_weekly_atut/html/bronze_atut_axi_a/index.html

/scratch/robertp/040921_synth/hw-sym/dv/synthesis_4x4_weekly_atut/output/synthesis/synopsys/top/bronze_atut_axi_a/reports



</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>04/02/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	build_custom_project_image not run for 04/02 checkout, so rtl snapshot may have been from 04/01 maestro build
-	
-	Bronze phase one atui back below -50ps
-	
-	Bronze phase two atui up to -181ps from -84ps last week (rob=16)
-	Bronze phase two atui with rob=4 at -50ps
-	
-	Bronze phase three atui at -127ps; path entirely within context; rob sizing change had zero impact
-	Bronze phase three -190ps same as last week; pmon stats through exclusive monitor dominates this week; poison logic right there, too
-	
-	Silver phase one atui flop2flop improves from -90ps to -47ps
-	Silver phase one io2flop io2flop atpin at -236ps; bypass path in input flop
-	
-	synthesis_4x4_weekly running 14 hours so far; atui at -780ps (-870 at 20 hours last week) and crunching;  atut not run
-	sym_synth was not run

Bronze phase one

040221 bronze_atui_axi_a.qor.rpt: WNS: 0.03657  TNS: 180.19540  Violating Paths: 8489  Levels of Logic: 35  Leaf Cell Count: 103058 Design Area: 22276.55022
040221 bronze_atut_axi_a.qor.rpt: WNS: 0.02752  TNS:   2.44835  Violating Paths:  465  Levels of Logic: 20  Leaf Cell Count:  51428 Design Area: 11916.19188

/scratch/robertp/040221_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

040221 bronze_atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:  0  Levels of Logic: 5  Leaf Cell Count: 1762 Design Area: 492.24959
040221 bronze_atut_apb_a.qor.rpt: WNS: 0.03148  TNS: 1.93260  Violating Paths: 81  Levels of Logic: 9  Leaf Cell Count: 2791 Design Area: 581.18399

rob=16 040221 bronze_atui_axi_a.qor.rpt: WNS: 0.18139  TNS: 1890.63281  Violating Paths: 42375  Levels of Logic: 31  Leaf Cell Count: 635522 Design Area: 218799.39826
rob=04 040221 bronze_atui_axi_a.qor.rpt: WNS: 0.05026  TNS:  361.25027  Violating Paths: 11155  Levels of Logic: 31  Leaf Cell Count: 247848 Design Area:  73071.41743

040221 bronze_atut_axi_a.qor.rpt: WNS: 0.04781  TNS:  748.92151  Violating Paths: 23093  Levels of Logic: 26  Leaf Cell Count: 259716 Design Area:  49126.88595


Notes:
-	Top atui path is from context to rob memory wrapper

/scratch/robertp/040221_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

040221 bronze_atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:  0  Levels of Logic: 4  Leaf Cell Count: 1738 Design Area: 458.18880
040221 bronze_atut_apb_a.qor.rpt: WNS: 0.03789  TNS: 1.62213  Violating Paths: 64  Levels of Logic: 5  Leaf Cell Count: 3104 Design Area: 626.30400

rob=16 040221 bronze_atui_axi_a.qor.rpt: WNS: 0.12150  TNS: 1681.20605  Violating Paths: 21201  Levels of Logic: 30  Leaf Cell Count: 290869 Design Area: 61700.35178
rob=04 040221 bronze_atui_axi_a.qor.rpt: WNS: 0.12771  TNS: 1544.19495  Violating Paths: 20208  Levels of Logic: 33  Leaf Cell Count: 206184 Design Area: 41638.11811

040221 bronze_atut_axi_a.qor.rpt: WNS: 0.19252  TNS: 4054.68066  Violating Paths: 35729  Levels of Logic: 36  Leaf Cell Count: 319477 Design Area: 59045.72113


Notes:
-	Top atui path is from pam_pipe to rob
-	Top atut path is poison logic

/scratch/robertp/040221_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Silver phase one mesh

040221 one_phase_silver_mesh_atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:  0  Levels of Logic: 5  Leaf Cell Count: 1808 Design Area: 499.98719
040221 one_phase_silver_mesh_atut_apb_a.qor.rpt: WNS: 0.02787  TNS: 1.77384  Violating Paths: 81  Levels of Logic: 4  Leaf Cell Count: 2754 Design Area: 576.59519

040221 one_phase_silver_mesh_atui_axi_a.qor.rpt: WNS: 0.23640  TNS: 2201.11548  Violating Paths: 14776  Levels of Logic: 22  Leaf Cell Count: 215623 Design Area: 63509.77904
040221 one_phase_silver_mesh_atut_axi_a.qor.rpt: WNS: 0.01908  TNS:    5.78803  Violating Paths:   415  Levels of Logic:  3  Leaf Cell Count: 48986 Design Area: 9974.49591

Notes:

/scratch/robertp/040221_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atu*_axi_*/reports/one_phase_silver_mesh_atu*_axi*.*.rpt

synthesis_4x4_weekly – running 14 hours so far; working on atui

sym_synth_4x4_512e_256e – was not run


Miscellaneous

Bronze phase two top atui paths (rob=16)
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
     328     -181     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/u_addr_reg/       u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat2_dffre/q_reg
       1     -173     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
       1     -164     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
       5     -161     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1     -159     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
      51     -155     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1     -155     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       4     -154     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1     -151     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1     -150     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                

Bronze phase two top atui paths (rob=4)
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      91      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
       7      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
      24      -50     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
       4      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
       2      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
       1      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       1      -49     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/  
                             
Bronze phase two top atut paths
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      31      -47     u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       7      -47     u_ctl_targ/u_ctl_targ_context/u_path_lookup_boffset/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       3      -47     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
      15      -47     u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1      -47     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
       2      -47     u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1      -47     u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
       1      -47     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_valid1/                     
       1      -47     u_ctl_targ/u_ctl_targ_context/u_path_lookup_unPackFixed/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
       1      -46     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data1/                      

Bronze phase three top atui paths (rob=16)
    TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      81     -121     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       5     -121     u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupstriped/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
       3     -121     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
      49     -120     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
      14     -120     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_pmon_stats/u_LAT_TMR[]/u_tmr_/                                                                    
       2     -119     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
       3     -118     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1     -118     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1     -118     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                
       1     -117     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            

Bronze phase three top atui paths (rob=4)
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       5     -127     u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupgroup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
       4     -127     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
      15     -127     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
       7     -126     u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupgroup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/
       3     -126     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       2     -126     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_pmon_stats/u_LAT_TMR[]/u_tmr_/                                                                    
       1     -125     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
       7     -125     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
       2     -124     u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
       1     -124     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     

Bronze phase three top atut paths
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
      28     -192     u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
     870     -192     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
     102     -192     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                    

Silver phase one mesh atui top paths
   TOTAL    SLACK     STARTPOINT                                                                                           ENDPOINT                                                                                            
       6      -49     u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
       2      -48     u_ctl_init/u_ctl_init_queue/u_req_map_queue0_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1    u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
       1      -48     u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_ctl/u_valid_reg/                             
       2      -48     u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
       1      -48     u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/   
       1      -48     u_ctl_init/csr_gen/u_CTLRLGRA/                                                                       u_ctl_init/u_ctl_rateLmt/u_rate_limiter_register/                                                   
       1      -48     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
       1      -48     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_sel_entry_oh_vec/                                     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/u_addr_reg/      
       1      -48     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/   
       1      -48     u_ctl_init/csr_gen/u_CTLRLQCP0/                                                                      u_ctl_init/u_ctl_rateLmt/u_rate_limiter_register/                                          
                               
Silver phase one mesh atut top paths
-


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/26/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one atui at -67; path to error register got worse by 50ps
-	Bronze phase two atui at -84ps from -391ps last week
-	Bronze phase three atui improves from -220ps to -110ps; memory wrapper no longer top path; now paths from pam_pipe to rob and splitting logic
-	Bronze phase three atut worse by 20ps to -190ps; seems to be internal ctl_targ impact from poison logic
-	Silver mesh run crashed; ‘Can’t find lib’
-	synthesis_4x4_weekly running 20 hours so far; atui at -870ps (-1100 last week at this point) and crunching;  atut not run, no rtl improvements made
-	sym_synth was not run

Bronze phase one

032621 bronze_atui_axi_a.qor.rpt: WNS: 0.06723  TNS: 396.06833  Violating Paths: 9423  Levels of Logic: 33  Leaf Cell Count: 100660 Design Area: 21915.89742
032621 bronze_atut_axi_a.qor.rpt: WNS: 0.02752  TNS:   2.44835  Violating Paths:  465  Levels of Logic: 20  Leaf Cell Count:  51428 Design Area: 11916.19188

/scratch/robertp/032621_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

032621 bronze_atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths:  0  Levels of Logic: 6  Leaf Cell Count: 2361 Design Area: 608.50560
032621 bronze_atut_apb_a.qor.rpt: WNS: 0.03199  TNS: 1.93362  Violating Paths: 82  Levels of Logic: 4  Leaf Cell Count: 2615 Design Area: 556.79999

032621 bronze_atui_axi_a.qor.rpt: WNS: 0.08486  TNS: 844.21356  Violating Paths: 14575  Levels of Logic: 32  Leaf Cell Count: 628656 Design Area: 216851.73118
032621 bronze_atut_axi_a.qor.rpt: WNS: 0.05043  TNS: 780.11438  Violating Paths: 22811  Levels of Logic: 29  Leaf Cell Count: 260481 Design Area:  49232.35155

Notes:
-	Top atui path is from context to rob memory wrapper

/scratch/robertp/032621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

032621 bronze_atui_apb_a.qor.rpt: WNS: 0.00097  TNS: 0.00097  Violating Paths:  1  Levels of Logic: 4  Leaf Cell Count: 2201 Design Area: 546.60480
032621 bronze_atut_apb_a.qor.rpt: WNS: 0.03786  TNS: 2.12060  Violating Paths: 64  Levels of Logic: 5  Leaf Cell Count: 3120 Design Area: 636.57600

032621 bronze_atui_axi_a.qor.rpt: WNS: 0.11175  TNS: 1578.25537  Violating Paths: 21221  Levels of Logic: 35  Leaf Cell Count: 292992 Design Area: 61983.26379
032621 bronze_atut_axi_a.qor.rpt: WNS: 0.19101  TNS: 3907.30713  Violating Paths: 36305  Levels of Logic: 38  Leaf Cell Count: 323653 Design Area: 59235.18680

Notes:
-	Top atui path is from pam_pipe to rob
-	Top atut path is poison logic

/scratch/robertp/032621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/bronze_atu*_axi_*/reports/bronze_atu*_axi*.timing_max.flop2flop.rpt

Silver phase one mesh – run crashed

Notes:
-	Run crashed; ‘Can’t find lib’

/scratch/robertp/032621_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/one_phase_silver_mesh_atu*_axi_*/reports/one_phase_silver_mesh_atu*_axi*.*.rpt

synthesis_4x4_weekly – running 20 hours so far; working on atui

sym_synth_4x4_512e_256e – was not run


Miscellaneous

Bronze phase one top atui paths
-0.06723        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
-0.06655        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.06654        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
-0.06630        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
-0.06629        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.06616        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
-0.06556        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.06509        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.06447        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.06342        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/       

Bronze phase two top atui paths
-0.08486        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/u_addr_reg/       u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat2_dffre/q_reg
-0.08482        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_first/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08478        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.08478        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.08474        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.08461        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_type/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08456        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_last/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08453        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.08419        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_buf/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08417        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_split/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/

Bronze phase two top atut paths
-0.05043        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05038        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05008        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05008        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.04972        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_valid1/                     
-0.04947        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data1/                      
-0.04937        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
-0.04923        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_valid0/                     
-0.04886        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       
-0.04855        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/

Bronze phase three top atui paths
-0.11175        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/   
-0.11161        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.11086        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.11011        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_pmon_stats/u_LAT_TMR[]/u_tmr_/                                                                    
-0.10907        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                        
-0.10907        u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
-0.10905        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.10902        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.10867        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.10786        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_narrow_shift/    
 
Bronze phase three top atut paths
-0.19101        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.19062        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.18712        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data_in/                   
-0.18691        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.18563        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      

Silver phase one mesh atui top paths
-
                               
Silver phase one mesh atut top paths
-

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/19/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one remains stable
-	Bronze phase two atui at -391ps; rob memory wrapper down 25ps from last week
-	Bronze phase two atut timing inches down to -54ps from -80ps last week
-	Bronze phase three atut pmon stats path ballooned by 50ps to -170ps; seems to be internal ctl_targ impact from poison logic
-	Silver mesh run shows the rob path at -348ps for ctl init; ctl_targ flop2flop is at 0ps (because there are only 64 context entries)
-	synthesis_4x4_weekly running 24 hours so far; ctl_init at -1100ps and crunching
-	sym_synth was not run

Bronze phase one

031921 atui_axi_a.qor.rpt: WNS: 0.01856  TNS: 37.17842  Violating Paths: 5280  Levels of Logic: 21  Gated Regs: xx.xx%  Leaf Cell Count: 103272
031921 atut_axi_a.qor.rpt: WNS: 0.02144  TNS: 0.66110  Violating Paths: 60  Levels of Logic: 18  Gated Regs: xx.xx%  Leaf Cell Count: 51536

/scratch/robertp/031921_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

031921 atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 1625
031921 atut_apb_a.qor.rpt: WNS: 0.03058  TNS: 1.87234  Violating Paths: 81  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 2648

031921 atui_axi_a.qor.rpt: WNS: 0.39167  TNS: 2543.79199  Violating Paths: 40555  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count: 760228
031921 atut_axi_a.qor.rpt: WNS: 0.05429  TNS: 839.75946  Violating Paths: 23344  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count: 260616

Notes:
-	Top atui path is from context to rob memory wrapper

/scratch/robertp/031921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

031921 atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2118
031921 atut_apb_a.qor.rpt: WNS: 0.03827  TNS: 2.14613  Violating Paths: 65  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 3137

031921 atui_axi_a.qor.rpt: WNS: 0.22015  TNS: 2629.73730  Violating Paths: 21962  Levels of Logic: 37  Gated Regs: xx.xx%  Leaf Cell Count: 292125
031921 atut_axi_a.qor.rpt: WNS: 0.17153  TNS: 4508.15967  Violating Paths: 37084  Levels of Logic: 36  Gated Regs: xx.xx%  Leaf Cell Count: 328714

Notes:
-	Top atui path is from context to rob memory wrapper
-	Top atut path is ctl_targ and/or exclusive monitor to pmon_stats

/scratch/robertp/031921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Silver phase one mesh

031921 atui_apb_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 1624
031921 atut_apb_a.qor.rpt: WNS: 0.02848  TNS: 1.59201  Violating Paths: 79  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2567

031921 atui_axi_a.qor.rpt: WNS: 0.34861  TNS: 3377.65259  Violating Paths: 15193  Levels of Logic: 23  Gated Regs: xx.xx%  Leaf Cell Count: 242086
031921 atut_axi_a.qor.rpt: WNS: 0.02264  TNS: 0.35542  Violating Paths: 40  Levels of Logic: 22  Gated Regs: xx.xx%  Leaf Cell Count: 48930

Notes:
-	Top atut path is axi_b_ready flop2io axi_b_ready with output mux (I thought those were removed; will check)

/scratch/robertp/031921_synth/hw-sym/dv/silver_phase_one_mesh/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

synthesis_4x4_weekly – running 24 hours so far; still working on atui

sym_synth_4x4_512e_256e – was not run


Miscellaneous

Bronze phase two top atui paths
-0.39167        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.39121        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_8/                                            u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.39108        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_12/                                           u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.39087        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.33347        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.31838        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
-0.31813        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.30530        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.29647        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
-0.27899        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_readId/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/

Bronze phase two top atut paths
-0.05429        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05419        u_ctl_targ/u_ctl_targ_context/u_path_lookup_boffset/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05417        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.05408        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
-0.05406        u_vc_smi_pkt/u_smi_pkt0/u_smi_hdr_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                               u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05384        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_valid1/                     
-0.05383        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05382        u_ctl_targ/u_ctl_targ_context/u_path_lookup_unPackFixed/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05343        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.05338        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data_in/      

Bronze phase three top atui paths
-0.22015        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_13/                                           u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.22003        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.22002        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_14/                                           u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.21999        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_12/                                           u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.21998        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_1/                                            u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.21986        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_4/                                            u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.21732        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_sn_err_clear_reg/                                       
-0.21725        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.21572        u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
-0.21472        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                  
 
Bronze phase three top atut paths
-0.17149        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.17117        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.17093        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.16903        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       
-0.16899        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_age_queue_data97/                    
-0.16852        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data_in/                   
-0.16790        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_age_queue_data164/                   
-0.16772        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/

Silver phase one mesh atui top paths
-0.24246        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.24235        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_sel_entry_oh_vec/                                     u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.22939        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.19869        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
-0.19424        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_ctl_init_resp_dp/u_err_beat_cnt/                                                       
-0.19082        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_ctl/u_valid_reg/                             
-0.18820        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.18699        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
-0.18584        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.18519        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/
                               
Silver phase one mesh atut top paths
0ps


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/12/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one remains stable
-	Bronze phase two atui knocked 200ps off the rob memory wrapper paths in the last week
-	Bronze phase two atut timing stays at ~-80ps; Lookup paths dominate weekly for 256 entry target context
-	Bronze phase three atut unchanged and is the pmon stats path
-	Silver mesh run shows the rob path for ctl init; ctl_targ is at 0ps (because there are only 64 context entries)
-	synthesis_4x4_weekly was not run
-	sym_synth was not run

Bronze phase one

031221 atui_axi_a.qor.rpt: WNS: 0.02338  TNS: 61.76702  Violating Paths: 6481  Levels of Logic: 25  Gated Regs: xx.xx%  Leaf Cell Count: 103528
031221 atut_axi_a.qor.rpt: WNS: 0.02862  TNS: 0.75937  Violating Paths: 129  Levels of Logic: 18  Gated Regs: xx.xx%  Leaf Cell Count: 51688

/scratch/robertp/031221_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

031221 atui_apb_a.qor.rpt: WNS: 0.01359  TNS: 0.04512  Violating Paths: 5  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 1571
031221 atut_apb_a.qor.rpt: WNS: 0.03079  TNS: 1.89201  Violating Paths: 81  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 2596

031221 atui_axi_a.qor.rpt: WNS: 0.41550  TNS: 3115.80933  Violating Paths: 37918  Levels of Logic: 39  Gated Regs: xx.xx%  Leaf Cell Count: 758873
031221 atut_axi_a.qor.rpt: WNS: 0.08249  TNS: 1543.13013  Violating Paths: 28123  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count: 301117

Notes:
-	Top atui path is from context to rob memory wrapper
-	Top atut path is contained within the ctl target and is he lookup path for beats

/scratch/robertp/031221_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

031221 atui_apb_a.qor.rpt: WNS: 0.04001  TNS: 1.50105  Violating Paths: 42  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 2154
031221 atut_apb_a.qor.rpt: WNS: 0.03859  TNS: 1.98862  Violating Paths: 65  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 2964

031221 atui_axi_a.qor.rpt: WNS: 0.26009  TNS: 2779.57349  Violating Paths: 21017  Levels of Logic: 34  Gated Regs: xx.xx%  Leaf Cell Count: 289107
031221 atut_axi_a.qor.rpt: WNS: 0.12341  TNS: 3054.55493  Violating Paths: 36708  Levels of Logic: 34  Gated Regs: xx.xx%  Leaf Cell Count: 341489

Notes:
-	Only ran the ‘a’ version to reduce compute time
-	Top atui path is from context to rob memory wrapper
-	Top atut path is new and is ctl_targ and/or exclusive monitor to pmon_stats

/scratch/robertp/031221_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Silver phase one mesh

031221 atui_apb_a.qor.rpt: WNS: 0.00969  TNS: 0.03772  Violating Paths: 6  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 1584
031221 atut_apb_a.qor.rpt: WNS: 0.02965  TNS: 1.72285  Violating Paths: 79  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 2634

031221 atui_axi_a.qor.rpt: WNS: 0.27618  TNS: 3206.89331  Violating Paths: 15918  Levels of Logic: 23  Gated Regs: xx.xx%  Leaf Cell Count: 243976
031221 atut_axi_a.qor.rpt: WNS: 0.01345  TNS: 0.03295  Violating Paths: 5  Levels of Logic: 17  Gated Regs: xx.xx%  Leaf Cell Count: 74092

synthesis_4x4_weekly – was not run

sym_synth_4x4_512e_256e – was not run


Miscellaneous

Bronze phase two top atui paths
-0.41550        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.41439        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/   u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.36543        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.36416        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.35973        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.34478        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.34412        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                       
                                
Bronze phase two top atut paths
-0.08249        u_ctl_targ/u_ctl_targ_context/u_path_lookup_beats/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08199        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08186        u_ctl_targ/u_ctl_targ_context/u_path_lookup_beats/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08170        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08153        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
-0.08140        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08094        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data1/                      
-0.08071        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.07993        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       
-0.07973        u_ctl_targ/u_ctl_targ_context/u_path_lookup_boffset/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      

Bronze phase three top atui paths
-0.26009        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_3/                                            u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.25993        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_context_4/                                            u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.25282        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_narrow_shift/                                                       
-0.24891        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.24783        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
-0.24410        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.23316        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.22448        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
-0.22331        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_targ_id/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.22240        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_path_lookup_last/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
 
Bronze phase three top atut paths
-0.12341        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12339        u_ctl_targ/u_ctl_targ_context/u_path_lookup_boffset/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12322        u_ctl_targ/u_ctl_targ_context/u_path_lookup_boffset/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12313        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12302        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12245        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.12217        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12199        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12190        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12135        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_non_ctxt_prot_reg/                  

Silver phase one mesh atui top paths
-0.22988        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.22977        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.20345        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.20178        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                      
-0.19356        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req_dp/u_dp_beat_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                         
-0.18990        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.18325        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req_dp/u_wdata_narrow_buf/u_data_accum_reg/                                   
-0.18321        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
-0.18317        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req_dp/u_dp_beat_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         
-0.18306        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ 
                               
Silver phase one mesh atut top paths
0ps


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>03/07/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one remains stable
-	Bronze phase two atui work continues on the rob memory wrapper 500ps+ path
-	Bronze phase two atut timing stays at ~-90ps; exclusive monitor response path this week
-	Bronze phase three atut 10ps improvement (down to -120ps) peels onion and pmon stats now top path
-	synthesis_4x4_weekly run (started 03/03) crashed after 61 hours and did not report full results
-	sym_synth was not run

Bronze phase one

030721 atui_axi_a.qor.rpt: WNS: 0.03312  TNS: 38.27007  Violating Paths: 5334  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count: 103089
030721 atut_axi_a.qor.rpt: WNS: 0.01625  TNS:  0.28142  Violating Paths:   49  Levels of Logic: 20  Gated Regs: xx.xx%  Leaf Cell Count: 51793

/scratch/robertp/030721_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

030721 atui_apb_a.qor.rpt: WNS: 0.03248  TNS: 2.04038  Violating Paths: 69  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 1818
030721 atut_apb_a.qor.rpt: WNS: 0.03137  TNS: 1.76964  Violating Paths: 81  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 2615

030721 atui_axi_a.qor.rpt: WNS: 0.60656  TNS: 4144.76270  Violating Paths: 39736  Levels of Logic: 48  Gated Regs: xx.xx%  Leaf Cell Count: 748353
030721 atut_axi_a.qor.rpt: WNS: 0.08766  TNS: 1781.44031  Violating Paths: 30023  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count: 302340

Notes:
-	Top atui path is from context to rob memory wrapper
-	Top atut path is from exclusive monitor response path to 1st stage of context lookup (of saved monitor response)

/scratch/robertp/030721_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

030721 atui_apb_a.qor.rpt: WNS: 0.05021  TNS: 1.90031  Violating Paths: 42  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2357
030721 atut_apb_a.qor.rpt: WNS: 0.03857  TNS: 2.10952  Violating Paths: 64  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 3110

030721 atui_axi_a.qor.rpt: WNS: 0.50138  TNS: 4423.67578  Violating Paths: 21056  Levels of Logic: 56  Gated Regs: xx.xx%  Leaf Cell Count: 279262
030721 atut_axi_a.qor.rpt: WNS: 0.11948  TNS: 2996.56885  Violating Paths: 37234  Levels of Logic: 34  Gated Regs: xx.xx%  Leaf Cell Count: 330157

Notes:
-	Only ran the ‘a’ version to reduce compute time
-	Top atui path is from context to rob memory wrapper
-	Top atut path is new and is ctl_targ to pmon_stats

/scratch/robertp/030721_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Synthesis_4x4_weekly – run crashed

atui_axi_a – results -800ps after completion
                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                               LVTH   
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT           PERCENT 
  --------- --------- --------- --------- --------- ------------------------- ---------
   46:44:27  410868.1      0.80  364771.1      99.9                                0.00

atut_axi_a – results -1300ps at time of crash

   ELAPSED            WORST NEG   SETUP    DESIGN                               LVTH   
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT           PERCENT 
  --------- --------- --------- --------- --------- ------------------------- ---------
   16:17:27  478016.8      1.30   40728.1     217.4                                0.00

sym_synth_4x4_512e_256e – was not run


Miscellaneous

Bronze phase two top atut paths
-0.08766        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08765        u_ctl_targ/u_ctl_targ_context/u_path_lookup_respRcvd/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08752        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
-0.08747        u_ctl_targ/u_ctl_targ_context/u_path_lookup_bSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08740        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08735        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08731        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08729        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08728        u_ctl_targ/u_ctl_targ_context/u_path_lookup_respRcvd/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08722        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                 

Bronze phase two top atui paths
 -0.60656        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.60636        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.46086        u_ctl_init/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.45618        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_err_acc_entry_prot_reg/                                 
-0.43637        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.41288        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/        
                                
Bronze phase three top atui paths
-0.50138        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.41946        u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupstriped/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.41312        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.40581        u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN_BOUND2/                                                  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  
-0.37644        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_resp_dp/u_narrow_shift/                                                       
-0.37508        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req_dp/u_narrow_first/                                                        
-0.37301        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/   
-0.37138        u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupstriped/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.36279        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.36014        u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupstriped/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/      
 
Bronze phase three top atut paths
-0.11948        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11909        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11903        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11903        u_ctl_targ/u_ctl_targ_context/u_path_lookup_mbSize/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11884        u_ctl_targ/u_ctl_targ_context/u_path_lookup_beats/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11875        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11853        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11797        u_ctl_targ/u_ctl_targ_context/u_path_lookup_beats/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11768        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_age_queue_data118/                   
-0.11756        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/


</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>02/26/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one remains stable
-	Bronze phase two atut went from -160ps last week to -90ps this week
-	Bronze phase two atui went from -5ps to over -500ps
-	Bronze phase three atut small improvement of 20ps from last week to -129ps
-	sym_synth no longer exits due to lint errors; just ran small ‘d’ config; larger ‘a’ config running now
-	synthesis_4x4_weekly not run
-	feedthrough paths are no longer present

Bronze phase one

022621 atui_axi_a.qor.rpt: WNS: 0.01947  TNS: 66.37869  Violating Paths: 6947  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count: 105352
022621 atut_axi_a.qor.rpt: WNS: 0.01544  TNS: 0.02781  Violating Paths: 4  Levels of Logic: 22  Gated Regs: xx.xx%  Leaf Cell Count: 51393

/scratch/robertp/022621_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two

022621 atui_apb_a.qor.rpt: WNS: 0.04065  TNS: 3.06992  Violating Paths: 89  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2369
022621 atut_apb_a.qor.rpt: WNS: 0.03243  TNS: 1.86543  Violating Paths: 81  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 255

022621 atui_axi_a.qor.rpt: WNS: 0.67742  TNS: 3847.36206  Violating Paths: 24326  Levels of Logic: 57  Gated Regs: xx.xx%  Leaf Cell Count: 752186
022621 atut_axi_a.qor.rpt: WNS: 0.08724  TNS: 1664.51416  Violating Paths: 29144  Levels of Logic: 29  Gated Regs: xx.xx%  Leaf Cell Count: 298709

Notes:
-	Top atui path is from context to rob memory wrapper
-	Top atut path is from depkt pipe to target context

/scratch/robertp/021921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three

022621 atui_apb_a.qor.rpt: WNS: 0.04974  TNS: 2.02554  Violating Paths: 101  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 2364
022621 atut_apb_a.qor.rpt: WNS: 0.03971  TNS: 1.73027  Violating Paths: 64  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 3048

022621 atui_axi_a.qor.rpt: WNS: 0.58459  TNS: 31629.81641  Violating Paths: 90585  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count: 299706
022621 atut_axi_a.qor.rpt: WNS: 0.12985  TNS: 3188.08472  Violating Paths: 36975  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count: 331211

Notes:
-	Only ran the ‘a’ version to reduce compute time
-	Top atui path is from context to rob memory wrapper
-	Top atut path is completely internal to context involving poison

/scratch/robertp/022621_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Synthesis_4x4_weekly – did not run yet

sym_synth_4x4_512e_256e – only ran small ‘d’ config…larger ‘a’ config running now
022621 atui_axi_d.qor.rpt: WNS: 0.04005  TNS: 10.85727  Violating Paths: 896  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count: 52837
022621 atut_axi_d.qor.rpt: WNS: 0.02878  TNS: 347.97781  Violating Paths: 20550  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count: 252950

Miscellaneous

Bronze phase two top atut paths

-0.08724        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08713        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08648        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08620        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_data0/                      
-0.08604        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08589        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_path_lookup_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.08568        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_wdata_fifo/u_age_queue_valid1/                     
-0.08539        u_ctl_targ/u_ctl_targ_context/u_prot_reg_sn_cap/                                                     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08480        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.08441        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_wresp_queue/u_path_lookup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/

Bronze phase two top atui paths

-0.67742        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.67714        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.48137        u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                              u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.48031        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_req_ctxt_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/ u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.47765        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                             u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/                                            
-0.47028        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_resp_ndp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/  u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/     
-0.43059        u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_dp_latency_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/           u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                
-0.42711        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_non_ctxt_prot_reg/                                       u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_[]/         
                                   
Bronze phase three top atui paths

-0.58459        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/data_lat1_reg    
-0.58338        u_ctl_init/u_ctl_init_req/u_ctl_init_ctxt/u_prot_reg_sn_cap/                                         u_ctl_init/u_ctl_init_rob/u_ctl_init_rob/u_rob_memory_wrapper/u_memory_wrapper/mem/ram_reg         
      
Bronze phase three top atut paths

-0.12985        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12960        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.12952        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12909        u_vc_smi_pkt/u_smi_pkt0/u_smi_hdr_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                               u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12903        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12902        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.12774        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12719        u_ctl_targ/u_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.12719        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_prot_reg_[]/                                       
-0.12704        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_vc_smi_pkt/u_smi_pkt0/u_smi_hdr_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/           

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>02/19/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">                                                              
Top takeaways
-	Bronze phase one remains stable
-	Bronze phase two atut went from -80ps last week to -160ps this week; atui flop2flop is at -5ps
-	Bronze phase three atui/atut added 70&amp;30ps respectively compared to last week and are at -170ps &amp; -148ps
-	Synthesis_4x4/sym_synth runs failed due to “can’t find library”. Investigating.

Bronze phase one
021921 atui_axi_a.qor.rpt: WNS: 0.01379  TNS: 0.12375  Violating Paths: 118  Levels of Logic: 6  Gated Regs: xx.xx%  Leaf Cell Count: 24875
021921 atut_axi_a.qor.rpt: WNS: 0.02514  TNS: 0.97381  Violating Paths: 204  Levels of Logic: 17  Gated Regs: xx.xx%  Leaf Cell Count: 51757

/home/robertp/021921_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two
021921 atui_apb_a.qor.rpt: WNS: 0.03396  TNS: 2.66383  Violating Paths: 88  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2417
021921 atut_apb_a.qor.rpt: WNS: 0.03040  TNS: 2.10833  Violating Paths: 81  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2624

021921 atui_axi_a.qor.rpt: WNS: 0.01811  TNS: 0.28823  Violating Paths: 244  Levels of Logic: 11  Gated Regs: xx.xx%  Leaf Cell Count: 28674
021921 atut_axi_a.qor.rpt: WNS: 0.16281  TNS: 3328.29492  Violating Paths: 30460  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 291107

Notes:
-	Top atut path is write data shifting

/home/robertp/021921_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase three
021921 atui_apb_a.qor.rpt: WNS: 0.04910  TNS: 1.90725  Violating Paths: 42  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 2330
021921 atut_apb_a.qor.rpt: WNS: 0.03766  TNS: 1.80305  Violating Paths: 64  Levels of Logic: 4  Gated Regs: xx.xx%  Leaf Cell Count: 3022

021921 atui_axi_a.qor.rpt: WNS: 0.16940  TNS: 1076.43372  Violating Paths: 14625  Levels of Logic: 22  Gated Regs: xx.xx%  Leaf Cell Count: 64856
021921 atut_axi_a.qor.rpt: WNS: 0.14752  TNS: 3853.34155  Violating Paths: 36479  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 330664

Notes:
-	Only ran the ‘a’ version to reduce compute time
-	Top atui path is splitting
-	Top atut path is ctl_targ reg through exclmon to pmon stats

/home/robertp/021921_synth/hw-sym/dv/bronze_phase_three/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Synthesis_4x4_weekly – run failed
021921 atui_axi_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 3  Gated Regs: xx.xx%  Leaf Cell Count: 38328284
021921 atut_axi_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 5389973

sym_synth_4x4_512e_256e – run failed
021921 atui_axi_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 3  Gated Regs: xx.xx%  Leaf Cell Count: 45016
021921 atut_axi_a.qor.rpt: WNS: 0.00000  TNS: 0.00000  Violating Paths: 0  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 4670438

Miscellaneous

Bronze phase two top atut paths
-0.16281        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_req_dp/u_data_shift_R/                                                        
-0.16273        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_req_dp/u_user_shift_R/                                                        
-0.16250        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 
-0.16246        u_ctl_targ/u_ctl_targ_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_targ/u_req_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 
-0.16231        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.16205        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_req_dp/u_be_shift_R/                                                          
-0.16132        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data250/                   
-0.16128        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data234/                   
-0.16115        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data17/                    
-0.16108        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data150/      

Bronze phase three top atui paths
-0.16940        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.16833        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_combined_next_state_R/                             
-0.16824        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupsplit_narrow_width/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.16781        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupburst/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.16726        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_addr/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.16601        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                     
-0.16537        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookupgroup/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.16528        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_dp/u_pipereg_[]/                        
-0.16482        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_addr_lookup/u_path_lookuptid/u_one_hot_sel_mux/logic_or_tree/u_pipe_0/u_rdy_vld_pipe_dp/u_pipereg_[]/
-0.16395        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req_dp/u_narrow_first/ 
                                    
Bronze phase three top atut paths
-0.14752        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.14740        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.14737        u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.14725        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data18/                    
-0.14717        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.14709        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data27/                    
-0.14701        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data73/                    
-0.14698        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data152/                   
-0.14697        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data37/                    
-0.14693        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_ctl/u_valid_reg/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_tag150/        

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>02/12/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Top takeaways
-	Bronze phase one is clean again
-	Bronze phase two -80ps on atut axi. Down from -100 last week
-	Bronze phase three paths between -80 to -120ps with multiple causes from exclusive monitor, beat buffer, splitting

Bronze phase one
021221 atui_axi_a.qor.rpt: WNS: 0.02248  TNS: 0.65164  Violating Paths: 269  Levels of Logic:  3  Gated Regs: xx.xx%  Leaf Cell Count: 24167
021221 atut_axi_a.qor.rpt: WNS: 0.01698  TNS: 0.65435  Violating Paths: 271  Levels of Logic: 18  Gated Regs: xx.xx%  Leaf Cell Count: 29008

Notes:
-	Atui axi flop2flop is at 0ps
-	Atui axi top path is flop2io axi_w_ready w/ mux
-	Atut axi flopo2flop is at 0ps
-	Atut axi top path is flopo2io axi_b_ready w/ mux

/scratch/robertp/021221_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two
021221 atui_apb_a.qor.rpt: WNS: 0.03665  TNS:   2.19343  Violating Paths:    69  Levels of Logic:  5  Gated Regs: xx.xx%  Leaf Cell Count:   1794
021221 atut_apb_a.qor.rpt: WNS: 0.02888  TNS:   2.01149  Violating Paths:    82  Levels of Logic: 12  Gated Regs: xx.xx%  Leaf Cell Count:   2619

021221 atui_axi_a.qor.rpt: WNS: 0.01121  TNS:   0.02984  Violating Paths:     4  Levels of Logic:  3  Gated Regs: xx.xx%  Leaf Cell Count:  27818
021221 atut_axi_a.qor.rpt: WNS: 0.08051  TNS: 451.02988  Violating Paths: 11013  Levels of Logic: 28  Gated Regs: xx.xx%  Leaf Cell Count: 216936

Notes:
-	Atui axi flop2flop is at 0ps
-	Atui axi top path is flop2io axi_r_ready w/ mux
-	Atut axi flop2flop is at -80ps (context)
-	Atui apb flop2flop is at 0ps
-	Atui apb top path is flop2io smi_pkt to atp_out bus w/ mux
-	Atut apb flop2flop is at 0ps
-	Atut apb top path ia flop2io smi_pkt to atp_out bus w/ mux

/scratch/robertp/021221_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt
 
Bronze phase three
021221 atui_apb_a.qor.rpt: WNS: 0.04354  TNS:    1.56803  Violating Paths:    38  Levels of Logic:  6  Gated Regs: xx.xx%  Leaf Cell Count:   1779
021221 atut_apb_a.qor.rpt: WNS: 0.03827  TNS:    1.89700  Violating Paths:    65  Levels of Logic:  6  Gated Regs: xx.xx%  Leaf Cell Count:   2973

021221 atui_axi_a.qor.rpt: WNS: 0.09806  TNS:  709.65985  Violating Paths: 12842  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count:  63155
021221 atui_axi_b.qor.rpt: WNS: 0.10058  TNS:  659.24371  Violating Paths: 11280  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count:  64008
021221 atui_axi_c.qor.rpt: WNS: 0.08300  TNS:  581.48303  Violating Paths: 12227  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count:  64354
021221 atui_axi_d.qor.rpt: WNS: 0.12125  TNS: 1844.89148  Violating Paths: 27091  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count:  97132
021221 atui_axi_e.qor.rpt: WNS: 0.11318  TNS: 1740.56921  Violating Paths: 26001  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count:  96651
021221 atui_axi_f.qor.rpt: WNS: 0.09980  TNS: 1624.73730  Violating Paths: 26995  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count:  98540

021221 atut_axi_a.qor.rpt: WNS: 0.11849  TNS: 2831.56348  Violating Paths: 36977  Levels of Logic: 29  Gated Regs: xx.xx%  Leaf Cell Count: 325428
021221 atut_axi_b.qor.rpt: WNS: 0.10169  TNS: 2456.91919  Violating Paths: 35867  Levels of Logic: 25  Gated Regs: xx.xx%  Leaf Cell Count: 332252
021221 atut_axi_c.qor.rpt: WNS: 0.11311  TNS: 2794.98267  Violating Paths: 37354  Levels of Logic: 29  Gated Regs: xx.xx%  Leaf Cell Count: 362346
021221 atut_axi_d.qor.rpt: WNS: 0.09909  TNS: 2163.93286  Violating Paths: 36947  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 367754
021221 atut_axi_e.qor.rpt: WNS: 0.08905  TNS: 2244.09033  Violating Paths: 36537  Levels of Logic: 29  Gated Regs: xx.xx%  Leaf Cell Count: 363830
021221 atut_axi_f.qor.rpt: WNS: 0.11889  TNS: 3192.05908  Violating Paths: 38412  Levels of Logic: 30  Gated Regs: xx.xx%  Leaf Cell Count: 356710

Notes:
-	Atui axi top paths are (1) smi_depkt to ctl_init beat buffer and (2) ctl_init splitting
-	Atut axi top path is exclusive monitor to pmon stats
-	Atui apb top path is flop2io smi pkt to atp_out bus w/ mux
-	Atut apb top path is flop2io smi pkt to atp_out bus w/ mux

/scratch/robertp/021221_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Miscellaneous

Bronze Phase two top atut paths
-0.08051        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.08037        u_ctl_targ/csr_gen/u_CTLTCR/                                                                         u_ctl_targ/csr_gen/u_CTLTIR/                                                                        
-0.07983        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.07888        u_ctl_targ/csr_gen/u_CTLTCR/                                                                         u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.07649        u_ctl_targ/u_ctl_targ_context/u_prot_reg_sn_cap/                                                     u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.07531        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.07454        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_vc_smi_pkt/u_smi_pkt0/u_smi_dp_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                               
-0.07280        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_dp/u_pipereg_[]/                          u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        

Bronze Phase three top atui a paths
-0.09806        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_ctl/u_valid_reg/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_data_[]/u_valid_bits_reg/                
-0.09803        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_ctl/u_valid_reg/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_data_[]/u_data_accum_reg/                
-0.09766        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_ctl/u_valid_reg/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_prot_reg_sn_cap/                         
-0.09756        u_ctl_init/u_ctl_init_req/u_pam_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                      u_ctl_init/u_ctl_init_req/u_ctl_init_req_split/u_wrap_pipe_reg/                                     
-0.09714        u_ctl_init/u_ctl_init_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_init/u_ctl_init_req_dp/u_wdata_narrow_buf/u_valid_bits_reg/                                   
-0.09712        u_ctl_init/u_ctl_init_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_init/u_ctl_init_req_dp/u_wuser_narrow_buf/u_data_accum_reg/                                   
-0.09706        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                             
-0.09676        u_ctl_init/u_ctl_init_req_dp/u_dp_trans_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/                         u_ctl_init/u_ctl_init_req_dp/u_wdata_narrow_buf/u_data_accum_reg/                                   
-0.09674        u_vc_smi_depkt/u_smi_depkt0/u_smi_hdr_pipe0/u_rdy_vld_pipe_ctl/u_valid_reg/                          u_ctl_init/u_ctl_init_beat_buffer/u_ctl_init_beat_buffer/u_user_7/u_valid_bits_reg/                 
-0.09648        u_ctl_init/u_ctl_init_resp_dp/u_err_reg/u_rdy_vld_pipe_dp/u_pipereg_[]/                              u_ctl_init/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/      

Bronze Phase three top atut a paths
-0.11849        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BW_LO_val/                                                  
-0.11786        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11784        u_ctl_targ/u_ctl_targ_resp_dp/u_dp_resp_fifo/u_rdy_vld_pipe_ctl/u_valid_reg/_rep1                    u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11745        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_tag209/                    
-0.11736        u_ctl_targ/csr_gen/u_CTLTCR/                                                                         u_ctl_targ/csr_gen/u_CTLTIR/                                                                        
-0.11610        u_ctl_targ/csr_gen/u_CTLTCR/                                                                         u_pmon_stats/u_pmon_stats_sym_apb_csr/u_BIN[]_val/                                                  
-0.11591        u_ctl_targ/u_resp_dp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                 u_ctl_targ/u_ctl_targ_context/u_prot_reg_[]/                                                        
-0.11562        u_ctl_targ/u_req_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                                     u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data224/                   
-0.11561        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_data211/                   
-0.11549        u_exclusive_monitor_targ/u_excl_resp_pipe/u_sym_pipe/u_rdy_vld_pipe_dp/u_pipereg_[]/                 u_exclusive_monitor_targ/u_sym_exclmon_context/u_rresp_queue/u_age_queue_tag11/           

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>02/06/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Bronze phase one
020621 atui_axi_a.qor.rpt: WNS: 0.04763  TNS:  202.44002  Violating Paths: 8057  Levels of Logic: 22  Gated Regs: xx.xx%  Leaf Cell Count: 110241
020621 atut_axi_a.qor.rpt: WNS: 0.02193  TNS:    1.70011  Violating Paths:  344  Levels of Logic: 16  Gated Regs: xx.xx%  Leaf Cell Count:  27693                                                    

Notes:
-	Atui top flop2flop is related to context error handling
-	Atut flopo2flop is 0ps; negative path is flop2io on axi _b_
-	Atut atp flop2io path fixed

/scratch/robertp/020621_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

Bronze phase two
020621 atui_axi_a.qor.rpt: WNS: 0.17333  TNS: 2483.38696  Violating Paths: 19167  Levels of Logic: 39  Gated Regs: xx.xx%  Leaf Cell Count: 139857
020621 atut_axi_a.qor.rpt: WNS: 0.10358  TNS:  586.26221  Violating Paths: 10191  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 199826

020621 atui_apb_a.qor.rpt: WNS: 0.03989  TNS: 2.30292  Violating Paths: 69  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 1812
020621 atut_apb_a.qor.rpt: WNS: 0.03212  TNS: 2.04106  Violating Paths: 81  Levels of Logic: 5  Gated Regs: xx.xx%  Leaf Cell Count: 2618

Notes:
-	Atui queue_ctl_smi_ndp_ordering_id startpoint
-	Apb atui/atut both are flop2io smi-&gt;atp

/scratch/robertp/020621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt
 
Bronze phase three
020621 atui_axi_a.qor.rpt: WNS: 0.10368  TNS: 1018.90833  Violating Paths: 18306  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count: 83276
020621 atui_axi_b.qor.rpt: WNS: 0.09981  TNS:  953.05945  Violating Paths: 17746  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 84350
020621 atui_axi_c.qor.rpt: WNS: 0.09777  TNS:  899.14825  Violating Paths: 16515  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count: 82898
020621 atui_axi_d.qor.rpt: WNS: 0.12610  TNS: 2464.67773  Violating Paths: 32624  Levels of Logic: 32  Gated Regs: xx.xx%  Leaf Cell Count: 114140
020621 atui_axi_e.qor.rpt: WNS: 0.12246  TNS: 2420.47192  Violating Paths: 32908  Levels of Logic: 25  Gated Regs: xx.xx%  Leaf Cell Count: 113345
020621 atui_axi_f.qor.rpt: WNS: 0.13002  TNS: 2752.70679  Violating Paths: 33405  Levels of Logic: 31  Gated Regs: xx.xx%  Leaf Cell Count: 113184
020621 atut_axi_a.qor.rpt: WNS: 0.05884  TNS:    2.37351  Violating Paths:    75  Levels of Logic: 21  Gated Regs: xx.xx%  Leaf Cell Count: 87876
020621 atut_axi_b.qor.rpt: WNS: 0.05694  TNS:    2.46118  Violating Paths:   225  Levels of Logic: 26  Gated Regs: xx.xx%  Leaf Cell Count: 88266
020621 atut_axi_c.qor.rpt: WNS: 0.05458  TNS:    1.88994  Violating Paths:    46  Levels of Logic: 15  Gated Regs: xx.xx%  Leaf Cell Count: 122054
020621 atut_axi_d.qor.rpt: WNS: 0.04886  TNS:    4.62047  Violating Paths:   537  Levels of Logic: 27  Gated Regs: xx.xx%  Leaf Cell Count: 121628
020621 atut_axi_e.qor.rpt: WNS: 0.05040  TNS:    3.10885  Violating Paths:   173  Levels of Logic: 25  Gated Regs: xx.xx%  Leaf Cell Count: 121092
020621 atut_axi_f.qor.rpt: WNS: 0.05195  TNS:    2.79550  Violating Paths:   138  Levels of Logic: 17  Gated Regs: xx.xx%  Leaf Cell Count: 122450

Notes:
-	Atui top path is beat buffer related
-	Atut flop2flop is 0ps; negative path is pmon feedthrough

/scratch/robertp/020621_synth/hw-sym/dv/bronze_phase_two/output/synthesis/synopsys/top/atu*_axi_*/reports/atu*_axi*.timing_max.flop2flop.rpt

</pre>
</div></div><div class="code panel pdl" style="border-width: 1px;"><div class="codeHeader panelHeader pdl" style="border-bottom-width: 1px;"><b>01/14/21</b></div><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">01/14/21 bronze_phase_one DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15% (75ps)

Notes: Something seems to be misconfigured with the atui.
                                                                                                                                        
/scratch/robertp/011421_synth/hw-sym/dv/bronze_phase_one/output/synthesis/synopsys/top/atu*_axi_*/reports/

011421 atui_axi_a.qor.rpt: WNS: 0.98780  TNS: 5303.16797  Violating Paths: 10608  Levels of Logic: 56  Gated Regs: 94.41%  Leaf Cell Count: 258491
011421 atui_axi_b.qor.rpt: WNS: 0.69037  TNS: 4159.47119  Violating Paths:  9965  Levels of Logic: 56  Gated Regs: 93.46%  Leaf Cell Count: 228931
011421 atui_axi_c.qor.rpt: WNS: 0.68222  TNS: 3717.09155  Violating Paths:  9889  Levels of Logic: 52  Gated Regs: 93.43%  Leaf Cell Count: 230357
011421 atui_axi_d.qor.rpt: WNS: 0.97828  TNS: 5471.73584  Violating Paths: 11364  Levels of Logic: 48  Gated Regs: 89.23%  Leaf Cell Count: 257455
011421 atui_axi_e.qor.rpt: WNS: 0.68903  TNS: 3958.74805  Violating Paths: 10003  Levels of Logic: 56  Gated Regs: 93.49%  Leaf Cell Count: 226827
011421 atui_axi_f.qor.rpt: WNS: 0.65262  TNS: 3848.63403  Violating Paths: 10125  Levels of Logic: 57  Gated Regs: 93.46%  Leaf Cell Count: 229014
011421 atui_axi_g.qor.rpt: WNS: 0.67596  TNS: 3820.23657  Violating Paths: 10065  Levels of Logic: 47  Gated Regs: 88.83%  Leaf Cell Count: 226345

011421 atut_axi_a.qor.rpt: WNS: 0.06436  TNS:   28.49371  Violating Paths:  1045  Levels of Logic:  7  Gated Regs: 96.34%  Leaf Cell Count: 28598
011421 atut_axi_b.qor.rpt: WNS: 0.06244  TNS:   25.74236  Violating Paths:  1029  Levels of Logic: 17  Gated Regs: 96.36%  Leaf Cell Count: 28744
011421 atut_axi_c.qor.rpt: WNS: 0.05970  TNS:   23.77360  Violating Paths:   981  Levels of Logic: 16  Gated Regs: 96.39%  Leaf Cell Count: 28758
011421 atut_axi_d.qor.rpt: WNS: 0.07298  TNS:   31.79202  Violating Paths:  1179  Levels of Logic: 17  Gated Regs: 96.45%  Leaf Cell Count: 28468
011421 atut_axi_e.qor.rpt: WNS: 0.06666  TNS:   28.30391  Violating Paths:  1058  Levels of Logic: 15  Gated Regs: 96.41%  Leaf Cell Count: 29046
011421 atut_axi_f.qor.rpt: WNS: 0.06327  TNS:   27.67078  Violating Paths:  1150  Levels of Logic: 17  Gated Regs: 96.39%  Leaf Cell Count: 28720
011421 atut_axi_g.qor.rpt: WNS: 0.06589  TNS:   26.19131  Violating Paths:  1055  Levels of Logic: 17  Gated Regs: 96.42%  Leaf Cell Count: 28843


</pre>
</div></div><h1 id="HW-CTFWeeklySynthesisResults-UpdatedScriptat1/7/2021">Updated Script at 1/7/2021</h1><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">ATUI </th><th class="confluenceTh">wAddr</th><th class="confluenceTh">wId</th><th class="confluenceTh">Pipes</th><th class="confluenceTh">wData</th><th class="confluenceTh">maxPduSize</th><th class="confluenceTh">Outstanding</th><th class="confluenceTh">Beat Buffers</th><th colspan="1" class="confluenceTh">Narrow Supported</th><th colspan="1" class="confluenceTh">Wrap Supported</th><th colspan="1" class="confluenceTh">QoS</th><th colspan="1" class="confluenceTh">Goal</th></tr><tr><td class="confluenceTd">0</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">2048</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">64</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">Static Rate Limiting</td><td colspan="1" class="confluenceTd">Maximum Configuration</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">128</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">32</td><td colspan="1" class="confluenceTd">False</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">Static Rate Limiting</td><td colspan="1" class="confluenceTd">Focus on Large Beat Buffers (Close to 32 Beat Buffer Grid Run)</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">2048</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">Static Rate Limiting</td><td colspan="1" class="confluenceTd">Focus on Narrows  (Close to Wide Narrow Grid Run)</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">512</td><td class="confluenceTd">512B</td><td class="confluenceTd">64</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd">False</td><td colspan="1" class="confluenceTd">False</td><td colspan="1" class="confluenceTd">Not Enabled</td><td colspan="1" class="confluenceTd">Passing Check</td></tr></tbody></table></div><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/><col/></colgroup><tbody><tr><th class="confluenceTh">ATUT</th><th class="confluenceTh">wAddr</th><th class="confluenceTh">wId</th><th class="confluenceTh">Pipes</th><th class="confluenceTh">wData</th><th class="confluenceTh">maxPduSize</th><th class="confluenceTh">Outstanding</th><th class="confluenceTh">Excel Monitor</th><th colspan="1" class="confluenceTh">Narrow Supported</th><th colspan="1" class="confluenceTh">Wrap Supported</th><th colspan="1" class="confluenceTh">Excel Monitor</th><th colspan="1" class="confluenceTh">Goal</th></tr><tr><td class="confluenceTd">0</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">2048</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">32</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">Maximum Configuration</td></tr><tr><td class="confluenceTd">1</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">512</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">32</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">Narrow Paths  (Close to 512 wide narrow Grid Run)</td></tr><tr><td class="confluenceTd">2</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">512</td><td class="confluenceTd">4kB</td><td class="confluenceTd">512</td><td class="confluenceTd">32</td><td colspan="1" class="confluenceTd">False</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">32</td><td colspan="1" class="confluenceTd">Non Narrow Paths  (Close to 512 wide non-narrow Grid Run)</td></tr><tr><td class="confluenceTd">3</td><td class="confluenceTd">40</td><td class="confluenceTd">8</td><td class="confluenceTd">All</td><td class="confluenceTd">512</td><td class="confluenceTd">512B</td><td class="confluenceTd">64</td><td class="confluenceTd">1</td><td colspan="1" class="confluenceTd">False</td><td colspan="1" class="confluenceTd">True</td><td colspan="1" class="confluenceTd">1</td><td colspan="1" class="confluenceTd">Passing Check</td></tr></tbody></table></div><p><br/></p><p>
<style>
    .html-viewer-unsafe-html-content {
        display: none;
    }

    .html-viewer-content {
        height: 650px;
        width: 100%;
        position: relative;
    }

    .html-viewer-iframe {
        height: inherit;
        width: inherit;
        border: none;
    }

    .html-viewer-tab-bar { /* The button group */
        width: max-content;
    }

    .html-viewer-tab-bar button {
        background-color: #F6F6F6; /* Light grey background */
        border: 1px solid #D0D0D0; /* Dark grey border */
        color: #525252; /* Dark grey text */
        padding: 5px 12px;
        cursor: pointer;
        float: left;
        overflow: auto;
        letter-spacing: 0.75px; /* Allows for letters to be clear and readable when bolded */
        height: 32px;
    }

    .html-viewer-tab-bar button:not(:nth-last-of-type(1)) {
        border-right: none; /* Prevents double borders */
    }

    .html-viewer-tab-bar button:hover {
        background-color: #FFFFFF !important;
        color: #0E6232 !important; /* Black text */
        text-shadow: -0.5px 0 black, 0.5px 0 #0E6232 !important; /* Black bolded text */
    }

    .html-viewer-scroller { /* The scrollbar */
        width: 100%;
        overflow-x: auto;
    }
</style>

<div class="office-container">
            <img src="https://api.media.atlassian.com/file/7f44091e-6a56-49ff-b769-245dc0b160d4/image?token=eyJhbGciOiJIUzI1NiJ9.eyJpc3MiOiI3NWE4Y2IwYS1hMGYyLTQwZDktYTQ2Ny1mNzA2NzhiZTQzMGQiLCJhY2Nlc3MiOnsidXJuOmZpbGVzdG9yZTpmaWxlOjdmNDQwOTFlLTZhNTYtNDlmZi1iNzY5LTI0NWRjMGIxNjBkNCI6WyJyZWFkIl19LCJleHAiOjE3NTk3MjY2ODcsIm5iZiI6MTc1OTcyMzY4NywiYWFJZCI6IjYyNGIzODA3YTYyOWMzMDA2OGE3OWY1MCJ9.5KI1EPuVSUXB_8sS8wUgl1k8VnnCc3Rev43b8fkfoss&client=75a8cb0a-a0f2-40d9-a467-f70678be430d&name=Symphony_Weekly_Synthesis.xlsx" />
    </div>
</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">01/22/2021 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15% (75ps)
                                                                                                                                         
/scratch/robertp/012221_synth/hw-sym/dv/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/	

ATUIs
012221 atui_axi_a.qor.rpt: WNS: 0.12741  TNS: 1569.07275  Violating Paths: 17442  Levels of Logic: 30  Gated Regs: 96.15%  Leaf Cell Count: 143164
012221 atui_axi_b.qor.rpt: WNS: 0.01737  TNS:   14.65783  Violating Paths:  3560  Levels of Logic: 25  Gated Regs: 93.98%  Leaf Cell Count: 132164
012221 atui_axi_c.qor.rpt: WNS: 0.04670  TNS: 143.35136  Violating Paths:   7641  Levels of Logic: 30  Gated Regs: 96.03%  Leaf Cell Count: 83202
012221 atui_axi_d.qor.rpt: WNS: 0.02861  TNS:    1.98625  Violating Paths:   185  Levels of Logic: 24  Gated Regs: 96.16%  Leaf Cell Count:  88587

ATUTs 
012221 atut_axi_a.qor.rpt: WNS: 0.34322  TNS: 14238.44531  Violating Paths: 60813  Levels of Logic: 36  Gated Regs: 95.20%  Leaf Cell Count: 666151
012221 atut_axi_b.qor.rpt: WNS: 0.22279  TNS: 7196.94043  Violating Paths: 48158  Levels of Logic: 33  Gated Regs: 95.65%  Leaf Cell Count: 571525
012221 atut_axi_c.qor.rpt: WNS: 0.10957  TNS: 2524.03149  Violating Paths: 30822  Levels of Logic: 27  Gated Regs: 95.28%  Leaf Cell Count: 297122
012221 atut_axi_d.qor.rpt: WNS: 0.07554  TNS:  971.51086  Violating Paths: 23797  Levels of Logic: 29  Gated Regs: 97.06%  Leaf Cell Count: 246808</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">01/15/2021 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15%
                                                                                                                                         
/scratch/robertp/011521_synth/hw-sym/dv/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/
 
ATUIs
011521 atui_axi_a.qor.rpt: WNS: 0.12775  TNS: 1503.59729  Violating Paths: 17351  Levels of Logic: 25  Gated Regs: 95.65%  Leaf Cell Count: 143278
011521 atui_axi_b.qor.rpt: WNS: 0.05324  TNS:   43.73468  Violating Paths:  7144  Levels of Logic: 27  Gated Regs: 94.52%  Leaf Cell Count: 133650
011521 atui_axi_c.qor.rpt: WNS: 0.03427  TNS:  120.31581  Violating Paths:  7522  Levels of Logic: 26  Gated Regs: 97.94%  Leaf Cell Count: 84613
011521 atui_axi_d.qor.rpt: WNS: 0.03641  TNS:    1.05218  Violating Paths:   149  Levels of Logic: 32  Gated Regs: 98.61%  Leaf Cell Count: 88805

ATUTs 
011521 atut_axi_a.qor.rpt: WNS: 0.34322  TNS: 14238.44531  Violating Paths: 60813  Levels of Logic: 36  Gated Regs: 95.20%  Leaf Cell Count: 666151
011521 atut_axi_b.qor.rpt: WNS: 0.22279  TNS:  7196.94043  Violating Paths: 48158  Levels of Logic: 33  Gated Regs: 95.65%  Leaf Cell Count: 571525
011521 atut_axi_c.qor.rpt: WNS: 0.10957  TNS:  2524.03149  Violating Paths: 30822  Levels of Logic: 27  Gated Regs: 95.28%  Leaf Cell Count: 297122
011521 atut_axi_d.qor.rpt: WNS: 0.07554  TNS:   971.51086  Violating Paths: 23797  Levels of Logic: 29  Gated Regs: 97.06%  Leaf Cell Count: 246808

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">12/21/2020 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15%
                                                                                                                                         
/scratch/robertp/122120_synth/hw-sym/dv/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/
 
ATUIs
122120 atui_axi_a.qor.rpt: WNS: 0.11939  TNS: 1453.96167  Violating Paths: 16433  Levels of Logic: 32  Gated Regs: 97.59%  Leaf Cell Count: 142655
122120 atui_axi_b.qor.rpt: WNS: 0.11047  TNS: 7111.61621  Violating Paths: 84642  Levels of Logic: 24  Gated Regs: 97.78%  Leaf Cell Count: 430256
122120 atui_axi_c.qor.rpt: WNS: 0.04410  TNS: 150.70482  Violating Paths: 8080  Levels of Logic: 30  Gated Regs: 96.61%  Leaf Cell Count: 83002
122120 atui_axi_d.qor.rpt: WNS: 0.10591  TNS: 6307.12598  Violating Paths: 78387  Levels of Logic: 28  Gated Regs: 99.45%  Leaf Cell Count: 395456

ATUTs 
122120 atut_axi_a.qor.rpt: WNS: 0.32038  TNS: 13207.44434  Violating Paths: 60046  Levels of Logic: 41  Gated Regs: 95.11%  Leaf Cell Count: 652010
122120 atut_axi_b.qor.rpt: WNS: 0.21253  TNS: 6758.06592  Violating Paths: 46053  Levels of Logic: 27  Gated Regs: 95.52%  Leaf Cell Count: 
122120 atut_axi_c.qor.rpt: WNS: 0.09506  TNS: 1988.92004  Violating Paths: 29772  Levels of Logic: 36  Gated Regs: 95.60%  Leaf Cell Count: 278563
122120 atut_axi_d.qor.rpt: WNS: 0.06196  TNS: 674.09967  Violating Paths: 22467  Levels of Logic: 27  Gated Regs: 97.07%  Leaf Cell Count: 243555

</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">12/11/2020 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15%
                                                                                                                                         
/scratch/robertp/121120_synth/hw-sym/dv/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/
 
ATUIs
121120 atui_axi_a.qor.rpt: WNS: 0.11886  TNS: 1391.18005  Violating Paths: 16556  Levels of Logic: 30  Gated Regs: 95.92%  Leaf Cell Count: 141779
121120 atui_axi_b.qor.rpt: WNS: 0.11457  TNS: 7806.19336  Violating Paths: 85432  Levels of Logic: 33  Gated Regs: 98.57%  Leaf Cell Count: 429454
121120 atui_axi_c.qor.rpt: WNS: 0.04712  TNS:  192.69475  Violating Paths: 8444   Levels of Logic: 34  Gated Regs: 96.61%  Leaf Cell Count: 83190
121120 atui_axi_d.qor.rpt: WNS: 0.14385  TNS: 8999.48047  Violating Paths: 78606  Levels of Logic: 38  Gated Regs: 98.50%  Leaf Cell Count: 386046

ATUTs 
121120 atut_axi_a.qor.rpt: WNS: 0.29573  TNS:12294.53418  Violating Paths: 60390  Levels of Logic: 35  Gated Regs: 94.97%  Leaf Cell Count: 637614
121120 atut_axi_b.qor.rpt: WNS: 0.21253  TNS: 6758.06592  Violating Paths: 46053  Levels of Logic: 27  Gated Regs: 95.52%  Leaf Cell Count: 569993
121120 atut_axi_c.qor.rpt: WNS: 0.09285  TNS: 1975.61182  Violating Paths: 29776  Levels of Logic: 31  Gated Regs: 95.12%  Leaf Cell Count: 286459
121120 atut_axi_d.qor.rpt: WNS: 0.06196  TNS:  674.09967  Violating Paths: 22467  Levels of Logic: 27  Gated Regs: 97.07%  Leaf Cell Count: 243555</pre>
</div></div><p><br/></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">11/27/2020 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15%
 	
/scratch/robertp/112820/hw-sym/dv/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/
 
ATUIs
112720 atui_axi_a.qor.rpt: WNS: 0.14578  TNS: 1317.45947  Violating Paths: 12949  Levels of Logic: 32  Gated Regs: 97.62%  Leaf Cell Count: 128583
112720 atui_axi_b.qor.rpt: WNS: 0.10306  TNS: 5982.98438  Violating Paths: 80402  Levels of Logic: 31  Gated Regs: 98.13%  Leaf Cell Count: 418867
112720 atui_axi_c.qor.rpt: WNS: 0.03344  TNS:   89.01527  Violating Paths:  5877  Levels of Logic: 31  Gated Regs: 98.60%  Leaf Cell Count:  76713
112720 atui_axi_d.qor.rpt: WNS: 0.19854  TNS: 10063.4404  Violating Paths: 75537  Levels of Logic: 39  Gated Regs: 99.10%  Leaf Cell Count: 393367

ATUTs 
112720 atut_axi_a.qor.rpt: WNS: 0.27915  TNS:  11808.13965 Violating Paths: 60982  Levels of Logic: 35  Gated Regs: 53.72%  Leaf Cell Count: 644490
112720 atut_axi_b.qor.rpt: WNS: 0.17509  TNS:  5792.34619  Violating Paths: 45860  Levels of Logic: 34  Gated Regs: 69.17%  Leaf Cell Count: 551675
112720 atut_axi_c.qor.rpt: WNS: 0.09998  TNS:  2079.71484  Violating Paths: 29793  Levels of Logic: 33  Gated Regs: 57.94%  Leaf Cell Count: 278596
112720 atut_axi_d.qor.rpt: WNS: 0.06604  TNS:  804.45483   Violating Paths: 22032  Levels of Logic: 30  Gated Regs: 76.17%  Leaf Cell Count: 222839

</pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">11/06/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">11/6/2020 sym_synth_4x4_512e_256e DC topo synthesis, frequency=2.0GHz,period=0.500ns, clock_uncertainty=15%

/scratch/erict/weekly_11_6/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/

ATUIs

atui_axi_a.qor.rpt: WNS: 0.20779  TNS: 9467.826    Violating Paths: 64489  Levels of Logic: 39  Gated Regs: 97.62%  Leaf Cell Count: 249994
atui_axi_b.qor.rpt: WNS: 0.19902  TNS: 15492.64    Violating Paths:122021  Levels of Logic: 42  Gated Regs: 98.13%  Leaf Cell Count: 683671
atui_axi_c.qor.rpt: WNS: 0.14695  TNS: 6241.62     Violating Paths: 59128  Levels of Logic: 41  Gated Regs: 98.60%  Leaf Cell Count: 193131
atui_axi_d.qor.rpt: WNS: 0.16886  TNS: 11686.19    Violating Paths:117266  Levels of Logic: 40  Gated Regs: 99.10%  Leaf Cell Count: 576117

ATUTs 

atut_axi_a.qor.rpt: WNS: 0.24167  TNS:  10984.02... Violating Paths: 83500  Levels of Logic: 31  Gated Regs: 53.72%  Leaf Cell Count: 947128
atut_axi_b.qor.rpt: WNS: 0.23569  TNS:  8188.723    Violating Paths: 66174  Levels of Logic: 31  Gated Regs: 69.17%  Leaf Cell Count: 874123
atut_axi_c.qor.rpt: WNS: 0.09814  TNS:  2373.821... Violating Paths: 40432  Levels of Logic: 33 Gated Regs: 57.94%  Leaf Cell Count: 375510
atut_axi_d.qor,rpt: WNS: 0.05715  TNS:  922.04...   Violating Paths: 27504  Levels of Logic: 29 Gated Regs: 95.80%  Leaf Cell Count: 338820

ATU a/c Moved up to 256 bit Data, Kept 4 bit ID, kept beatBufferEntry
ATU b/d Moved up to 1024 bit Data, 8 bit Id, 32 beatBufferEntries

*New base point*</pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">10/23/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/erict/weekly_10_23/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/

ATUIs

New:           atui_axi_a.qor.rpt: WNS: 0.13917  TNS: 1604.468    Violating Paths: 18953  Levels of Logic: 33  Gated Regs: 94.77%  Leaf Cell Count: 130992
New:           atui_axi_b.qor.rpt: WNS: 0.01059  TNS: 18.722      Violating Paths:  4156  Levels of Logic: 25  Gated Regs: 93.71%  Leaf Cell Count:  68972
New:           atui_axi_c.qor.rpt: WNS: 0.02745  TNS:  45.893     Violating Paths: 6066   Levels of Logic: 34  Gated Regs: 96.24%  Leaf Cell Count: 81129
New:           atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 98.24%  Leaf Cell Count:  45736

ATUTs 

New:           atut_axi_a.qor.rpt: WNS: 0.19492  TNS:  6644.17...  Violating Paths: 50609  Levels of Logic: 28  Gated Regs: 93.35%  Leaf Cell Count: 575877
New:           atut_axi_b.qor.rpt: WNS: 0.19156  TNS:  6280.156    Violating Paths: 44396  Levels of Logic: 30  Gated Regs: 94.52%  Leaf Cell Count: 523702
New:           atut_axi_c.qor.rpt: WNS: 0.08108  TNS:  1277.419... Violating Paths:  23865  Levels of Logic: 25 Gated Regs: 95.94%  Leaf Cell Count: 237415
New:           atut_axi_d.qor,rpt: WNS: 0.0297   TNS:  396.82...   Violating Paths: 20441   Levels of Logic: 28 Gated Regs: 95.09%  Leaf Cell Count: 206781  </pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">10/9/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">
/scratch/erict/weekly_10_9/synth/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/

ATUIs

New:      atui_axi_a.qor.rpt: WNS: 0.15276  TNS: 1778.515    Violating Paths: 18608  Levels of Logic: 34  Gated Regs: 95.205%  Leaf Cell Count: 135992
New:      atui_axi_b.qor.rpt: WNS: 0.00427  TNS: 0.95266     Violating Paths:  837   Levels of Logic: 23  Gated Regs: 93.71%  Leaf Cell Count:  69408
New:      atui_axi_c.qor.rpt: WNS: 0.07163  TNS: 345.0842    Violating Paths: 12785  Levels of Logic: 38  Gated Regs: 97.21%  Leaf Cell Count: 82558
New:      atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 98.24%  Leaf Cell Count:  45851
 
ATUTs 

New:      atut_axi_a.qor.rpt: WNS: 0.20383  TNS:  7452.58...  Violating Paths: 51451  Levels of Logic: 31  Gated Regs: 93.65%  Leaf Cell Count: 584042
New:      atut_axi_b.qor.rpt: WNS: 0.18300  TNS:  6664.01465  Violating Paths: 44523  Levels of Logic: 31  Gated Regs: 94.08%  Leaf Cell Count: 524825
New:      atut_axi_c.qor.rpt: WNS: 0.08298  TNS:  1516.55...  Violating Paths:  24467  Levels of Logic: 26 Gated Regs: 95.00%  Leaf Cell Count: 231825
New     : atut_axi_d.qor,rpt: WNS: 0.05678  TNS:  935.798...  Violating Paths: 20948   Levels of Logic: 32 Gated Regs: 95.73%  Leaf Cell Count: 203781 </pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">10/3/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/erict/weekly_10_2/synth/sym_synth_4x4_512e_256e/output/synthesis/synopsys/top/atu*_axi_*/reports/

ATUIs
New     : atui_axi_a.qor.rpt: WNS: 0.11910  TNS:   820.211   Violating Paths: 10879  Levels of Logic: 36  Gated Regs: 92.65%  Leaf Cell Count: 115646
New     : atui_axi_b.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 23  Gated Regs: 96.72%  Leaf Cell Count:  52515
New     : atui_axi_c.qor.rpt: WNS: 0.04420  TNS:   80.44291  Violating Paths:  4770  Levels of Logic: 23  Gated Regs: 94.82%  Leaf Cell Count: 64613
New     : atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 30  Gated Regs: 96.92%  Leaf Cell Count:  28442

ATUTs 
New     : atut_axi_a.qor.rpt: WNS: 0.23266  TNS:  8868.94922  Violating Paths: 52309  Levels of Logic: 32  Gated Regs: 93.54%  Leaf Cell Count: 571305
New     : atut_axi_b.qor.rpt: WNS: 0.20281  TNS:  7259.30522  Violating Paths: 44330  Levels of Logic: 30  Gated Regs: 94.07%  Leaf Cell Count: 526550
New     : atut_axi_c.qor.rpt: WNS: 0.07789  TNS:  1413.85376  Violating Paths: 24499  Levels of Logic: 26  Gated Regs: 95.08%  Leaf Cell Count: 228045
New     : atut_axi_d.qor.rpt: WNS: 0.06299  TNS:  1104.85681  Violating Paths: 21159  Levels of Logic: 31  Gated Regs: 95.02%  Leaf Cell Count: 209917</pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">9/14/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200914_part1/dc_scripts_*/reports/

atui_axi_a.qor.rpt: WNS: 0.15066  TNS: 1212.17859  Violating Paths: 10938  Levels of Logic: 35  Gated Regs: 96.14%  Leaf Cell Count: 115553
atui_axi_b.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 25  Gated Regs: 93.46%  Leaf Cell Count:  59722
atui_axi_c.qor.rpt: WNS: 0.05203  TNS:  132.79282  Violating Paths:  5118  Levels of Logic: 30  Gated Regs: 94.81%  Leaf Cell Count:  63595
atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 21  Gated Regs: 96.84%  Leaf Cell Count:  32239

/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200914_part2/dc_scripts_*/reports/

atut_axi_a.qor.rpt: WNS: 0.26898  TNS: 10097.40625  Violating Paths: 48679  Levels of Logic: 37  Gated Regs: 92.72%  Leaf Cell Count: 562973
atut_axi_b.qor.rpt: WNS: 0.24087  TNS:  8396.18066  Violating Paths: 41854  Levels of Logic: 33  Gated Regs: 94.08%  Leaf Cell Count: 521553
atut_axi_c.qor.rpt: WNS: 0.12775  TNS:  2302.44580  Violating Paths: 21745  Levels of Logic: 33  Gated Regs: 94.07%  Leaf Cell Count: 233041
atut_axi_d.qor.rpt: WNS: 0.09218  TNS:  1511.32581  Violating Paths: 19651  Levels of Logic: 31  Gated Regs: 94.73%  Leaf Cell Count: 202208</pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">9/6/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200906_results/sym_synth_4x4_512e_256e_20200906_atuis
ATUI
dc_scripts_atui_axi_a/reports/atui_axi_a.qor.rpt: WNS: 0.13609  TNS:  993.24976  Violating Paths: 10104  Levels of Logic: 39
dc_scripts_atui_axi_b/reports/atui_axi_b.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 21
dc_scripts_atui_axi_c/reports/atui_axi_c.qor.rpt: WNS: 0.05024  TNS:  103.27649  Violating Paths:  4672  Levels of Logic: 32
dc_scripts_atui_axi_d/reports/atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 19

/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200906_results/sym_synth_4x4_512e_256e_20200906_atuts
ATUT
dc_scripts_atut_axi_a/reports/atut_axi_a.qor.rpt: WNS: 0.30086  TNS: 10574.14746  Violating Paths: 48868  Levels of Logic: 37
dc_scripts_atut_axi_b/reports/atut_axi_b.qor.rpt: WNS: 0.24298  TNS:  8053.10840  Violating Paths: 41515  Levels of Logic: 31
dc_scripts_atut_axi_c/reports/atut_axi_c.qor.rpt: WNS: 0.18031  TNS:  2922.11670  Violating Paths: 22756  Levels of Logic: 31
dc_scripts_atut_axi_d/reports/atut_axi_d.qor.rpt: WNS: 0.12479  TNS:  1891.56921  Violating Paths: 19593  Levels of Logic: 36</pre>
</div></div><p><br/></p><p><span class="legacy-color-text-blue3">8/30/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200830_part1_results/sym_synth_4x4_512e_256e_20200830

ATUI
dc_scripts_atui_axi_a/reports/atui_axi_a.qor.rpt: WNS: 0.14038  TNS: 1028.60889  Violating Paths: 10293  Levels of Logic: 38
dc_scripts_atui_axi_b/reports/atui_axi_b.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 23
dc_scripts_atui_axi_c/reports/atui_axi_c.qor.rpt: WNS: 0.03244  TNS:   28.89336  Violating Paths:  2580  Levels of Logic: 30
dc_scripts_atui_axi_d/reports/atui_axi_d.qor.rpt: WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 22

/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200830_part2_results/sym_synth_4x4_512e_256e_20200830

ATUTs
dc_scripts_atut_axi_a/reports/atut_axi_a.qor.rpt: WNS: 0.24401  TNS: 6535.30371  Violating Paths: 35938  Levels of Logic: 37
dc_scripts_atut_axi_b/reports/atut_axi_b.qor.rpt: WNS: 0.21877  TNS: 5711.77197  Violating Paths: 31919  Levels of Logic: 30
dc_scripts_atut_axi_c/reports/atut_axi_c.qor.rpt: WNS: 0.13853  TNS: 1960.27490  Violating Paths: 18568  Levels of Logic: 33
dc_scripts_atut_axi_d/reports/atut_axi_d.qor.rpt: WNS: 0.13054  TNS: 1506.92517  Violating Paths: 14579  Levels of Logic: 29</pre>
</div></div><p><span class="legacy-color-text-blue3">8/21/2020 sym_synth_4x4_512e_256e<span> </span></span><strong>DC topo synthesis</strong><span class="legacy-color-text-blue3">, frequency=2.0GHz,period=0.500ns,<span> </span></span><strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">ATUIs
/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200821_results/sym_synth_4x4_512e_256e_20200821_part2
dc_scripts_atui_axi_a/reports/atui_axi_a.qor.rpt: WNS: 0.12559  TNS: 918.35345  Violating Paths: 10154  Levels of Logic: 37
dc_scripts_atui_axi_b/reports/atui_axi_b.qor.rpt: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20
dc_scripts_atui_axi_c/reports/atui_axi_c.qor.rpt: WNS: 0.04889  TNS:  93.57771  Violating Paths:  4687  Levels of Logic: 32
dc_scripts_atui_axi_d/reports/atui_axi_d.qor.rpt: WNS: 0.00000  TNS:   0.00000  Violating Paths:     0  Levels of Logic: 20

ATUTs
/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200821_results/sym_synth_4x4_512e_256e_20200821_part1
dc_scripts_atut_axi_a/reports/atut_axi_a.qor.rpt: WNS: 0.33429  TNS: 12019.52539  Violating Paths: 47094  Levels of Logic: 42
dc_scripts_atut_axi_b/reports/atut_axi_b.qor.rpt: WNS: 0.31330  TNS: 10089.49414  Violating Paths: 39040  Levels of Logic: 44
dc_scripts_atut_axi_c/reports/atut_axi_c.qor.rpt: WNS: 0.21402  TNS:  3428.66846  Violating Paths: 20928  Levels of Logic: 35
dc_scripts_atut_axi_d/reports/atut_axi_d.qor.rpt: WNS: 0.20396  TNS:  3076.88696  Violating Paths: 18467  Levels of Logic: 29</pre>
</div></div><p>8/14/2020 sym_synth_4x4_512e_256e <strong>DC topo synthesis</strong>, frequency=2.0GHz,period=0.500ns, <strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">ATUI
/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200813_part1_results/sym_synth_4x4_512e_256e_20200813
dc_scripts_atui_axi_a/reports/atui_axi_a.qor.rpt:  WNS: 0.11924  TNS:   864.78668  Violating Paths:  9989  Levels of Logic: 36
dc_scripts_atui_axi_b/reports/atui_axi_b.qor.rpt:  WNS: 0.00000  TNS:     0.00000  Violating Paths:     0  Levels of Logic: 22
dc_scripts_atui_axi_c/reports/atui_axi_c.qor.rpt:  WNS: 0.03711  TNS:    61.99757  Violating Paths:  4413  Levels of Logic: 35
dc_scripts_atui_axi_d/reports/atui_axi_d.qor.rpt:  WNS: 0.00000  TNS:     0.00000  Violating Paths:     0  Levels of Logic: 18

ATUT
/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200814_results/sym_synth_4x4_512e_256e_20200814
dc_scripts_atut_axi_a/reports/atut_axi_a.qor.rpt:  WNS: 1.06944  TNS: 20861.42969  Violating Paths: 47212  Levels of Logic: 58
dc_scripts_atut_axi_b/reports/atut_axi_b.qor.rpt:  WNS: 0.21448  TNS:  4331.55371  Violating Paths: 37061  Levels of Logic: 37
dc_scripts_atut_axi_c/reports/atut_axi_c.qor.rpt:  WNS: 0.41980  TNS:  4219.95898  Violating Paths: 23031  Levels of Logic: 43
dc_scripts_atut_axi_d/reports/atut_axi_d.qor.rpt:  WNS: 0.09361  TNS:   789.54791  Violating Paths: 17288  Levels of Logic: 34</pre>
</div></div><p><br/></p><p>8/9/2020 sym_synth_4x4_512e_256e <strong>DC topo synthesis</strong>, frequency=2.0GHz,period=0.500ns, <strong>clock_uncertainty=15%</strong></p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/jenkins/sym_synth_4x4_512e_256e_20200809_results/sym_synth_4x4_512e_256e_20200809_run1/dc_scripts_*/reports/*.qor.rpt

atui_axi_a:  Design  WNS: 0.10658  TNS: 739.92523  Violating Paths: 9625  Levels of Logic: 33  
atui_axi_b:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 25
atui_axi_c:  Design  WNS: 0.03981  TNS:  70.17070  Violating Paths: 4375  Levels of Logic: 30
atui_axi_d:  Design  WNS: 0.00000  TNS:   0.00000  Violating Paths:    0  Levels of Logic: 19</pre>
</div></div><p><br/></p><p>7/20/2020 sym_synth_4x4_512e_256e <strong>DC topo synthesis</strong>, frequency=2.0GHz,period=0.500ns, clock_uncertainty=20%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_07_20/sym_synth_4x4_512e_256e/dc_scripts_*/reports/*.qor.rpt

atui_axi_a: WNS: 0.25187  TNS:  1696.36475  Violating Paths: 10023  Levels of Logic: 39
atui_axi_b: WNS: 0.01624  TNS:    22.51357  Violating Paths:  2913  Levels of Logic: 24
atui_axi_c: WNS: 0.10205  TNS:   430.79016  Violating Paths:  5875  Levels of Logic: 34
atui_axi_d: WNS: 0.00000  TNS:     0.00000  Violating Paths:     0  Levels of Logic: 19
atut_axi_a: 
atut_axi_b: WNS: 0.23622  TNS:  1458.26038  Violating Paths:  8915  Levels of Logic: 38
atut_axi_c: 
atut_axi_d: WNS: 0.13607  TNS:   356.90900  Violating Paths:  3870  Levels of Logic: 37</pre>
</div></div><p><br/></p><p>7/16/2020 sym_synth_4x4_512e_256e <strong>DC topo synthesis</strong>, frequency=2.0GHz,period=0.500ns, clock_uncertainty=20%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/20200716/sym_synth_4x4_512e_256e/dc_scripts_*/reports/

atui_axi_a:  WNS: 0.17859  TNS: 1414.83472  Violating Paths: 11377  Levels of Logic: 33
atui_axi_b:  WNS: 0.02670  TNS:   56.97437  Violating Paths:  3157  Levels of Logic: 28
atui_axi_c:  WNS: 0.08798  TNS:  393.51248  Violating Paths:  6112  Levels of Logic: 31
atui_axi_d:  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 21
atut_axi_a:  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 19
atut_axi_b:  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 16
atut_axi_c:  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 19
atut_axi_d:  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 22</pre>
</div></div><p><br/></p><p>7/7/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=0.500 ns, clock uncertainty=20%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/regress_latest/hw-sym/dv/sym_synth_4x4_512e_256e/dc_scripts_*

atui_axi_a: Design  WNS: 0.07908  TNS:  296.70782  Violating Paths:  8970  Levels of Logic: 34
atui_axi_b: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 21
atui_axi_c: Design  WNS: 0.04090  TNS:   56.61153  Violating Paths:  3317  Levels of Logic: 28
atui_axi_d: Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 16
atut_axi_a: Design  WNS: 0.26526  TNS: 2171.65210  Violating Paths: 18084  Levels of Logic: 45
atut_axi_b: Design  WNS: 0.06730  TNS:  340.10046  Violating Paths:  6426  Levels of Logic: 31
atut_axi_c: Design  WNS: 0.22644  TNS:  953.55518  Violating Paths:  8627  Levels of Logic: 35
atut_axi_d: Design  WNS: 0.01399  TNS:   14.36724  Violating Paths:  2405  Levels of Logic: 28

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues</pre>
</div></div><p><br/></p><p>7/1/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=0.500 ns, clock uncertainty=20%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/regress15/hw-sym/dv/synthesis_sym_synth_4x4_512e_256e/dc_scripts/

dc_scripts_atui_axi_a: Design  WNS: 0.08269  TNS:   14.27288  Violating Paths:   988  Levels of Logic: 31  Gated Regs: 98.73
dc_scripts_atui_axi_b: Design  WNS: 0.09667  TNS:   18.88030  Violating Paths:   890  Levels of Logic: 32  Gated Regs: 93.28
dc_scripts_atui_axi_c: Design  WNS: 0.10075  TNS:    9.80258  Violating Paths:   652  Levels of Logic: 30  Gated Regs: 94.31
dc_scripts_atui_axi_d: Design  WNS: 0.08213  TNS:   10.12922  Violating Paths:   597  Levels of Logic: 29  Gated Regs: 94.31
dc_scripts_atut_axi_a: Design  WNS: 0.24460  TNS: 1721.62183  Violating Paths: 14124  Levels of Logic: 48  Gated Regs: 90.22
dc_scripts_atut_axi_b: Design  WNS: 0.25756  TNS: 1657.33289  Violating Paths: 14571  Levels of Logic: 44  Gated Regs: 90.28
dc_scripts_atut_axi_c: Design  WNS: 0.21971  TNS:  649.89880  Violating Paths:  5845  Levels of Logic: 42  Gated Regs: 92.05  
dc_scripts_atut_axi_d: Design  WNS: 0.21499  TNS:  649.44318  Violating Paths:  6205  Levels of Logic: 39  Gated Regs: 92.06  

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries, Splitting Enabled
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Splitting Enabled, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

NOTE: Splitting logic is enabled in all ATUIs and ATUTs in the CTL layer, and is causing the top WNS (Worst Negative Slack).</pre>
</div></div><p><br/></p><p>6/21/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=0.500 ns, clock uncertainty=20%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_06_21/sym_synth_4x4_512e_256e/dc_scripts/
dc_scripts_atui_axi_a: Design  WNS: 0.27632  TNS:  222.80640  Violating Paths:  2187  Levels of Logic: 48  Gated Regs: 99.23
dc_scripts_atui_axi_b: Design  WNS: 0.28509  TNS:  231.49928  Violating Paths:  2222  Levels of Logic: 50  Gated Regs: 99.23  
dc_scripts_atui_axi_c: Design  WNS: 0.25626  TNS:   77.82365  Violating Paths:  1126  Levels of Logic: 47  Gated Regs: 99.84 
dc_scripts_atui_axi_d: Design  WNS: 0.27764  TNS:  168.60893  Violating Paths:  1161  Levels of Logic: 44  Gated Regs: 99.84
dc_scripts_atut_axi_a: Design  WNS: 0.24355  TNS: 1550.56677  Violating Paths: 13635  Levels of Logic: 42  Gated Regs: 90.22 
dc_scripts_atut_axi_b: Design  WNS: 0.23787  TNS: 1540.45654  Violating Paths: 13361  Levels of Logic: 43  Gated Regs: 90.41 
dc_scripts_atut_axi_c: Design  WNS: 0.20227  TNS:  676.28870  Violating Paths:  6641  Levels of Logic: 44  Gated Regs: 91.97 
dc_scripts_atut_axi_d: Design  WNS: 0.20253  TNS:  654.14258  Violating Paths:  6934  Levels of Logic: 46  Gated Regs: 91.97 

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries, Splitting Enabled
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Splitting Enabled, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

NOTE: Splitting logic is enabled in all ATUIs and ATUTs in the CTL layer, and is causing the top WNS (Worst Negative Slack).</pre>
</div></div><p><br/></p><p>05/31/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_05_31/sym_synth_4x4_512e_256e/dc_scripts/
dc_scripts_atui_axi_a: Design  WNS: 0.39792  TNS: 3532.17041  Violating Paths: 12864  Levels of Logic: 57  Gated Regs: 92.14
dc_scripts_atui_axi_b: Design  WNS: 0.00961  TNS:    7.67296  Violating Paths:  1473  Levels of Logic: 27  Gated Regs: 96.39 
dc_scripts_atui_axi_c: Design  WNS: 0.32219  TNS: 1542.29077  Violating Paths:  6957  Levels of Logic: 48  Gated Regs: 97.47
dc_scripts_atui_axi_d: Design  WBS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 23  Gated Regs: 96.69
dc_scripts_atut_axi_a: Design  WNS: 0.32781  TNS: 2800.79077  Violating Paths: 17466  Levels of Logic: 52  Gated Regs: 89.56
dc_scripts_atut_axi_b: Design  WNS: 0.31701  TNS: 1756.62427  Violating Paths:  8406  Levels of Logic: 56  Gated Regs: 87.07
dc_scripts_atut_axi_c: Design  WNS: 0.30459  TNS: 1272.71423  Violating Paths:  9042  Levels of Logic: 51  Gated Regs: 90.05
dc_scripts_atut_axi_d: Design  WNS: 0.31317  TNS:  811.68774  Violating Paths:  4423  Levels of Logic: 56  Gated Regs: 93.40

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues</pre>
</div></div><p><br/></p><p>05/15/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Ran on Jenkins:
/scratch/dv_reg/jenkins_sym/synthesis/hw-sym/dv/dc_scripts
Results copied over to:
/scratch/boon/symphony_synthesis_weekly/2020_05_15/sym_synth_4x4_512e_256e/dc_scripts/dc_scripts_*/qor.rpt, *.clock_gating.rpt

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues
 
atui_axi_a:        Design  WNS: 0.39954  TNS:  3652.99243  Violating Paths: 12883  Logic Levels: 47
atui_axi_b:        Design  WNS: 0.00961  TNS:     7.67296  Violating Paths:  1473  Logic Levels: 27
atui_axi_c:        Design  WNS: 0.31990  TNS:  1542.51733  Violating Paths:  7003  Logic Levels: 50
atui_axi_d:        Design  WNS: 0.00000  TNS:     0.00000  Violating Paths:     0  Logic Levels: 23
atut_axi_a:        Design  WNS: 0.25654  TNS:  2193.93628  Violating Paths: 16821  Logic Levels: 45
atut_axi_b:        Design  WNS: 0.06213  TNS:   316.26312  Violating Paths:  6283  Logic Levels: 33
atut_axi_c:        Design  WNS: 0.22419  TNS:   878.49072  Violating Paths:  7847  Logic Levels: 41
atut_axi_d:        Design  WNS: 0.02506  TNS:    40.69448  Violating Paths:  2853  Logic Levels: 25
csr_request_nw_a:  Design  WNS: 0.50974  TNS:   581.59442  Violating Paths:  1188  Logic Levels: 18
csr_response_nw_a: Design  WNS: 0.50523  TNS:   435.64368  Violating Paths:   908  Logic Levels: 17
gen_wrapper:       Design  WNS: 0.39544  TNS: 16808.49609  Violating Paths: 66474  Logic Levels: 51</pre>
</div></div><p><br/></p><p>05/12/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Ran on Jenkins:
/scratch/dv_reg/jenkins_sym/synthesis/hw-sym/dv/dc_scripts
Results copied over to:
/scratch/boon/symphony_synthesis_weekly/2020_05_12/sym_synth_4x4_512e_256e/dc_scripts/dc_scripts_*/qor.rpt, *.clock_gating.rpt

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues
 
atui_axi_a:        Design  WNS: 0.37080  TNS: 3445.70459  Violating Paths: 13003  Logic Levels: 49  Gated Regs: 94.93  
atui_axi_b:        Design  WNS: 0.00961  TNS:    7.67296  Violating Paths:  1473  Logic Levels: 27  Gated Regs: 96.39
atui_axi_c:        Design  WNS: 0.30342  TNS: 1413.61511  Violating Paths:  7016  Logic Levels: 50  Gated Regs: 98.01
atui_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Logic Levels: 23  Gated Regs: 96.69
atut_axi_a:        Design  WNS: 0.25654  TNS: 2193.93628  Violating Paths: 16821  Logic Levels: 45  Gated Regs: 88.99
atut_axi_b:        Design  WNS: 0.06213  TNS:  316.26312  Violating Paths:  6283  Logic Levels: 33  Gated Regs: 87.14
atut_axi_c:        Design  WNS: 0.22419  TNS:  878.49072  Violating Paths:  7847  Logic Levels: 41  Gated Regs: 89.47
atut_axi_d:        Design  WNS: 0.02506  TNS:   40.69448  Violating Paths:  2853  Logic Levels: 25  Gated Regs: 92.62
csr_request_nw_a:  Design  WNS: 0.50974  TNS:  581.59442  Violating Paths:  1188  Logic Levels: 18  Gated Regs: 100
csr_response_nw_a: Design  WNS: 0.50523  TNS:  435.64368  Violating Paths:   908  Logic Levels: 17  Gated Regs: 100
gen_wrapper:       Design  WNS: 0.38665  TNS: 16607.29688 Violating Paths: 67140  Logic Levels: 50  Gated Regs: 92.25  </pre>
</div></div><p><br/></p><p>05/06/2020 samsung_1x1_downsizer zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Design  WNS: 0.16177  TNS: 263.94989  Violating Paths: 2441  Levels of Logic: 33  Gated Regs: 97.40%


Note:
The Samsung 1x1 downsizer RTL is generated using this runsim command line:
  runsim -c samsung_1x1_downsizer -t samsung_test -exe f -pof 0
The generated JSON file shows the frequency is 2 GHz.


Synthesis directory:
/scratch/boon/symphony_synthesis_weekly/2020_05_06/samsung_1x1_downsizer/dc_scripts/dc_scripts_gen_wrapper/

Synthesis reports directory:
/scratch/boon/symphony_synthesis_weekly/2020_05_06/samsung_1x1_downsizer/dc_scripts/dc_scripts_gen_wrapper/reports</pre>
</div></div><p><br/></p><p>05/01/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">Ran on Jenkins:
/scratch/dv_reg/jenkins_sym/synthesis/hw-sym/dv/dc_scripts
Results copied over to:
/scratch/boon/symphony_synthesis_weekly/2020_05_01/sym_synth_4x4_512e_256e/dc_scripts/dc_scripts_*/qor.rpt, *.clock_gating.rpt

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

atui_axi_a:        Design  WNS: 0.37721  TNS: 3503.40259  Violating Paths: 12870  Levels of Logic: 53  Gated Regs: 95.18
atui_axi_b:        Design  WNS: 0.00584  TNS:    2.14043  Violating Paths:   908  Levels of Logic: 27  Gated Regs: 96.47
atui_axi_c:        Design  WNS: 0.31660  TNS: 1413.19348  Violating Paths:  6973  Levels of Logic: 52  Gated Regs: 98.14
atui_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Regs: 96.77
atut_axi_a:        Design  WNS: 0.25370  TNS: 2001.72937  Violating Paths: 15874  Levels of Logic: 45  Gated Regs: 89.29
atut_axi_b:        Design  WNS: 0.05631  TNS:  291.52371  Violating Paths:  6449  Levels of Logic: 29  Gated Regs: 86.92
atut_axi_c:        Design  WNS: 0.22521  TNS:  877.47504  Violating Paths:  7718  Levels of Logic: 45  Gated Regs: 89.42
atut_axi_d:        Design  WNS: 0.01250  TNS:   17.01928  Violating Paths:  2670  Levels of Logic: 27  Gated Regs: 92.83
csr_request_nw_a:  Design  WNS: 0.50974  TNS:  581.59442  Violating Paths:  1188  Levels of Logic: 18  Gated Regs: 100
csr_response_nw_a: Design  WNS: 0.50523  TNS:  435.64368  Violating Paths:   908  Levels of Logic: 17  Gated Regs: 100
gen_wrapper:       Design  WNS: 0.37257  TNS: 15887.54102 Violating Paths: 66364  Levels of Logic: 46  Gated Regs: 91.54  
 
COMMENTS:
ATUI1: 512 entries (atui_axi_b) is considered meeting timing as its WNS is only 5.84 ps.
ATUI3: 256 entries (atui_axi_d) is meeting timing as its WNS is 0 ps.
ATUT1: 512 entries (atut_axi_b) is getting close to meeting timing as its WNS is only 56.31 ps.
ATUT3: 256 entries (atut_axi_d) is considered meeting timing as its WNS is only 12.50 ps.
ATUI0: 512 entries with Narrows Enabled, etc (atui_axi_a) has a WNS of 377 ps, and is being worked on to improve timing by adding pipes.
ATUI2: 512 entreis with Narrows Enabled, etc (atui_axi_c) has a WNS of 316 ps, and is being worked on to improve timing by adding pipes.
ATUT0: 256 entries with Narrows Enabled, etc (atut_axi_a) has a WNS of 253 ps, and is being worked on to improve timing by adding pipes.
ATUT2: 256 entries with Narrows Enabled, etc (atut_axi_c) has a WNS of 225 ps, and is being worked on to improve timing by adding pipes.
csr_request_nw_a has a WNS of 509 ps due to feedthrough (input goes to output) violating I/O constraint; this goes away at the top-level.
csr_response_nw_a has a WNS of 505 ps due to feedthrough (input goes to output) violating I/O constraint; this goes away at the top-level.</pre>
</div></div><p><br/></p><p>04/20/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_04_20/sym_synth_4x4_512e_256e/dc_scripts/dc_scripts_*/qor.rpt, *.clock_gating.rpt

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

atui_axi_a:        Design  WNS: 0.37008  TNS: 3279.59741  Violating Paths: 13084  Levels of Logic: 53  Gated Register: 97.49% 
atui_axi_b:        Design  WNS: 0.00584  TNS:  189.95161  Violating Paths:   908  Levels of Logic: 27  Gated Register: 96.47%
atui_axi_c:        Design  WNS: 0.29625  TNS: 1396.85120  Violating Paths:  6957  Levels of Logic: 51  Gated Register: 96.39% 
atui_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Register: 96.77% 
atut_axi_a:        Design  WNS: 0.25002  TNS: 2141.44043  Violating Paths: 16367  Levels of Logic: 43  Gated Register: 89.51%
atut_axi_b:        Design  WNS: 0.06052  TNS:  310.19574  Violating Paths:  6307  Levels of Logic: 29  Gated Register: 86.92%
atut_axi_c:        Design  WNS: 0.22135  TNS:  879.77216  Violating Paths:  7818  Levels of Logic: 44  Gated Register: 89.42% 
atut_axi_d:        Design  WNS: 0.00925  TNS:    6.06060  Violating Paths:  1649  Levels of Logic: 24  Gated Register: 92.48%  
csr_request_nw_a:  Design  WNS: 0.50974  TNS:  581.59442  Violating Paths:  1188  Levels of Logic: 18  Gated Register: 100% 
csr_response_nw_a: Design  WNS: 0.50523  TNS:  435.64368  Violating Paths:   908  Levels of Logic: 17  Gated Register: 100% 
gen_wrapper:       Design  WNS: 0.37631  TNS:15808.02246  Violating Paths: 66917  Levels of Logic: 48  Gated Register: 91.50% 
 
COMMENTS:
ATUI1: 512 entries (atui_axi_b) is considered meeting timing as its WNS is only 5.84 ps.
ATUI3: 256 entries (atui_axi_d) is meeting timing as its WNS is 0 ps.
ATUT1: 512 entries (atut_axi_b) is getting close to meeting timing as its WNS is only 60 ps.
ATUT3: 256 entries (atut_axi_d) is considered meeting timing as its WNS is only 9.25 ps.
ATUI0: 512 entries with Narrows Enabled, etc (atui_axi_a) has a WNS of 370 ps, and is being worked on to improve timing by adding pipes.
ATUI2: 512 entreis with Narrows Enabled, etc (atui_axi_c) has a WNS of 296 ps, and is being worked on to improve timing by adding pipes.
ATUT0: 256 entries with Narrows Enabled, etc (atut_axi_a) has a WNS of 221 ps, and is being worked on to improve timing by adding pipes.
ATUT2: 256 entries with Narrows Enabled, etc (atut_axi_c) has a WNS of 221 ps, and is being worked on to improve timing by adding pipes.
csr_request_nw_a has a WNS of 509 ps due to feedthrough (input goes to output) violating I/O constraint; this goes away at the top-level.
csr_response_nw_a has a WNS of 505 ps due to feedthrough (input goes to output) violating I/O constraint; this goes away at the top-level.</pre>
</div></div><p><br/></p><p>04/10/2020 sym_synth_4x4_512e_256e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_04_10/sym_synth_4x4_512e_256e/dc_scripts/dc_scripts_*/qor.rpt, *.clock_gating.rpt

sym_synth_4x4_512e_256e configuration:
ATUI/T0: 512 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 512 entries
ATUI/T2: 256 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 256 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

atui_axi_a:        Design  WNS: 0.32798  TNS: 2313.68945  Violating Paths: 10917  Levels of Logic: 48  Gated Register: 95.20% 
atui_axi_b:        Design  WNS: 0.01026  TNS:    6.81199  Violating Paths:  1575  Levels of Logic: 25  Gated Register: 96.47%
atui_axi_c:        Design  WNS: 0.27141  TNS:  999.77679  Violating Paths:  5631  Levels of Logic: 44  Gated Register: 94.64%
atui_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 23  Gated Register: 96.78%
atut_axi_a:        Design  WNS: 0.27543  TNS: 2576.82715  Violating Paths: 16637  Levels of Logic: 39  Gated Register: 87.87%
atut_axi_b:        Design  WNS: 0.04549  TNS:  139.94345  Violating Paths:  6219  Levels of Logic: 30  Gated Register: 86.91%
atut_axi_c:        Design  WNS: 0.17913  TNS:  821.58026  Violating Paths:  8624  Levels of Logic: 37  Gated Register: 91.50%
atut_axi_d:        Design  WNS: 0.00398  TNS:    0.38451  Violating Paths:   465  Levels of Logic: 25  Gated Register: 92.52% 
csr_request_nw_a:  Design  WNS: 0.50518  TNS:  575.59686  Violating Paths:  1188  Levels of Logic: 14  Gated Register: 100.00%
csr_response_nw_a: Design  WNS: 0.49906  TNS:  430.92325  Violating Paths:   908  Levels of Logic: 15  Gated Register: 100.00% 
gen_wrapper:       Design  WNS: 0.35533  TNS:13187.89160  Violating Paths: 63517  Levels of Logic: 46  Gated Register: 91.68%</pre>
</div></div><p><br/></p><p>04/05/2020 sym_synth_4x4_28e_64e zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21%</p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">sym_synth_4x4_28e_64e configuration:
ATUI/T0: 128 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T1: 128 entries
ATUI/T2: 128 entries, Narrows Enabled, Width Adaption Enabled, Bufferd Writes Enabled, Splitting Enabled
ATUI/T3: 64 entries, Addr = 32 bits, ID = 4 Bits, Data = 128b, maxPduSz = 512B, No Queues

/scratch/boon/symphony_synthesis_weekly/2020_04_03/sym_synth_4x4_128e_64e_RTLFIX/dc_scripts/dc_scripts_*/*.qor.rpt, *.clock_gating.rpt
atui_axi_a:        Design  WNS: 0.23025  TNS:  576.05237  Violating Paths:  3358  Levels of Logic: 41  Gated Register: 98.11% 
atui_axi_b:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 19  Gated Register: 97.28%
atui_axi_c:        Design  WNS: 0.23603  TNS:  388.10825  Violating Paths:  2234  Levels of Logic: 46  Gated Register: 96.17%
atui_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 22  Gated Register: 97.80%
atut_axi_a:        Design  WNS: 0.10251  TNS:  217.20161  Violating Paths:  3880  Levels of Logic: 31  Gated Register: 89.76%
atut_axi_b:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 24  Gated Register: 93.12%
atut_axi_c:        Design  WNS: 0.03441  TNS:   27.17218  Violating Paths:  1680  Levels of Logic: 27  Gated Register: 91.19%
atut_axi_d:        Design  WNS: 0.00000  TNS:    0.00000  Violating Paths:     0  Levels of Logic: 19  Gated Register: 94.67%
csr_request_nw_a:  Design  WNS: 0.50955  TNS:  576.59814  Violating Paths:  1180  Levels of Logic: 15  Gated Register: 100.00%
csr_response_nw_a: Design  WNS: 0.50340  TNS:  428.52237  Violating Paths:   900  Levels of Logic: 17  Gated Register: 100.00%
gen_wrapper:       Design  WNS: 0.25216  TNS: 2806.46240  Violating Paths: 22181  Levels of Logic: 48  Gated Register: 95.38%
 
NOTE: The large WNS for csr_request_nw_a and csr_response_nw_a is in the feed-through path.</pre>
</div></div><p><br/></p><p>03/30/2020 maestro_2x8_enflame_v2 zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21% </p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_03_30/maestro_2x8_enflame_v2/dc_scripts/dc_scripts_gen_wrapper/reports/*.qor.rpt 
 
gen_wrapper: Design WNS: 0.00000 TNS: 0.00000 Number of Violating Paths: 0 Levels of Logic: 20.00000</pre>
</div></div><p><br/></p><p>03/27/2020 maestro_2x8_enflame_v2 zero-wire-load synthesis, frequency=2.0GHz, period=500 ps, clock uncertainty=0.21% </p><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">/scratch/boon/symphony_synthesis_weekly/2020_03_27/maestro_2x8_enflame_v2/dc_scripts/dc_scripts_gen_wrapper/reports/*.qor.rpt

gen_wrapper: Design  WNS: 0.04503  TNS: 124.86226  Number of Violating Paths: 4578  Levels of Logic: 24.00000</pre>
</div></div><p><br/></p><p><br/></p><p><br/></p>