ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"MatrixFunctions.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.arm_mat_add_f32,"ax",%progbits
  20              		.align	1
  21              		.global	arm_mat_add_f32
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	arm_mat_add_f32:
  27              	.LVL0:
  28              	.LFB119:
  29              		.file 1 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Title:        arm_mat_add_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Description:  Floating-point matrix addition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #include "dsp/matrix_functions.h"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 2


  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @defgroup MatrixAdd Matrix Addition
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   Adds two matrices.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   \image html MatrixAddition.gif "Addition of two 3 x 3 matrices"
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   The functions check to make sure that
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   <code>pSrcA</code>, <code>pSrcB</code>, and <code>pDst</code> have the same
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   number of rows and columns.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  */
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /**
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @addtogroup MatrixAdd
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @{
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @brief         Floating-point matrix addition.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @param[in]     pSrcA      points to first input matrix structure
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @param[in]     pSrcB      points to second input matrix structure
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @param[out]    pDst       points to output matrix structure
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   @return        execution status
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** arm_status arm_mat_add_f32(
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   arm_matrix_instance_f32 * pDst)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** {
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     arm_status status;  
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     uint32_t  numSamples;       /* total number of elements in the matrix  */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32_t *pDataA, *pDataB, *pDataDst;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     f32x4_t vecA, vecB, vecDst;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32_t const *pSrcAVec;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32_t const *pSrcBVec;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     uint32_t  blkCnt;           /* loop counters */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     pDataA = pSrcA->pData;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     pDataB = pSrcB->pData;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     pDataDst = pDst->pData;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     pSrcAVec = (float32_t const *) pDataA;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     pSrcBVec = (float32_t const *) pDataB;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   /* Check for matrix mismatch condition */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      (pSrcA->numCols != pSrcB->numCols) ||
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 3


  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   else
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #endif
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****  {
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /*
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      * Total number of samples in the input matrix
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples >> 2;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     while (blkCnt > 0U)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         /* C(m,n) = A(m,n) + B(m,n) */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         /* Add and then store the results in the destination buffer. */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecA = vld1q(pSrcAVec); 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         pSrcAVec += 4;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecB = vld1q(pSrcBVec); 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         pSrcBVec += 4;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecDst = vaddq(vecA, vecB);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vst1q(pDataDst, vecDst);  
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         pDataDst += 4;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****          * Decrement the blockSize loop counter
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****          */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         blkCnt--;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /*
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      * tail
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples & 3;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     if (blkCnt > 0U)
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecA = vld1q(pSrcAVec); 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecB = vld1q(pSrcBVec); 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vecDst = vaddq_m(vecDst, vecA, vecB, p0);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         vstrwq_p(pDataDst, vecDst, p0);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* set status as ARM_MATH_SUCCESS */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SUCCESS;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   return (status);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #else
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #if defined(ARM_MATH_NEON)
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** /*
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** Neon version is assuming the matrix is small enough.
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** So no blocking is used for taking into account cache effects.
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** For big matrix, there exist better libraries for Neon.
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** arm_status arm_mat_add_f32(
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 4


 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   arm_matrix_instance_f32 * pDst)
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** {
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A  */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B  */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer   */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   uint32_t numSamples;                           /* total number of elements in the matrix  */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   uint32_t blkCnt;                               /* loop counters */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   arm_status status;                             /* status of matrix addition */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   /* Check for matrix mismatch condition */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      (pSrcA->numCols != pSrcB->numCols) ||
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   else
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #endif
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   {
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32x4_t vec1;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32x4_t vec2;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     float32x4_t res;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Total number of samples in the input matrix */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples >> 2U;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Compute 4 outputs at a time.
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      ** a second loop below computes the remaining 1 to 3 samples. */
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     while (blkCnt > 0U)
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Add and then store the results in the destination buffer. */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       vec1 = vld1q_f32(pIn1);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       vec2 = vld1q_f32(pIn2);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       res = vaddq_f32(vec1, vec2);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       vst1q_f32(pOut, res);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* update pointers to process next samples */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       pIn1 += 4U;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       pIn2 += 4U;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       pOut += 4U;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Decrement the loop counter */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       blkCnt--;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****      ** No loop unrolling is used. */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples % 0x4U;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     while (blkCnt > 0U)
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 5


 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Add and then store the results in the destination buffer. */
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = (*pIn1++) + (*pIn2++);
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Decrement the loop counter */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       blkCnt--;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* set status as ARM_MATH_SUCCESS */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SUCCESS;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   /* Return to application */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   return (status);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** }
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #else
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** arm_status arm_mat_add_f32(
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****         arm_matrix_instance_f32 * pDst)
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** {
  30              		.loc 1 221 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              		.loc 1 221 1 is_stmt 0 view .LVU1
  36 0000 8C46     		mov	ip, r1
  37 0002 1346     		mov	r3, r2
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
  38              		.loc 1 222 3 is_stmt 1 view .LVU2
  39              		.loc 1 222 14 is_stmt 0 view .LVU3
  40 0004 4168     		ldr	r1, [r0, #4]
  41              	.LVL1:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
  42              		.loc 1 223 3 is_stmt 1 view .LVU4
  43              		.loc 1 223 14 is_stmt 0 view .LVU5
  44 0006 DCF80420 		ldr	r2, [ip, #4]
  45              	.LVL2:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
  46              		.loc 1 224 3 is_stmt 1 view .LVU6
  47              		.loc 1 224 14 is_stmt 0 view .LVU7
  48 000a 5B68     		ldr	r3, [r3, #4]
  49              	.LVL3:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   uint32_t numSamples;                           /* total number of elements in the matrix */
  50              		.loc 1 226 3 is_stmt 1 view .LVU8
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   uint32_t blkCnt;                               /* loop counters */
  51              		.loc 1 227 3 view .LVU9
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   arm_status status;                             /* status of matrix addition */
  52              		.loc 1 228 3 view .LVU10
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   /* Check for matrix mismatch condition */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       (pSrcA->numCols != pSrcB->numCols) ||
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 6


 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       (pSrcA->numRows != pDst->numRows)  ||
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       (pSrcA->numCols != pDst->numCols)    )
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   {
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   else
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   {
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Total number of samples in input matrix */
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  53              		.loc 1 247 5 view .LVU11
  54              		.loc 1 247 34 is_stmt 0 view .LVU12
  55 000c B0F800C0 		ldrh	ip, [r0]
  56              	.LVL4:
  57              		.loc 1 247 51 view .LVU13
  58 0010 4088     		ldrh	r0, [r0, #2]
  59              	.LVL5:
  60              		.loc 1 247 16 view .LVU14
  61 0012 00FB0CF0 		mul	r0, r0, ip
  62              	.LVL6:
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples >> 2U;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     while (blkCnt > 0U)
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Add and store result in destination buffer. */
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = *pInA++ + *pInB++;
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = *pInA++ + *pInB++;
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = *pInA++ + *pInB++;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = *pInA++ + *pInB++;
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Decrement loop counter */
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       blkCnt--;
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Loop unrolling: Compute remaining outputs */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples % 0x4U;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #else
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Initialize blkCnt with number of samples */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     blkCnt = numSamples;
  63              		.loc 1 277 5 is_stmt 1 view .LVU15
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 7


 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     while (blkCnt > 0U)
  64              		.loc 1 281 5 view .LVU16
  65              		.loc 1 281 11 is_stmt 0 view .LVU17
  66 0016 08E0     		b	.L2
  67              	.LVL7:
  68              	.L3:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Add and store result in destination buffer. */
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       *pOut++ = *pInA++ + *pInB++;
  69              		.loc 1 286 7 is_stmt 1 view .LVU18
  70              		.loc 1 286 17 is_stmt 0 view .LVU19
  71 0018 F1EC017A 		vldmia.32	r1!, {s15}
  72              	.LVL8:
  73              		.loc 1 286 27 view .LVU20
  74 001c B2EC017A 		vldmia.32	r2!, {s14}
  75              	.LVL9:
  76              		.loc 1 286 25 view .LVU21
  77 0020 77EE877A 		vadd.f32	s15, s15, s14
  78              		.loc 1 286 15 view .LVU22
  79 0024 E3EC017A 		vstmia.32	r3!, {s15}
  80              	.LVL10:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       /* Decrement loop counter */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****       blkCnt--;
  81              		.loc 1 289 7 is_stmt 1 view .LVU23
  82              		.loc 1 289 13 is_stmt 0 view .LVU24
  83 0028 0138     		subs	r0, r0, #1
  84              	.LVL11:
  85              	.L2:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     {
  86              		.loc 1 281 11 is_stmt 1 view .LVU25
  87 002a 0028     		cmp	r0, #0
  88 002c F4D1     		bne	.L3
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     }
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****     status = ARM_MATH_SUCCESS;
  89              		.loc 1 293 5 view .LVU26
  90              	.LVL12:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   }
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   /* Return to application */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c ****   return (status);
  91              		.loc 1 297 3 view .LVU27
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_f32.c **** }
  92              		.loc 1 298 1 is_stmt 0 view .LVU28
  93 002e 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE119:
  97              		.section	.text.arm_mat_add_q15,"ax",%progbits
  98              		.align	1
  99              		.global	arm_mat_add_q15
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 8


 104              	arm_mat_add_q15:
 105              	.LVL13:
 106              	.LFB120:
 107              		.file 2 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Title:        arm_mat_add_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Description:  Q15 matrix addition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @addtogroup MatrixAdd
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @brief         Q15 matrix addition.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @param[in]     pSrcA      points to first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @param[in]     pSrcB      points to second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****                    The function uses saturating arithmetic.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****                    Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 9


  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** arm_status arm_mat_add_q15(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         arm_matrix_instance_q15 * pDst)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** {
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     uint32_t        numSamples;       /* total number of elements in the matrix  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     q15_t          *pDataA, *pDataB, *pDataDst;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     q15x8_t       vecA, vecB, vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     q15_t const   *pSrcAVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     q15_t const   *pSrcBVec;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     uint32_t        blkCnt;           /* loop counters */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     arm_status status;                             /* status of matrix addition */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     pDataA = pSrcA->pData;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     pDataB = pSrcB->pData;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     pDataDst = pDst->pData;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     pSrcAVec = (q15_t const *) pDataA;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     pSrcBVec = (q15_t const *) pDataB;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   /* Check for matrix mismatch condition */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numCols != pSrcB->numCols) ||
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numCols != pDst->numCols)    )
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   }
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   else
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /*
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****      * Total number of samples in the input matrix
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****      */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     blkCnt = numSamples >> 3;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     while (blkCnt > 0U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         /* C(m,n) = A(m,n) + B(m,n) */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         /* Add and then store the results in the destination buffer. */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecA = vld1q(pSrcAVec); pSrcAVec += 8;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecB = vld1q(pSrcBVec); pSrcBVec += 8;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecDst = vqaddq(vecA, vecB);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vst1q(pDataDst, vecDst);  pDataDst += 8;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         /*
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****          * Decrement the blockSize loop counter
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****          */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         blkCnt--;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /*
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****      * tail
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 10


 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****      * (will be merged thru tail predication)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****      */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     blkCnt = numSamples & 7;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     if (blkCnt > 0U)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         mve_pred16_t p0 = vctp16q(blkCnt);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecA = vld1q(pSrcAVec); pSrcAVec += 8;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecB = vld1q(pSrcBVec); pSrcBVec += 8;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vecDst = vqaddq_m(vecDst, vecA, vecB, p0);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         vstrhq_p(pDataDst, vecDst, p0);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   /* Set status as ARM_MATH_SUCCESS */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     status = ARM_MATH_SUCCESS;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   }
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   /* Return to application */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   return (status);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #else
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** arm_status arm_mat_add_q15(
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         arm_matrix_instance_q15 * pDst)
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** {
 108              		.loc 2 135 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 112              		@ link register save eliminated.
 113              		.loc 2 135 1 is_stmt 0 view .LVU30
 114 0000 10B4     		push	{r4}
 115              	.LCFI0:
 116              		.cfi_def_cfa_offset 4
 117              		.cfi_offset 4, -4
 118 0002 0C46     		mov	r4, r1
 119 0004 1346     		mov	r3, r2
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
 120              		.loc 2 136 9 is_stmt 1 view .LVU31
 121              		.loc 2 136 16 is_stmt 0 view .LVU32
 122 0006 4168     		ldr	r1, [r0, #4]
 123              	.LVL14:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
 124              		.loc 2 137 9 is_stmt 1 view .LVU33
 125              		.loc 2 137 16 is_stmt 0 view .LVU34
 126 0008 6268     		ldr	r2, [r4, #4]
 127              	.LVL15:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
 128              		.loc 2 138 9 is_stmt 1 view .LVU35
 129              		.loc 2 138 16 is_stmt 0 view .LVU36
 130 000a 5B68     		ldr	r3, [r3, #4]
 131              	.LVL16:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         uint32_t numSamples;                           /* total number of elements in the matrix */
 132              		.loc 2 140 9 is_stmt 1 view .LVU37
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         uint32_t blkCnt;                               /* loop counters */
 133              		.loc 2 141 9 view .LVU38
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 11


 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****         arm_status status;                             /* status of matrix addition */
 134              		.loc 2 142 9 view .LVU39
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   /* Check for matrix mismatch condition */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numCols != pSrcB->numCols) ||
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       (pSrcA->numCols != pDst->numCols)    )
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   }
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   else
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   {
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Total number of samples in input matrix */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 135              		.loc 2 161 5 view .LVU40
 136              		.loc 2 161 34 is_stmt 0 view .LVU41
 137 000c 0488     		ldrh	r4, [r0]
 138              	.LVL17:
 139              		.loc 2 161 51 view .LVU42
 140 000e 4088     		ldrh	r0, [r0, #2]
 141              	.LVL18:
 142              		.loc 2 161 16 view .LVU43
 143 0010 00FB04F4 		mul	r4, r0, r4
 144              	.LVL19:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     blkCnt = numSamples >> 2U;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     while (blkCnt > 0U)
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     {
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* Add, saturate and store result in destination buffer. */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #if defined (ARM_MATH_DSP)
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       write_q15x2_ia (&pOut, __QADD16(read_q15x2_ia (&pInA), read_q15x2_ia (&pInB)));
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       write_q15x2_ia (&pOut, __QADD16(read_q15x2_ia (&pInA), read_q15x2_ia (&pInB)));
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #else
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #endif
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* Decrement loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 12


 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       blkCnt--;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Loop unrolling: Compute remaining outputs */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     blkCnt = numSamples % 0x4U;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #else
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Initialize blkCnt with number of samples */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     blkCnt = numSamples;
 145              		.loc 2 197 5 is_stmt 1 view .LVU44
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     while (blkCnt > 0U)
 146              		.loc 2 201 5 view .LVU45
 147              		.loc 2 201 11 is_stmt 0 view .LVU46
 148 0014 08E0     		b	.L5
 149              	.LVL20:
 150              	.L6:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     {
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* Add, saturate and store result in destination buffer. */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #if defined (ARM_MATH_DSP)
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __QADD16(*pInA++, *pInB++);
 151              		.loc 2 207 7 is_stmt 1 view .LVU47
 152              		.loc 2 207 34 is_stmt 0 view .LVU48
 153 0016 31F9020B 		ldrsh	r0, [r1], #2
 154              	.LVL21:
 155              		.loc 2 207 43 view .LVU49
 156 001a 32F902CB 		ldrsh	ip, [r2], #2
 157              	.LVL22:
 158              	.LBB237:
 159              	.LBI237:
 160              		.file 3 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 13


  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 14


  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 15


 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 144:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 150:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 151:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 154:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 157:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 158:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 168:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 170:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 177:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 183:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 16


 193:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 201:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 212:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 215:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 221:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 223:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 225:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 226:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 241:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 243:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 247:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 249:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 17


 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 253:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 254:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 255:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 256:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 258:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 264:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 265:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 268:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 271:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 273:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 277:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 282:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 285:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 289:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 303:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 18


 307:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 308:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 310:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 312:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 316:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 318:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 322:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 323:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 324:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 325:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 327:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 331:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 339:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 343:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 348:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               SP Register value
 355:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 359:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 362:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 363:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 19


 364:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 370:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 375:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 382:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 385:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 388:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 389:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 390:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 391:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 400:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 405:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 406:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 407:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 412:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 417:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 418:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 20


 421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 424:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 426:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 428:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 429:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 430:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 431:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 435:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 439:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 444:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 455:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 456:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 457:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 461:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 464:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 465:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 21


 478:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 486:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 491:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 493:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 495:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 499:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 503:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 507:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 508:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 509:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:Drivers/CMSIS/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 518:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 520:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 521:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 522:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 22


 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 540:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 542:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 544:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 548:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 552:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 557:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 569:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 573:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 574:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 575:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 580:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 583:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 584:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 23


 592:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:Drivers/CMSIS/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 598:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 599:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 600:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 603:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 604:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 605:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 611:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 616:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 621:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 625:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 627:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 628:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 633:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 634:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 637:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 639:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 644:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 648:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 24


 649:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 654:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 655:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 669:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 671:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 689:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 693:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 695:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 699:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 702:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 704:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 25


 706:Drivers/CMSIS/Include/cmsis_gcc.h ****   return 0U;
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 708:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 711:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 712:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 713:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 714:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 716:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****   mode.
 721:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 727:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 732:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 734:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 736:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 737:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:Drivers/CMSIS/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 746:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:Drivers/CMSIS/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 755:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 757:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 760:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 761:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 762:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get FPSCR
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 26


 763:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 766:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 778:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 781:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(0U);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 787:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:Drivers/CMSIS/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:Drivers/CMSIS/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 804:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   (void)fpscr;
 806:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 817:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 818:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 27


 820:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 827:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 834:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 838:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 842:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 845:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 846:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 853:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 857:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 860:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 861:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 870:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 871:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 872:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 873:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 28


 877:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 879:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 883:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 888:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 890:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 892:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 899:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 900:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 902:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 906:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 907:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 909:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 911:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 912:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 914:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 919:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 922:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 926:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 29


 934:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 939:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 940:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 945:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 947:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 953:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 960:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 964:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 965:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 966:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 972:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 974:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 975:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 976:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 980:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 981:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 983:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 984:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 985:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 989:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 990:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 30


 991:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 992:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 993:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 994:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 995:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 996:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 997:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 998:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 999:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
1000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1001:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
1002:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1003:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1005:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1006:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
1007:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
1008:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
1009:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
1010:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1011:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CLZ             (uint8_t)__builtin_clz
1012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1013:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1014:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1015:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1016:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1017:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1018:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1019:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
1020:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
1021:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1022:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1023:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1024:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
1025:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1026:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1027:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1028:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1029:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
1030:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1031:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1032:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1033:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1034:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1035:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1036:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1037:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1038:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1039:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1040:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1041:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
1042:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
1043:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1044:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1045:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1046:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
1047:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 31


1048:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1049:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1050:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1051:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
1052:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1053:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1054:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1055:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1056:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
1057:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1058:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1059:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1060:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1061:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1062:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1063:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
1064:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
1065:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1066:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1067:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1068:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
1069:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1070:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1071:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1072:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
1073:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1074:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1075:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1076:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1077:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1078:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
1079:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
1080:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1081:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1082:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1083:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1084:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1085:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
1086:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1087:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1088:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1089:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1090:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1091:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1092:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1093:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1094:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1095:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
1096:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
1097:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1098:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1099:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1100:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1101:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1102:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
1103:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1104:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 32


1105:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1106:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
1107:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1108:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1109:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1110:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1111:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1112:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
1113:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
1114:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1115:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1116:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1117:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1118:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1119:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
1120:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1121:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1122:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1123:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
1124:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1125:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1126:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1127:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1128:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1129:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
1130:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
1131:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1132:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
1133:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1134:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
1135:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1136:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1137:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1138:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1139:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1140:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1141:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1142:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1143:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1144:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1145:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
1146:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1147:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1148:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1149:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1150:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
1151:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1152:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1153:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1,ARG2) \
1154:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
1155:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1156:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1157:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1158:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1159:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1160:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1161:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 33


1162:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1163:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1164:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1165:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
1166:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
1167:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1168:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1169:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1,ARG2) \
1170:Drivers/CMSIS/Include/cmsis_gcc.h ****  __extension__ \
1171:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1172:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1173:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1174:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1175:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1177:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1178:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1179:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
1180:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
1181:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
1182:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
1183:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
1184:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1185:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
1186:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1187:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1188:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1189:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
1190:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1191:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1192:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1194:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1195:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
1196:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
1197:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1198:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1199:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1200:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
1201:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1202:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1204:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1205:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
1206:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1207:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1208:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1209:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1210:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1211:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1212:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
1213:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1214:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1215:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1216:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1217:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
1218:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 34


1219:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1220:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1221:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1222:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
1223:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1224:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1225:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1226:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
1227:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
1228:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
1229:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
1230:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
1231:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
1232:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
1233:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1234:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
1235:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1237:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1238:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
1240:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
1241:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1242:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1243:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1244:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
1245:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1246:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1247:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1248:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
1249:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1250:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1252:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1253:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
1255:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
1256:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1257:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1258:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1259:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
1260:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1261:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1262:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1264:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1265:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
1267:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
1268:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1269:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1270:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1271:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
1272:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1273:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1274:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1275:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 35


1276:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1277:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1278:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
1279:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
1280:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1281:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1282:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1283:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
1284:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1285:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
1286:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1287:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1288:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1289:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1290:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1291:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1292:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1293:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
1294:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
1295:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1296:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
1297:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1298:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1299:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
1300:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1301:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
1302:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1303:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
1304:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
1305:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
1306:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1307:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1308:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1309:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
1310:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1311:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
1312:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1313:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1314:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
1315:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1316:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1317:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1318:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
1319:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
1320:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
1321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
1322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
1323:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1324:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
1325:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1326:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
1327:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
1328:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
1329:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
1330:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1331:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
1332:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 36


1333:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
1334:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
1335:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
1336:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
1337:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
1338:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
1339:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1340:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1341:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
1342:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
1343:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
1344:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1345:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1346:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1347:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
1348:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1349:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
1350:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
1351:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1352:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1353:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1354:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
1355:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1356:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1357:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1358:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) );
1359:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1360:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1361:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1362:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1363:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1364:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
1365:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
1366:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1367:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1368:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1369:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
1370:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1371:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1372:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1373:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) );
1374:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1375:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1377:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1378:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1379:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
1380:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
1381:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1382:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1383:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1384:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
1385:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1386:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1387:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1388:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) );
1389:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 37


1390:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1391:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1392:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1393:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1394:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
1395:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
1396:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1397:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1398:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1399:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
1400:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1401:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1402:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1403:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1404:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1405:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1406:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
1407:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
1408:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1409:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1410:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1411:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
1412:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1413:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1414:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1415:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1416:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1417:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1418:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
1419:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
1420:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1421:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1422:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1423:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
1424:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1425:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
1426:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1427:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1428:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1429:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
1431:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
1432:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1433:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
1434:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1435:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
1436:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1437:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1438:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1439:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) );
1440:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
1441:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1442:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1443:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1444:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1445:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
1446:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 38


1447:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1448:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
1449:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1450:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
1451:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1452:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1453:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1454:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) );
1455:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
1456:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1458:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1459:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1460:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
1461:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
1462:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
1463:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
1464:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1465:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
1466:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1467:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
1468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1469:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) );
1470:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1471:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1472:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1473:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1474:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1475:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
1476:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
1477:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1478:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1479:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1480:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1481:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1482:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
1483:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1484:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1485:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1486:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1487:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1488:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1489:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1490:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1491:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1492:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
1493:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
1494:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1495:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1496:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1497:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1498:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1499:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
1500:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1501:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1502:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1503:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 39


1504:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1505:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1506:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1507:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1508:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
1509:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
1510:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
1511:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
1512:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
1513:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
1514:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
1515:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
1516:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
1517:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1518:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
1519:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1520:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) );
1521:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
1522:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1523:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1524:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
1525:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
1526:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1527:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
1528:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1529:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1530:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###################  Compiler specific Intrinsics  ########################### */
1531:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_SIMD_intrinsics CMSIS SIMD Intrinsics
1532:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated SIMD instructions
1533:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
1534:Drivers/CMSIS/Include/cmsis_gcc.h **** */
1535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1536:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1))
1537:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1538:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD8(uint32_t op1, uint32_t op2)
1539:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1540:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1541:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1543:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1544:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1545:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1546:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD8(uint32_t op1, uint32_t op2)
1547:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1548:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1550:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1551:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1552:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1553:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1554:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD8(uint32_t op1, uint32_t op2)
1555:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1556:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1557:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1558:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1559:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1560:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 40


1561:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1562:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD8(uint32_t op1, uint32_t op2)
1563:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1564:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1565:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1567:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1568:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1570:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD8(uint32_t op1, uint32_t op2)
1571:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1572:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1573:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1574:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1575:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1576:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1577:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1578:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD8(uint32_t op1, uint32_t op2)
1579:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1581:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1583:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1584:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1586:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1587:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB8(uint32_t op1, uint32_t op2)
1588:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1589:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1590:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1591:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1592:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1593:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1594:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1595:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB8(uint32_t op1, uint32_t op2)
1596:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1597:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1598:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1599:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1600:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1601:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1602:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1603:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB8(uint32_t op1, uint32_t op2)
1604:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1605:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1606:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1607:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1608:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1609:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1610:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1611:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB8(uint32_t op1, uint32_t op2)
1612:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1613:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1614:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1615:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1616:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1617:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 41


1618:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1619:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB8(uint32_t op1, uint32_t op2)
1620:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1621:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1623:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1624:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1625:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1626:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1627:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB8(uint32_t op1, uint32_t op2)
1628:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1629:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1630:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1631:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1632:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1633:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1634:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1635:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1636:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SADD16(uint32_t op1, uint32_t op2)
1637:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1638:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1639:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1640:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1641:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1642:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1643:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1644:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QADD16(uint32_t op1, uint32_t op2)
 161              		.loc 3 1644 31 is_stmt 1 view .LVU50
 162              	.LBB238:
1645:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1646:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 163              		.loc 3 1646 3 view .LVU51
1647:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1648:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 164              		.loc 3 1648 3 view .LVU52
 165              		.syntax unified
 166              	@ 1648 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 167 001e 90FA1CF0 		qadd16 r0, r0, ip
 168              	@ 0 "" 2
 169              	.LVL23:
1649:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 170              		.loc 3 1649 3 view .LVU53
 171              		.loc 3 1649 3 is_stmt 0 view .LVU54
 172              		.thumb
 173              		.syntax unified
 174              	.LBE238:
 175              	.LBE237:
 176              		.loc 2 207 15 view .LVU55
 177 0022 23F8020B 		strh	r0, [r3], #2	@ movhi
 178              	.LVL24:
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #else
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) *pInA++ + *pInB++), 16);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** #endif
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       /* Decrement loop counter */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****       blkCnt--;
 179              		.loc 2 213 7 is_stmt 1 view .LVU56
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 42


 180              		.loc 2 213 13 is_stmt 0 view .LVU57
 181 0026 013C     		subs	r4, r4, #1
 182              	.LVL25:
 183              	.L5:
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     {
 184              		.loc 2 201 11 is_stmt 1 view .LVU58
 185 0028 002C     		cmp	r4, #0
 186 002a F4D1     		bne	.L6
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     }
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****     status = ARM_MATH_SUCCESS;
 187              		.loc 2 217 5 view .LVU59
 188              	.LVL26:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   }
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   /* Return to application */
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c ****   return (status);
 189              		.loc 2 221 3 view .LVU60
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q15.c **** }
 190              		.loc 2 222 1 is_stmt 0 view .LVU61
 191 002c 0020     		movs	r0, #0
 192 002e 5DF8044B 		ldr	r4, [sp], #4
 193              	.LCFI1:
 194              		.cfi_restore 4
 195              		.cfi_def_cfa_offset 0
 196              	.LVL27:
 197              		.loc 2 222 1 view .LVU62
 198 0032 7047     		bx	lr
 199              		.cfi_endproc
 200              	.LFE120:
 202              		.section	.text.arm_mat_add_q31,"ax",%progbits
 203              		.align	1
 204              		.global	arm_mat_add_q31
 205              		.syntax unified
 206              		.thumb
 207              		.thumb_func
 209              	arm_mat_add_q31:
 210              	.LVL28:
 211              	.LFB121:
 212              		.file 4 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Title:        arm_mat_add_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Description:  Q31 matrix addition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 43


  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @addtogroup MatrixAdd
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @brief         Q31 matrix addition.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @param[in]     pSrcA      points to first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @param[in]     pSrcB      points to second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****                    The function uses saturating arithmetic.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****                    Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** arm_status arm_mat_add_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         arm_matrix_instance_q31 * pDst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     arm_status status;                             /* status of matrix addition */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     uint32_t        numSamples;       /* total number of elements in the matrix  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     q31_t          *pDataA, *pDataB, *pDataDst;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     q31x4_t       vecA, vecB, vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     q31_t const   *pSrcAVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     q31_t const   *pSrcBVec;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     uint32_t        blkCnt;           /* loop counters */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     pDataA = pSrcA->pData;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     pDataB = pSrcB->pData;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     pDataDst = pDst->pData;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     pSrcAVec = (q31_t const *) pDataA;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     pSrcBVec = (q31_t const *) pDataB;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 44


  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   /* Check for matrix mismatch condition */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numCols != pSrcB->numCols) ||
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numCols != pDst->numCols)    )
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   else
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   {
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****      /*
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****      * Total number of samples in the input matrix
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****      */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     blkCnt = numSamples >> 2;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     while (blkCnt > 0U)
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     {
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         /* C(m,n) = A(m,n) + B(m,n) */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         /* Add and then store the results in the destination buffer. */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecA = vld1q(pSrcAVec); 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         pSrcAVec += 4;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecB = vld1q(pSrcBVec); 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         pSrcBVec += 4;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecDst = vqaddq(vecA, vecB);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vst1q(pDataDst, vecDst);  
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         pDataDst += 4;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         /*
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****          * Decrement the blockSize loop counter
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****          */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         blkCnt--;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /*
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****      * tail
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****      */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     blkCnt = numSamples & 3;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     if (blkCnt > 0U)
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     {
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecA = vld1q(pSrcAVec); 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         pSrcAVec += 4;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecB = vld1q(pSrcBVec); 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         pSrcBVec += 4;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vecDst = vqaddq_m(vecDst, vecA, vecB, p0);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         vstrwq_p(pDataDst, vecDst, p0);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     status = ARM_MATH_SUCCESS;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   /* Return to application */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   return (status);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** }
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #else
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** arm_status arm_mat_add_q31(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 45


 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****         arm_matrix_instance_q31 * pDst)
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** {
 213              		.loc 4 134 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		@ link register save eliminated.
 218              		.loc 4 134 1 is_stmt 0 view .LVU64
 219 0000 30B4     		push	{r4, r5}
 220              	.LCFI2:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 4, -8
 223              		.cfi_offset 5, -4
 224 0002 0C46     		mov	r4, r1
 225 0004 1346     		mov	r3, r2
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   q31_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
 226              		.loc 4 135 3 is_stmt 1 view .LVU65
 227              		.loc 4 135 10 is_stmt 0 view .LVU66
 228 0006 4168     		ldr	r1, [r0, #4]
 229              	.LVL29:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   q31_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
 230              		.loc 4 136 3 is_stmt 1 view .LVU67
 231              		.loc 4 136 10 is_stmt 0 view .LVU68
 232 0008 6268     		ldr	r2, [r4, #4]
 233              	.LVL30:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
 234              		.loc 4 137 3 is_stmt 1 view .LVU69
 235              		.loc 4 137 10 is_stmt 0 view .LVU70
 236 000a 5B68     		ldr	r3, [r3, #4]
 237              	.LVL31:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   uint32_t numSamples;                           /* total number of elements in the matrix */
 238              		.loc 4 139 3 is_stmt 1 view .LVU71
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   uint32_t blkCnt;                               /* loop counters */
 239              		.loc 4 140 3 view .LVU72
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   arm_status status;                             /* status of matrix addition */
 240              		.loc 4 141 3 view .LVU73
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   /* Check for matrix mismatch condition */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numCols != pSrcB->numCols) ||
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       (pSrcA->numCols != pDst->numCols)    )
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   {
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   }
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   else
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   {
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Total number of samples in input matrix */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 46


 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 241              		.loc 4 160 5 view .LVU74
 242              		.loc 4 160 34 is_stmt 0 view .LVU75
 243 000c 0488     		ldrh	r4, [r0]
 244              	.LVL32:
 245              		.loc 4 160 51 view .LVU76
 246 000e 4088     		ldrh	r0, [r0, #2]
 247              	.LVL33:
 248              		.loc 4 160 16 view .LVU77
 249 0010 00FB04F4 		mul	r4, r0, r4
 250              	.LVL34:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     blkCnt = numSamples >> 2U;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     while (blkCnt > 0U)
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     {
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* Add, saturate and store result in destination buffer. */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       *pOut++ = __QADD(*pInA++, *pInB++);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       *pOut++ = __QADD(*pInA++, *pInB++);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       *pOut++ = __QADD(*pInA++, *pInB++);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       *pOut++ = __QADD(*pInA++, *pInB++);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* Decrement loop counter */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       blkCnt--;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     }
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Loop unrolling: Compute remaining outputs */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     blkCnt = numSamples % 0x4U;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #else
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Initialize blkCnt with number of samples */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     blkCnt = numSamples;
 251              		.loc 4 190 5 is_stmt 1 view .LVU78
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     while (blkCnt > 0U)
 252              		.loc 4 194 5 view .LVU79
 253              		.loc 4 194 11 is_stmt 0 view .LVU80
 254 0014 08E0     		b	.L9
 255              	.LVL35:
 256              	.L10:
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     {
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* C(m,n) = A(m,n) + B(m,n) */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* Add, saturate and store result in destination buffer. */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       *pOut++ = __QADD(*pInA++, *pInB++);
 257              		.loc 4 199 7 is_stmt 1 view .LVU81
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 47


 258              		.loc 4 199 17 is_stmt 0 view .LVU82
 259 0016 51F8040B 		ldr	r0, [r1], #4
 260              	.LVL36:
 261              		.loc 4 199 17 view .LVU83
 262 001a 52F8045B 		ldr	r5, [r2], #4
 263              	.LVL37:
 264              	.LBB239:
 265              	.LBI239:
1650:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1651:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHADD16(uint32_t op1, uint32_t op2)
1653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1654:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1656:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1657:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1660:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UADD16(uint32_t op1, uint32_t op2)
1661:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1662:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1663:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1664:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1665:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1666:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1667:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1668:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQADD16(uint32_t op1, uint32_t op2)
1669:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1670:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1672:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1673:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1674:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1675:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1676:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHADD16(uint32_t op1, uint32_t op2)
1677:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1678:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1679:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1680:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhadd16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1681:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1684:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSUB16(uint32_t op1, uint32_t op2)
1685:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1686:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1687:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1688:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1689:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1690:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1691:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSUB16(uint32_t op1, uint32_t op2)
1693:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1694:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1697:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1698:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 48


1699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1700:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSUB16(uint32_t op1, uint32_t op2)
1701:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1702:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1703:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1704:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1705:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1706:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1707:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1708:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USUB16(uint32_t op1, uint32_t op2)
1709:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1710:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1711:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1712:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1713:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1714:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1715:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1716:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSUB16(uint32_t op1, uint32_t op2)
1717:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1718:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1719:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1720:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1721:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1722:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1723:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1724:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSUB16(uint32_t op1, uint32_t op2)
1725:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1726:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1727:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1728:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsub16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1729:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1730:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1731:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SASX(uint32_t op1, uint32_t op2)
1733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1734:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1735:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1736:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1737:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1738:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1739:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1740:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QASX(uint32_t op1, uint32_t op2)
1741:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1742:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1743:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1744:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1745:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1746:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1747:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1748:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHASX(uint32_t op1, uint32_t op2)
1749:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1750:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1751:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1752:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1753:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1754:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1755:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 49


1756:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UASX(uint32_t op1, uint32_t op2)
1757:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1758:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1759:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1760:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1761:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1762:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1763:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1764:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQASX(uint32_t op1, uint32_t op2)
1765:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1766:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1767:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1768:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1769:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1770:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1771:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1772:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHASX(uint32_t op1, uint32_t op2)
1773:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1774:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1775:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1776:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhasx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1777:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1778:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1779:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1780:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SSAX(uint32_t op1, uint32_t op2)
1781:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1782:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1783:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1784:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1785:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1786:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1787:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1788:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __QSAX(uint32_t op1, uint32_t op2)
1789:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1790:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1791:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1792:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1793:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1794:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1796:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SHSAX(uint32_t op1, uint32_t op2)
1797:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1798:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1800:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("shsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1801:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1802:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1803:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1804:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAX(uint32_t op1, uint32_t op2)
1805:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1806:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1807:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1808:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1809:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1812:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UQSAX(uint32_t op1, uint32_t op2)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 50


1813:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1814:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1815:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1816:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uqsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1817:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1818:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1819:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1820:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UHSAX(uint32_t op1, uint32_t op2)
1821:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1822:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1824:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uhsax %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1825:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1826:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1827:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1828:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAD8(uint32_t op1, uint32_t op2)
1829:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1830:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1831:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1832:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usad8 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1833:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1836:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USADA8(uint32_t op1, uint32_t op2, uint32_t op3)
1837:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1838:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1839:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1840:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usada8 %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1841:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1842:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1843:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1844:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT16(ARG1,ARG2) \
1845:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1846:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
1847:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1848:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1849:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1851:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT16(ARG1,ARG2) \
1852:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
1853:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
1854:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("usat16 %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) ); \
1855:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
1856:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
1857:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTB16(uint32_t op1)
1859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1860:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1862:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtb16 %0, %1" : "=r" (result) : "r" (op1));
1863:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1866:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __UXTAB16(uint32_t op1, uint32_t op2)
1867:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1868:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1869:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 51


1870:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("uxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1871:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1872:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1873:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTB16(uint32_t op1)
1875:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1876:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1877:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtb16 %0, %1" : "=r" (result) : "r" (op1));
1879:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1880:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1882:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SXTAB16(uint32_t op1, uint32_t op2)
1883:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1884:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1885:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1886:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sxtab16 %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1887:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1888:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1889:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUAD  (uint32_t op1, uint32_t op2)
1891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1892:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1894:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuad %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1895:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUADX (uint32_t op1, uint32_t op2)
1899:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1900:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1901:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smuadx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1903:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1904:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1905:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLAD (uint32_t op1, uint32_t op2, uint32_t op3)
1907:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1908:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1909:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlad %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1911:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1912:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1913:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1914:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLADX (uint32_t op1, uint32_t op2, uint32_t op3)
1915:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1916:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1917:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1918:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smladx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1919:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1920:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1921:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALD (uint32_t op1, uint32_t op2, uint64_t acc)
1923:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1925:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1926:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 52


1927:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1928:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1929:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1930:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1931:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1932:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1933:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlald %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
1934:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1935:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1936:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
1937:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1938:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1939:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLALDX (uint32_t op1, uint32_t op2, uint64_t acc)
1940:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1941:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1942:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1943:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1944:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1945:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1946:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1947:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1948:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
1949:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1950:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlaldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
1951:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
1952:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1953:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
1954:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1955:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSD  (uint32_t op1, uint32_t op2)
1957:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1958:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1959:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1961:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1962:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1963:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1964:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMUSDX (uint32_t op1, uint32_t op2)
1965:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1966:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1967:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1968:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smusdx %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
1969:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1970:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1971:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1972:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSD (uint32_t op1, uint32_t op2, uint32_t op3)
1973:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1974:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1975:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1976:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsd %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1977:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1978:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1979:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1980:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SMLSDX (uint32_t op1, uint32_t op2, uint32_t op3)
1981:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1982:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
1983:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 53


1984:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsdx %0, %1, %2, %3" : "=r" (result) : "r" (op1), "r" (op2), "r" (op3) );
1985:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
1986:Drivers/CMSIS/Include/cmsis_gcc.h **** }
1987:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1988:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLD (uint32_t op1, uint32_t op2, uint64_t acc)
1989:Drivers/CMSIS/Include/cmsis_gcc.h **** {
1990:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
1991:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
1992:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
1993:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
1994:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
1995:Drivers/CMSIS/Include/cmsis_gcc.h **** 
1996:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
1997:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (o
1998:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
1999:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsld %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (o
2000:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2001:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2002:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2003:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2004:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2005:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint64_t __SMLSLDX (uint32_t op1, uint32_t op2, uint64_t acc)
2006:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2007:Drivers/CMSIS/Include/cmsis_gcc.h ****   union llreg_u{
2008:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
2009:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint64_t w64;
2010:Drivers/CMSIS/Include/cmsis_gcc.h ****   } llr;
2011:Drivers/CMSIS/Include/cmsis_gcc.h ****   llr.w64 = acc;
2012:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2013:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ARMEB__   /* Little endian */
2014:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[0]), "=r" (llr.w32[1]): "r" (op1), "r" (
2015:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
2016:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("smlsldx %0, %1, %2, %3" : "=r" (llr.w32[1]), "=r" (llr.w32[0]): "r" (op1), "r" (
2017:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2018:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2019:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(llr.w64);
2020:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2021:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2022:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __SEL  (uint32_t op1, uint32_t op2)
2023:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2024:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
2025:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2026:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("sel %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2027:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2028:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2029:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2030:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE  int32_t __QADD( int32_t op1,  int32_t op2)
 266              		.loc 3 2030 31 is_stmt 1 view .LVU84
 267              	.LBB240:
2031:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2032:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
 268              		.loc 3 2032 3 view .LVU85
2033:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2034:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qadd %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
 269              		.loc 3 2034 3 view .LVU86
 270              		.syntax unified
 271              	@ 2034 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 54


 272 001e 85FA80F0 		qadd r0, r0, r5
 273              	@ 0 "" 2
 274              	.LVL38:
2035:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 275              		.loc 3 2035 3 view .LVU87
 276              		.loc 3 2035 3 is_stmt 0 view .LVU88
 277              		.thumb
 278              		.syntax unified
 279              	.LBE240:
 280              	.LBE239:
 281              		.loc 4 199 15 view .LVU89
 282 0022 43F8040B 		str	r0, [r3], #4
 283              	.LVL39:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       /* Decrement loop counter */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****       blkCnt--;
 284              		.loc 4 202 7 is_stmt 1 view .LVU90
 285              		.loc 4 202 13 is_stmt 0 view .LVU91
 286 0026 013C     		subs	r4, r4, #1
 287              	.LVL40:
 288              	.L9:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     {
 289              		.loc 4 194 11 is_stmt 1 view .LVU92
 290 0028 002C     		cmp	r4, #0
 291 002a F4D1     		bne	.L10
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     }
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****     status = ARM_MATH_SUCCESS;
 292              		.loc 4 206 5 view .LVU93
 293              	.LVL41:
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   }
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   /* Return to application */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c ****   return (status);
 294              		.loc 4 210 3 view .LVU94
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_add_q31.c **** }
 295              		.loc 4 211 1 is_stmt 0 view .LVU95
 296 002c 0020     		movs	r0, #0
 297 002e 30BC     		pop	{r4, r5}
 298              	.LCFI3:
 299              		.cfi_restore 5
 300              		.cfi_restore 4
 301              		.cfi_def_cfa_offset 0
 302              	.LVL42:
 303              		.loc 4 211 1 view .LVU96
 304 0030 7047     		bx	lr
 305              		.cfi_endproc
 306              	.LFE121:
 308              		.section	.text.arm_mat_cmplx_mult_f32,"ax",%progbits
 309              		.align	1
 310              		.global	arm_mat_cmplx_mult_f32
 311              		.syntax unified
 312              		.thumb
 313              		.thumb_func
 315              	arm_mat_cmplx_mult_f32:
 316              	.LVL43:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 55


 317              	.LFB122:
 318              		.file 5 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Title:        arm_mat_cmplx_mult_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Description:  Floating-point matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @defgroup CmplxMatrixMult  Complex Matrix Multiplication
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   Complex Matrix multiplication is only defined if the number of columns of the
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   first matrix equals the number of rows of the second matrix.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   in an <code>M x P</code> matrix.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @par
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   When matrix size checking is enabled, the functions check:
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****    - that the inner dimensions of <code>pSrcA</code> and <code>pSrcB</code> are equal;
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****    - that the size of the output matrix equals the outer dimensions of <code>pSrcA</code> and <code
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  */
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @addtogroup CmplxMatrixMult
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @{
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** /**
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @brief         Floating-point Complex matrix multiplication.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 56


  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @param[in]     pSrcA      points to first input complex matrix structure
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @param[in]     pSrcB      points to second input complex matrix structure
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @param[out]    pDst       points to output complex matrix structure
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   @return        execution status
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****  */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #include "arm_helium_utils.h"
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #define MATRIX_DIM2 2
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #define MATRIX_DIM3 3
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #define MATRIX_DIM4 4
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_f32_2x2_mve(
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcA,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcB,
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     arm_matrix_instance_f32 * pDst)
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t const *pInB = pSrcB->pData;  /* input data matrix pointer B */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pOut = pDst->pData;   /* output data matrix pointer */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint32x4_t   vecColBOffs0;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA0 = pInA;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM2;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    acc0, acc1;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    vecB, vecA;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     static const uint32_t offsetB0[4] = { 0, 1,
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         MATRIX_DIM2 * CMPLX_DIM, MATRIX_DIM2 * CMPLX_DIM + 1
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     };
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs0 = vldrwq_u32((uint32_t const *) offsetB0);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = (float32_t const *)pSrcB->pData;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 0] = acc0[0] + acc0[2];
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 1] = acc0[1] + acc0[3];
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 0] = acc1[0] + acc1[2];
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 1] = acc1[1] + acc1[3];
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 57


 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 0] = acc0[0] + acc0[2];
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 1] = acc0[1] + acc0[3];
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 0] = acc1[0] + acc1[2];
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 1] = acc1[1] + acc1[3];
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * Return to application
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_f32_3x3_mve(
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcA,
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcB,
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     arm_matrix_instance_f32 * pDst)
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t const *pInB = pSrcB->pData;  /* input data matrix pointer B */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pOut = pDst->pData;   /* output data matrix pointer */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint32x4_t   vecColBOffs0, vecColBOffs1;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA0 = pInA;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM3;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA2 = pInA1 + CMPLX_DIM * MATRIX_DIM3;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    acc0, acc1, acc2;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    vecB, vecA;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* enable predication to disable upper half complex vector element */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     mve_pred16_t p0 = vctp32q(CMPLX_DIM);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     static const uint32_t offsetB0[4] = { 0, 1,
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         MATRIX_DIM3 * CMPLX_DIM, MATRIX_DIM3 * CMPLX_DIM + 1
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     };
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     static const uint32_t offsetB1[4] = { 2 * MATRIX_DIM3 * CMPLX_DIM, 2 * MATRIX_DIM3 * CMPLX_DIM 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****        INACTIVELANE, INACTIVELANE
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     };
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs0 = vldrwq_u32((uint32_t const *) offsetB0);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs1 = vldrwq_u32((uint32_t const *) offsetB1);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = (float32_t const *)pSrcB->pData;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 58


 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset_z(pInB, vecColBOffs1, p0);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc0[0] + acc0[2];
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc0[1] + acc0[3];
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc1[0] + acc1[2];
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc1[1] + acc1[3];
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc2[0] + acc2[2];
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc2[1] + acc2[3];
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      vecB = vldrwq_gather_shifted_offset_z(pInB, vecColBOffs1, p0);
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 59


 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc0[0] + acc0[2];
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc0[1] + acc0[3];
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc1[0] + acc1[2];
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc1[1] + acc1[3];
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc2[0] + acc2[2];
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc2[1] + acc2[3];
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      vecB = vldrwq_gather_shifted_offset_z(pInB, vecColBOffs1, p0);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc0[0] + acc0[2];
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc0[1] + acc0[3];
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc1[0] + acc1[2];
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc1[1] + acc1[3];
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = acc2[0] + acc2[2];
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = acc2[1] + acc2[3];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 60


 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * Return to application
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_f32_4x4_mve(
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcA,
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     const arm_matrix_instance_f32 * pSrcB,
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     arm_matrix_instance_f32 * pDst)
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t const *pInB = pSrcB->pData;  /* input data matrix pointer B */
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pOut = pDst->pData;   /* output data matrix pointer */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint32x4_t   vecColBOffs0, vecColBOffs1;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA0 = pInA;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM4;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA2 = pInA1 + CMPLX_DIM * MATRIX_DIM4;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t       *pInA3 = pInA2 + CMPLX_DIM * MATRIX_DIM4;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    acc0, acc1, acc2, acc3;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     f32x4_t    vecB, vecA;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     static const uint32_t offsetB0[4] = { 0, 1,
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         MATRIX_DIM4 * CMPLX_DIM, MATRIX_DIM4 * CMPLX_DIM + 1
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     };
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     static const uint32_t offsetB1[4] = { 2 * MATRIX_DIM4 * CMPLX_DIM, 2 * MATRIX_DIM4 * CMPLX_DIM 
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         3 * MATRIX_DIM4 * CMPLX_DIM, 3 * MATRIX_DIM4 * CMPLX_DIM + 1
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     };
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs0 = vldrwq_u32((uint32_t const *) offsetB0);
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs1 = vldrwq_u32((uint32_t const *) offsetB1);
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = (float32_t const *)pSrcB->pData;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA3);
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmulq(vecA, vecB);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 61


 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA3[4]);
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq(acc3, vecA, vecB);
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc0[0] + acc0[2];
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc0[1] + acc0[3];
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc1[0] + acc1[2];
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc1[1] + acc1[3];
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc2[0] + acc2[2];
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc2[1] + acc2[3];
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc3[0] + acc3[2];
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc3[1] + acc3[3];
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA3);
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmulq(vecA, vecB);
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 62


 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA3[4]);
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq(acc3, vecA, vecB);
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc0[0] + acc0[2];
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc0[1] + acc0[3];
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc1[0] + acc1[2];
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc1[1] + acc1[3];
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc2[0] + acc2[2];
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc2[1] + acc2[3];
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc3[0] + acc3[2];
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc3[1] + acc3[3];
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA3);
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmulq(vecA, vecB);
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA3[4]);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 63


 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq(acc3, vecA, vecB);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc0[0] + acc0[2];
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc0[1] + acc0[3];
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc1[0] + acc1[2];
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc1[1] + acc1[3];
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc2[0] + acc2[2];
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc2[1] + acc2[3];
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc3[0] + acc3[2];
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc3[1] + acc3[3];
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut += CMPLX_DIM;
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * move to next B column
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pInB = pInB + CMPLX_DIM;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA0);
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmulq(vecA, vecB);
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA1);
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmulq(vecA, vecB);
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA2);
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmulq(vecA, vecB);
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(pInA3);
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmulq(vecA, vecB);
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA0[4]);
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq(acc0, vecA, vecB);
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA1[4]);
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq(acc1, vecA, vecB);
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA2[4]);
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq(acc2, vecA, vecB);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecA = vldrwq_f32(&pInA3[4]);
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq(acc3, vecA, vecB);
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc0[0] + acc0[2];
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc0[1] + acc0[3];
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc1[0] + acc1[2];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 64


 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc1[1] + acc1[3];
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc2[0] + acc2[2];
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc2[1] + acc2[3];
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = acc3[0] + acc3[2];
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = acc3[1] + acc3[3];
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * Return to application
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** arm_status arm_mat_cmplx_mult_f32(
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   arm_matrix_instance_f32 * pDst)
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t const *pInB = (float32_t const *) pSrcB->pData;   /* input data matrix pointer B */
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t const *pInA = (float32_t const *) pSrcA->pData;   /* input data matrix pointer A */
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t *pOut = pDst->pData;  /* output data matrix pointer */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     float32_t *px;              /* Temporary output data matrix pointer */
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint16_t  numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint16_t  numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint16_t  numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint16_t  col, i = 0U, row = numRowsA;  /* loop counters */
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     arm_status status;          /* status of matrix multiplication */
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint32x4_t vecOffs, vecColBOffs;
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     uint32_t  blkCnt, rowCnt;           /* loop counters */
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   #ifdef ARM_MATH_MATRIX_CHECK
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Check for matrix mismatch condition */
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   else
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * small squared matrix specialized routines
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     if (numRowsA == numColsB && numColsB == numColsA)
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         if (numRowsA == 1)
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pOut[0] = pInA[0] * pInB[0] - pInA[1] * pInB[1];
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pOut[1] = pInA[0] * pInB[1] + pInA[1] * pInB[0];
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             return (ARM_MATH_SUCCESS);
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         else if (numRowsA == 2)
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             return arm_mat_cmplx_mult_f32_2x2_mve(pSrcA, pSrcB, pDst);
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         else if (numRowsA == 3)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 65


 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             return arm_mat_cmplx_mult_f32_3x3_mve(pSrcA, pSrcB, pDst);
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         else if (numRowsA == 4)
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             return arm_mat_cmplx_mult_f32_4x4_mve(pSrcA, pSrcB, pDst);
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     }
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs[0] = 0;
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs[1] = 1;
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs[2] = numColsB * CMPLX_DIM;
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     vecColBOffs[3] = (numColsB * CMPLX_DIM) + 1;
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /*
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      * row loop
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      */
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     rowCnt = row >> 2;
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     while (rowCnt > 0u)
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * Output pointer is set to starting address of the row being processed
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         px = pOut + i * CMPLX_DIM;
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         i = i + 4 * numColsB;
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * For every row wise process, the column loop counter is to be initiated
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         col = numColsB;
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * For every row wise process, the pInB pointer is set
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * to the starting address of the pSrcB data
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pInB = (float32_t const *) pSrcB->pData;
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * column loop
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (col > 0u)
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * generate 4 columns elements
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Matrix A columns number of MAC operations are to be performed
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pSrcA0Vec, *pSrcA1Vec, *pSrcA2Vec, *pSrcA3Vec;
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pInA0 = pInA;
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pInA1 = pInA0 + numColsA * CMPLX_DIM;
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pInA2 = pInA1 + numColsA * CMPLX_DIM;
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pInA3 = pInA2 + numColsA * CMPLX_DIM;
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             f32x4_t acc0, acc1, acc2, acc3;
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             acc0 = vdupq_n_f32(0.0f);
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             acc1 = vdupq_n_f32(0.0f);
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             acc2 = vdupq_n_f32(0.0f);
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             acc3 = vdupq_n_f32(0.0f);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 66


 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pSrcA0Vec = (float32_t const *) pInA0;
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pSrcA1Vec = (float32_t const *) pInA1;
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pSrcA2Vec = (float32_t const *) pInA2;
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pSrcA3Vec = (float32_t const *) pInA3;
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             vecOffs = vecColBOffs;
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * process 1 x 4 block output
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 2;
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             while (blkCnt > 0U)
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             {
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 f32x4_t vecB, vecA;
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 /*
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  * move Matrix B read offsets, 4 rows down
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  */
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA0Vec);  pSrcA0Vec += 4;
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq(acc0, vecA, vecB);
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA1Vec); pSrcA1Vec += 4;
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc1 = vcmlaq(acc1, vecA, vecB);
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA2Vec);  pSrcA2Vec += 4;
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc2 = vcmlaq(acc2, vecA, vecB);
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA3Vec);  pSrcA3Vec += 4;
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc3 = vcmlaq(acc3, vecA, vecB);
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 blkCnt--;
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             }
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * tail
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * (will be merged thru tail predication)
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             blkCnt = (numColsA * CMPLX_DIM) & 3;
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             if (blkCnt > 0U)
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             {
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 f32x4_t vecB, vecA;
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 /*
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  * move Matrix B read offsets, 4 rows down
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  */
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA0Vec);
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq(acc0, vecA, vecB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 67


 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA1Vec);
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc1 = vcmlaq(acc1, vecA, vecB);
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc1 = vcmlaq_rot90(acc1, vecA, vecB);
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA2Vec);
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc2 = vcmlaq(acc2, vecA, vecB);
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc2 = vcmlaq_rot90(acc2, vecA, vecB);
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA3Vec);
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc3 = vcmlaq(acc3, vecA, vecB);
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc3 = vcmlaq_rot90(acc3, vecA, vecB);
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             }
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[0 * CMPLX_DIM * numColsB + 0] = acc0[0] + acc0[2];
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[0 * CMPLX_DIM * numColsB + 1] = acc0[1] + acc0[3];
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[1 * CMPLX_DIM * numColsB + 0] = acc1[0] + acc1[2];
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[1 * CMPLX_DIM * numColsB + 1] = acc1[1] + acc1[3];
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[2 * CMPLX_DIM * numColsB + 0] = acc2[0] + acc2[2];
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[2 * CMPLX_DIM * numColsB + 1] = acc2[1] + acc2[3];
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[3 * CMPLX_DIM * numColsB + 0] = acc3[0] + acc3[2];
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[3 * CMPLX_DIM * numColsB + 1] = acc3[1] + acc3[3];
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px += CMPLX_DIM;
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Decrement the column loop counter
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             col--;
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Update the pointer pInB to point to the  starting address of the next column
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pInB = (float32_t const *) pSrcB->pData + (numColsB - col) * CMPLX_DIM;
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * Update the pointer pInA to point to the  starting address of the next row
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pInA += (numColsA * 4) * CMPLX_DIM;
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * Decrement the row loop counter
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         rowCnt --;
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     }
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     rowCnt = row & 3;
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     while (rowCnt > 0u)
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****            /*
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * Output pointer is set to starting address of the row being processed
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         px = pOut + i * CMPLX_DIM;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         i = i + numColsB;
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * For every row wise process, the column loop counter is to be initiated
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         col = numColsB;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * For every row wise process, the pInB pointer is set
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 68


 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * to the starting address of the pSrcB data
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pInB = (float32_t const *) pSrcB->pData;
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * column loop
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (col > 0u)
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * generate 4 columns elements
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Matrix A columns number of MAC operations are to be performed
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pSrcA0Vec;
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             float32_t const *pInA0 = pInA;
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             f32x4_t acc0;
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             acc0 = vdupq_n_f32(0.0f);
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pSrcA0Vec = (float32_t const *) pInA0;
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****            
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             vecOffs = vecColBOffs;
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * process 1 x 4 block output
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 2;
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             while (blkCnt > 0U)
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             {
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 f32x4_t vecB, vecA;
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 /*
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  * move Matrix B read offsets, 4 rows down
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                  */
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA0Vec);  
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 pSrcA0Vec += 4;
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq(acc0, vecA, vecB);
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 blkCnt--;
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             }
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * tail
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             blkCnt = (numColsA * CMPLX_DIM) & 3;
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             if (blkCnt > 0U)
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             {
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 f32x4_t vecB, vecA;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 69


 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 vecA = vld1q(pSrcA0Vec);
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq(acc0, vecA, vecB);
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****                 acc0 = vcmlaq_rot90(acc0, vecA, vecB);
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             }
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[0] = acc0[0] + acc0[2];
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px[1] = acc0[1] + acc0[3];
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****            
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             px += CMPLX_DIM;
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Decrement the column loop counter
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             col--;
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             /*
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              * Update the pointer pInB to point to the  starting address of the next column
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****              */
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****             pInB = (float32_t const *) pSrcB->pData + (numColsB - col) * CMPLX_DIM;
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /*
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          * Update the pointer pInA to point to the  starting address of the next row
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          */
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pInA += numColsA  * CMPLX_DIM;
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         rowCnt--;
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     }
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Set status as ARM_MATH_SUCCESS */
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SUCCESS;
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Return to application */
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   return (status);
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #else
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #if defined(ARM_MATH_NEON)
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** arm_status arm_mat_cmplx_mult_f32(
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   arm_matrix_instance_f32 * pDst)
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t sumReal1, sumImag1;                  /* accumulator */
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t a1, a1B,b1, b1B, c1, d1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 70


 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t sumReal2, sumImag2;                  /* accumulator */
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32x4x2_t a0V, a1V;
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32x4_t accR0,accI0, accR1,accI1,tempR, tempI;
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32x2_t accum = vdup_n_f32(0);
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pIn1B = pSrcA->pData;    
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t col, i = 0U, j, rowCnt, row = numRowsA, colCnt;      /* loop counters */
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t sumReal1B, sumImag1B; 
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t sumReal2B, sumImag2B; 
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pxB;  
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Check for matrix mismatch condition */
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   else
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     rowCnt = row >> 1;
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Row loop */
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     while (rowCnt > 0U)
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       px = pOut + 2 * i;
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pxB = px + 2 * numColsB;
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       col = numColsB;
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****        ** to the starting address of the pSrcB data */
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pIn2 = pSrcB->pData;
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       j = 0U;
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Column loop */
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       while (col > 0U)
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       {
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 = 0.0f;
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 = 0.0f;
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1B = 0.0f;
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1B = 0.0f;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 71


 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal2 = 0.0f;
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag2 = 0.0f;
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal2B = 0.0f;
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag2B = 0.0f;
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Initiate the pointer pIn1 to point to the starting address of the column being processed
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn1 = pInA;
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn1B = pIn1 + 2*numColsA;
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accR0 = vdupq_n_f32(0.0);
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accI0 = vdupq_n_f32(0.0);
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accR1 = vdupq_n_f32(0.0);
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accI1 = vdupq_n_f32(0.0);
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Compute 4 MACs simultaneously. */
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA >> 2;
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Matrix multiplication */
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading real part of complex matrix A */
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a0V = vld2q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1V = vld2q_f32(pIn1B);  // load & separate real/imag pSrcA (de-interleave 2)
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 8;
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1B += 8;
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,0);
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,0);
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,1);
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,1);
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,2);
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,2);
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,3);
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,3);
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR0 = vmlaq_f32(accR0,a0V.val[0],tempR);
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR0 = vmlsq_f32(accR0,a0V.val[1],tempI);
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI0 = vmlaq_f32(accI0,a0V.val[1],tempR);
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI0 = vmlaq_f32(accI0,a0V.val[0],tempI);
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR1 = vmlaq_f32(accR1,a1V.val[0],tempR);
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR1 = vmlsq_f32(accR1,a1V.val[1],tempI);
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI1 = vmlaq_f32(accI1,a1V.val[1],tempR);
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI1 = vmlaq_f32(accI1,a1V.val[0],tempI);
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 72


 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement the loop count */
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accR0), vget_high_f32(accR0));
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accI0), vget_high_f32(accI0));
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accR1), vget_high_f32(accR1));
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1B += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accI1), vget_high_f32(accI1));
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1B += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          ** No loop unrolling is used. */
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA & 3;
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1 = *pIn1;
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1B = *pIn1B;
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c1 = *pIn2;
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1 = *(pIn1 + 1U);
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1B = *(pIn1B + 1U);
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d1 = *(pIn2 + 1U);
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal1 += a1 * c1;
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag1 += b1 * c1;
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal1B += a1B * c1;
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag1B += b1B * c1;
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1B += 2U;
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal2 -= b1 * d1;
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag2 += a1 * d1;
1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal2B -= b1B * d1;
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag2B += a1B * d1;
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement the loop counter */
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 += sumReal2;
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 += sumImag2;
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1B += sumReal2B;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 73


1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1B += sumImag2B;
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Store the result in the destination buffer */
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumReal1;
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumImag1;
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *pxB++ = sumReal1B;
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *pxB++ = sumImag1B;
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         j++;
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn2 = pSrcB->pData + 2U * j;
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Decrement the column loop counter */
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         col--;
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       } 
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Update the pointer pInA to point to the  starting address of the next 2 row */
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       i = i + 2*numColsB;
1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pInA = pInA + 4 * numColsA;
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Decrement the row loop counter */
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       rowCnt--;
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     }
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     rowCnt = row & 1;
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     while (rowCnt > 0U)
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       px = pOut + 2 * i;
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       col = numColsB;
1057:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1058:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
1059:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****        ** to the starting address of the pSrcB data */
1060:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pIn2 = pSrcB->pData;
1061:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1062:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       j = 0U;
1063:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1064:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Column loop */
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       while (col > 0U)
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       {
1067:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
1068:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 = 0.0f;
1069:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 = 0.0f;
1070:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1071:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal2 = 0.0f;
1072:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag2 = 0.0f;
1073:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1074:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Initiate the pointer pIn1 to point to the starting address of the column being processed
1075:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn1 = pInA;
1076:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1077:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accR0 = vdupq_n_f32(0.0);
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accI0 = vdupq_n_f32(0.0);
1079:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1080:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Compute 4 MACs simultaneously. */
1081:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA >> 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 74


1082:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Matrix multiplication */
1084:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
1085:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
1086:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading real part of complex matrix A */
1087:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a0V = vld2q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
1088:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 8;
1089:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1090:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,0);
1091:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,0);
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1093:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1094:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,1);
1095:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,1);
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1097:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1098:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,2);
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,2);
1100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempR = vsetq_lane_f32(*pIn2,tempR,3);
1103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           tempI = vsetq_lane_f32(*(pIn2 + 1U),tempI,3);
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR0 = vmlaq_f32(accR0,a0V.val[0],tempR);
1107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accR0 = vmlsq_f32(accR0,a0V.val[1],tempI);
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI0 = vmlaq_f32(accI0,a0V.val[1],tempR);
1110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           accI0 = vmlaq_f32(accI0,a0V.val[0],tempI);
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement the loop count */
1113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
1114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
1115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accR0), vget_high_f32(accR0));
1117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
1118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(accI0), vget_high_f32(accI0));
1120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
1121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
1123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          ** No loop unrolling is used. */
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA & 3;
1125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
1127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
1128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
1129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1 = *pIn1;
1130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c1 = *pIn2;
1131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1 = *(pIn1 + 1U);
1133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d1 = *(pIn2 + 1U);
1134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal1 += a1 * c1;
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag1 += b1 * c1;
1137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 75


1139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal2 -= b1 * d1;
1142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag2 += a1 * d1;
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement the loop counter */
1145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal1 += sumReal2;
1149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag1 += sumImag2;
1150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Store the result in the destination buffer */
1152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumReal1;
1153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumImag1;
1154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         j++;
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn2 = pSrcB->pData + 2U * j;
1158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Decrement the column loop counter */
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         col--;
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       } 
1163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Update the pointer pInA to point to the  starting address of the next row */
1165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       i = i + numColsB;
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pInA = pInA + 2 * numColsA;
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Decrement the row loop counter */
1169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       rowCnt--;
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     }
1172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SUCCESS;
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
1176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Return to application */
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   return (status);
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #else
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** arm_status arm_mat_cmplx_mult_f32(
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
1184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         arm_matrix_instance_f32 * pDst)
1185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** {
 319              		.loc 5 1185 1 is_stmt 1 view -0
 320              		.cfi_startproc
 321              		@ args = 0, pretend = 0, frame = 0
 322              		@ frame_needed = 0, uses_anonymous_args = 0
 323              		.loc 5 1185 1 is_stmt 0 view .LVU98
 324 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 325              	.LCFI4:
 326              		.cfi_def_cfa_offset 32
 327              		.cfi_offset 4, -32
 328              		.cfi_offset 5, -28
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 76


 329              		.cfi_offset 6, -24
 330              		.cfi_offset 7, -20
 331              		.cfi_offset 8, -16
 332              		.cfi_offset 9, -12
 333              		.cfi_offset 10, -8
 334              		.cfi_offset 14, -4
 335 0004 0346     		mov	r3, r0
 336 0006 0D46     		mov	r5, r1
1186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 337              		.loc 5 1186 3 is_stmt 1 view .LVU99
 338              		.loc 5 1186 14 is_stmt 0 view .LVU100
 339 0008 4468     		ldr	r4, [r0, #4]
 340              	.LVL44:
1187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 341              		.loc 5 1187 3 is_stmt 1 view .LVU101
1188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 342              		.loc 5 1188 3 view .LVU102
1189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 343              		.loc 5 1189 3 view .LVU103
 344              		.loc 5 1189 14 is_stmt 0 view .LVU104
 345 000a D2F80490 		ldr	r9, [r2, #4]
 346              	.LVL45:
1190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 347              		.loc 5 1190 3 is_stmt 1 view .LVU105
1191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 348              		.loc 5 1191 3 view .LVU106
1192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 349              		.loc 5 1192 3 view .LVU107
 350              		.loc 5 1192 12 is_stmt 0 view .LVU108
 351 000e 4888     		ldrh	r0, [r1, #2]
 352              	.LVL46:
1193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 353              		.loc 5 1193 3 is_stmt 1 view .LVU109
 354              		.loc 5 1193 12 is_stmt 0 view .LVU110
 355 0010 5E88     		ldrh	r6, [r3, #2]
 356              	.LVL47:
1194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t sumReal, sumImag;                    /* Accumulator */
 357              		.loc 5 1194 3 is_stmt 1 view .LVU111
1195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t a1, b1, c1, d1;
 358              		.loc 5 1195 3 view .LVU112
1196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   uint32_t col, i = 0U, j, row = numRowsA, colCnt; /* loop counters */
 359              		.loc 5 1196 3 view .LVU113
 360              		.loc 5 1196 28 is_stmt 0 view .LVU114
 361 0012 B3F80080 		ldrh	r8, [r3]
 362              	.LVL48:
 363              		.loc 5 1196 17 view .LVU115
 364 0016 0027     		movs	r7, #0
 365 0018 39E0     		b	.L16
 366              	.LVL49:
 367              	.L14:
1197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
1198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
1200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   float32_t a0, b0, c0, d0;
1201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #endif
1202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 77


1204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Check for matrix mismatch condition */
1206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
1207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       (pSrcA->numRows != pDst->numRows)  ||
1208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       (pSrcB->numCols != pDst->numCols)    )
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
1211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
1213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   else
1214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
1216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   {
1218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
1219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* row loop */
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     do
1221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       px = pOut + 2 * i;
1224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
1226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       col = numColsB;
1227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
1229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****        ** to the starting address of the pSrcB data */
1230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pIn2 = pSrcB->pData;
1231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       j = 0U;
1233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* column loop */
1235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       do
1236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       {
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
1238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumReal = 0.0f;
1239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag = 0.0f;
1240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Initiate pointer pIn1 to point to starting address of column being processed */
1242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn1 = pInA;
1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
1245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
1247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA >> 2U;
1248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* matrix multiplication */
1250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
1251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
1252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading real part of complex matrix A */
1254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a0 = *pIn1;
1255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading real part of complex matrix B */
1257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c0 = *pIn2;
1258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading imaginary part of complex matrix A */
1260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b0 = *(pIn1 + 1U);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 78


1261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Reading imaginary part of complex matrix B */
1263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d0 = *(pIn2 + 1U);
1264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal += a0 * c0;
1267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += b0 * c0;
1268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* update pointers */
1270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
1271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal -= b0 * d0;
1275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += a0 * d0;
1276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
1278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
1280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1 = *(pIn1     );
1281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c1 = *(pIn2     );
1282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1 = *(pIn1 + 1U);
1283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d1 = *(pIn2 + 1U);
1284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal += a1 * c1;
1287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += b1 * c1;
1288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* update pointers */
1290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
1291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal -= b1 * d1;
1295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += a1 * d1;
1296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a0 = *(pIn1     );
1298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c0 = *(pIn2     );
1299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b0 = *(pIn1 + 1U);
1300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d0 = *(pIn2 + 1U);
1301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal += a0 * c0;
1304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += b0 * c0;
1305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* update pointers */
1307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
1308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal -= b0 * d0;
1312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += a0 * d0;
1313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
1315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1 = *(pIn1     );
1317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c1 = *(pIn2     );
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 79


1318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1 = *(pIn1 + 1U);
1319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d1 = *(pIn2 + 1U);
1320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal += a1 * c1;
1323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += b1 * c1;
1324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* update pointers */
1326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
1327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
1328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal -= b1 * d1;
1331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += a1 * d1;
1332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement loop count */
1334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
1335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
1336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
1338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****          ** No loop unrolling is used. */
1339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA % 0x4U;
1340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #else
1342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Initialize blkCnt with number of samples */
1344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         colCnt = numColsA;
1345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
1347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         while (colCnt > 0U)
1349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
1350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
1351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           a1 = *(pIn1     );
 368              		.loc 5 1351 11 is_stmt 1 view .LVU116
 369              		.loc 5 1351 14 is_stmt 0 view .LVU117
 370 001a D2ED007A 		vldr.32	s15, [r2]
 371              	.LVL50:
1352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           c1 = *(pIn2     );
 372              		.loc 5 1352 11 is_stmt 1 view .LVU118
 373              		.loc 5 1352 14 is_stmt 0 view .LVU119
 374 001e D3ED006A 		vldr.32	s13, [r3]
 375              	.LVL51:
1353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           b1 = *(pIn1 + 1U);
 376              		.loc 5 1353 11 is_stmt 1 view .LVU120
 377              		.loc 5 1353 14 is_stmt 0 view .LVU121
 378 0022 92ED017A 		vldr.32	s14, [r2, #4]
 379              	.LVL52:
1354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           d1 = *(pIn2 + 1U);
 380              		.loc 5 1354 11 is_stmt 1 view .LVU122
 381              		.loc 5 1354 14 is_stmt 0 view .LVU123
 382 0026 93ED015A 		vldr.32	s10, [r3, #4]
 383              	.LVL53:
1355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal += a1 * c1;
 384              		.loc 5 1357 11 is_stmt 1 view .LVU124
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 80


 385              		.loc 5 1357 25 is_stmt 0 view .LVU125
 386 002a 67EEA64A 		vmul.f32	s9, s15, s13
 387              		.loc 5 1357 19 view .LVU126
 388 002e 74EEA55A 		vadd.f32	s11, s9, s11
 389              	.LVL54:
1358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += b1 * c1;
 390              		.loc 5 1358 11 is_stmt 1 view .LVU127
 391              		.loc 5 1358 25 is_stmt 0 view .LVU128
 392 0032 66EE876A 		vmul.f32	s13, s13, s14
 393              	.LVL55:
 394              		.loc 5 1358 19 view .LVU129
 395 0036 76EE866A 		vadd.f32	s13, s13, s12
 396              	.LVL56:
1359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* update pointers */
1361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn1 += 2U;
 397              		.loc 5 1361 11 is_stmt 1 view .LVU130
 398              		.loc 5 1361 16 is_stmt 0 view .LVU131
 399 003a 0832     		adds	r2, r2, #8
 400              	.LVL57:
1362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           pIn2 += 2 * numColsB;
 401              		.loc 5 1362 11 is_stmt 1 view .LVU132
 402              		.loc 5 1362 16 is_stmt 0 view .LVU133
 403 003c 03EBC003 		add	r3, r3, r0, lsl #3
 404              	.LVL58:
1363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Multiply and Accumlates */
1365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumReal -= b1 * d1;
 405              		.loc 5 1365 11 is_stmt 1 view .LVU134
 406              		.loc 5 1365 25 is_stmt 0 view .LVU135
 407 0040 27EE057A 		vmul.f32	s14, s14, s10
 408              	.LVL59:
 409              		.loc 5 1365 19 view .LVU136
 410 0044 75EEC75A 		vsub.f32	s11, s11, s14
 411              	.LVL60:
1366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           sumImag += a1 * d1;
 412              		.loc 5 1366 11 is_stmt 1 view .LVU137
 413              		.loc 5 1366 25 is_stmt 0 view .LVU138
 414 0048 67EE857A 		vmul.f32	s15, s15, s10
 415              	.LVL61:
 416              		.loc 5 1366 19 view .LVU139
 417 004c 37EEA66A 		vadd.f32	s12, s15, s13
 418              	.LVL62:
1367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           /* Decrement loop counter */
1369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****           colCnt--;
 419              		.loc 5 1369 11 is_stmt 1 view .LVU140
 420              		.loc 5 1369 17 is_stmt 0 view .LVU141
 421 0050 0139     		subs	r1, r1, #1
 422              	.LVL63:
 423              	.L13:
1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 424              		.loc 5 1348 15 is_stmt 1 view .LVU142
 425 0052 0029     		cmp	r1, #0
 426 0054 E1D1     		bne	.L14
1370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         }
1371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 81


1372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Store result in destination buffer */
1373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumReal;
 427              		.loc 5 1373 9 view .LVU143
 428              	.LVL64:
 429              		.loc 5 1373 15 is_stmt 0 view .LVU144
 430 0056 5246     		mov	r2, r10
 431              	.LVL65:
 432              		.loc 5 1373 15 view .LVU145
 433 0058 0832     		adds	r2, r2, #8
 434 005a CAED005A 		vstr.32	s11, [r10]
1374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         *px++ = sumImag;
 435              		.loc 5 1374 9 is_stmt 1 view .LVU146
 436              	.LVL66:
 437              		.loc 5 1374 15 is_stmt 0 view .LVU147
 438 005e 8AED016A 		vstr.32	s12, [r10, #4]
1375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Update pointer pIn2 to point to starting address of next column */
1377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         j++;
 439              		.loc 5 1377 9 is_stmt 1 view .LVU148
 440              		.loc 5 1377 10 is_stmt 0 view .LVU149
 441 0062 0CF1010C 		add	ip, ip, #1
 442              	.LVL67:
1378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         pIn2 = pSrcB->pData + 2U * j;
 443              		.loc 5 1378 9 is_stmt 1 view .LVU150
 444              		.loc 5 1378 21 is_stmt 0 view .LVU151
 445 0066 6B68     		ldr	r3, [r5, #4]
 446              	.LVL68:
 447              		.loc 5 1378 14 view .LVU152
 448 0068 03EBCC03 		add	r3, r3, ip, lsl #3
 449              	.LVL69:
1379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         /* Decrement column loop counter */
1381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         col--;
 450              		.loc 5 1381 9 is_stmt 1 view .LVU153
1382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       } while (col > 0U);
 451              		.loc 5 1383 15 view .LVU154
 452              		.loc 5 1383 7 is_stmt 0 view .LVU155
 453 006c BEF1010E 		subs	lr, lr, #1
 454              	.LVL70:
 455              		.loc 5 1383 7 view .LVU156
 456 0070 07D0     		beq	.L19
1374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 457              		.loc 5 1374 12 view .LVU157
 458 0072 9246     		mov	r10, r2
 459              	.LVL71:
 460              	.L15:
1235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       {
 461              		.loc 5 1235 7 is_stmt 1 view .LVU158
1238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag = 0.0f;
 462              		.loc 5 1238 9 view .LVU159
1239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 463              		.loc 5 1239 9 view .LVU160
1242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 464              		.loc 5 1242 9 view .LVU161
1344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 465              		.loc 5 1344 9 view .LVU162
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 82


1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 466              		.loc 5 1348 9 view .LVU163
1344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 467              		.loc 5 1344 16 is_stmt 0 view .LVU164
 468 0074 3146     		mov	r1, r6
1242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 469              		.loc 5 1242 14 view .LVU165
 470 0076 2246     		mov	r2, r4
1239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 471              		.loc 5 1239 17 view .LVU166
 472 0078 9FED0A6A 		vldr.32	s12, .L21
1238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         sumImag = 0.0f;
 473              		.loc 5 1238 17 view .LVU167
 474 007c F0EE465A 		vmov.f32	s11, s12
1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****         {
 475              		.loc 5 1348 15 view .LVU168
 476 0080 E7E7     		b	.L13
 477              	.LVL72:
 478              	.L19:
1384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Update pointer pInA to point to starting address of next row */
1386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       i = i + numColsB;
 479              		.loc 5 1386 7 is_stmt 1 view .LVU169
 480              		.loc 5 1386 9 is_stmt 0 view .LVU170
 481 0082 0744     		add	r7, r7, r0
 482              	.LVL73:
1387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       pInA = pInA + 2 * numColsA;
 483              		.loc 5 1387 7 is_stmt 1 view .LVU171
 484              		.loc 5 1387 12 is_stmt 0 view .LVU172
 485 0084 04EBC604 		add	r4, r4, r6, lsl #3
 486              	.LVL74:
1388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       /* Decrement row loop counter */
1390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****       row--;
 487              		.loc 5 1390 7 is_stmt 1 view .LVU173
1391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     } while (row > 0U);
 488              		.loc 5 1392 13 view .LVU174
 489              		.loc 5 1392 5 is_stmt 0 view .LVU175
 490 0088 B8F10108 		subs	r8, r8, #1
 491              	.LVL75:
 492              		.loc 5 1392 5 view .LVU176
 493 008c 06D0     		beq	.L20
 494              	.LVL76:
 495              	.L16:
1197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 496              		.loc 5 1197 3 is_stmt 1 view .LVU177
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     {
 497              		.loc 5 1220 5 view .LVU178
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 498              		.loc 5 1223 7 view .LVU179
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 499              		.loc 5 1223 10 is_stmt 0 view .LVU180
 500 008e 09EBC70A 		add	r10, r9, r7, lsl #3
 501              	.LVL77:
1226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 502              		.loc 5 1226 7 is_stmt 1 view .LVU181
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 83


1230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 503              		.loc 5 1230 7 view .LVU182
1230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 504              		.loc 5 1230 12 is_stmt 0 view .LVU183
 505 0092 6B68     		ldr	r3, [r5, #4]
 506              	.LVL78:
1232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 507              		.loc 5 1232 7 is_stmt 1 view .LVU184
1226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 508              		.loc 5 1226 11 is_stmt 0 view .LVU185
 509 0094 8646     		mov	lr, r0
1232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
 510              		.loc 5 1232 9 view .LVU186
 511 0096 4FF0000C 		mov	ip, #0
 512 009a EBE7     		b	.L15
 513              	.LVL79:
 514              	.L20:
1393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
1395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****     status = ARM_MATH_SUCCESS;
 515              		.loc 5 1395 5 is_stmt 1 view .LVU187
1396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   }
1397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** 
1398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   /* Return to application */
1399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c ****   return (status);
 516              		.loc 5 1399 3 view .LVU188
1400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_f32.c **** }
 517              		.loc 5 1400 1 is_stmt 0 view .LVU189
 518 009c 0020     		movs	r0, #0
 519              	.LVL80:
 520              		.loc 5 1400 1 view .LVU190
 521 009e BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 522              	.LVL81:
 523              	.L22:
 524              		.loc 5 1400 1 view .LVU191
 525 00a2 00BF     		.align	2
 526              	.L21:
 527 00a4 00000000 		.word	0
 528              		.cfi_endproc
 529              	.LFE122:
 531              		.section	.text.arm_mat_cmplx_mult_q15,"ax",%progbits
 532              		.align	1
 533              		.global	arm_mat_cmplx_mult_q15
 534              		.syntax unified
 535              		.thumb
 536              		.thumb_func
 538              	arm_mat_cmplx_mult_q15:
 539              	.LVL82:
 540              	.LFB123:
 541              		.file 6 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Title:        arm_cmplx_mat_mult_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Description:  Q15 complex matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * $Revision:    V1.9.0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 84


   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @addtogroup CmplxMatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @brief         Q15 Complex matrix multiplication.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @param[in]     pSrcA      points to first input complex matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @param[in]     pSrcB      points to second input complex matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @param[out]    pDst       points to output complex matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @param[in]     pScratch   points to an array for storing intermediate results
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @par           Conditions for optimum performance
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    Input, output and state buffers should be aligned by 32-bit
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   @par           Scaling and Overflow Behavior
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    The function is implemented using an internal 64-bit accumulator. The inputs to 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    multiplications are in 1.15 format and multiplications yield a 2.30 result.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow. The 34.30
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                    truncated to 34.15 format by discarding the low 15 bits and then saturated to 1.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #define MVE_ASRL_SAT16(acc, shift)          ((sqrshrl_sat48(acc, -(32-shift)) >> 32) & 0xffffffff)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** arm_status arm_mat_cmplx_mult_q15(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 85


  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         arm_matrix_instance_q15 * pDst,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t                   * pScratch)
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     q15_t const *pInA = (q15_t const *) pSrcA->pData;   /* input data matrix pointer A of Q15 type 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     q15_t const *pInB = (q15_t const *) pSrcB->pData;   /* input data matrix pointer B of Q15 type 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     q15_t const *pInB2;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     q15_t       *px;               /* Temporary output data matrix pointer */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t     numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t     numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t     numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t     numRowsB = pSrcB->numRows;    /* number of rows of input matrix A    */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t     col, i = 0u, j, row = numRowsB;   /* loop counters */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint32_t  blkCnt;           /* loop counters */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     uint16x8_t vecOffs, vecColBOffs;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     arm_status status;                             /* Status of matrix multiplication */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     (void)pScratch;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   /* Check for matrix mismatch condition */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   else
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[0] = 0;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[1] = 1;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[2] = numColsB * CMPLX_DIM;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[3] = (numColsB * CMPLX_DIM) + 1;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[4] = 2 * numColsB * CMPLX_DIM;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[5] = 2 * (numColsB * CMPLX_DIM) + 1;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[6] = 3 * numColsB * CMPLX_DIM;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     vecColBOffs[7] = 3 * (numColsB * CMPLX_DIM) + 1;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /*
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      * Reset the variables for the usage in the following multiplication process
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     i = 0;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     row = numRowsA;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     px = pDst->pData;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /*
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /*
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      * row loop
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****      */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 86


 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     while (row > 0u)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     {
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /*
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          * For every row wise process, the column loop counter is to be initiated
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col = numColsB >> 1;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         j = 0;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /*
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          * column loop
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         while (col > 0u)
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q15_t const *pSrcAVec;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             //, *pSrcBVec, *pSrcB2Vec;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q15x8_t vecA, vecB, vecB2;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q63_t     acc0, acc1, acc2, acc3;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Initiate the pointer pIn1 to point to the starting address of the column being proce
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pInA = pSrcA->pData + i;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pInB = pSrcB->pData + j;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pInB2 = pInB + CMPLX_DIM;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             j += 2 * CMPLX_DIM;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Decrement the column loop counter
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             col--;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Initiate the pointers
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * - current Matrix A rows
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * - 2 x consecutive Matrix B' rows (j increment is 2 x numRowsB)
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pSrcAVec = (q15_t const *) pInA;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc0 = 0LL;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc1 = 0LL;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc2 = 0LL;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc3 = 0LL;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             vecOffs = vecColBOffs;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 3;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             while (blkCnt > 0U)
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             {
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecA = vld1q(pSrcAVec); 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 pSrcAVec += 8;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset(pInB, vecOffs);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc0 = vmlsldavaq_s16(acc0, vecA, vecB);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc1 = vmlaldavaxq_s16(acc1, vecA, vecB);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB2 = vldrhq_gather_shifted_offset(pInB2, vecOffs);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 /*
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  * move Matrix B read offsets, 4 rows down
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 87


 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecOffs = vaddq_n_u16(vecOffs, (uint16_t) (numColsB * 4 * CMPLX_DIM));
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc2 = vmlsldavaq_s16(acc2, vecA, vecB2);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc3 = vmlaldavaxq_s16(acc3, vecA, vecB2);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 blkCnt--;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             }
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * tail
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             blkCnt = (numColsA * CMPLX_DIM) & 7;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             if (blkCnt > 0U)
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             {
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 mve_pred16_t p0 = vctp16q(blkCnt);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset(pInB, vecOffs);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecA = vldrhq_z_s16(pSrcAVec, p0);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc0 = vmlsldavaq_s16(acc0, vecA, vecB);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc1 = vmlaldavaxq_s16(acc1, vecA, vecB);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB2 = vldrhq_gather_shifted_offset(pInB2, vecOffs);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 /*
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  * move Matrix B read offsets, 4 rows down
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecOffs = vaddq_n_u16(vecOffs, (uint16_t) (numColsB * 4 * CMPLX_DIM));
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc2 = vmlsldavaq_s16(acc2, vecA, vecB2);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc3 = vmlaldavaxq_s16(acc3, vecA, vecB2);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             }
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Convert to 1.15, Store the results (1 x 2 block) in the destination buffer
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc0, 15);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc1, 15);
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc2, 15);
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc3, 15);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         }
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col = numColsB & 1;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /*
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          * column loop
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         while (col > 0u)
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q15_t const *pSrcAVec;
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             //, *pSrcBVec, *pSrcB2Vec;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q15x8_t vecA, vecB;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             q63_t     acc0, acc1;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Initiate the pointer pIn1 to point to the starting address of the column being proce
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 88


 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pInA = pSrcA->pData + i;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pInB = pSrcB->pData + j;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             j += CMPLX_DIM;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Decrement the column loop counter
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             col--;
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Initiate the pointers
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * - current Matrix A rows
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * - 2 x consecutive Matrix B' rows (j increment is 2 x numRowsB)
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             pSrcAVec = (q15_t const *) pInA;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc0 = 0LL;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             acc1 = 0LL;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****            
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             vecOffs = vecColBOffs;
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****            
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 3;
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             while (blkCnt > 0U)
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             {
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecA = vld1q(pSrcAVec); 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 pSrcAVec += 8;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset(pInB, vecOffs);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc0 = vmlsldavaq_s16(acc0, vecA, vecB);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc1 = vmlaldavaxq_s16(acc1, vecA, vecB);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 /*
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  * move Matrix B read offsets, 4 rows down
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                  */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecOffs = vaddq_n_u16(vecOffs, (uint16_t) (numColsB * 4 * CMPLX_DIM));
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 blkCnt--;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             }
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * tail
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             blkCnt = (numColsA * CMPLX_DIM) & 7;
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             if (blkCnt > 0U)
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             {
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 mve_pred16_t p0 = vctp16q(blkCnt);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset(pInB, vecOffs);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 vecA = vldrhq_z_s16(pSrcAVec, p0);
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc0 = vmlsldavaq_s16(acc0, vecA, vecB);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                 acc1 = vmlaldavaxq_s16(acc1, vecA, vecB);
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****                
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             }
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             /*
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              * Convert to 1.15, Store the results (1 x 2 block) in the destination buffer
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 89


 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****              */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc0, 15);
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****             *px++ = (q15_t)MVE_ASRL_SAT16(acc1, 15);
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****            
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         }
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         i = i + numColsA * CMPLX_DIM;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /*
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          * Decrement the row loop counter
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          */
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         row--;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     }
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     status = ARM_MATH_SUCCESS;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   }
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   /* Return to application */
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   return (status);
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** }
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** arm_status arm_mat_cmplx_mult_q15(
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         arm_matrix_instance_q15 * pDst,
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t                   * pScratch)
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** {
 542              		.loc 6 320 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 16
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		.loc 6 320 1 is_stmt 0 view .LVU193
 547 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 548              	.LCFI5:
 549              		.cfi_def_cfa_offset 36
 550              		.cfi_offset 4, -36
 551              		.cfi_offset 5, -32
 552              		.cfi_offset 6, -28
 553              		.cfi_offset 7, -24
 554              		.cfi_offset 8, -20
 555              		.cfi_offset 9, -16
 556              		.cfi_offset 10, -12
 557              		.cfi_offset 11, -8
 558              		.cfi_offset 14, -4
 559 0004 85B0     		sub	sp, sp, #20
 560              	.LCFI6:
 561              		.cfi_def_cfa_offset 56
 562 0006 8146     		mov	r9, r0
 563 0008 0846     		mov	r0, r1
 564              	.LVL83:
 565              		.loc 6 320 1 view .LVU194
 566 000a 1646     		mov	r6, r2
 567 000c 0393     		str	r3, [sp, #12]
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t *pSrcBT = pScratch;                      /* input data matrix pointer for transpose *
 568              		.loc 6 321 9 is_stmt 1 view .LVU195
 569              	.LVL84:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 90


 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A of Q15 type *
 570              		.loc 6 322 9 view .LVU196
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B of Q15 type *
 571              		.loc 6 323 9 view .LVU197
 572              		.loc 6 323 28 is_stmt 0 view .LVU198
 573 000e 4968     		ldr	r1, [r1, #4]
 574              	.LVL85:
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t *px;                                     /* Temporary output data matrix pointer */
 575              		.loc 6 324 9 is_stmt 1 view .LVU199
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 576              		.loc 6 325 9 view .LVU200
 577              		.loc 6 325 18 is_stmt 0 view .LVU201
 578 0010 B9F800C0 		ldrh	ip, [r9]
 579              	.LVL86:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 580              		.loc 6 326 9 is_stmt 1 view .LVU202
 581              		.loc 6 326 18 is_stmt 0 view .LVU203
 582 0014 4288     		ldrh	r2, [r0, #2]
 583              	.LVL87:
 584              		.loc 6 326 18 view .LVU204
 585 0016 0292     		str	r2, [sp, #8]
 586              	.LVL88:
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 587              		.loc 6 327 9 is_stmt 1 view .LVU205
 588              		.loc 6 327 18 is_stmt 0 view .LVU206
 589 0018 B9F80280 		ldrh	r8, [r9, #2]
 590              	.LVL89:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         uint16_t numRowsB = pSrcB->numRows;            /* number of rows of input matrix A */
 591              		.loc 6 328 9 is_stmt 1 view .LVU207
 592              		.loc 6 328 18 is_stmt 0 view .LVU208
 593 001c 0488     		ldrh	r4, [r0]
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q63_t sumReal, sumImag;                        /* accumulator */
 594              		.loc 6 329 9 is_stmt 1 view .LVU209
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
 595              		.loc 6 330 9 view .LVU210
 596              	.LVL90:
 597              		.loc 6 330 31 is_stmt 0 view .LVU211
 598 001e 2746     		mov	r7, r4
 599              		.loc 6 330 23 view .LVU212
 600 0020 0025     		movs	r5, #0
 601 0022 9E46     		mov	lr, r3
 602 0024 0AE0     		b	.L26
 603              	.LVL91:
 604              	.L25:
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #if defined (ARM_MATH_DSP)
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q31_t prod1, prod2;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q31_t pSourceA, pSourceB;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q15_t a, b, c, d;
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   /* Check for matrix mismatch condition */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 91


 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   {
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   }
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   else
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   {
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* Matrix transpose */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     do
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     {
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* The pointer px is set to starting address of column being processed */
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       px = pSrcBT + i;
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* Apply loop unrolling and exchange the columns with row elements */
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       col = numColsB >> 2;
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****          a second loop below computes the remaining 1 to 3 samples. */
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       while (col > 0U)
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Read two elements from row */
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         write_q15x2 (px, read_q15x2_ia (&pInB));
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         px += numRowsB * 2;
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Read two elements from row */
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         write_q15x2 (px, read_q15x2_ia (&pInB));
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         px += numRowsB * 2;
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Read two elements from row */
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         write_q15x2 (px, read_q15x2_ia (&pInB));
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         px += numRowsB * 2;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Read two elements from row */
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         write_q15x2 (px, read_q15x2_ia (&pInB));
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         px += numRowsB * 2;
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Decrement column loop counter */
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col--;
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       }
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****        ** No loop unrolling is used. */
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       col = numColsB % 0x4U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 92


 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Initialize blkCnt with number of samples */
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col = numColsB;
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       while (col > 0U)
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Read two elements from row */
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         write_q15x2 (px, read_q15x2_ia (&pInB));
 605              		.loc 6 412 9 is_stmt 1 view .LVU213
 606              	.LBB241:
 607              	.LBI241:
 608              		.file 7 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /******************************************************************************
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @file     arm_math_memory.h
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @brief    Public header file for CMSIS DSP Library
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @version  V1.9.0
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * @date     23 April 2021
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Target Processor: Cortex-M and Cortex-A cores
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  ******************************************************************************/
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /*
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Copyright (c) 2010-2021 Arm Limited or its affiliates. All rights reserved.
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * SPDX-License-Identifier: Apache-2.0
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * not use this file except in compliance with the License.
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * You may obtain a copy of the License at
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * www.apache.org/licenses/LICENSE-2.0
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * Unless required by applicable law or agreed to in writing, software
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * See the License for the specific language governing permissions and
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  * limitations under the License.
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifndef _ARM_MATH_MEMORY_H_
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define _ARM_MATH_MEMORY_H_
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #include "arm_math_types.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef   __cplusplus
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** extern "C"
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief definition to read/write two 16 bit values.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @deprecated
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 93


  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #if   defined ( __CC_ARM )
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t __packed
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __ARMCC_VERSION ) && ( __ARMCC_VERSION >= 6010050 )
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __GNUC__ )
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __ICCARM__ )
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t __packed
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __TI_ARM__ )
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __CSMC__ )
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined ( __TASKING__ )
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE __un(aligned) int32_t
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #elif defined(_MSC_VER )
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #define __SIMD32_TYPE int32_t
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   #error Unknown compiler
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD32(addr)        (*(__SIMD32_TYPE **) & (addr))
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD32_CONST(addr)  ( (__SIMD32_TYPE * )   (addr))
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define _SIMD32_OFFSET(addr)  (*(__SIMD32_TYPE * )   (addr))
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #define __SIMD64(addr)        (*(      int64_t **) & (addr))
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /* SIMD replacement */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer.
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2 (
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, pQ15, 4);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = (pQ15[1] << 16) | (pQ15[0] & 0x0FFFF) ;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer and increment pointer afterwards.
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2_ia (
 609              		.loc 7 95 28 view .LVU214
 610              	.LBB242:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 94


  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
 611              		.loc 7 98 3 view .LVU215
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, *pQ15, 4);
 612              		.loc 7 101 3 view .LVU216
 613 0026 51F8040B 		ldr	r0, [r1], #4	@ unaligned
 614              	.LVL92:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = ((*pQ15)[1] << 16) | ((*pQ15)[0] & 0x0FFFF);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *pQ15 += 2;
 615              		.loc 7 106 2 view .LVU217
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 616              		.loc 7 107 2 view .LVU218
 617              		.loc 7 107 2 is_stmt 0 view .LVU219
 618              	.LBE242:
 619              	.LBE241:
 620              	.LBB243:
 621              	.LBI243:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 2 Q15 from Q15 pointer and decrement pointer afterwards.
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q15x2_da (
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, *pQ15, 4);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val = ((*pQ15)[1] << 16) | ((*pQ15)[0] & 0x0FFFF);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   *pQ15 -= 2;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Write 2 Q15 to Q15 pointer and increment pointer afterwards.
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     value     Q31 value
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        none
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE void write_q15x2_ia (
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15,
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t    value)
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val = value;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (*pQ15, &val, 4);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 95


 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   (*pQ15)[0] = (val & 0x0FFFF);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   (*pQ15)[1] = (val >> 16) & 0x0FFFF;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  *pQ15 += 2;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Write 2 Q15 to Q15 pointer.
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ15      points to input value
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     value     Q31 value
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        none
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE void write_q15x2 (
 622              		.loc 7 157 27 is_stmt 1 view .LVU220
 623              	.LBB244:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t * pQ15,
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t   value)
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val = value;
 624              		.loc 7 161 3 view .LVU221
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (pQ15, &val, 4);
 625              		.loc 7 164 3 view .LVU222
 626 002a 1060     		str	r0, [r2]	@ unaligned
 627              	.LVL93:
 628              		.loc 7 164 3 is_stmt 0 view .LVU223
 629              	.LBE244:
 630              	.LBE243:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         px += numRowsB * 2;
 631              		.loc 6 415 9 is_stmt 1 view .LVU224
 632              		.loc 6 415 12 is_stmt 0 view .LVU225
 633 002c 02EB8402 		add	r2, r2, r4, lsl #2
 634              	.LVL94:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Decrement column loop counter */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col--;
 635              		.loc 6 418 9 is_stmt 1 view .LVU226
 636              		.loc 6 418 12 is_stmt 0 view .LVU227
 637 0030 013B     		subs	r3, r3, #1
 638              	.LVL95:
 639              	.L24:
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 640              		.loc 6 409 13 is_stmt 1 view .LVU228
 641 0032 002B     		cmp	r3, #0
 642 0034 F7D1     		bne	.L25
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       }
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       i = i + 2U;
 643              		.loc 6 421 7 view .LVU229
 644              		.loc 6 421 9 is_stmt 0 view .LVU230
 645 0036 0235     		adds	r5, r5, #2
 646              	.LVL96:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 96


 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* Decrement row loop counter */
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       row--;
 647              		.loc 6 424 7 is_stmt 1 view .LVU231
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     } while (row > 0U);
 648              		.loc 6 426 13 view .LVU232
 649              		.loc 6 426 5 is_stmt 0 view .LVU233
 650 0038 013F     		subs	r7, r7, #1
 651              	.LVL97:
 652              		.loc 6 426 5 view .LVU234
 653 003a 03D0     		beq	.L34
 654              	.LVL98:
 655              	.L26:
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 656              		.loc 6 331 9 is_stmt 1 view .LVU235
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         q31_t pSourceA, pSourceB;
 657              		.loc 6 334 9 view .LVU236
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 658              		.loc 6 335 9 view .LVU237
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     {
 659              		.loc 6 356 5 view .LVU238
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 660              		.loc 6 359 7 view .LVU239
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 661              		.loc 6 359 10 is_stmt 0 view .LVU240
 662 003c 0EEB4502 		add	r2, lr, r5, lsl #1
 663              	.LVL99:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 664              		.loc 6 405 9 is_stmt 1 view .LVU241
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 665              		.loc 6 409 7 view .LVU242
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 666              		.loc 6 405 13 is_stmt 0 view .LVU243
 667 0040 029B     		ldr	r3, [sp, #8]
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 668              		.loc 6 409 13 view .LVU244
 669 0042 F6E7     		b	.L24
 670              	.LVL100:
 671              	.L34:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* Reset variables for usage in following multiplication process */
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     row = numRowsA;
 672              		.loc 6 429 5 is_stmt 1 view .LVU245
 673              		.loc 6 429 9 is_stmt 0 view .LVU246
 674 0044 CDF804C0 		str	ip, [sp, #4]
 675              	.LVL101:
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     i = 0U;
 676              		.loc 6 430 5 is_stmt 1 view .LVU247
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     px = pDst->pData;
 677              		.loc 6 431 5 view .LVU248
 678              		.loc 6 431 8 is_stmt 0 view .LVU249
 679 0048 7268     		ldr	r2, [r6, #4]
 680              	.LVL102:
 681              		.loc 6 431 8 view .LVU250
 682 004a BE46     		mov	lr, r7
 683              	.LVL103:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 97


 684              		.loc 6 431 8 view .LVU251
 685 004c 53E0     		b	.L31
 686              	.LVL104:
 687              	.L28:
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* row loop */
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     do
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     {
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* For every row wise process, column loop counter is to be initiated */
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       col = numColsB;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB da
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       pInB = pSrcBT;
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* column loop */
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       do
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Set variable sum, that acts as accumulator, to zero */
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         sumReal = 0;
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         sumImag = 0;
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Initiate pointer pInA to point to starting address of column being processed */
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         pInA = pSrcA->pData + i * 2;
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Apply loop unrolling and compute 2 MACs simultaneously. */
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         colCnt = numColsA >> 1U;
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* matrix multiplication */
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         while (colCnt > 0U)
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #if defined (ARM_MATH_DSP)
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceA = read_q15x2_ia ((q15_t **) &pInA);
 688              		.loc 6 464 11 is_stmt 1 view .LVU252
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 689              		.loc 7 98 3 view .LVU253
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 690              		.loc 7 101 3 view .LVU254
 691 004e 2A68     		ldr	r2, [r5]	@ unaligned
 692              	.LVL105:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 693              		.loc 7 106 2 view .LVU255
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 694              		.loc 7 107 2 view .LVU256
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceB = read_q15x2_ia ((q15_t **) &pInB);
 695              		.loc 6 465 11 view .LVU257
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 696              		.loc 7 98 3 view .LVU258
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 697              		.loc 7 101 3 view .LVU259
 698 0050 D6F800B0 		ldr	fp, [r6]	@ unaligned
 699              	.LVL106:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 98


 700              		.loc 7 106 2 view .LVU260
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 701              		.loc 7 107 2 view .LVU261
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #ifdef ARM_MATH_BIG_ENDIAN
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = -__SMUSD(pSourceA, pSourceB);
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = __SMUSD(pSourceA, pSourceB);
 702              		.loc 6 471 11 view .LVU262
 703              	.LBB245:
 704              	.LBI245:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 705              		.loc 3 1956 31 view .LVU263
 706              	.LBB246:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 707              		.loc 3 1958 3 view .LVU264
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 708              		.loc 3 1960 3 view .LVU265
 709              		.syntax unified
 710              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 711 0054 42FB0BFA 		smusd r10, r2, fp
 712              	@ 0 "" 2
 713              	.LVL107:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 714              		.loc 3 1961 3 view .LVU266
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 715              		.loc 3 1961 3 is_stmt 0 view .LVU267
 716              		.thumb
 717              		.syntax unified
 718              	.LBE246:
 719              	.LBE245:
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod2 = __SMUADX(pSourceA, pSourceB);
 720              		.loc 6 473 11 is_stmt 1 view .LVU268
 721              	.LBB247:
 722              	.LBI247:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 723              		.loc 3 1898 31 view .LVU269
 724              	.LBB248:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725              		.loc 3 1900 3 view .LVU270
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 726              		.loc 3 1902 3 view .LVU271
 727              		.syntax unified
 728              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 729 0058 22FB1BF2 		smuadx r2, r2, fp
 730              	@ 0 "" 2
 731              	.LVL108:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 732              		.loc 3 1903 3 view .LVU272
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 733              		.loc 3 1903 3 is_stmt 0 view .LVU273
 734              		.thumb
 735              		.syntax unified
 736              	.LBE248:
 737              	.LBE247:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 99


 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q63_t) prod1;
 738              		.loc 6 474 11 is_stmt 1 view .LVU274
 739              		.loc 6 474 19 is_stmt 0 view .LVU275
 740 005c 1AEB0404 		adds	r4, r10, r4
 741              	.LVL109:
 742              		.loc 6 474 19 view .LVU276
 743 0060 41EBEA71 		adc	r1, r1, r10, asr #31
 744              	.LVL110:
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q63_t) prod2;
 745              		.loc 6 475 11 is_stmt 1 view .LVU277
 746              		.loc 6 475 19 is_stmt 0 view .LVU278
 747 0064 1018     		adds	r0, r2, r0
 748              	.LVL111:
 749              		.loc 6 475 19 view .LVU279
 750 0066 43EBE273 		adc	r3, r3, r2, asr #31
 751              	.LVL112:
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceA = read_q15x2_ia ((q15_t **) &pInA);
 752              		.loc 6 478 11 is_stmt 1 view .LVU280
 753              	.LBB249:
 754              	.LBI249:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 755              		.loc 7 95 28 view .LVU281
 756              	.LBB250:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 757              		.loc 7 98 3 view .LVU282
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 758              		.loc 7 101 3 view .LVU283
 759 006a 6A68     		ldr	r2, [r5, #4]	@ unaligned
 760              	.LVL113:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 761              		.loc 7 106 2 view .LVU284
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 762              		.loc 7 106 8 is_stmt 0 view .LVU285
 763 006c 0835     		adds	r5, r5, #8
 764              	.LVL114:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 765              		.loc 7 107 2 is_stmt 1 view .LVU286
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 766              		.loc 7 107 2 is_stmt 0 view .LVU287
 767              	.LBE250:
 768              	.LBE249:
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceB = read_q15x2_ia ((q15_t **) &pInB);
 769              		.loc 6 479 11 is_stmt 1 view .LVU288
 770              	.LBB251:
 771              	.LBI251:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 772              		.loc 7 95 28 view .LVU289
 773              	.LBB252:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 774              		.loc 7 98 3 view .LVU290
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 775              		.loc 7 101 3 view .LVU291
 776 006e D6F804B0 		ldr	fp, [r6, #4]	@ unaligned
 777              	.LVL115:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 100


 778              		.loc 7 106 2 view .LVU292
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 779              		.loc 7 106 8 is_stmt 0 view .LVU293
 780 0072 0836     		adds	r6, r6, #8
 781              	.LVL116:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 782              		.loc 7 107 2 is_stmt 1 view .LVU294
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 783              		.loc 7 107 2 is_stmt 0 view .LVU295
 784              	.LBE252:
 785              	.LBE251:
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #ifdef ARM_MATH_BIG_ENDIAN
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = -__SMUSD(pSourceA, pSourceB);
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = __SMUSD(pSourceA, pSourceB);
 786              		.loc 6 485 11 is_stmt 1 view .LVU296
 787              	.LBB253:
 788              	.LBI253:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 789              		.loc 3 1956 31 view .LVU297
 790              	.LBB254:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 791              		.loc 3 1958 3 view .LVU298
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 792              		.loc 3 1960 3 view .LVU299
 793              		.syntax unified
 794              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 795 0074 42FB0BFA 		smusd r10, r2, fp
 796              	@ 0 "" 2
 797              	.LVL117:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 798              		.loc 3 1961 3 view .LVU300
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799              		.loc 3 1961 3 is_stmt 0 view .LVU301
 800              		.thumb
 801              		.syntax unified
 802              	.LBE254:
 803              	.LBE253:
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod2 = __SMUADX(pSourceA, pSourceB);
 804              		.loc 6 487 11 is_stmt 1 view .LVU302
 805              	.LBB255:
 806              	.LBI255:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 807              		.loc 3 1898 31 view .LVU303
 808              	.LBB256:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 809              		.loc 3 1900 3 view .LVU304
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 810              		.loc 3 1902 3 view .LVU305
 811              		.syntax unified
 812              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 813 0078 22FB1BF2 		smuadx r2, r2, fp
 814              	@ 0 "" 2
 815              	.LVL118:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 101


1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 816              		.loc 3 1903 3 view .LVU306
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 817              		.loc 3 1903 3 is_stmt 0 view .LVU307
 818              		.thumb
 819              		.syntax unified
 820              	.LBE256:
 821              	.LBE255:
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q63_t) prod1;
 822              		.loc 6 488 11 is_stmt 1 view .LVU308
 823              		.loc 6 488 19 is_stmt 0 view .LVU309
 824 007c 1AEB0404 		adds	r4, r10, r4
 825              	.LVL119:
 826              		.loc 6 488 19 view .LVU310
 827 0080 41EBEA71 		adc	r1, r1, r10, asr #31
 828              	.LVL120:
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q63_t) prod2;
 829              		.loc 6 489 11 is_stmt 1 view .LVU311
 830              		.loc 6 489 19 is_stmt 0 view .LVU312
 831 0084 1018     		adds	r0, r2, r0
 832              	.LVL121:
 833              		.loc 6 489 19 view .LVU313
 834 0086 43EBE273 		adc	r3, r3, r2, asr #31
 835              	.LVL122:
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcA buffer */
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           a = *pInA;
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           b = *(pInA + 1U);
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcB buffer */
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           c = *pInB;
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           d = *(pInB + 1U);
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q31_t) a *c;
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) a *d;
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal -= (q31_t) b *d;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) b *c;
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read next real and imag values from pSrcA buffer */
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           a = *(pInA + 2U);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           b = *(pInA + 3U);
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read next real and imag values from pSrcB buffer */
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           c = *(pInB + 2U);
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           d = *(pInB + 3U);
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* update pointer */
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pInA += 4U;
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q31_t) a * c;
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) a * d;
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal -= (q31_t) b * d;
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) b * c;
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* update pointer */
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pInB += 4U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 102


 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Decrement loop counter */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           colCnt--;
 836              		.loc 6 527 11 is_stmt 1 view .LVU314
 837              		.loc 6 527 17 is_stmt 0 view .LVU315
 838 008a 013F     		subs	r7, r7, #1
 839              	.LVL123:
 840              	.L27:
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 841              		.loc 6 457 15 is_stmt 1 view .LVU316
 842 008c 002F     		cmp	r7, #0
 843 008e DED1     		bne	.L28
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         }
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* process odd column samples */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         if ((numColsA & 0x1U) > 0U)
 844              		.loc 6 531 9 view .LVU317
 845              		.loc 6 531 12 is_stmt 0 view .LVU318
 846 0090 18F0010F 		tst	r8, #1
 847 0094 0CD0     		beq	.L29
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #if defined (ARM_MATH_DSP)
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceA = read_q15x2_ia ((q15_t **) &pInA);
 848              		.loc 6 537 11 is_stmt 1 view .LVU319
 849              	.LVL124:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 850              		.loc 7 98 3 view .LVU320
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 851              		.loc 7 101 3 view .LVU321
 852 0096 2A68     		ldr	r2, [r5]	@ unaligned
 853              	.LVL125:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 854              		.loc 7 106 2 view .LVU322
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 855              		.loc 7 107 2 view .LVU323
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           pSourceB = read_q15x2_ia ((q15_t **) &pInB);
 856              		.loc 6 538 11 view .LVU324
 857              	.LBB257:
 858              	.LBI257:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 859              		.loc 7 95 28 view .LVU325
 860              	.LBB258:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 861              		.loc 7 98 3 view .LVU326
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 862              		.loc 7 101 3 view .LVU327
 863 0098 56F8047B 		ldr	r7, [r6], #4	@ unaligned
 864              	.LVL126:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 865              		.loc 7 106 2 view .LVU328
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 866              		.loc 7 107 2 view .LVU329
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 103


 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 867              		.loc 7 107 2 is_stmt 0 view .LVU330
 868              	.LBE258:
 869              	.LBE257:
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #ifdef ARM_MATH_BIG_ENDIAN
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = -__SMUSD(pSourceA, pSourceB);
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod1 = __SMUSD(pSourceA, pSourceB);
 870              		.loc 6 544 11 is_stmt 1 view .LVU331
 871              	.LBB259:
 872              	.LBI259:
1956:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 873              		.loc 3 1956 31 view .LVU332
 874              	.LBB260:
1958:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 875              		.loc 3 1958 3 view .LVU333
1960:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 876              		.loc 3 1960 3 view .LVU334
 877              		.syntax unified
 878              	@ 1960 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 879 009c 42FB07F5 		smusd r5, r2, r7
 880              	@ 0 "" 2
 881              	.LVL127:
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 882              		.loc 3 1961 3 view .LVU335
1961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 883              		.loc 3 1961 3 is_stmt 0 view .LVU336
 884              		.thumb
 885              		.syntax unified
 886              	.LBE260:
 887              	.LBE259:
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           prod2 = __SMUADX(pSourceA, pSourceB);
 888              		.loc 6 546 11 is_stmt 1 view .LVU337
 889              	.LBB261:
 890              	.LBI261:
1898:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 891              		.loc 3 1898 31 view .LVU338
 892              	.LBB262:
1900:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 893              		.loc 3 1900 3 view .LVU339
1902:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 894              		.loc 3 1902 3 view .LVU340
 895              		.syntax unified
 896              	@ 1902 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 897 00a0 22FB17F2 		smuadx r2, r2, r7
 898              	@ 0 "" 2
 899              	.LVL128:
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 900              		.loc 3 1903 3 view .LVU341
1903:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 901              		.loc 3 1903 3 is_stmt 0 view .LVU342
 902              		.thumb
 903              		.syntax unified
 904              	.LBE262:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 104


 905              	.LBE261:
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q63_t) prod1;
 906              		.loc 6 547 11 is_stmt 1 view .LVU343
 907              		.loc 6 547 19 is_stmt 0 view .LVU344
 908 00a4 2C19     		adds	r4, r5, r4
 909              	.LVL129:
 910              		.loc 6 547 19 view .LVU345
 911 00a6 41EBE571 		adc	r1, r1, r5, asr #31
 912              	.LVL130:
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q63_t) prod2;
 913              		.loc 6 548 11 is_stmt 1 view .LVU346
 914              		.loc 6 548 19 is_stmt 0 view .LVU347
 915 00aa 1018     		adds	r0, r2, r0
 916              	.LVL131:
 917              		.loc 6 548 19 view .LVU348
 918 00ac 43EBE273 		adc	r3, r3, r2, asr #31
 919              	.LVL132:
 920              	.L29:
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           a = *pInA++;
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           b = *pInA++;
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           c = *pInB++;
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           d = *pInB++;
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           /* Multiply and Accumlates */
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal += (q31_t) a * c;
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) a * d;
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumReal -= (q31_t) b * d;
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****           sumImag += (q31_t) b * c;
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         }
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Saturate and store result in destination buffer */
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         *px++ = (q15_t) (__SSAT(sumReal >> 15, 16));
 921              		.loc 6 569 9 is_stmt 1 view .LVU349
 922              	.LBB263:
 923              		.loc 6 569 26 view .LVU350
 924 00b0 E40B     		lsrs	r4, r4, #15
 925              	.LVL133:
 926              		.loc 6 569 26 is_stmt 0 view .LVU351
 927 00b2 44EA4144 		orr	r4, r4, r1, lsl #17
 928              	.LVL134:
 929              		.loc 6 569 26 is_stmt 1 view .LVU352
 930              		.syntax unified
 931              	@ 569 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c"
 932 00b6 04F30F04 		ssat r4, #16, r4
 933              	@ 0 "" 2
 934              	.LVL135:
 935              		.loc 6 569 26 view .LVU353
 936              		.loc 6 569 26 is_stmt 0 view .LVU354
 937              		.thumb
 938              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 105


 939              	.LBE263:
 940              		.loc 6 569 15 view .LVU355
 941 00ba 0099     		ldr	r1, [sp]
 942              		.loc 6 569 15 view .LVU356
 943 00bc 0A46     		mov	r2, r1
 944 00be 22F8044B 		strh	r4, [r2], #4	@ movhi
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         *px++ = (q15_t) (__SSAT(sumImag >> 15, 16));
 945              		.loc 6 570 9 is_stmt 1 view .LVU357
 946              	.LBB264:
 947              		.loc 6 570 26 view .LVU358
 948 00c2 C00B     		lsrs	r0, r0, #15
 949              	.LVL136:
 950              		.loc 6 570 26 is_stmt 0 view .LVU359
 951 00c4 40EA4340 		orr	r0, r0, r3, lsl #17
 952              	.LVL137:
 953              		.loc 6 570 26 is_stmt 1 view .LVU360
 954              		.syntax unified
 955              	@ 570 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c"
 956 00c8 00F30F00 		ssat r0, #16, r0
 957              	@ 0 "" 2
 958              	.LVL138:
 959              		.loc 6 570 26 view .LVU361
 960              		.loc 6 570 26 is_stmt 0 view .LVU362
 961              		.thumb
 962              		.syntax unified
 963              	.LBE264:
 964              		.loc 6 570 15 view .LVU363
 965 00cc 4880     		strh	r0, [r1, #2]	@ movhi
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         /* Decrement column loop counter */
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         col--;
 966              		.loc 6 573 9 is_stmt 1 view .LVU364
 967              	.LVL139:
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       } while (col > 0U);
 968              		.loc 6 575 15 view .LVU365
 969              		.loc 6 575 7 is_stmt 0 view .LVU366
 970 00ce BCF1010C 		subs	ip, ip, #1
 971              	.LVL140:
 972              		.loc 6 575 7 view .LVU367
 973 00d2 0BD0     		beq	.L35
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 974              		.loc 6 570 12 view .LVU368
 975 00d4 0092     		str	r2, [sp]
 976              	.LVL141:
 977              	.L30:
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       {
 978              		.loc 6 444 7 is_stmt 1 view .LVU369
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         sumImag = 0;
 979              		.loc 6 447 9 view .LVU370
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 980              		.loc 6 448 9 view .LVU371
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 981              		.loc 6 451 9 view .LVU372
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 982              		.loc 6 451 21 is_stmt 0 view .LVU373
 983 00d6 D9F80450 		ldr	r5, [r9, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 106


 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 984              		.loc 6 451 29 view .LVU374
 985 00da 05EB8E05 		add	r5, r5, lr, lsl #2
 986              	.LVL142:
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 987              		.loc 6 454 9 is_stmt 1 view .LVU375
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 988              		.loc 6 454 27 is_stmt 0 view .LVU376
 989 00de 4FEA5807 		lsr	r7, r8, #1
 990              	.LVL143:
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 991              		.loc 6 457 9 is_stmt 1 view .LVU377
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 992              		.loc 6 448 17 is_stmt 0 view .LVU378
 993 00e2 0020     		movs	r0, #0
 994 00e4 0346     		mov	r3, r0
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         sumImag = 0;
 995              		.loc 6 447 17 view .LVU379
 996 00e6 0446     		mov	r4, r0
 997 00e8 0146     		mov	r1, r0
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****         {
 998              		.loc 6 457 15 view .LVU380
 999 00ea CFE7     		b	.L27
 1000              	.LVL144:
 1001              	.L35:
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       i = i + numColsA;
 1002              		.loc 6 577 7 is_stmt 1 view .LVU381
 1003              		.loc 6 577 9 is_stmt 0 view .LVU382
 1004 00ec C644     		add	lr, lr, r8
 1005              	.LVL145:
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       /* Decrement row loop counter */
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****       row--;
 1006              		.loc 6 580 7 is_stmt 1 view .LVU383
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     } while (row > 0U);
 1007              		.loc 6 582 13 view .LVU384
 1008              		.loc 6 582 5 is_stmt 0 view .LVU385
 1009 00ee 019B     		ldr	r3, [sp, #4]
 1010              		.loc 6 582 5 view .LVU386
 1011 00f0 013B     		subs	r3, r3, #1
 1012              	.LVL146:
 1013              		.loc 6 582 5 view .LVU387
 1014 00f2 0193     		str	r3, [sp, #4]
 1015 00f4 04D0     		beq	.L36
 1016              	.LVL147:
 1017              	.L31:
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     {
 1018              		.loc 6 435 5 is_stmt 1 view .LVU388
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 1019              		.loc 6 438 7 view .LVU389
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 1020              		.loc 6 441 7 view .LVU390
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 1021              		.loc 6 441 12 is_stmt 0 view .LVU391
 1022 00f6 039E     		ldr	r6, [sp, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 107


 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 1023              		.loc 6 438 11 view .LVU392
 1024 00f8 DDF808C0 		ldr	ip, [sp, #8]
 1025 00fc 0092     		str	r2, [sp]
 1026 00fe EAE7     		b	.L30
 1027              	.LVL148:
 1028              	.L36:
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****     status = ARM_MATH_SUCCESS;
 1029              		.loc 6 585 5 is_stmt 1 view .LVU393
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   }
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** 
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   /* Return to application */
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c ****   return (status);
 1030              		.loc 6 589 3 view .LVU394
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q15.c **** }
 1031              		.loc 6 590 1 is_stmt 0 view .LVU395
 1032 0100 0020     		movs	r0, #0
 1033              	.LVL149:
 1034              		.loc 6 590 1 view .LVU396
 1035 0102 05B0     		add	sp, sp, #20
 1036              	.LCFI7:
 1037              		.cfi_def_cfa_offset 36
 1038              		@ sp needed
 1039 0104 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1040              		.loc 6 590 1 view .LVU397
 1041              		.cfi_endproc
 1042              	.LFE123:
 1044              		.section	.text.arm_mat_cmplx_mult_q31,"ax",%progbits
 1045              		.align	1
 1046              		.global	arm_mat_cmplx_mult_q31
 1047              		.syntax unified
 1048              		.thumb
 1049              		.thumb_func
 1051              	arm_mat_cmplx_mult_q31:
 1052              	.LVL150:
 1053              	.LFB124:
 1054              		.file 8 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Title:        arm_mat_cmplx_mult_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Description:  Floating-point matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 108


  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @addtogroup CmplxMatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @brief         Q31 Complex matrix multiplication.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @param[in]     pSrcA      points to first input complex matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @param[in]     pSrcB      points to second input complex matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @param[out]    pDst       points to output complex matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    The function is implemented using an internal 64-bit accumulator.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    The accumulator has a 2.62 format and maintains full precision of the intermedia
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    multiplication results but provides only a single guard bit. There is no saturat
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    on intermediate additions. Thus, if the accumulator overflows it wraps around an
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    distorts the result. The input signals should be scaled down to avoid intermedia
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    overflows. The input is thus scaled down by log2(numColsA) bits
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    to avoid overflows, as a total of numColsA additions are performed internally.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                    The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****  */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #include "arm_helium_utils.h"
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #define MATRIX_DIM2 2
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #define MATRIX_DIM3 3
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #define MATRIX_DIM4 4
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_q31_2x2_mve(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInB = pSrcB->pData;   /* input data matrix pointer B */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA = pSrcA->pData;   /* input data matrix pointer A */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t           *pOut = pDst->pData;   /* output data matrix pointer */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint32x4_t     vecColBOffs0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 109


  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA0 = pInA;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM2;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q63_t            acc0, acc1, acc2, acc3;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31x4_t          vecB, vecA;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     static const uint32_t offsetB0[4] = {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         0, 1,
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         MATRIX_DIM2 * CMPLX_DIM, MATRIX_DIM2 * CMPLX_DIM + 1
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     };
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs0 = vldrwq_u32(offsetB0);
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = (q31_t const *) pSrcB->pData;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 0] = (q31_t) asrl(acc0, 31);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 1] = (q31_t) asrl(acc1, 31);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 0] = (q31_t) asrl(acc2, 31);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 1] = (q31_t) asrl(acc3, 31);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 0] = (q31_t) asrl(acc0, 31);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM2 + 1] = (q31_t) asrl(acc1, 31);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 0] = (q31_t) asrl(acc2, 31);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM2 + 1] = (q31_t) asrl(acc3, 31);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * Return to application
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** }
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_q31_3x3_mve(
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 110


 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** {
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInB = pSrcB->pData;   /* input data matrix pointer B */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA = pSrcA->pData;   /* input data matrix pointer A */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t           *pOut = pDst->pData;   /* output data matrix pointer */
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint32x4_t     vecColBOffs0, vecColBOffs1;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA0 = pInA;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM3;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA2 = pInA1 + CMPLX_DIM * MATRIX_DIM3;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q63_t            acc0, acc1, acc2, acc3;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31x4_t          vecB, vecB1, vecA;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * enable predication to disable upper half complex vector element
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     mve_pred16_t p0 = vctp32q(CMPLX_DIM);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     static const uint32_t offsetB0[4] = {
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         0, 1,
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         MATRIX_DIM3 * CMPLX_DIM, MATRIX_DIM3 * CMPLX_DIM + 1
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     };
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     static const uint32_t offsetB1[4] = {
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         2 * MATRIX_DIM3 * CMPLX_DIM, 2 * MATRIX_DIM3 * CMPLX_DIM + 1,
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         INACTIVELANE, INACTIVELANE
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     };
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs0 = vldrwq_u32(offsetB0);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs1 = vldrwq_u32(offsetB1);
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = (q31_t const *) pSrcB->pData;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA0[4], p0);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA1[4], p0);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc2, 31);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc3, 31);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 111


 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA2[4], p0);
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA0[4], p0);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA1[4], p0);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc2, 31);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc3, 31);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA2[4], p0);
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 112


 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA0[4], p0);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA1[4], p0);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc2, 31);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc3, 31);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_z_s32(&pInA2[4], p0);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 0] = (q31_t) asrl(acc0, 31);
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM3 + 1] = (q31_t) asrl(acc1, 31);
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * Return to application
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** }
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_cmplx_mult_q31_4x4_mve(
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** {
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInB = pSrcB->pData;   /* input data matrix pointer B */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA = pSrcA->pData;   /* input data matrix pointer A */
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t           *pOut = pDst->pData;   /* output data matrix pointer */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint32x4_t    vecColBOffs0, vecColBOffs1;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA0 = pInA;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA1 = pInA0 + CMPLX_DIM * MATRIX_DIM4;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA2 = pInA1 + CMPLX_DIM * MATRIX_DIM4;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const     *pInA3 = pInA2 + CMPLX_DIM * MATRIX_DIM4;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q63_t            acc0, acc1, acc2, acc3;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31x4_t        vecB, vecB1, vecA;
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     static const uint32_t offsetB0[4] = {
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         0, 1,
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         MATRIX_DIM4 * CMPLX_DIM, MATRIX_DIM4 * CMPLX_DIM + 1
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     };
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 113


 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     static const uint32_t offsetB1[4] = {
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         2 * MATRIX_DIM4 * CMPLX_DIM, 2 * MATRIX_DIM4 * CMPLX_DIM + 1,
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         3 * MATRIX_DIM4 * CMPLX_DIM, 3 * MATRIX_DIM4 * CMPLX_DIM + 1
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     };
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs0 = vldrwq_u32(offsetB0);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs1 = vldrwq_u32(offsetB1);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = (q31_t const *) pSrcB->pData;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA0[4]);
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA1[4]);
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA2[4]);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA3[4]);
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 114


 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA0[4]);
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA1[4]);
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA2[4]);
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA3[4]);
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 115


 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA0[4]);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA1[4]);
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA2[4]);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA3[4]);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut += CMPLX_DIM;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * move to next B column
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pInB = pInB + CMPLX_DIM;
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset(pInB, vecColBOffs0);
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecB1 = vldrwq_gather_shifted_offset(pInB, vecColBOffs1);
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 116


 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA0[4]);
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA1[4]);
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[0 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[1 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavq_s32(vecA, vecB);
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavxq_s32(vecA, vecB);
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavq_s32(vecA, vecB);
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavxq_s32(vecA, vecB);
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA2[4]);
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc0 = vmlsldavaq_s32(acc0, vecA, vecB1);
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc1 = vmlaldavaxq_s32(acc1, vecA, vecB1);
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecA = vldrwq_s32(&pInA3[4]);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc2 = vmlsldavaq_s32(acc2, vecA, vecB1);
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     acc3 = vmlaldavaxq_s32(acc3, vecA, vecB1);
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc0, 31);
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[2 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc1, 31);
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 0] = (q31_t) asrl(acc2, 31);
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     pOut[3 * CMPLX_DIM * MATRIX_DIM4 + 1] = (q31_t) asrl(acc3, 31);
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * Return to application
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** }
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** arm_status arm_mat_cmplx_mult_q31(
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         arm_matrix_instance_q31 * pDst)
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** {
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const *pInB = (q31_t const *) pSrcB->pData;   /* input data matrix pointer B */
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t const *pInA = (q31_t const *) pSrcA->pData;   /* input data matrix pointer A */
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t *pOut = pDst->pData;  /* output data matrix pointer */
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     q31_t *px;              /* Temporary output data matrix pointer */
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint16_t  numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint16_t  numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint16_t  numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint16_t  col, i = 0U, row = numRowsA;  /* loop counters */
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     arm_status status;          /* status of matrix multiplication */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint32x4_t vecOffs, vecColBOffs;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 117


 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     uint32_t  blkCnt, rowCnt;           /* loop counters */
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   #ifdef ARM_MATH_MATRIX_CHECK
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   /* Check for matrix mismatch condition */
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   {
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   }
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   else
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   {
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * small squared matrix specialized routines
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     if (numRowsA == numColsB && numColsB == numColsA)
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     {
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         if (numRowsA == 1)
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           q63_t sumReal = (q63_t) pInA[0] * pInB[0];
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) pInA[1] * pInB[1];
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           q63_t sumImag = (q63_t) pInA[0] * pInB[1];
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) pInA[1] * pInB[0];
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****        
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Store result in destination buffer */
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pOut[0] = (q31_t) clip_q63_to_q31(sumReal >> 31);
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pOut[1] = (q31_t) clip_q63_to_q31(sumImag >> 31);
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           return (ARM_MATH_SUCCESS);
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         }
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         else if (numRowsA == 2)
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             return arm_mat_cmplx_mult_q31_2x2_mve(pSrcA, pSrcB, pDst);
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         else if (numRowsA == 3)
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             return arm_mat_cmplx_mult_q31_3x3_mve(pSrcA, pSrcB, pDst);
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         else if (numRowsA == 4)
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             return arm_mat_cmplx_mult_q31_4x4_mve(pSrcA, pSrcB, pDst);
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     }
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs[0] = 0;
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs[1] = 1;
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs[2] = numColsB * CMPLX_DIM;
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     vecColBOffs[3] = (numColsB * CMPLX_DIM) + 1;
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /*
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      * row loop
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****      */
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     rowCnt = row >> 1;
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     while (rowCnt > 0u)
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 118


 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * Output pointer is set to starting address of the row being processed
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         px = pOut + i * CMPLX_DIM;
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         i = i + 2 * numColsB;
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * For every row wise process, the column loop counter is to be initiated
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         col = numColsB;
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * For every row wise process, the pInB pointer is set
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * to the starting address of the pSrcB data
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pInB = (q31_t const *) pSrcB->pData;
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * column loop
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         while (col > 0u)
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * generate 4 columns elements
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Matrix A columns number of MAC operations are to be performed
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q31_t const *pSrcA0Vec, *pSrcA1Vec;
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q31_t const *pInA0 = pInA;
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q31_t const *pInA1 = pInA0 + numColsA * CMPLX_DIM;
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q63_t   acc0, acc1, acc2, acc3;
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc0 = 0LL;
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc1 = 0LL;
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc2 = 0LL;
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc3 = 0LL;
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             pSrcA0Vec = (q31_t const *) pInA0;
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             pSrcA1Vec = (q31_t const *) pInA1;
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             vecOffs = vecColBOffs;
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * process 1 x 2 block output
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 2;
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             while (blkCnt > 0U)
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             {
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 q31x4_t vecB, vecA;
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 /*
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  * move Matrix B read offsets, 2 rows down
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  */
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 119


 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 pSrcA0Vec += 4;
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc0 =  vmlsldavaq(acc0, vecA, vecB);
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc1 =  vmlaldavaxq(acc1, vecA, vecB);
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA1Vec); 
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 pSrcA1Vec += 4;
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc2 =  vmlsldavaq(acc2, vecA, vecB);
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc3 =  vmlaldavaxq(acc3, vecA, vecB);
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 blkCnt--;
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             }
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * tail
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             blkCnt = (numColsA * CMPLX_DIM) & 3;
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             if (blkCnt > 0U)
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             {
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 q31x4_t vecB, vecA;
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 /*
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  * move Matrix B read offsets, 2 rows down
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  */
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc0 =  vmlsldavaq(acc0, vecA, vecB);
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc1 =  vmlaldavaxq(acc1, vecA, vecB);
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA1Vec);
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc2 =  vmlsldavaq(acc2, vecA, vecB);
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc3 =  vmlaldavaxq(acc3, vecA, vecB);
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             }
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[0 * CMPLX_DIM * numColsB + 0] = (q31_t) clip_q63_to_q31(acc0 >> 31);
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[0 * CMPLX_DIM * numColsB + 1] = (q31_t) clip_q63_to_q31(acc1 >> 31);
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[1 * CMPLX_DIM * numColsB + 0] = (q31_t) clip_q63_to_q31(acc2 >> 31);
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[1 * CMPLX_DIM * numColsB + 1] = (q31_t) clip_q63_to_q31(acc3 >> 31);
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px += CMPLX_DIM;
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Decrement the column loop counter
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             col--;
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Update the pointer pInB to point to the  starting address of the next column
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             pInB = (q31_t const *) pSrcB->pData + (numColsB - col) * CMPLX_DIM;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 120


 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         }
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * Update the pointer pInA to point to the  starting address of the next row
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pInA += (numColsA * 2) * CMPLX_DIM;
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * Decrement the row loop counter
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         rowCnt --;
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     }
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     rowCnt = row & 1;
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     while (rowCnt > 0u)
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     {
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * Output pointer is set to starting address of the row being processed
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         px = pOut + i * CMPLX_DIM;
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         i = i + numColsB;
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * For every row wise process, the column loop counter is to be initiated
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         col = numColsB;
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * For every row wise process, the pInB pointer is set
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * to the starting address of the pSrcB data
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pInB = (q31_t const *) pSrcB->pData;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * column loop
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         while (col > 0u)
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * generate 4 columns elements
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Matrix A columns number of MAC operations are to be performed
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q31_t const *pSrcA0Vec;
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q31_t const *pInA0 = pInA;
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             q63_t acc0,acc1;
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc0 = 0LL;
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             acc1 = 0LL;
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             pSrcA0Vec = (q31_t const *) pInA0;
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****            
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             vecOffs = vecColBOffs;
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * process 1 x 2 block output
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             blkCnt = (numColsA * CMPLX_DIM) >> 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 121


 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             while (blkCnt > 0U)
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             {
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 q31x4_t vecB, vecA;
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 /*
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  * move Matrix B read offsets, 2 rows down
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  */
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 pSrcA0Vec += 4;
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc0 =  vmlsldavaq(acc0, vecA, vecB);
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc1 =  vmlaldavaxq(acc1, vecA, vecB);
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 blkCnt--;
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             }
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * tail
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             blkCnt = (numColsA * CMPLX_DIM) & 3;
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             if (blkCnt > 0U)
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             {
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 q31x4_t vecB, vecA;
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 /*
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  * move Matrix B read offsets, 2 rows down
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                  */
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 2 * CMPLX_DIM);
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc0 =  vmlsldavaq(acc0, vecA, vecB);
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****                 acc1 =  vmlaldavaxq(acc1, vecA, vecB);
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             }
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[0] = (q31_t) clip_q63_to_q31(acc0 >> 31);
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px[1] = (q31_t) clip_q63_to_q31(acc1 >> 31);
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****            
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             px += CMPLX_DIM;
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Decrement the column loop counter
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             col--;
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             /*
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              * Update the pointer pInB to point to the  starting address of the next column
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****              */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 122


 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****             pInB = (q31_t const *) pSrcB->pData + (numColsB - col) * CMPLX_DIM;
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         }
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /*
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          * Update the pointer pInA to point to the  starting address of the next row
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          */
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pInA += numColsA  * CMPLX_DIM;
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         rowCnt--;
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     }
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* Set status as ARM_MATH_SUCCESS */
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     status = ARM_MATH_SUCCESS;
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   }
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   /* Return to application */
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   return (status);
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** }
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #else
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** arm_status arm_mat_cmplx_mult_q31(
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         arm_matrix_instance_q31 * pDst)
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** {
 1055              		.loc 8 841 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 48
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		.loc 8 841 1 is_stmt 0 view .LVU399
 1060 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1061              	.LCFI8:
 1062              		.cfi_def_cfa_offset 36
 1063              		.cfi_offset 4, -36
 1064              		.cfi_offset 5, -32
 1065              		.cfi_offset 6, -28
 1066              		.cfi_offset 7, -24
 1067              		.cfi_offset 8, -20
 1068              		.cfi_offset 9, -16
 1069              		.cfi_offset 10, -12
 1070              		.cfi_offset 11, -8
 1071              		.cfi_offset 14, -4
 1072 0004 8DB0     		sub	sp, sp, #52
 1073              	.LCFI9:
 1074              		.cfi_def_cfa_offset 88
 1075 0006 0346     		mov	r3, r0
 1076 0008 0891     		str	r1, [sp, #32]
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
 1077              		.loc 8 842 3 is_stmt 1 view .LVU400
 1078              		.loc 8 842 10 is_stmt 0 view .LVU401
 1079 000a 4068     		ldr	r0, [r0, #4]
 1080              	.LVL151:
 1081              		.loc 8 842 10 view .LVU402
 1082 000c 0690     		str	r0, [sp, #24]
 1083              	.LVL152:
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
 1084              		.loc 8 843 3 is_stmt 1 view .LVU403
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 123


 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
 1085              		.loc 8 844 3 view .LVU404
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
 1086              		.loc 8 845 3 view .LVU405
 1087              		.loc 8 845 10 is_stmt 0 view .LVU406
 1088 000e 5268     		ldr	r2, [r2, #4]
 1089              	.LVL153:
 1090              		.loc 8 845 10 view .LVU407
 1091 0010 0B92     		str	r2, [sp, #44]
 1092              	.LVL154:
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t *px;                                     /* Temporary output data matrix pointer */
 1093              		.loc 8 846 3 is_stmt 1 view .LVU408
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 1094              		.loc 8 847 3 view .LVU409
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 1095              		.loc 8 848 3 view .LVU410
 1096              		.loc 8 848 12 is_stmt 0 view .LVU411
 1097 0012 4A88     		ldrh	r2, [r1, #2]
 1098              	.LVL155:
 1099              		.loc 8 848 12 view .LVU412
 1100 0014 0292     		str	r2, [sp, #8]
 1101              	.LVL156:
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 1102              		.loc 8 849 3 is_stmt 1 view .LVU413
 1103              		.loc 8 849 12 is_stmt 0 view .LVU414
 1104 0016 5A88     		ldrh	r2, [r3, #2]
 1105 0018 0792     		str	r2, [sp, #28]
 1106              	.LVL157:
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q63_t sumReal, sumImag;                        /* Accumulator */
 1107              		.loc 8 850 3 is_stmt 1 view .LVU415
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t a1, b1, c1, d1;
 1108              		.loc 8 851 3 view .LVU416
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   uint32_t col, i = 0U, j, row = numRowsA, colCnt; /* loop counters */
 1109              		.loc 8 852 3 view .LVU417
 1110              		.loc 8 852 28 is_stmt 0 view .LVU418
 1111 001a 1B88     		ldrh	r3, [r3]
 1112              	.LVL158:
 1113              		.loc 8 852 28 view .LVU419
 1114 001c 0A93     		str	r3, [sp, #40]
 1115              	.LVL159:
 1116              		.loc 8 852 17 view .LVU420
 1117 001e 0023     		movs	r3, #0
 1118              	.LVL160:
 1119              		.loc 8 852 17 view .LVU421
 1120 0020 0993     		str	r3, [sp, #36]
 1121 0022 89E0     		b	.L43
 1122              	.LVL161:
 1123              	.L39:
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   arm_status status;                             /* status of matrix multiplication */
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   q31_t a0, b0, c0, d0;
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #endif
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   /* Check for matrix mismatch condition */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 124


 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       (pSrcB->numCols != pDst->numCols)    )
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   {
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   }
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   else
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   {
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /* row loop */
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     do
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     {
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* Output pointer is set to starting address of the row being processed */
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       px = pOut + 2 * i;
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* For every row wise process, the column loop counter is to be initiated */
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       col = numColsB;
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* For every row wise process, the pIn2 pointer is set
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****        ** to the starting address of the pSrcB data */
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       pIn2 = pSrcB->pData;
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       j = 0U;
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* column loop */
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       do
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       {
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         sumReal = 0.0;
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         sumImag = 0.0;
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Initiate pointer pIn1 to point to starting address of column being processed */
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pIn1 = pInA;
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Apply loop unrolling and compute 4 MACs simultaneously. */
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         colCnt = numColsA >> 2U;
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* matrix multiplication */
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         while (colCnt > 0U)
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Reading real part of complex matrix A */
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           a0 = *pIn1;
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Reading real part of complex matrix B */
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           c0 = *pIn2;
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Reading imaginary part of complex matrix A */
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           b0 = *(pIn1 + 1U);
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Reading imaginary part of complex matrix B */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 125


 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           d0 = *(pIn2 + 1U);
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal += (q63_t) a0 * c0;
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) b0 * c0;
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* update pointers */
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn1 += 2U;
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn2 += 2 * numColsB;
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) b0 * d0;
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) a0 * d0;
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           a1 = *(pIn1     );
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           c1 = *(pIn2     );
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           b1 = *(pIn1 + 1U);
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           d1 = *(pIn2 + 1U);
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal += (q63_t) a1 * c1;
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) b1 * c1;
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* update pointers */
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn1 += 2U;
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn2 += 2 * numColsB;
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) b1 * d1;
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) a1 * d1;
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           a0 = *(pIn1     );
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           c0 = *(pIn2     );
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           b0 = *(pIn1 + 1U);
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           d0 = *(pIn2 + 1U);
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal += (q63_t) a0 * c0;
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) b0 * c0;
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* update pointers */
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn1 += 2U;
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn2 += 2 * numColsB;
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) b0 * d0;
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) a0 * d0;
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           a1 = *(pIn1     );
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           c1 = *(pIn2     );
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           b1 = *(pIn1 + 1U);
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           d1 = *(pIn2 + 1U);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 126


 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal += (q63_t) a1 * c1;
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) b1 * c1;
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* update pointers */
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn1 += 2U;
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn2 += 2 * numColsB;
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) b1 * d1;
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) a1 * d1;
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Decrement loop count */
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           colCnt--;
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         }
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****          ** No loop unrolling is used. */
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         colCnt = numColsA % 0x4U;
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #else
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Initialize blkCnt with number of samples */
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         colCnt = numColsA;
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         while (colCnt > 0U)
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           a1 = *(pIn1     );
 1124              		.loc 8 1007 11 is_stmt 1 view .LVU422
 1125              		.loc 8 1007 14 is_stmt 0 view .LVU423
 1126 0024 D8F80010 		ldr	r1, [r8]
 1127              	.LVL162:
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           c1 = *(pIn2     );
 1128              		.loc 8 1008 11 is_stmt 1 view .LVU424
 1129              		.loc 8 1008 14 is_stmt 0 view .LVU425
 1130 0028 D9F80030 		ldr	r3, [r9]
 1131              	.LVL163:
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           b1 = *(pIn1 + 1U);
 1132              		.loc 8 1009 11 is_stmt 1 view .LVU426
 1133              		.loc 8 1009 14 is_stmt 0 view .LVU427
 1134 002c D8F80400 		ldr	r0, [r8, #4]
 1135              	.LVL164:
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           d1 = *(pIn2 + 1U);
 1136              		.loc 8 1010 11 is_stmt 1 view .LVU428
 1137              		.loc 8 1010 14 is_stmt 0 view .LVU429
 1138 0030 D9F80440 		ldr	r4, [r9, #4]
 1139              	.LVL165:
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal += (q63_t) a1 * c1;
 1140              		.loc 8 1013 11 is_stmt 1 view .LVU430
 1141              		.loc 8 1013 22 is_stmt 0 view .LVU431
 1142 0034 4FEAE17A 		asr	r10, r1, #31
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 127


 1143              		.loc 8 1013 33 view .LVU432
 1144 0038 4FEAE37B 		asr	fp, r3, #31
 1145 003c 01FB0BF6 		mul	r6, r1, fp
 1146 0040 03FB0A66 		mla	r6, r3, r10, r6
 1147 0044 3246     		mov	r2, r6
 1148 0046 A1FB03E6 		umull	lr, r6, r1, r3
 1149 004a 1644     		add	r6, r6, r2
 1150              		.loc 8 1013 19 view .LVU433
 1151 004c 1EEB0707 		adds	r7, lr, r7
 1152              	.LVL166:
 1153              		.loc 8 1013 19 view .LVU434
 1154 0050 46EB0C06 		adc	r6, r6, ip
 1155              	.LVL167:
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) b1 * c1;
 1156              		.loc 8 1014 11 is_stmt 1 view .LVU435
 1157              		.loc 8 1014 22 is_stmt 0 view .LVU436
 1158 0054 4FEAE07C 		asr	ip, r0, #31
 1159              		.loc 8 1014 33 view .LVU437
 1160 0058 03FB0CFE 		mul	lr, r3, ip
 1161 005c 00FB0BEB 		mla	fp, r0, fp, lr
 1162 0060 A3FB00E3 		umull	lr, r3, r3, r0
 1163              	.LVL168:
 1164              		.loc 8 1014 33 view .LVU438
 1165 0064 9B44     		add	fp, fp, r3
 1166              		.loc 8 1014 19 view .LVU439
 1167 0066 1EEB0505 		adds	r5, lr, r5
 1168              	.LVL169:
 1169              		.loc 8 1014 19 view .LVU440
 1170 006a 019B     		ldr	r3, [sp, #4]
 1171 006c 4BEB0302 		adc	r2, fp, r3
 1172              	.LVL170:
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* update pointers */
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn1 += 2U;
 1173              		.loc 8 1017 11 is_stmt 1 view .LVU441
 1174              		.loc 8 1017 16 is_stmt 0 view .LVU442
 1175 0070 08F10808 		add	r8, r8, #8
 1176              	.LVL171:
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           pIn2 += 2 * numColsB;
 1177              		.loc 8 1018 11 is_stmt 1 view .LVU443
 1178              		.loc 8 1018 16 is_stmt 0 view .LVU444
 1179 0074 029B     		ldr	r3, [sp, #8]
 1180 0076 09EBC309 		add	r9, r9, r3, lsl #3
 1181              	.LVL172:
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Multiply and Accumlates */
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumReal -= (q63_t) b1 * d1;
 1182              		.loc 8 1021 11 is_stmt 1 view .LVU445
 1183              		.loc 8 1021 33 is_stmt 0 view .LVU446
 1184 007a E317     		asrs	r3, r4, #31
 1185 007c 00FB03FE 		mul	lr, r0, r3
 1186 0080 04FB0CEC 		mla	ip, r4, ip, lr
 1187 0084 A0FB04E0 		umull	lr, r0, r0, r4
 1188              	.LVL173:
 1189              		.loc 8 1021 33 view .LVU447
 1190 0088 8444     		add	ip, ip, r0
 1191              		.loc 8 1021 19 view .LVU448
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 128


 1192 008a B7EB0E07 		subs	r7, r7, lr
 1193              	.LVL174:
 1194              		.loc 8 1021 19 view .LVU449
 1195 008e 66EB0C0C 		sbc	ip, r6, ip
 1196              	.LVL175:
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           sumImag += (q63_t) a1 * d1;
 1197              		.loc 8 1022 11 is_stmt 1 view .LVU450
 1198              		.loc 8 1022 33 is_stmt 0 view .LVU451
 1199 0092 01FB03F3 		mul	r3, r1, r3
 1200 0096 04FB0A3A 		mla	r10, r4, r10, r3
 1201 009a A1FB0414 		umull	r1, r4, r1, r4
 1202              	.LVL176:
 1203              		.loc 8 1022 33 view .LVU452
 1204 009e 5444     		add	r4, r4, r10
 1205              		.loc 8 1022 19 view .LVU453
 1206 00a0 4D19     		adds	r5, r1, r5
 1207              	.LVL177:
 1208              		.loc 8 1022 19 view .LVU454
 1209 00a2 44EB0203 		adc	r3, r4, r2
 1210 00a6 0193     		str	r3, [sp, #4]
 1211              	.LVL178:
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           /* Decrement loop counter */
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****           colCnt--;
 1212              		.loc 8 1025 11 is_stmt 1 view .LVU455
 1213              		.loc 8 1025 17 is_stmt 0 view .LVU456
 1214 00a8 009B     		ldr	r3, [sp]
 1215              	.LVL179:
 1216              		.loc 8 1025 17 view .LVU457
 1217 00aa 013B     		subs	r3, r3, #1
 1218 00ac 0093     		str	r3, [sp]
 1219              	.LVL180:
 1220              	.L38:
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 1221              		.loc 8 1004 15 is_stmt 1 view .LVU458
 1222 00ae 009B     		ldr	r3, [sp]
 1223 00b0 002B     		cmp	r3, #0
 1224 00b2 B7D1     		bne	.L39
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         }
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Store result in destination buffer */
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         *px++ = (q31_t) clip_q63_to_q31(sumReal >> 31);
 1225              		.loc 8 1029 25 is_stmt 0 view .LVU459
 1226 00b4 019A     		ldr	r2, [sp, #4]
 1227              		.loc 8 1029 9 is_stmt 1 view .LVU460
 1228              		.loc 8 1029 25 is_stmt 0 view .LVU461
 1229 00b6 FF0F     		lsrs	r7, r7, #31
 1230              	.LVL181:
 1231              		.loc 8 1029 25 view .LVU462
 1232 00b8 47EA4C07 		orr	r7, r7, ip, lsl #1
 1233              	.LVL182:
 1234              	.LBB265:
 1235              	.LBI265:
 1236              		.file 9 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /******************************************************************************
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @file     none.h
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @brief    Intrinsincs when no DSP extension available
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 129


   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @version  V1.9.0
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * @date     20. July 2020
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  ******************************************************************************/
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Copyright (c) 2010-2020 Arm Limited or its affiliates. All rights reserved.
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * not use this file except in compliance with the License.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * You may obtain a copy of the License at
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  *
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * See the License for the specific language governing permissions and
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  * limitations under the License.
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Definitions in this file are allowing to reuse some versions of the
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** CMSIS-DSP to build on a core (M0 for instance) or a host where
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** DSP extension are not available.
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Ideally a pure C version should have been used instead.
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But those are not always available or use a restricted set
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** of intrinsics.
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifndef _NONE_H_
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #define _NONE_H_
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #include "arm_math_types.h"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #ifdef   __cplusplus
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** extern "C"
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /*
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** Normally those kind of definitions are in a compiler file
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** in Core or Core_A.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** But for MSVC compiler it is a bit special. The goal is very specific
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** to CMSIS-DSP and only to allow the use of this library from other
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** systems like Python or Matlab.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** MSVC is not going to be used to cross-compile to ARM. So, having a MSVC
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** compiler file in Core or Core_A would not make sense.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 130


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #if defined ( _MSC_VER ) || defined(__GNUC_PYTHON__)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t data)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (data == 0U) { return 32U; }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t count = 0U;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       uint32_t mask = 0x80000000U;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       while ((data & mask) == 0U)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         count += 1U;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         mask = mask >> 1U;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       return count;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if ((sat >= 1U) && (sat <= 32U))
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const int32_t min = -1 - max ;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > max)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < min)
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return min;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return val;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     if (sat <= 31U)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       const uint32_t max = ((1U << sat) - 1U);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       if (val > (int32_t)max)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return max;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       else if (val < 0)
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****         return 0U;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return (uint32_t)val;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  /**
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \brief   Rotate Right in unsigned value (32 bit)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op1  Value to rotate
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \param [in]    op2  Number of Bits to rotate
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 131


 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   \return               Rotated value
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****  */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   op2 %= 32U;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   if (op2 == 0U)
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return op1;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** }
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** #endif
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h **** /**
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    * @brief Clips Q63 to Q31 values.
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****    */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   __STATIC_FORCEINLINE q31_t clip_q63_to_q31(
 1237              		.loc 9 136 30 is_stmt 1 view .LVU463
 1238              	.LBB266:
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   q63_t x)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****     return ((q31_t) (x >> 32) != ((q31_t) x >> 31)) ?
 1239              		.loc 9 139 5 view .LVU464
 1240              		.loc 9 139 24 is_stmt 0 view .LVU465
 1241 00bc 4FEAEC71 		asr	r1, ip, #31
 1242              	.LVL183:
 1243              		.loc 9 139 35 view .LVU466
 1244 00c0 3B46     		mov	r3, r7
 1245              		.loc 9 139 45 view .LVU467
 1246 00c2 FF17     		asrs	r7, r7, #31
 1247              	.LVL184:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1248              		.loc 9 140 44 view .LVU468
 1249 00c4 B7EBEC7F 		cmp	r7, ip, asr #31
 1250 00c8 02D0     		beq	.L40
 1251 00ca 81F00043 		eor	r3, r1, #-2147483648
 1252              	.LVL185:
 1253              		.loc 9 140 44 view .LVU469
 1254 00ce DB43     		mvns	r3, r3
 1255              	.L40:
 1256              		.loc 9 140 44 view .LVU470
 1257              	.LBE266:
 1258              	.LBE265:
 1259              		.loc 8 1029 15 view .LVU471
 1260 00d0 0399     		ldr	r1, [sp, #12]
 1261 00d2 41F8083B 		str	r3, [r1], #8
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         *px++ = (q31_t) clip_q63_to_q31(sumImag >> 31);
 1262              		.loc 8 1030 9 is_stmt 1 view .LVU472
 1263              		.loc 8 1030 25 is_stmt 0 view .LVU473
 1264 00d6 ED0F     		lsrs	r5, r5, #31
 1265              	.LVL186:
 1266              		.loc 8 1030 25 view .LVU474
 1267 00d8 45EA4205 		orr	r5, r5, r2, lsl #1
 1268              	.LVL187:
 1269              	.LBB267:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 132


 1270              	.LBI267:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****   q63_t x)
 1271              		.loc 9 136 30 is_stmt 1 view .LVU475
 1272              	.LBB268:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1273              		.loc 9 139 5 view .LVU476
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1274              		.loc 9 139 24 is_stmt 0 view .LVU477
 1275 00dc D017     		asrs	r0, r2, #31
 1276              	.LVL188:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1277              		.loc 9 139 35 view .LVU478
 1278 00de 2B46     		mov	r3, r5
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/none.h ****       ((0x7FFFFFFF ^ ((q31_t) (x >> 63)))) : (q31_t) x;
 1279              		.loc 9 139 45 view .LVU479
 1280 00e0 ED17     		asrs	r5, r5, #31
 1281              	.LVL189:
 1282              		.loc 9 140 44 view .LVU480
 1283 00e2 B5EBE27F 		cmp	r5, r2, asr #31
 1284 00e6 02D0     		beq	.L41
 1285 00e8 80F00043 		eor	r3, r0, #-2147483648
 1286              	.LVL190:
 1287              		.loc 9 140 44 view .LVU481
 1288 00ec DB43     		mvns	r3, r3
 1289              	.L41:
 1290              		.loc 9 140 44 view .LVU482
 1291              	.LBE268:
 1292              	.LBE267:
 1293              		.loc 8 1030 15 view .LVU483
 1294 00ee 039A     		ldr	r2, [sp, #12]
 1295 00f0 5360     		str	r3, [r2, #4]
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Update pointer pIn2 to point to starting address of next column */
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         j++;
 1296              		.loc 8 1033 9 is_stmt 1 view .LVU484
 1297              		.loc 8 1033 10 is_stmt 0 view .LVU485
 1298 00f2 059A     		ldr	r2, [sp, #20]
 1299 00f4 0132     		adds	r2, r2, #1
 1300 00f6 0592     		str	r2, [sp, #20]
 1301              	.LVL191:
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         pIn2 = pSrcB->pData + 2U * j;
 1302              		.loc 8 1034 9 is_stmt 1 view .LVU486
 1303              		.loc 8 1034 21 is_stmt 0 view .LVU487
 1304 00f8 089B     		ldr	r3, [sp, #32]
 1305 00fa 5B68     		ldr	r3, [r3, #4]
 1306              		.loc 8 1034 14 view .LVU488
 1307 00fc 03EBC209 		add	r9, r3, r2, lsl #3
 1308              	.LVL192:
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         /* Decrement column loop counter */
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         col--;
 1309              		.loc 8 1037 9 is_stmt 1 view .LVU489
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       } while (col > 0U);
 1310              		.loc 8 1039 15 view .LVU490
 1311              		.loc 8 1039 7 is_stmt 0 view .LVU491
 1312 0100 049B     		ldr	r3, [sp, #16]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 133


 1313 0102 013B     		subs	r3, r3, #1
 1314              	.LVL193:
 1315              		.loc 8 1039 7 view .LVU492
 1316 0104 0493     		str	r3, [sp, #16]
 1317 0106 0AD0     		beq	.L46
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1318              		.loc 8 1030 12 view .LVU493
 1319 0108 0391     		str	r1, [sp, #12]
 1320              	.LVL194:
 1321              	.L42:
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       {
 1322              		.loc 8 891 7 is_stmt 1 view .LVU494
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         sumImag = 0.0;
 1323              		.loc 8 894 9 view .LVU495
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1324              		.loc 8 895 9 view .LVU496
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1325              		.loc 8 898 9 view .LVU497
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1326              		.loc 8 1000 9 view .LVU498
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 1327              		.loc 8 1004 9 view .LVU499
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1328              		.loc 8 1000 16 is_stmt 0 view .LVU500
 1329 010a 079B     		ldr	r3, [sp, #28]
 1330 010c 0093     		str	r3, [sp]
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1331              		.loc 8 898 14 view .LVU501
 1332 010e DDF818A0 		ldr	r10, [sp, #24]
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1333              		.loc 8 895 17 view .LVU502
 1334 0112 0025     		movs	r5, #0
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         sumImag = 0.0;
 1335              		.loc 8 894 17 view .LVU503
 1336 0114 2F46     		mov	r7, r5
 1337 0116 AC46     		mov	ip, r5
 1338 0118 D046     		mov	r8, r10
 1339 011a 0195     		str	r5, [sp, #4]
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****         {
 1340              		.loc 8 1004 15 view .LVU504
 1341 011c C7E7     		b	.L38
 1342              	.LVL195:
 1343              	.L46:
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* Update pointer pInA to point to starting address of next row */
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       i = i + numColsB;
 1344              		.loc 8 1042 7 is_stmt 1 view .LVU505
 1345              		.loc 8 1042 9 is_stmt 0 view .LVU506
 1346 011e 099B     		ldr	r3, [sp, #36]
 1347              	.LVL196:
 1348              		.loc 8 1042 9 view .LVU507
 1349 0120 029A     		ldr	r2, [sp, #8]
 1350              	.LVL197:
 1351              		.loc 8 1042 9 view .LVU508
 1352 0122 1344     		add	r3, r3, r2
 1353 0124 0993     		str	r3, [sp, #36]
 1354              	.LVL198:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 134


1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       pInA = pInA + 2 * numColsA;
 1355              		.loc 8 1043 7 is_stmt 1 view .LVU509
 1356              		.loc 8 1043 12 is_stmt 0 view .LVU510
 1357 0126 069B     		ldr	r3, [sp, #24]
 1358              	.LVL199:
 1359              		.loc 8 1043 12 view .LVU511
 1360 0128 079A     		ldr	r2, [sp, #28]
 1361 012a 03EBC203 		add	r3, r3, r2, lsl #3
 1362 012e 0693     		str	r3, [sp, #24]
 1363              	.LVL200:
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       /* Decrement row loop counter */
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****       row--;
 1364              		.loc 8 1046 7 is_stmt 1 view .LVU512
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     } while (row > 0U);
 1365              		.loc 8 1048 13 view .LVU513
 1366              		.loc 8 1048 5 is_stmt 0 view .LVU514
 1367 0130 0A9B     		ldr	r3, [sp, #40]
 1368              	.LVL201:
 1369              		.loc 8 1048 5 view .LVU515
 1370 0132 013B     		subs	r3, r3, #1
 1371              	.LVL202:
 1372              		.loc 8 1048 5 view .LVU516
 1373 0134 0A93     		str	r3, [sp, #40]
 1374 0136 0CD0     		beq	.L47
 1375              	.LVL203:
 1376              	.L43:
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1377              		.loc 8 853 3 is_stmt 1 view .LVU517
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     {
 1378              		.loc 8 876 5 view .LVU518
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1379              		.loc 8 879 7 view .LVU519
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1380              		.loc 8 879 10 is_stmt 0 view .LVU520
 1381 0138 0B9B     		ldr	r3, [sp, #44]
 1382 013a 099A     		ldr	r2, [sp, #36]
 1383 013c 03EBC203 		add	r3, r3, r2, lsl #3
 1384 0140 0393     		str	r3, [sp, #12]
 1385              	.LVL204:
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1386              		.loc 8 882 7 is_stmt 1 view .LVU521
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1387              		.loc 8 886 7 view .LVU522
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1388              		.loc 8 886 12 is_stmt 0 view .LVU523
 1389 0142 089B     		ldr	r3, [sp, #32]
 1390              	.LVL205:
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1391              		.loc 8 886 12 view .LVU524
 1392 0144 D3F80490 		ldr	r9, [r3, #4]
 1393              	.LVL206:
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1394              		.loc 8 888 7 is_stmt 1 view .LVU525
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1395              		.loc 8 882 11 is_stmt 0 view .LVU526
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 135


 1396 0148 029B     		ldr	r3, [sp, #8]
 1397 014a 0493     		str	r3, [sp, #16]
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
 1398              		.loc 8 888 9 view .LVU527
 1399 014c 0023     		movs	r3, #0
 1400 014e 0593     		str	r3, [sp, #20]
 1401 0150 DBE7     		b	.L42
 1402              	.LVL207:
 1403              	.L47:
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****     status = ARM_MATH_SUCCESS;
 1404              		.loc 8 1051 5 is_stmt 1 view .LVU528
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   }
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** 
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   /* Return to application */
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c ****   return (status);
 1405              		.loc 8 1055 3 view .LVU529
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_mult_q31.c **** }
 1406              		.loc 8 1056 1 is_stmt 0 view .LVU530
 1407 0152 0020     		movs	r0, #0
 1408 0154 0DB0     		add	sp, sp, #52
 1409              	.LCFI10:
 1410              		.cfi_def_cfa_offset 36
 1411              	.LVL208:
 1412              		.loc 8 1056 1 view .LVU531
 1413              		@ sp needed
 1414 0156 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1415              		.loc 8 1056 1 view .LVU532
 1416              		.cfi_endproc
 1417              	.LFE124:
 1419              		.section	.text.arm_mat_init_f32,"ax",%progbits
 1420              		.align	1
 1421              		.global	arm_mat_init_f32
 1422              		.syntax unified
 1423              		.thumb
 1424              		.thumb_func
 1426              	arm_mat_init_f32:
 1427              	.LVL209:
 1428              	.LFB125:
 1429              		.file 10 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Title:        arm_mat_init_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Description:  Floating-point matrix initialization
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 136


  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @defgroup MatrixInit Matrix Initialization
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   Initializes the underlying matrix data structure.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   The functions set the <code>numRows</code>,
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   <code>numCols</code>, and <code>pData</code> fields
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   of the matrix data structure.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @addtogroup MatrixInit
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @{
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @brief         Floating-point matrix initialization.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @param[in,out] S         points to an instance of the floating-point matrix structure
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @param[in]     nRows     number of rows in the matrix
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @param[in]     nColumns  number of columns in the matrix
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @param[in]     pData     points to the matrix data array
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   @return        none
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** void arm_mat_init_f32(
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   arm_matrix_instance_f32 * S,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   uint16_t nRows,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   uint16_t nColumns,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   float32_t * pData)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** {
 1430              		.loc 10 63 1 is_stmt 1 view -0
 1431              		.cfi_startproc
 1432              		@ args = 0, pretend = 0, frame = 0
 1433              		@ frame_needed = 0, uses_anonymous_args = 0
 1434              		@ link register save eliminated.
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   /* Assign Number of Rows */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   S->numRows = nRows;
 1435              		.loc 10 65 3 view .LVU534
 1436              		.loc 10 65 14 is_stmt 0 view .LVU535
 1437 0000 0180     		strh	r1, [r0]	@ movhi
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 137


  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   /* Assign Number of Columns */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   S->numCols = nColumns;
 1438              		.loc 10 68 3 is_stmt 1 view .LVU536
 1439              		.loc 10 68 14 is_stmt 0 view .LVU537
 1440 0002 4280     		strh	r2, [r0, #2]	@ movhi
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   /* Assign Data pointer */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c ****   S->pData = pData;
 1441              		.loc 10 71 3 is_stmt 1 view .LVU538
 1442              		.loc 10 71 12 is_stmt 0 view .LVU539
 1443 0004 4360     		str	r3, [r0, #4]
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_f32.c **** }
 1444              		.loc 10 72 1 view .LVU540
 1445 0006 7047     		bx	lr
 1446              		.cfi_endproc
 1447              	.LFE125:
 1449              		.section	.text.arm_mat_init_q15,"ax",%progbits
 1450              		.align	1
 1451              		.global	arm_mat_init_q15
 1452              		.syntax unified
 1453              		.thumb
 1454              		.thumb_func
 1456              	arm_mat_init_q15:
 1457              	.LVL210:
 1458              	.LFB126:
 1459              		.file 11 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Title:        arm_mat_init_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Description:  Q15 matrix initialization
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 138


  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @addtogroup MatrixInit
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @brief         Q15 matrix initialization.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @param[in,out] S         points to an instance of the floating-point matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @param[in]     nRows     number of rows in the matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @param[in]     nColumns  number of columns in the matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @param[in]     pData     points to the matrix data array
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   @return        none
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** void arm_mat_init_q15(
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   arm_matrix_instance_q15 * S,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   uint16_t nRows,
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   uint16_t nColumns,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   q15_t * pData)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** {
 1460              		.loc 11 54 1 is_stmt 1 view -0
 1461              		.cfi_startproc
 1462              		@ args = 0, pretend = 0, frame = 0
 1463              		@ frame_needed = 0, uses_anonymous_args = 0
 1464              		@ link register save eliminated.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   /* Assign Number of Rows */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   S->numRows = nRows;
 1465              		.loc 11 56 3 view .LVU542
 1466              		.loc 11 56 14 is_stmt 0 view .LVU543
 1467 0000 0180     		strh	r1, [r0]	@ movhi
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   /* Assign Number of Columns */
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   S->numCols = nColumns;
 1468              		.loc 11 59 3 is_stmt 1 view .LVU544
 1469              		.loc 11 59 14 is_stmt 0 view .LVU545
 1470 0002 4280     		strh	r2, [r0, #2]	@ movhi
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   /* Assign Data pointer */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c ****   S->pData = pData;
 1471              		.loc 11 62 3 is_stmt 1 view .LVU546
 1472              		.loc 11 62 12 is_stmt 0 view .LVU547
 1473 0004 4360     		str	r3, [r0, #4]
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q15.c **** }
 1474              		.loc 11 63 1 view .LVU548
 1475 0006 7047     		bx	lr
 1476              		.cfi_endproc
 1477              	.LFE126:
 1479              		.section	.text.arm_mat_init_q31,"ax",%progbits
 1480              		.align	1
 1481              		.global	arm_mat_init_q31
 1482              		.syntax unified
 1483              		.thumb
 1484              		.thumb_func
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 139


 1486              	arm_mat_init_q31:
 1487              	.LVL211:
 1488              	.LFB127:
 1489              		.file 12 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Title:        arm_mat_init_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Description:  Q31 matrix initialization
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @defgroup MatrixInit Matrix Initialization
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @addtogroup MatrixInit
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @{
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** /**
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @brief         Q31 matrix initialization.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @param[in,out] S         points to an instance of the Q31 matrix structure
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @param[in]     nRows     number of rows in the matrix
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @param[in]     nColumns  number of columns in the matrix
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @param[in]     pData     points to the matrix data array
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   @return        none
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 140


  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** void arm_mat_init_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   arm_matrix_instance_q31 * S,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   uint16_t nRows,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   uint16_t nColumns,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   q31_t * pData)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** {
 1490              		.loc 12 59 1 is_stmt 1 view -0
 1491              		.cfi_startproc
 1492              		@ args = 0, pretend = 0, frame = 0
 1493              		@ frame_needed = 0, uses_anonymous_args = 0
 1494              		@ link register save eliminated.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   /* Assign Number of Rows */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   S->numRows = nRows;
 1495              		.loc 12 61 3 view .LVU550
 1496              		.loc 12 61 14 is_stmt 0 view .LVU551
 1497 0000 0180     		strh	r1, [r0]	@ movhi
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   /* Assign Number of Columns */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   S->numCols = nColumns;
 1498              		.loc 12 64 3 is_stmt 1 view .LVU552
 1499              		.loc 12 64 14 is_stmt 0 view .LVU553
 1500 0002 4280     		strh	r2, [r0, #2]	@ movhi
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   /* Assign Data pointer */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c ****   S->pData = pData;
 1501              		.loc 12 67 3 is_stmt 1 view .LVU554
 1502              		.loc 12 67 12 is_stmt 0 view .LVU555
 1503 0004 4360     		str	r3, [r0, #4]
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_init_q31.c **** }
 1504              		.loc 12 68 1 view .LVU556
 1505 0006 7047     		bx	lr
 1506              		.cfi_endproc
 1507              	.LFE127:
 1509              		.section	.text.arm_mat_inverse_f32,"ax",%progbits
 1510              		.align	1
 1511              		.global	arm_mat_inverse_f32
 1512              		.syntax unified
 1513              		.thumb
 1514              		.thumb_func
 1516              	arm_mat_inverse_f32:
 1517              	.LVL212:
 1518              	.LFB128:
 1519              		.file 13 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Title:        arm_mat_inverse_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Description:  Floating-point matrix inverse
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * SPDX-License-Identifier: Apache-2.0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 141


  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @defgroup MatrixInv Matrix Inverse
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   Computes the inverse of a matrix.
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   The inverse is defined only if the input matrix is square and non-singular (the determinant is no
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   The function checks that the input and output matrices are square and of the same size.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   Matrix inversion is numerically sensitive and the CMSIS DSP library only supports matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   inversion of floating-point matrices.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @par Algorithm
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   The Gauss-Jordan method is used to find the inverse.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   The algorithm performs a sequence of elementary row-operations until it
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   reduces the input matrix to an identity matrix. Applying the same sequence
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   of elementary row-operations to an identity matrix yields the inverse matrix.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   If the input matrix is singular, then the algorithm terminates and returns error status
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   <code>ARM_MATH_SINGULAR</code>.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   \image html MatrixInverse.gif "Matrix Inverse of a 3 x 3 matrix using Gauss-Jordan Method"
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @addtogroup MatrixInv
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @{
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** /**
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @brief         Floating-point matrix inverse.
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @param[in]     pSrc      points to input matrix structure. The source matrix is modified by the f
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @param[out]    pDst      points to output matrix structure
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   @return        execution status
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                    - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invert
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****  */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 142


  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** arm_status arm_mat_inverse_f32(
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   arm_matrix_instance_f32 * pDst)
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pIn = pSrc->pData;   /* input data matrix pointer */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pOut = pDst->pData;  /* output data matrix pointer */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pInT1, *pInT2;   /* Temporary input data matrix pointer */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pOutT1, *pOutT2; /* Temporary output data matrix pointer */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;    /* Temporary input and output d
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     uint32_t  numRows = pSrc->numRows;  /* Number of rows in the matrix  */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     uint32_t  numCols = pSrc->numCols;  /* Number of Cols in the matrix  */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t *pTmpA, *pTmpB;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     float32_t in = 0.0f;        /* Temporary input values  */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     uint32_t  i, rowCnt, flag = 0U, j, loopCnt, l;   /* loop counters */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     arm_status status;          /* status of matrix inverse */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     uint32_t  blkCnt;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    /* Check for matrix mismatch condition */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   if ((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      || (pSrc->numRows != pDst->numRows))
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   else
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /*---------------------------------------------------------------------------------------------
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      * Matrix Inverse can be solved using elementary row operations.
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *  Gauss-Jordan Method:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *     1. First combine the identity matrix and the input matrix separated by a bar to form an
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *        augmented matrix as follows:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                      _  _          _     _      _   _         _         _
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |  |  a11  a12  | | | 1   0  |   |       |  X11 X12  |
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |  |            | | |        |   |   =   |           |
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |_ |_ a21  a22 _| | |_0   1 _|  _|       |_ X21 X21 _|
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      2. In our implementation, pDst Matrix is used as identity matrix.
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      3. Begin with the first row. Let i = 1.
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      4. Check to see if the pivot for row i is zero.
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         The pivot is the element of the main diagonal that is on the current row.
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         For instance, if working with row i, then the pivot element is aii.
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         If the pivot is zero, exchange that row with a row below it that does not
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         contain a zero in column i. If this is not possible, then an inverse
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         to that matrix does not exist.
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      5. Divide every element of row i by the pivot.
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 143


 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      6. For every row below and  row i, replace that row with the sum of that row and
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         a multiple of row i so that each new element in column i below row i is zero.
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         for every element below and above the main diagonal.
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      8. Now an identical matrix is formed to the left of the bar(input matrix, src).
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         Therefore, the matrix to the right of the bar is our solution(dst matrix, dst).
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *---------------------------------------------------------------------------------------------
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Working pointer for destination matrix
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pOutT1 = pOut;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Loop over the number of rows
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         rowCnt = numRows;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Making the destination matrix as identity matrix
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         while (rowCnt > 0U)
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Writing all zeroes in lower triangle of the destination matrix
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = numRows - rowCnt;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 *pOutT1++ = 0.0f;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 j--;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Writing all ones in the diagonal of the destination matrix
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pOutT1++ = 1.0f;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Writing all zeroes in upper triangle of the destination matrix
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = rowCnt - 1U;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 *pOutT1++ = 0.0f;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 j--;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Decrement the loop counter
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             rowCnt--;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Loop over the number of columns of the input matrix.
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * All the elements in each column are processed by the row operations
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         loopCnt = numCols;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 144


 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Index modifier to navigate through the columns
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         l = 0U;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         while (loopCnt > 0U)
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Check if the pivot element is zero..
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * If it is zero then interchange the row with non zero row below.
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * If there is no non zero element to replace in the rows below,
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * then the matrix is Singular.
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Working pointer for the input matrix that points
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * * to the pivot element of the particular row
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1 = pIn + (l * numCols);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Working pointer for the destination matrix that points
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * * to the pivot element of the particular row
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pOutT1 = pOut + (l * numCols);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Temporary variable to hold the pivot value
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in = *pInT1;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****            
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Check if the pivot element is zero
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             if (*pInT1 == 0.0f)
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 /*
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  * Loop over the number rows present below
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  */
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 for (i = 1U; i < numRows-l; i++)
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 {
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * Update the input and destination pointers
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pInT2 = pInT1 + (numCols * i);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pOutT2 = pOutT1 + (numCols * i);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * Check if there is a non zero pivot element to
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * * replace in the rows below
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     if (*pInT2 != 0.0f)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     {
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         f32x4_t vecA, vecB;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Loop over number of columns
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * * to the right of the pilot element
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pTmpA = pInT1;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pTmpB = pInT2;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt = (numCols - l) >> 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 145


 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         while (blkCnt > 0U)
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         {
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecA = vldrwq_f32(pTmpA);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecB = vldrwq_f32(pTmpB);
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_f32(pTmpB, vecA);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_f32(pTmpA, vecB);
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             pTmpA += 4;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             pTmpB += 4;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             /*
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                              * Decrement the blockSize loop counter
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                              */
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             blkCnt--;
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         }
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * tail
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * (will be merged thru tail predication)
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt = (numCols - l) & 3;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         if (blkCnt > 0U)
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         {
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             mve_pred16_t p0 = vctp32q(blkCnt);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecA = vldrwq_f32(pTmpA);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecB = vldrwq_f32(pTmpB);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_p_f32(pTmpB, vecA, p0);
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_p_f32(pTmpA, vecB, p0);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pInT1 += numCols - l;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pInT2 += numCols - l;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pTmpA = pOutT1;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pTmpB = pOutT2;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt = numCols >> 2;
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         while (blkCnt > 0U)
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         {
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecA = vldrwq_f32(pTmpA);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecB = vldrwq_f32(pTmpB);
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_f32(pTmpB, vecA);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_f32(pTmpA, vecB);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             pTmpA += 4;
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             pTmpB += 4;
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             /*
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                              * Decrement the blockSize loop counter
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                              */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             blkCnt--;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         }
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * tail
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt = numCols & 3;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         if (blkCnt > 0U)
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         {
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             mve_pred16_t p0 = vctp32q(blkCnt);
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 146


 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecA = vldrwq_f32(pTmpA);
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vecB = vldrwq_f32(pTmpB);
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_p_f32(pTmpB, vecA, p0);
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                             vstrwq_p_f32(pTmpA, vecB, p0);
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         }
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pOutT1 += numCols;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pOutT2 += numCols;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Flag to indicate whether exchange is done or not
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         flag = 1U;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Break after exchange is done
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         break;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     }
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 }
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Update the status if the matrix is singular
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             if ((flag != 1U) && (in == 0.0f))
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 return ARM_MATH_SINGULAR;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Points to the pivot row of input and destination matrices
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pPivotRowIn = pIn + (l * numCols);
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pPivotRowDst = pOut + (l * numCols);
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Temporary pointers to the pivot row pointers
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1 = pPivotRowIn;
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pOutT1 = pPivotRowDst;
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Pivot element of the row
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in = *(pIn + (l * numCols));
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pTmpA = pInT1;
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             f32x4_t invIn = vdupq_n_f32(1.0f / in);
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             blkCnt = (numCols - l) >> 2;
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             f32x4_t vecA;
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (blkCnt > 0U)
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 *(f32x4_t *) pTmpA = *(f32x4_t *) pTmpA * invIn;
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 pTmpA += 4;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 147


 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 /*
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  * Decrement the blockSize loop counter
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  */
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 blkCnt--;
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * tail
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             blkCnt = (numCols - l) & 3;
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             if (blkCnt > 0U)
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vecA = vldrwq_f32(pTmpA);
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vecA = vecA * invIn;
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vstrwq_p_f32(pTmpA, vecA, p0);
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1 += numCols - l;
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Loop over number of columns
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * * to the right of the pilot element
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pTmpA = pOutT1;
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             blkCnt = numCols >> 2;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (blkCnt > 0U)
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 *(f32x4_t *) pTmpA = *(f32x4_t *) pTmpA *invIn;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 pTmpA += 4;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 /*
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  * Decrement the blockSize loop counter
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  */
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 blkCnt--;
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * tail
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * (will be merged thru tail predication)
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             blkCnt = numCols & 3;
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             if (blkCnt > 0U)
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vecA = vldrwq_f32(pTmpA);
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vecA = vecA * invIn;
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 vstrwq_p_f32(pTmpA, vecA, p0);
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pOutT1 += numCols;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Replace the rows with the sum of that row and a multiple of row i
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * * so that each new element in column i above row i is zero.
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 148


 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Temporary pointers for input and destination matrices
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1 = pIn;
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pOutT1 = pOut;
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             for (i = 0U; i < numRows; i++)
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 /*
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  * Check for the pivot element
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  */
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 if (i == l)
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 {
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * If the processing element is the pivot element,
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * only the columns to the right are to be processed
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pInT1 += numCols - l;
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pOutT1 += numCols;
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 }
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 else
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 {
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * Element of the reference row
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * Working pointers for input and destination pivot rows
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pPRT_in = pPivotRowIn;
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     pPRT_pDst = pPivotRowDst;
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * Loop over the number of columns to the right of the pivot element,
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * to replace the elements in the input matrix
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     in = *pInT1;
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     f32x4_t tmpV = vdupq_n_f32(in);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     blkCnt = (numCols - l) >> 2;
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     while (blkCnt > 0U)
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     {
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         f32x4_t vec1, vec2;
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Replace the element by the sum of that row
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * and a multiple of the reference row
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vldrwq_f32(pInT1);
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec2 = vldrwq_f32(pPRT_in);
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vfmsq_f32(vec1, tmpV, vec2);
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vstrwq_f32(pInT1, vec1);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pPRT_in += 4;
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pInT1 += 4;
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Decrement the blockSize loop counter
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt--;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 149


 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     }
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * tail
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * (will be merged thru tail predication)
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     blkCnt = (numCols - l) & 3;
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     if (blkCnt > 0U)
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     {
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         f32x4_t vec1, vec2;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         mve_pred16_t p0 = vctp32q(blkCnt);
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vldrwq_f32(pInT1);
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec2 = vldrwq_f32(pPRT_in);
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vfmsq_f32(vec1, tmpV, vec2);
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vstrwq_p_f32(pInT1, vec1, p0);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pInT1 += blkCnt;
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     }
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     blkCnt = numCols >> 2;
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     while (blkCnt > 0U)
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     {
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         f32x4_t vec1, vec2;
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Replace the element by the sum of that row
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * and a multiple of the reference row
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vldrwq_f32(pOutT1);
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec2 = vldrwq_f32(pPRT_pDst);
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vfmsq_f32(vec1, tmpV, vec2);
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vstrwq_f32(pOutT1, vec1);
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pPRT_pDst += 4;
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pOutT1 += 4;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         /*
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          * Decrement the blockSize loop counter
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                          */
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         blkCnt--;
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     }
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     /*
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * tail
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      * (will be merged thru tail predication)
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                      */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     blkCnt = numCols & 3;
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     if (blkCnt > 0U)
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     {
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         f32x4_t vec1, vec2;
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         mve_pred16_t p0 = vctp32q(blkCnt);
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vldrwq_f32(pOutT1);
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec2 = vldrwq_f32(pPRT_pDst);
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vec1 = vfmsq_f32(vec1, tmpV, vec2);
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         vstrwq_p_f32(pOutT1, vec1, p0);
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pInT2 += blkCnt;
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                         pOutT1 += blkCnt;
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     }
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 150


 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 /*
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  * Increment the temporary input pointer
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                  */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 pInT1 = pInT1 + l;
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Increment the input pointer
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pIn++;
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Decrement the loop counter
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             loopCnt--;
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /*
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * Increment the index modifier
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              */
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             l++;
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /*
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * Set status as ARM_MATH_SUCCESS
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          */
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         status = ARM_MATH_SUCCESS;
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if ((flag != 1U) && (in == 0.0f))
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pIn = pSrc->pData;
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             for (i = 0; i < numRows * numCols; i++)
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 if (pIn[i] != 0.0f)
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                     break;
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             if (i == numRows * numCols)
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                 status = ARM_MATH_SINGULAR;
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Return to application */
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   return (status);
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** }
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #else
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #if defined(ARM_MATH_NEON)
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** arm_status arm_mat_inverse_f32(
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   arm_matrix_instance_f32 * pDst)
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** {
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data 
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 151


 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, k, l;      /* loop counters */
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   arm_status status;                             /* status of matrix inverse */
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32x4_t vec1;
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32x4_t vec2;
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32x4_t tmpV;
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Check for matrix mismatch condition */
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   if ((pSrc->numRows != pSrc->numCols) || (pDst->numRows != pDst->numCols)
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      || (pSrc->numRows != pDst->numRows))
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   else
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    /*----------------------------------------------------------------------------------------------
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    * Matrix Inverse can be solved using elementary row operations.
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *  Gauss-Jordan Method:
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *     1. First combine the identity matrix and the input matrix separated by a bar to form an
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *        augmented matrix as follows:
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *              _                  _         _         _
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *             |  a11  a12 | 1   0  |       |  X11 X12  |
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *             |           |        |   =   |           |
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *             |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *    2. In our implementation, pDst Matrix is used as identity matrix.
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *    3. Begin with the first row. Let i = 1.
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *    4. Check to see if the pivot for row i is zero.
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       The pivot is the element of the main diagonal that is on the current row.
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       For instance, if working with row i, then the pivot element is aii.
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       If the pivot is zero, exchange that row with a row below it that does not
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       contain a zero in column i. If this is not possible, then an inverse
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       to that matrix does not exist.
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *      5. Divide every element of row i by the pivot.
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *      6. For every row below and  row i, replace that row with the sum of that row and
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       a multiple of row i so that each new element in column i below row i is zero.
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       for every element below and above the main diagonal.
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *    8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *       Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****    *-----------------------------------------------------------------------------------------------
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Working pointer for destination matrix */
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     pOutT1 = pOut;
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 152


 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of rows */
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     rowCnt = numRows;
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Making the destination matrix as identity matrix */
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (rowCnt > 0U)
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in lower triangle of the destination matrix */
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numRows - rowCnt;
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all ones in the diagonal of the destination matrix */
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       *pOutT1++ = 1.0f;
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in upper triangle of the destination matrix */
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = rowCnt - 1U;
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement the loop counter */
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       rowCnt--;
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of columns of the input matrix.
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        All the elements in each column are processed by the row operations */
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     loopCnt = numCols;
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Index modifier to navigate through the columns */
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     l = 0U;
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (loopCnt > 0U)
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero..
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If it is zero then interchange the row with non zero row below.
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If there is no non zero element to replace in the rows below,
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * then the matrix is Singular. */
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the input matrix that points
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn + (l * numCols);
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the destination matrix that points
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pOutT1 = pOut + (l * numCols);
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary variable to hold the pivot value */
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *pInT1;
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero */
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if (*pInT1 == 0.0f)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 153


 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Loop over the number rows present below */
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         for (i = 1U; i < numRows - l; i++)
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Update the input and destination pointers */
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT2 = pInT1 + (numCols * i);
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Check if there is a non zero pivot element to
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****            * replace in the rows below */
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           if (*pInT2 != 0.0f)
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Loop over number of columns
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * to the right of the pilot element */
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = numCols - l;
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Exchange the row elements of the input matrix */
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pInT2;
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT2++ = *pInT1;
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT1++ = Xchg;
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Decrement the loop counter */
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               j--;
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Loop over number of columns of the destination matrix */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = numCols;
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Exchange the row elements of the destination matrix */
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pOutT2;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT2++ = *pOutT1;
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT1++ = Xchg;
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Decrement the loop counter */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               j--;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Flag to indicate whether exchange is done or not */
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             flag = 1U;
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Break after exchange is done */
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             break;
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Update the status if the matrix is singular */
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if ((flag != 1U) && (in == 0.0f))
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         return ARM_MATH_SINGULAR;
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 154


 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Points to the pivot row of input and destination matrices */
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowIn = pIn + (l * numCols);
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowDst = pOut + (l * numCols);
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers to the pivot row pointers */
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pPivotRowIn;
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pPivotRowDst;
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Pivot element of the row */
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *pPivotRowIn;
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       tmpV = vdupq_n_f32(1.0f/in);
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of columns
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the right of the pilot element */
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = (numCols - l) >> 2;
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the input matrix
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vec1 = vld1q_f32(pInT1);
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vec1 = vmulq_f32(vec1, tmpV);
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vst1q_f32(pInT1, vec1);
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT1 += 4;
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Tail */
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = (numCols - l) & 3;
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the input matrix
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         in1 = *pInT1;
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pInT1++ = in1 / in;
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of columns of the destination matrix */
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numCols >> 2;
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the destination matrix
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vec1 = vld1q_f32(pInT2);
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vec1 = vmulq_f32(vec1, tmpV);
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         vst1q_f32(pInT2, vec1);
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT2 += 4;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 155


 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Tail */
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numCols & 3;
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the destination matrix
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         in1 = *pInT2;
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pInT2++ = in1 / in;
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Replace the rows with the sum of that row and a multiple of row i
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * so that each new element in column i above row i is zero.*/
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers for input and destination matrices */
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn;
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pOut;
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* index used to check for pivot element */
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       i = 0U;
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of rows */
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /*  to be replaced by the sum of that row and a multiple of row i */
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       k = numRows;
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (k > 0U)
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Check for the pivot element */
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if (i == l)
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* If the processing element is the pivot element,
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              only the columns to the right are to be processed */
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT1 += numCols - l;
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT2 += numCols;
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         else
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Element of the reference row */
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           in = *pInT1;
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           tmpV = vdupq_n_f32(in);
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Working pointers for input and destination pivot rows */
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_in = pPivotRowIn;
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_pDst = pPivotRowDst;
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to the right of the pivot element,
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              to replace the elements in the input matrix */
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = (numCols - l) >> 2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 156


 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 	  
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec1 = vld1q_f32(pInT1);
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec2 = vld1q_f32(pPRT_in);
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec1 = vmlsq_f32(vec1, tmpV, vec2);
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vst1q_f32(pInT1, vec1);
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pPRT_in += 4;
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1 += 4;
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement the loop counter */
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 	  /* Tail */
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = (numCols - l) & 3;
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in1 = *pInT1;
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pInT1++ = in1 - (in * *pPRT_in++);
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement the loop counter */
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              replace the elements in the destination matrix */
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = numCols >> 2;
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec1 = vld1q_f32(pInT2);
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec2 = vld1q_f32(pPRT_pDst);
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vec1 = vmlsq_f32(vec1, tmpV, vec2);
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             vst1q_f32(pInT2, vec1);
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pPRT_pDst += 4;
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT2 += 4;
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement the loop counter */
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 	  /* Tail */
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = numCols & 3;
 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in1 = *pInT2;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 157


 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pInT2++ = in1 - (in * *pPRT_pDst++);
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement the loop counter */
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Increment the temporary input pointer */
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT1 = pInT1 + l;
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         k--;
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Increment the pivot index */
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         i++;
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the input pointer */
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pIn++;
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement the loop counter */
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       loopCnt--;
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the index modifier */
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       l++;
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SUCCESS;
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     if ((flag != 1U) && (in == 0.0f))
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pIn = pSrc->pData;
 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0; i < numRows * numCols; i++)
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if (pIn[i] != 0.0f)
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             break;
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if (i == numRows * numCols)
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         status = ARM_MATH_SINGULAR;
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Return to application */
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   return (status);
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** }
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #else
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** arm_status arm_mat_inverse_f32(
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 977:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         arm_matrix_instance_f32 * pDst)
 978:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** {
 1520              		.loc 13 978 1 is_stmt 1 view -0
 1521              		.cfi_startproc
 1522              		@ args = 0, pretend = 0, frame = 16
 1523              		@ frame_needed = 0, uses_anonymous_args = 0
 1524              		.loc 13 978 1 is_stmt 0 view .LVU558
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 158


 1525 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1526              	.LCFI11:
 1527              		.cfi_def_cfa_offset 36
 1528              		.cfi_offset 4, -36
 1529              		.cfi_offset 5, -32
 1530              		.cfi_offset 6, -28
 1531              		.cfi_offset 7, -24
 1532              		.cfi_offset 8, -20
 1533              		.cfi_offset 9, -16
 1534              		.cfi_offset 10, -12
 1535              		.cfi_offset 11, -8
 1536              		.cfi_offset 14, -4
 1537 0004 85B0     		sub	sp, sp, #20
 1538              	.LCFI12:
 1539              		.cfi_def_cfa_offset 56
 1540 0006 0390     		str	r0, [sp, #12]
 979:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 1541              		.loc 13 979 3 is_stmt 1 view .LVU559
 1542              		.loc 13 979 14 is_stmt 0 view .LVU560
 1543 0008 D0F804B0 		ldr	fp, [r0, #4]
 1544              	.LVL213:
 980:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 1545              		.loc 13 980 3 is_stmt 1 view .LVU561
 1546              		.loc 13 980 14 is_stmt 0 view .LVU562
 1547 000c 4B68     		ldr	r3, [r1, #4]
 1548 000e 0193     		str	r3, [sp, #4]
 1549              	.LVL214:
 981:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
 1550              		.loc 13 981 3 is_stmt 1 view .LVU563
 982:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
 1551              		.loc 13 982 3 view .LVU564
 983:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data 
 1552              		.loc 13 983 3 view .LVU565
 984:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 1553              		.loc 13 984 3 view .LVU566
 1554              		.loc 13 984 26 is_stmt 0 view .LVU567
 1555 0010 B0F80090 		ldrh	r9, [r0]
 1556              	.LVL215:
 985:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 1557              		.loc 13 985 3 is_stmt 1 view .LVU568
 1558              		.loc 13 985 26 is_stmt 0 view .LVU569
 1559 0014 B0F802E0 		ldrh	lr, [r0, #2]
 1560              	.LVL216:
 986:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 987:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #if defined (ARM_MATH_DSP)
 988:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t Xchg, in = 0.0f, in1;                /* Temporary input values  */
 1561              		.loc 13 989 3 is_stmt 1 view .LVU570
 990:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, k,l;      /* loop counters */
 1562              		.loc 13 990 3 view .LVU571
 991:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   arm_status status;                             /* status of matrix inverse */
 1563              		.loc 13 991 3 view .LVU572
 992:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 993:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 994:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 995:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Check for matrix mismatch condition */
 996:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 159


 997:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       (pDst->numRows != pDst->numCols) ||
 998:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       (pSrc->numRows != pDst->numRows)   )
 999:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
1000:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
1001:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
1002:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
1003:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   else
1004:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1005:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
1006:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1007:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
1008:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1009:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /*---------------------------------------------------------------------------------------------
1010:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      * Matrix Inverse can be solved using elementary row operations.
1011:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1012:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *  Gauss-Jordan Method:
1013:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1014:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      1. First combine the identity matrix and the input matrix separated by a bar to form an
1015:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *        augmented matrix as follows:
1016:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                      _                  _         _         _
1017:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |  a11  a12 | 1   0  |       |  X11 X12  |
1018:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |           |        |   =   |           |
1019:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
1020:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1021:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      2. In our implementation, pDst Matrix is used as identity matrix.
1022:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1023:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      3. Begin with the first row. Let i = 1.
1024:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1025:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      4. Check to see if the pivot for row i is zero.
1026:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         The pivot is the element of the main diagonal that is on the current row.
1027:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         For instance, if working with row i, then the pivot element is aii.
1028:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         If the pivot is zero, exchange that row with a row below it that does not
1029:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         contain a zero in column i. If this is not possible, then an inverse
1030:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         to that matrix does not exist.
1031:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1032:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      5. Divide every element of row i by the pivot.
1033:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1034:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      6. For every row below and  row i, replace that row with the sum of that row and
1035:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         a multiple of row i so that each new element in column i below row i is zero.
1036:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1037:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
1038:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         for every element below and above the main diagonal.
1039:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1040:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
1041:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
1042:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *---------------------------------------------------------------------------------------------
1043:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1044:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Working pointer for destination matrix */
1045:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     pOutT1 = pOut;
 1564              		.loc 13 1045 5 view .LVU573
1046:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1047:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of rows */
1048:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     rowCnt = numRows;
 1565              		.loc 13 1048 5 view .LVU574
1049:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1050:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Making the destination matrix as identity matrix */
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (rowCnt > 0U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 160


 1566              		.loc 13 1051 5 view .LVU575
 1567 0018 4846     		mov	r0, r9
 1568              	.LVL217:
 1569              		.loc 13 1051 11 is_stmt 0 view .LVU576
 1570 001a 12E0     		b	.L52
 1571              	.LVL218:
 1572              	.L54:
1052:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
1053:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in lower triangle of the destination matrix */
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numRows - rowCnt;
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
1056:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1057:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
 1573              		.loc 13 1057 9 is_stmt 1 view .LVU577
 1574              		.loc 13 1057 19 is_stmt 0 view .LVU578
 1575 001c 0021     		movs	r1, #0
 1576 001e 43F8041B 		str	r1, [r3], #4	@ float
 1577              	.LVL219:
1058:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 1578              		.loc 13 1058 9 is_stmt 1 view .LVU579
 1579              		.loc 13 1058 10 is_stmt 0 view .LVU580
 1580 0022 013A     		subs	r2, r2, #1
 1581              	.LVL220:
 1582              	.L53:
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1583              		.loc 13 1055 13 is_stmt 1 view .LVU581
 1584 0024 002A     		cmp	r2, #0
 1585 0026 F9D1     		bne	.L54
1059:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1060:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1061:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all ones in the diagonal of the destination matrix */
1062:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       *pOutT1++ = 1.0f;
 1586              		.loc 13 1062 7 view .LVU582
 1587              	.LVL221:
 1588              		.loc 13 1062 17 is_stmt 0 view .LVU583
 1589 0028 4FF07E52 		mov	r2, #1065353216
 1590              	.LVL222:
 1591              		.loc 13 1062 17 view .LVU584
 1592 002c 43F8042B 		str	r2, [r3], #4	@ float
 1593              	.LVL223:
1063:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1064:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in upper triangle of the destination matrix */
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = rowCnt - 1U;
 1594              		.loc 13 1065 7 is_stmt 1 view .LVU585
 1595              		.loc 13 1065 9 is_stmt 0 view .LVU586
 1596 0030 0138     		subs	r0, r0, #1
 1597              	.LVL224:
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 1598              		.loc 13 1066 7 is_stmt 1 view .LVU587
1065:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 1599              		.loc 13 1065 9 is_stmt 0 view .LVU588
 1600 0032 0246     		mov	r2, r0
 1601              		.loc 13 1066 13 view .LVU589
 1602 0034 03E0     		b	.L55
 1603              	.LVL225:
 1604              	.L56:
1067:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 161


1068:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
 1605              		.loc 13 1068 9 is_stmt 1 view .LVU590
 1606              		.loc 13 1068 19 is_stmt 0 view .LVU591
 1607 0036 0021     		movs	r1, #0
 1608 0038 43F8041B 		str	r1, [r3], #4	@ float
 1609              	.LVL226:
1069:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 1610              		.loc 13 1069 9 is_stmt 1 view .LVU592
 1611              		.loc 13 1069 10 is_stmt 0 view .LVU593
 1612 003c 013A     		subs	r2, r2, #1
 1613              	.LVL227:
 1614              	.L55:
1066:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1615              		.loc 13 1066 13 is_stmt 1 view .LVU594
 1616 003e 002A     		cmp	r2, #0
 1617 0040 F9D1     		bne	.L56
 1618              	.LVL228:
 1619              	.L52:
1051:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
 1620              		.loc 13 1051 11 view .LVU595
 1621 0042 10B1     		cbz	r0, .L91
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 1622              		.loc 13 1054 7 view .LVU596
1054:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
 1623              		.loc 13 1054 9 is_stmt 0 view .LVU597
 1624 0044 A9EB0002 		sub	r2, r9, r0
 1625              	.LVL229:
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1626              		.loc 13 1055 7 is_stmt 1 view .LVU598
1055:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1627              		.loc 13 1055 13 is_stmt 0 view .LVU599
 1628 0048 ECE7     		b	.L53
 1629              	.LVL230:
 1630              	.L91:
1070:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1071:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1072:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement loop counter */
1073:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       rowCnt--;
1074:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
1075:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1076:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of columns of the input matrix.
1077:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        All the elements in each column are processed by the row operations */
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     loopCnt = numCols;
1079:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1080:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Index modifier to navigate through the columns */
1081:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     l = 0U;
 1631              		.loc 13 1081 7 view .LVU600
 1632 004a 8446     		mov	ip, r0
1078:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1633              		.loc 13 1078 13 view .LVU601
 1634 004c F246     		mov	r10, lr
 989:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, k,l;      /* loop counters */
 1635              		.loc 13 989 19 view .LVU602
 1636 004e DFED666A 		vldr.32	s13, .L97
 1637 0052 0290     		str	r0, [sp, #8]
 1638 0054 7CE0     		b	.L58
 1639              	.LVL231:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 162


 1640              	.L92:
1082:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (loopCnt > 0U)
1084:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
1085:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero..
1086:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If it is zero then interchange the row with non zero row below.
1087:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If there is no non zero element to replace in the rows below,
1088:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * then the matrix is Singular. */
1089:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1090:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the input matrix that points
1091:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn + (l * numCols);
1093:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1094:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the destination matrix that points
1095:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pOutT1 = pOut + (l * numCols);
1097:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1098:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary variable to hold the pivot value */
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *pInT1;
1100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     
1102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero */
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if (*pInT1 == 0.0f)
1105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Loop over the number rows present below */
1107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         for (i = 1U; i < numRows - l; i++)
1109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Update the input and destination pointers */
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT2 = pInT1 + (numCols * i);
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
1113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Check if there is a non zero pivot element to
1115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****            * replace in the rows below */
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           if (*pInT2 != 0.0f)
1117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Loop over number of columns
1119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * to the right of the pilot element */
1120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = numCols - l;
 1641              		.loc 13 1120 13 is_stmt 1 view .LVU603
 1642              		.loc 13 1120 15 is_stmt 0 view .LVU604
 1643 0056 AEEB0C00 		sub	r0, lr, ip
 1644              	.LVL232:
1121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
 1645              		.loc 13 1122 13 is_stmt 1 view .LVU605
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1646              		.loc 13 1092 13 is_stmt 0 view .LVU606
 1647 005a 3246     		mov	r2, r6
 1648              	.LVL233:
 1649              		.loc 13 1122 19 view .LVU607
 1650 005c 06E0     		b	.L62
 1651              	.LVL234:
 1652              	.L63:
1123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
1124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Exchange the row elements of the input matrix */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 163


1125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pInT2;
 1653              		.loc 13 1125 15 is_stmt 1 view .LVU608
 1654              		.loc 13 1125 20 is_stmt 0 view .LVU609
 1655 005e 1C68     		ldr	r4, [r3]	@ float
 1656              	.LVL235:
1126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT2++ = *pInT1;
 1657              		.loc 13 1126 15 is_stmt 1 view .LVU610
 1658              		.loc 13 1126 26 is_stmt 0 view .LVU611
 1659 0060 1568     		ldr	r5, [r2]	@ float
 1660              		.loc 13 1126 24 view .LVU612
 1661 0062 43F8045B 		str	r5, [r3], #4	@ float
 1662              	.LVL236:
1127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT1++ = Xchg;
 1663              		.loc 13 1127 15 is_stmt 1 view .LVU613
 1664              		.loc 13 1127 24 is_stmt 0 view .LVU614
 1665 0066 42F8044B 		str	r4, [r2], #4	@ float
 1666              	.LVL237:
1128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Decrement the loop counter */
1130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               j--;
 1667              		.loc 13 1130 15 is_stmt 1 view .LVU615
 1668              		.loc 13 1130 16 is_stmt 0 view .LVU616
 1669 006a 0138     		subs	r0, r0, #1
 1670              	.LVL238:
 1671              	.L62:
1122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 1672              		.loc 13 1122 19 is_stmt 1 view .LVU617
 1673 006c 0028     		cmp	r0, #0
 1674 006e F6D1     		bne	.L63
1131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
1132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Loop over number of columns of the destination matrix */
1134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j = numCols;
 1675              		.loc 13 1134 15 is_stmt 0 view .LVU618
 1676 0070 7246     		mov	r2, lr
 1677              	.LVL239:
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1678              		.loc 13 1096 14 view .LVU619
 1679 0072 4346     		mov	r3, r8
 1680              	.LVL240:
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1681              		.loc 13 1096 14 view .LVU620
 1682 0074 06E0     		b	.L64
 1683              	.LVL241:
 1684              	.L65:
1135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             while (j > 0U)
1137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
1138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Exchange the row elements of the destination matrix */
1139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pOutT2;
 1685              		.loc 13 1139 15 is_stmt 1 view .LVU621
 1686              		.loc 13 1139 20 is_stmt 0 view .LVU622
 1687 0076 0868     		ldr	r0, [r1]	@ float
 1688              	.LVL242:
1140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT2++ = *pOutT1;
 1689              		.loc 13 1140 15 is_stmt 1 view .LVU623
 1690              		.loc 13 1140 27 is_stmt 0 view .LVU624
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 164


 1691 0078 1C68     		ldr	r4, [r3]	@ float
 1692              		.loc 13 1140 25 view .LVU625
 1693 007a 41F8044B 		str	r4, [r1], #4	@ float
 1694              	.LVL243:
1141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT1++ = Xchg;
 1695              		.loc 13 1141 15 is_stmt 1 view .LVU626
 1696              		.loc 13 1141 25 is_stmt 0 view .LVU627
 1697 007e 43F8040B 		str	r0, [r3], #4	@ float
 1698              	.LVL244:
1142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Decrement loop counter */
1144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               j--;
 1699              		.loc 13 1144 15 is_stmt 1 view .LVU628
 1700              		.loc 13 1144 16 is_stmt 0 view .LVU629
 1701 0082 013A     		subs	r2, r2, #1
 1702              	.LVL245:
 1703              	.L64:
1136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
 1704              		.loc 13 1136 19 is_stmt 1 view .LVU630
 1705 0084 002A     		cmp	r2, #0
 1706 0086 F6D1     		bne	.L65
1145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
1146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Flag to indicate whether exchange is done or not */
1148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             flag = 1U;
 1707              		.loc 13 1148 18 is_stmt 0 view .LVU631
 1708 0088 0123     		movs	r3, #1
 1709              	.LVL246:
 1710              		.loc 13 1148 18 view .LVU632
 1711 008a 0293     		str	r3, [sp, #8]
 1712              	.LVL247:
 1713              		.loc 13 1148 18 view .LVU633
 1714 008c 71E0     		b	.L60
 1715              	.LVL248:
 1716              	.L96:
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1717              		.loc 13 1108 16 view .LVU634
 1718 008e 0122     		movs	r2, #1
 1719              	.L59:
 1720              	.LVL249:
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1721              		.loc 13 1108 22 is_stmt 1 discriminator 1 view .LVU635
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1722              		.loc 13 1108 34 is_stmt 0 discriminator 1 view .LVU636
 1723 0090 A9EB0C03 		sub	r3, r9, ip
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1724              		.loc 13 1108 9 discriminator 1 view .LVU637
 1725 0094 9342     		cmp	r3, r2
 1726 0096 6CD9     		bls	.L60
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
 1727              		.loc 13 1111 11 is_stmt 1 view .LVU638
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
 1728              		.loc 13 1111 36 is_stmt 0 view .LVU639
 1729 0098 0EFB02F1 		mul	r1, lr, r2
1111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
 1730              		.loc 13 1111 17 view .LVU640
 1731 009c 06EB8103 		add	r3, r6, r1, lsl #2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 165


 1732              	.LVL250:
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1733              		.loc 13 1112 11 is_stmt 1 view .LVU641
1112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1734              		.loc 13 1112 18 is_stmt 0 view .LVU642
 1735 00a0 08EB8101 		add	r1, r8, r1, lsl #2
 1736              	.LVL251:
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1737              		.loc 13 1116 11 is_stmt 1 view .LVU643
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1738              		.loc 13 1116 15 is_stmt 0 view .LVU644
 1739 00a4 D3ED007A 		vldr.32	s15, [r3]
1116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1740              		.loc 13 1116 14 view .LVU645
 1741 00a8 F5EE407A 		vcmp.f32	s15, #0
 1742 00ac F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1743 00b0 D1D1     		bne	.L92
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1744              		.loc 13 1108 39 is_stmt 1 discriminator 2 view .LVU646
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1745              		.loc 13 1108 40 is_stmt 0 discriminator 2 view .LVU647
 1746 00b2 0132     		adds	r2, r2, #1
 1747              	.LVL252:
1108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1748              		.loc 13 1108 40 discriminator 2 view .LVU648
 1749 00b4 ECE7     		b	.L59
 1750              	.LVL253:
 1751              	.L70:
1149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Break after exchange is done */
1151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             break;
1152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Decrement loop counter */
1156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Update the status if the matrix is singular */
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if ((flag != 1U) && (in == 0.0f))
1161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         return ARM_MATH_SINGULAR;
1163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Points to the pivot row of input and destination matrices */
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowIn = pIn + (l * numCols);
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowDst = pOut + (l * numCols);
1168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers to the pivot row pointers */
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pPivotRowIn;
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pPivotRowDst;
1172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Pivot element of the row */
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *pPivotRowIn;
1175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of columns
1177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the right of the pilot element */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 166


1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = (numCols - l);
1179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
1181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the input matrix
1183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
1184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         in1 = *pInT1;
 1752              		.loc 13 1184 9 is_stmt 1 view .LVU649
 1753              		.loc 13 1184 13 is_stmt 0 view .LVU650
 1754 00b6 93ED007A 		vldr.32	s14, [r3]
 1755              	.LVL254:
1185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pInT1++ = in1 / in;
 1756              		.loc 13 1185 9 is_stmt 1 view .LVU651
 1757              		.loc 13 1185 24 is_stmt 0 view .LVU652
 1758 00ba C7EE267A 		vdiv.f32	s15, s14, s13
 1759              		.loc 13 1185 18 view .LVU653
 1760 00be E3EC017A 		vstmia.32	r3!, {s15}
 1761              	.LVL255:
1186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
1188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 1762              		.loc 13 1188 9 is_stmt 1 view .LVU654
 1763              		.loc 13 1188 10 is_stmt 0 view .LVU655
 1764 00c2 013A     		subs	r2, r2, #1
 1765              	.LVL256:
 1766              	.L69:
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1767              		.loc 13 1180 13 is_stmt 1 view .LVU656
 1768 00c4 002A     		cmp	r2, #0
 1769 00c6 F6D1     		bne	.L70
1189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of columns of the destination matrix */
1192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numCols;
 1770              		.loc 13 1192 9 is_stmt 0 view .LVU657
 1771 00c8 7046     		mov	r0, lr
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1772              		.loc 13 1171 13 view .LVU658
 1773 00ca 4346     		mov	r3, r8
 1774              	.LVL257:
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1775              		.loc 13 1171 13 view .LVU659
 1776 00cc 06E0     		b	.L71
 1777              	.LVL258:
 1778              	.L72:
1193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
1195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the destination matrix
1197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
1198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         in1 = *pInT2;
 1779              		.loc 13 1198 9 is_stmt 1 view .LVU660
 1780              		.loc 13 1198 13 is_stmt 0 view .LVU661
 1781 00ce 93ED007A 		vldr.32	s14, [r3]
 1782              	.LVL259:
1199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pInT2++ = in1 / in;
 1783              		.loc 13 1199 9 is_stmt 1 view .LVU662
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 167


 1784              		.loc 13 1199 24 is_stmt 0 view .LVU663
 1785 00d2 C7EE267A 		vdiv.f32	s15, s14, s13
 1786              		.loc 13 1199 18 view .LVU664
 1787 00d6 E3EC017A 		vstmia.32	r3!, {s15}
 1788              	.LVL260:
1200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement the loop counter */
1202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
 1789              		.loc 13 1202 9 is_stmt 1 view .LVU665
 1790              		.loc 13 1202 10 is_stmt 0 view .LVU666
 1791 00da 0138     		subs	r0, r0, #1
 1792              	.LVL261:
 1793              	.L71:
1194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1794              		.loc 13 1194 13 is_stmt 1 view .LVU667
 1795 00dc 0028     		cmp	r0, #0
 1796 00de F6D1     		bne	.L72
1203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Replace the rows with the sum of that row and a multiple of row i
1206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * so that each new element in column i above row i is zero.*/
1207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers for input and destination matrices */
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn;
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pOut;
1211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* index used to check for pivot element */
1213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       i = 0U;
1214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of rows */
1216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /*  to be replaced by the sum of that row and a multiple of row i */
1217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       k = numRows;
 1797              		.loc 13 1217 9 is_stmt 0 view .LVU668
 1798 00e0 4C46     		mov	r4, r9
1210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1799              		.loc 13 1210 13 view .LVU669
 1800 00e2 019A     		ldr	r2, [sp, #4]
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pOut;
 1801              		.loc 13 1209 13 view .LVU670
 1802 00e4 5B46     		mov	r3, fp
 1803              	.LVL262:
1209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pOut;
 1804              		.loc 13 1209 13 view .LVU671
 1805 00e6 25E0     		b	.L73
 1806              	.LVL263:
 1807              	.L94:
1218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (k > 0U)
1220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Check for the pivot element */
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if (i == l)
1223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* If the processing element is the pivot element,
1225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              only the columns to the right are to be processed */
1226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT1 += numCols - l;
 1808              		.loc 13 1226 11 is_stmt 1 view .LVU672
 1809              		.loc 13 1226 17 is_stmt 0 view .LVU673
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 168


 1810 00e8 03EB8703 		add	r3, r3, r7, lsl #2
 1811              	.LVL264:
1227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT2 += numCols;
 1812              		.loc 13 1228 11 is_stmt 1 view .LVU674
 1813              		.loc 13 1228 17 is_stmt 0 view .LVU675
 1814 00ec 02EB8E02 		add	r2, r2, lr, lsl #2
 1815              	.LVL265:
 1816              		.loc 13 1228 17 view .LVU676
 1817 00f0 1CE0     		b	.L75
 1818              	.LVL266:
 1819              	.L77:
1229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         else
1231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Element of the reference row */
1233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           in = *pInT1;
1234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Working pointers for input and destination pivot rows */
1236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_in = pPivotRowIn;
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_pDst = pPivotRowDst;
1238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to the right of the pivot element,
1240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              to replace the elements in the input matrix */
1241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = (numCols - l);
1242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
1244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
1246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
1247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in1 = *pInT1;
 1820              		.loc 13 1247 13 is_stmt 1 view .LVU677
 1821              		.loc 13 1247 17 is_stmt 0 view .LVU678
 1822 00f2 D3ED007A 		vldr.32	s15, [r3]
 1823              	.LVL267:
1248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pInT1++ = in1 - (in * *pPRT_in++);
 1824              		.loc 13 1248 13 is_stmt 1 view .LVU679
 1825              		.loc 13 1248 36 is_stmt 0 view .LVU680
 1826 00f6 B1EC017A 		vldmia.32	r1!, {s14}
 1827              	.LVL268:
 1828              		.loc 13 1248 34 view .LVU681
 1829 00fa 27EE267A 		vmul.f32	s14, s14, s13
 1830              	.LVL269:
 1831              		.loc 13 1248 28 view .LVU682
 1832 00fe 77EEC77A 		vsub.f32	s15, s15, s14
 1833              	.LVL270:
 1834              		.loc 13 1248 22 view .LVU683
 1835 0102 E3EC017A 		vstmia.32	r3!, {s15}
 1836              	.LVL271:
1249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement the loop counter */
1251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 1837              		.loc 13 1251 13 is_stmt 1 view .LVU684
 1838              		.loc 13 1251 14 is_stmt 0 view .LVU685
 1839 0106 013D     		subs	r5, r5, #1
 1840              	.LVL272:
 1841              	.L76:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 169


1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1842              		.loc 13 1243 17 is_stmt 1 view .LVU686
 1843 0108 002D     		cmp	r5, #0
 1844 010a F2D1     		bne	.L77
1252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to
1255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              replace the elements in the destination matrix */
1256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           j = numCols;
 1845              		.loc 13 1256 13 is_stmt 0 view .LVU687
 1846 010c 7546     		mov	r5, lr
 1847              	.LVL273:
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1848              		.loc 13 1237 21 view .LVU688
 1849 010e 4146     		mov	r1, r8
 1850              	.LVL274:
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1851              		.loc 13 1237 21 view .LVU689
 1852 0110 0AE0     		b	.L78
 1853              	.LVL275:
 1854              	.L79:
1257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           while (j > 0U)
1259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
1261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
1262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             in1 = *pInT2;
 1855              		.loc 13 1262 13 is_stmt 1 view .LVU690
 1856              		.loc 13 1262 17 is_stmt 0 view .LVU691
 1857 0112 D2ED007A 		vldr.32	s15, [r2]
 1858              	.LVL276:
1263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pInT2++ = in1 - (in * *pPRT_pDst++);
 1859              		.loc 13 1263 13 is_stmt 1 view .LVU692
 1860              		.loc 13 1263 36 is_stmt 0 view .LVU693
 1861 0116 B1EC017A 		vldmia.32	r1!, {s14}
 1862              	.LVL277:
 1863              		.loc 13 1263 34 view .LVU694
 1864 011a 27EE267A 		vmul.f32	s14, s14, s13
 1865              	.LVL278:
 1866              		.loc 13 1263 28 view .LVU695
 1867 011e 77EEC77A 		vsub.f32	s15, s15, s14
 1868              	.LVL279:
 1869              		.loc 13 1263 22 view .LVU696
 1870 0122 E2EC017A 		vstmia.32	r2!, {s15}
 1871              	.LVL280:
1264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Decrement loop counter */
1266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             j--;
 1872              		.loc 13 1266 13 is_stmt 1 view .LVU697
 1873              		.loc 13 1266 14 is_stmt 0 view .LVU698
 1874 0126 013D     		subs	r5, r5, #1
 1875              	.LVL281:
 1876              	.L78:
1258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1877              		.loc 13 1258 17 is_stmt 1 view .LVU699
 1878 0128 002D     		cmp	r5, #0
 1879 012a F2D1     		bne	.L79
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 170


 1880              	.LVL282:
 1881              	.L75:
1267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Increment temporary input pointer */
1272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT1 = pInT1 + l;
 1882              		.loc 13 1272 9 view .LVU700
 1883              		.loc 13 1272 15 is_stmt 0 view .LVU701
 1884 012c 03EB8C03 		add	r3, r3, ip, lsl #2
 1885              	.LVL283:
1273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Decrement loop counter */
1275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         k--;
 1886              		.loc 13 1275 9 is_stmt 1 view .LVU702
 1887              		.loc 13 1275 10 is_stmt 0 view .LVU703
 1888 0130 013C     		subs	r4, r4, #1
 1889              	.LVL284:
1276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Increment pivot index */
1278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         i++;
 1890              		.loc 13 1278 9 is_stmt 1 view .LVU704
 1891              		.loc 13 1278 10 is_stmt 0 view .LVU705
 1892 0132 0130     		adds	r0, r0, #1
 1893              	.LVL285:
 1894              	.L73:
1219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1895              		.loc 13 1219 13 is_stmt 1 view .LVU706
 1896 0134 34B1     		cbz	r4, .L93
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1897              		.loc 13 1222 9 view .LVU707
1222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
 1898              		.loc 13 1222 12 is_stmt 0 view .LVU708
 1899 0136 6045     		cmp	r0, ip
 1900 0138 D6D0     		beq	.L94
1233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1901              		.loc 13 1233 11 is_stmt 1 view .LVU709
1233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1902              		.loc 13 1233 14 is_stmt 0 view .LVU710
 1903 013a D3ED006A 		vldr.32	s13, [r3]
 1904              	.LVL286:
1236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_pDst = pPivotRowDst;
 1905              		.loc 13 1236 11 is_stmt 1 view .LVU711
1237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1906              		.loc 13 1237 11 view .LVU712
1241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1907              		.loc 13 1241 11 view .LVU713
1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
 1908              		.loc 13 1243 11 view .LVU714
1241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1909              		.loc 13 1241 13 is_stmt 0 view .LVU715
 1910 013e 3D46     		mov	r5, r7
1236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_pDst = pPivotRowDst;
 1911              		.loc 13 1236 19 view .LVU716
 1912 0140 3146     		mov	r1, r6
1243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 171


 1913              		.loc 13 1243 17 view .LVU717
 1914 0142 E1E7     		b	.L76
 1915              	.LVL287:
 1916              	.L93:
1279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the input pointer */
1282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pIn++;
 1917              		.loc 13 1282 7 is_stmt 1 view .LVU718
 1918              		.loc 13 1282 10 is_stmt 0 view .LVU719
 1919 0144 0BF1040B 		add	fp, fp, #4
 1920              	.LVL288:
1283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement the loop counter */
1285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       loopCnt--;
 1921              		.loc 13 1285 7 is_stmt 1 view .LVU720
 1922              		.loc 13 1285 14 is_stmt 0 view .LVU721
 1923 0148 0AF1FF3A 		add	r10, r10, #-1
 1924              	.LVL289:
1286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the index modifier */
1288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       l++;
 1925              		.loc 13 1288 7 is_stmt 1 view .LVU722
 1926              		.loc 13 1288 8 is_stmt 0 view .LVU723
 1927 014c 0CF1010C 		add	ip, ip, #1
 1928              	.LVL290:
 1929              	.L58:
1083:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
 1930              		.loc 13 1083 11 is_stmt 1 view .LVU724
 1931 0150 BAF1000F 		cmp	r10, #0
 1932 0154 1CD0     		beq	.L95
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1933              		.loc 13 1092 7 view .LVU725
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1934              		.loc 13 1092 24 is_stmt 0 view .LVU726
 1935 0156 0EFB0CF5 		mul	r5, lr, ip
1092:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1936              		.loc 13 1092 13 view .LVU727
 1937 015a 0BEB8506 		add	r6, fp, r5, lsl #2
 1938              	.LVL291:
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1939              		.loc 13 1096 7 is_stmt 1 view .LVU728
1096:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1940              		.loc 13 1096 14 is_stmt 0 view .LVU729
 1941 015e 019B     		ldr	r3, [sp, #4]
 1942 0160 03EB8508 		add	r8, r3, r5, lsl #2
 1943              	.LVL292:
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1944              		.loc 13 1099 7 is_stmt 1 view .LVU730
1099:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1945              		.loc 13 1099 10 is_stmt 0 view .LVU731
 1946 0164 96ED007A 		vldr.32	s14, [r6]
 1947              	.LVL293:
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1948              		.loc 13 1104 7 is_stmt 1 view .LVU732
1104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1949              		.loc 13 1104 10 is_stmt 0 view .LVU733
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 172


 1950 0168 B5EE407A 		vcmp.f32	s14, #0
 1951 016c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1952 0170 8DD0     		beq	.L96
 1953              	.LVL294:
 1954              	.L60:
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1955              		.loc 13 1160 7 is_stmt 1 view .LVU734
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1956              		.loc 13 1160 10 is_stmt 0 view .LVU735
 1957 0172 029B     		ldr	r3, [sp, #8]
 1958 0174 012B     		cmp	r3, #1
 1959 0176 04D0     		beq	.L67
1160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1960              		.loc 13 1160 24 discriminator 1 view .LVU736
 1961 0178 B5EE407A 		vcmp.f32	s14, #0
 1962 017c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1963 0180 26D0     		beq	.L86
 1964              	.L67:
1166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowDst = pOut + (l * numCols);
 1965              		.loc 13 1166 7 is_stmt 1 view .LVU737
 1966              	.LVL295:
1167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1967              		.loc 13 1167 7 view .LVU738
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pPivotRowDst;
 1968              		.loc 13 1170 7 view .LVU739
1171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1969              		.loc 13 1171 7 view .LVU740
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1970              		.loc 13 1174 7 view .LVU741
1174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1971              		.loc 13 1174 10 is_stmt 0 view .LVU742
 1972 0182 D6ED006A 		vldr.32	s13, [r6]
 1973              	.LVL296:
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1974              		.loc 13 1178 7 is_stmt 1 view .LVU743
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1975              		.loc 13 1178 9 is_stmt 0 view .LVU744
 1976 0186 AEEB0C07 		sub	r7, lr, ip
 1977              	.LVL297:
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1978              		.loc 13 1180 7 is_stmt 1 view .LVU745
1178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1979              		.loc 13 1178 9 is_stmt 0 view .LVU746
 1980 018a 3A46     		mov	r2, r7
1170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT2 = pPivotRowDst;
 1981              		.loc 13 1170 13 view .LVU747
 1982 018c 3346     		mov	r3, r6
1180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
 1983              		.loc 13 1180 13 view .LVU748
 1984 018e 99E7     		b	.L69
 1985              	.LVL298:
 1986              	.L95:
1289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
1290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #else
1293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 173


1294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   float32_t Xchg, in = 0.0f;                     /* Temporary input values  */
1295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, l;      /* loop counters */
1296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   arm_status status;                             /* status of matrix inverse */
1297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
1299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Check for matrix mismatch condition */
1301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
1302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       (pDst->numRows != pDst->numCols) ||
1303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       (pSrc->numRows != pDst->numRows)   )
1304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
1305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
1306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
1307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
1308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   else
1309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
1311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   {
1313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /*---------------------------------------------------------------------------------------------
1315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      * Matrix Inverse can be solved using elementary row operations.
1316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *  Gauss-Jordan Method:
1318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      1. First combine the identity matrix and the input matrix separated by a bar to form an
1320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *        augmented matrix as follows:
1321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                      _  _          _     _      _   _         _         _
1322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |  |  a11  a12  | | | 1   0  |   |       |  X11 X12  |
1323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |  |            | | |        |   |   =   |           |
1324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *                     |_ |_ a21  a22 _| | |_0   1 _|  _|       |_ X21 X21 _|
1325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      2. In our implementation, pDst Matrix is used as identity matrix.
1327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      3. Begin with the first row. Let i = 1.
1329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      4. Check to see if the pivot for row i is zero.
1331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         The pivot is the element of the main diagonal that is on the current row.
1332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         For instance, if working with row i, then the pivot element is aii.
1333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         If the pivot is zero, exchange that row with a row below it that does not
1334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         contain a zero in column i. If this is not possible, then an inverse
1335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         to that matrix does not exist.
1336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      5. Divide every element of row i by the pivot.
1338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      6. For every row below and  row i, replace that row with the sum of that row and
1340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         a multiple of row i so that each new element in column i below row i is zero.
1341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
1343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         for every element below and above the main diagonal.
1344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *
1345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *      8. Now an identical matrix is formed to the left of the bar(input matrix, src).
1346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *         Therefore, the matrix to the right of the bar is our solution(dst matrix, dst).
1347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****      *---------------------------------------------------------------------------------------------
1348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Working pointer for destination matrix */
1350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     pOutT1 = pOut;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 174


1351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of rows */
1353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     rowCnt = numRows;
1354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Making the destination matrix as identity matrix */
1356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (rowCnt > 0U)
1357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
1358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in lower triangle of the destination matrix */
1359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = numRows - rowCnt;
1360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
1361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
1363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
1364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all ones in the diagonal of the destination matrix */
1367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       *pOutT1++ = 1.0f;
1368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Writing all zeroes in upper triangle of the destination matrix */
1370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       j = rowCnt - 1U;
1371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       while (j > 0U)
1372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1++ = 0.0f;
1374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         j--;
1375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement loop counter */
1378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       rowCnt--;
1379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
1380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Loop over the number of columns of the input matrix.
1382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        All the elements in each column are processed by the row operations */
1383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     loopCnt = numCols;
1384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Index modifier to navigate through the columns */
1386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     l = 0U;
1387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     while (loopCnt > 0U)
1389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
1390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero..
1391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If it is zero then interchange the row with non zero row below.
1392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * If there is no non zero element to replace in the rows below,
1393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * then the matrix is Singular. */
1394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the input matrix that points
1396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
1397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn + (l * numCols);
1398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Working pointer for the destination matrix that points
1400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the pivot element of the particular row  */
1401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pOutT1 = pOut + (l * numCols);
1402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary variable to hold the pivot value */
1404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *pInT1;
1405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Check if the pivot element is zero */
1407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if (*pInT1 == 0.0f)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 175


1408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Loop over the number rows present below */
1410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         for (i = 1U; i < numRows-l; i++)
1411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Update the input and destination pointers */
1413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT2 = pInT1 + (numCols * i);
1414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT2 = pOutT1 + (numCols * i);
1415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Check if there is a non zero pivot element to
1417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****            * replace in the rows below */
1418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           if (*pInT2 != 0.0f)
1419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Loop over number of columns
1421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              * to the right of the pilot element */
1422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             for (j = 0U; j < (numCols - l); j++)
1423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
1424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               /* Exchange the row elements of the input matrix */
1425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pInT2;
1426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT2++ = *pInT1;
1427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pInT1++ = Xchg;
1428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
1429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             for (j = 0U; j < numCols; j++)
1431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             {
1432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               Xchg = *pOutT2;
1433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT2++ = *pOutT1;
1434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****               *pOutT1++ = Xchg;
1435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             }
1436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Flag to indicate whether exchange is done or not */
1438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             flag = 1U;
1439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Break after exchange is done */
1441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             break;
1442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Update the status if the matrix is singular */
1448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if ((flag != 1U) && (in == 0.0f))
1449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         return ARM_MATH_SINGULAR;
1451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Points to the pivot row of input and destination matrices */
1454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowIn = pIn + (l * numCols);
1455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pPivotRowDst = pOut + (l * numCols);
1456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers to the pivot row pointers */
1458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pPivotRowIn;
1459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pOutT1 = pPivotRowDst;
1460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Pivot element of the row */
1462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       in = *(pIn + (l * numCols));
1463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Loop over number of columns
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 176


1465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * to the right of the pilot element */
1466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (j = 0U; j < (numCols - l); j++)
1467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the input matrix
1469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
1470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pInT1 = *pInT1 / in;
1471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT1++;
1472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (j = 0U; j < numCols; j++)
1474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Divide each element of the row of the destination matrix
1476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****          * by the pivot element */
1477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         *pOutT1 = *pOutT1 / in;
1478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pOutT1++;
1479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Replace the rows with the sum of that row and a multiple of row i
1482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****        * so that each new element in column i above row i is zero.*/
1483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Temporary pointers for input and destination matrices */
1485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pInT1 = pIn;
1486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pOutT1 = pOut;
1487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0U; i < numRows; i++)
1489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
1490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Check for the pivot element */
1491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if (i == l)
1492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* If the processing element is the pivot element,
1494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              only the columns to the right are to be processed */
1495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pInT1 += numCols - l;
1496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pOutT1 += numCols;
1497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         else
1499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         {
1500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Element of the reference row */
1501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           in = *pInT1;
1502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Working pointers for input and destination pivot rows */
1504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_in = pPivotRowIn;
1505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           pPRT_pDst = pPivotRowDst;
1506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to the right of the pivot element,
1508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              to replace the elements in the input matrix */
1509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           for (j = 0U; j < (numCols - l); j++)
1510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
1512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
1513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pInT1 = *pInT1 - (in * *pPRT_in++);
1514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pInT1++;
1515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           /* Loop over the number of columns to
1518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****              replace the elements in the destination matrix */
1519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           for (j = 0U; j < numCols; j++)
1520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           {
1521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             /* Replace the element by the sum of that row
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 177


1522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****                and a multiple of the reference row  */
1523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             *pOutT1 = *pOutT1 - (in * *pPRT_pDst++);
1524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             pOutT1++;
1525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****           }
1526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         }
1528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         /* Increment temporary input pointer */
1530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         pInT1 = pInT1 + l;
1531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the input pointer */
1534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pIn++;
1535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Decrement the loop counter */
1537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       loopCnt--;
1538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       /* Increment the index modifier */
1540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       l++;
1541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
1542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** #endif /* #if defined (ARM_MATH_DSP) */
1544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     status = ARM_MATH_SUCCESS;
1547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     if ((flag != 1U) && (in == 0.0f))
 1987              		.loc 13 1548 8 view .LVU749
 1988 0190 DDF80880 		ldr	r8, [sp, #8]
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 1989              		.loc 13 1546 5 is_stmt 1 view .LVU750
 1990              	.LVL299:
 1991              		.loc 13 1548 5 view .LVU751
 1992              		.loc 13 1548 8 is_stmt 0 view .LVU752
 1993 0194 B8F1010F 		cmp	r8, #1
 1994 0198 1FD0     		beq	.L87
 1995              		.loc 13 1548 22 discriminator 1 view .LVU753
 1996 019a F5EE406A 		vcmp.f32	s13, #0
 1997 019e F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 1998 01a2 1CD1     		bne	.L88
1549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     {
1550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       pIn = pSrc->pData;
 1999              		.loc 13 1550 7 is_stmt 1 view .LVU754
 2000              		.loc 13 1550 11 is_stmt 0 view .LVU755
 2001 01a4 039B     		ldr	r3, [sp, #12]
 2002 01a6 5968     		ldr	r1, [r3, #4]
 2003              	.LVL300:
1551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0; i < numRows * numCols; i++)
 2004              		.loc 13 1551 7 is_stmt 1 view .LVU756
 2005              	.L82:
 2006              		.loc 13 1551 19 discriminator 1 view .LVU757
 2007              		.loc 13 1551 31 is_stmt 0 discriminator 1 view .LVU758
 2008 01a8 0EFB09F3 		mul	r3, lr, r9
 2009              		.loc 13 1551 7 discriminator 1 view .LVU759
 2010 01ac 4345     		cmp	r3, r8
 2011 01ae 0BD9     		bls	.L83
1552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 178


1553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         if (pIn[i] != 0.0f)
 2012              		.loc 13 1553 9 is_stmt 1 view .LVU760
 2013              		.loc 13 1553 16 is_stmt 0 view .LVU761
 2014 01b0 01EB8802 		add	r2, r1, r8, lsl #2
 2015 01b4 D2ED007A 		vldr.32	s15, [r2]
 2016              		.loc 13 1553 12 view .LVU762
 2017 01b8 F5EE407A 		vcmp.f32	s15, #0
 2018 01bc F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 2019 01c0 02D1     		bne	.L83
1551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0; i < numRows * numCols; i++)
 2020              		.loc 13 1551 42 is_stmt 1 discriminator 2 view .LVU763
1551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0; i < numRows * numCols; i++)
 2021              		.loc 13 1551 43 is_stmt 0 discriminator 2 view .LVU764
 2022 01c2 08F10108 		add	r8, r8, #1
 2023              	.LVL301:
1551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       for (i = 0; i < numRows * numCols; i++)
 2024              		.loc 13 1551 43 discriminator 2 view .LVU765
 2025 01c6 EFE7     		b	.L82
 2026              	.L83:
1554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****             break;
1555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
1556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       if (i == numRows * numCols)
 2027              		.loc 13 1557 7 is_stmt 1 view .LVU766
 2028              		.loc 13 1557 10 is_stmt 0 view .LVU767
 2029 01c8 4345     		cmp	r3, r8
 2030 01ca 0AD0     		beq	.L89
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 2031              		.loc 13 1546 12 view .LVU768
 2032 01cc 0020     		movs	r0, #0
 2033 01ce 01E0     		b	.L68
 2034              	.LVL302:
 2035              	.L86:
1162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****       }
 2036              		.loc 13 1162 16 view .LVU769
 2037 01d0 6FF00400 		mvn	r0, #4
 2038              	.LVL303:
 2039              	.L68:
1558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         status = ARM_MATH_SINGULAR;
1559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****     }
1560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   }
1561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
1562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   /* Return to application */
1563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****   return (status);
1564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** }
 2040              		.loc 13 1564 1 view .LVU770
 2041 01d4 05B0     		add	sp, sp, #20
 2042              	.LCFI13:
 2043              		.cfi_remember_state
 2044              		.cfi_def_cfa_offset 36
 2045              		@ sp needed
 2046 01d6 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2047              	.LVL304:
 2048              	.L87:
 2049              	.LCFI14:
 2050              		.cfi_restore_state
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 179


 2051              		.loc 13 1546 12 view .LVU771
 2052 01da 0020     		movs	r0, #0
 2053 01dc FAE7     		b	.L68
 2054              	.L88:
1546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c **** 
 2055              		.loc 13 1546 12 view .LVU772
 2056 01de 0020     		movs	r0, #0
 2057 01e0 F8E7     		b	.L68
 2058              	.LVL305:
 2059              	.L89:
1558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f32.c ****         status = ARM_MATH_SINGULAR;
 2060              		.loc 13 1558 16 view .LVU773
 2061 01e2 6FF00400 		mvn	r0, #4
 2062 01e6 F5E7     		b	.L68
 2063              	.L98:
 2064              		.align	2
 2065              	.L97:
 2066 01e8 00000000 		.word	0
 2067              		.cfi_endproc
 2068              	.LFE128:
 2070              		.global	__aeabi_dcmpeq
 2071              		.global	__aeabi_ddiv
 2072              		.global	__aeabi_dmul
 2073              		.global	__aeabi_dsub
 2074              		.section	.text.arm_mat_inverse_f64,"ax",%progbits
 2075              		.align	1
 2076              		.global	arm_mat_inverse_f64
 2077              		.syntax unified
 2078              		.thumb
 2079              		.thumb_func
 2081              	arm_mat_inverse_f64:
 2082              	.LVL306:
 2083              	.LFB129:
 2084              		.file 14 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Title:        arm_mat_inverse_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Description:  Floating-point matrix inverse
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 180


  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @addtogroup MatrixInv
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @brief         Floating-point (64 bit) matrix inverse.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @param[in]     pSrc      points to input matrix structure. The source matrix is modified by the f
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @param[out]    pDst      points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                    - \ref ARM_MATH_SINGULAR      : Input matrix is found to be singular (non-invert
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** arm_status arm_mat_inverse_f64(
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   const arm_matrix_instance_f64 * pSrc,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         arm_matrix_instance_f64 * pDst)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** {
 2085              		.loc 14 54 1 is_stmt 1 view -0
 2086              		.cfi_startproc
 2087              		@ args = 0, pretend = 0, frame = 56
 2088              		@ frame_needed = 0, uses_anonymous_args = 0
 2089              		.loc 14 54 1 is_stmt 0 view .LVU775
 2090 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2091              	.LCFI15:
 2092              		.cfi_def_cfa_offset 36
 2093              		.cfi_offset 4, -36
 2094              		.cfi_offset 5, -32
 2095              		.cfi_offset 6, -28
 2096              		.cfi_offset 7, -24
 2097              		.cfi_offset 8, -20
 2098              		.cfi_offset 9, -16
 2099              		.cfi_offset 10, -12
 2100              		.cfi_offset 11, -8
 2101              		.cfi_offset 14, -4
 2102 0004 2DED028B 		vpush.64	{d8}
 2103              	.LCFI16:
 2104              		.cfi_def_cfa_offset 44
 2105              		.cfi_offset 80, -44
 2106              		.cfi_offset 81, -40
 2107 0008 8FB0     		sub	sp, sp, #60
 2108              	.LCFI17:
 2109              		.cfi_def_cfa_offset 104
 2110 000a 0D90     		str	r0, [sp, #52]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 181


  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 2111              		.loc 14 55 3 is_stmt 1 view .LVU776
 2112              		.loc 14 55 14 is_stmt 0 view .LVU777
 2113 000c 4368     		ldr	r3, [r0, #4]
 2114 000e 0893     		str	r3, [sp, #32]
 2115              	.LVL307:
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 2116              		.loc 14 56 3 is_stmt 1 view .LVU778
 2117              		.loc 14 56 14 is_stmt 0 view .LVU779
 2118 0010 4B68     		ldr	r3, [r1, #4]
 2119              	.LVL308:
 2120              		.loc 14 56 14 view .LVU780
 2121 0012 0A93     		str	r3, [sp, #40]
 2122              	.LVL309:
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t *pInT1, *pInT2;                      /* Temporary input data matrix pointer */
 2123              		.loc 14 57 3 is_stmt 1 view .LVU781
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t *pOutT1, *pOutT2;                    /* Temporary output data matrix pointer */
 2124              		.loc 14 58 3 view .LVU782
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t *pPivotRowIn, *pPRT_in, *pPivotRowDst, *pPRT_pDst;  /* Temporary input and output data 
 2125              		.loc 14 59 3 view .LVU783
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   uint32_t numRows = pSrc->numRows;              /* Number of rows in the matrix  */
 2126              		.loc 14 60 3 view .LVU784
 2127              		.loc 14 60 26 is_stmt 0 view .LVU785
 2128 0014 0588     		ldrh	r5, [r0]
 2129 0016 0B95     		str	r5, [sp, #44]
 2130              	.LVL310:
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   uint32_t numCols = pSrc->numCols;              /* Number of Cols in the matrix  */
 2131              		.loc 14 61 3 is_stmt 1 view .LVU786
 2132              		.loc 14 61 26 is_stmt 0 view .LVU787
 2133 0018 4288     		ldrh	r2, [r0, #2]
 2134 001a 0292     		str	r2, [sp, #8]
 2135              	.LVL311:
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #if defined (ARM_MATH_DSP)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t Xchg, in = 0.0, in1;                /* Temporary input values  */
 2136              		.loc 14 65 3 is_stmt 1 view .LVU788
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, k,l;      /* loop counters */
 2137              		.loc 14 66 3 view .LVU789
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   arm_status status;                             /* status of matrix inverse */
 2138              		.loc 14 67 3 view .LVU790
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   /* Check for matrix mismatch condition */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   if ((pSrc->numRows != pSrc->numCols) ||
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       (pDst->numRows != pDst->numCols) ||
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       (pSrc->numRows != pDst->numRows)   )
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   {
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   else
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 182


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /*---------------------------------------------------------------------------------------------
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      * Matrix Inverse can be solved using elementary row operations.
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *  Gauss-Jordan Method:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      1. First combine the identity matrix and the input matrix separated by a bar to form an
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *        augmented matrix as follows:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                      _                  _         _         _
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |  a11  a12 | 1   0  |       |  X11 X12  |
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |           |        |   =   |           |
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |_ a21  a22 | 0   1 _|       |_ X21 X21 _|
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      2. In our implementation, pDst Matrix is used as identity matrix.
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      3. Begin with the first row. Let i = 1.
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      4. Check to see if the pivot for row i is zero.
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         The pivot is the element of the main diagonal that is on the current row.
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         For instance, if working with row i, then the pivot element is aii.
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         If the pivot is zero, exchange that row with a row below it that does not
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         contain a zero in column i. If this is not possible, then an inverse
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         to that matrix does not exist.
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      5. Divide every element of row i by the pivot.
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      6. For every row below and  row i, replace that row with the sum of that row and
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         a multiple of row i so that each new element in column i below row i is zero.
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         for every element below and above the main diagonal.
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      8. Now an identical matrix is formed to the left of the bar(input matrix, pSrc).
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         Therefore, the matrix to the right of the bar is our solution(pDst matrix, pDst).
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *---------------------------------------------------------------------------------------------
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Working pointer for destination matrix */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     pOutT1 = pOut;
 2139              		.loc 14 121 5 view .LVU791
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Loop over the number of rows */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     rowCnt = numRows;
 2140              		.loc 14 124 5 view .LVU792
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Making the destination matrix as identity matrix */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     while (rowCnt > 0U)
 2141              		.loc 14 127 5 view .LVU793
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2142              		.loc 14 124 12 is_stmt 0 view .LVU794
 2143 001c 2C46     		mov	r4, r5
 2144              		.loc 14 127 11 view .LVU795
 2145 001e 14E0     		b	.L100
 2146              	.LVL312:
 2147              	.L102:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all zeroes in lower triangle of the destination matrix */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = numRows - rowCnt;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 183


 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pOutT1++ = 0.0;
 2148              		.loc 14 133 9 is_stmt 1 view .LVU796
 2149              		.loc 14 133 19 is_stmt 0 view .LVU797
 2150 0020 0020     		movs	r0, #0
 2151 0022 0021     		movs	r1, #0
 2152 0024 E3E80201 		strd	r0, [r3], #8
 2153              	.LVL313:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 2154              		.loc 14 134 9 is_stmt 1 view .LVU798
 2155              		.loc 14 134 10 is_stmt 0 view .LVU799
 2156 0028 013A     		subs	r2, r2, #1
 2157              	.LVL314:
 2158              	.L101:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2159              		.loc 14 131 13 is_stmt 1 view .LVU800
 2160 002a 002A     		cmp	r2, #0
 2161 002c F8D1     		bne	.L102
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all ones in the diagonal of the destination matrix */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       *pOutT1++ = 1.0;
 2162              		.loc 14 138 7 view .LVU801
 2163              	.LVL315:
 2164              		.loc 14 138 17 is_stmt 0 view .LVU802
 2165 002e 0020     		movs	r0, #0
 2166 0030 9C49     		ldr	r1, .L152
 2167 0032 E3E80201 		strd	r0, [r3], #8
 2168              	.LVL316:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all zeroes in upper triangle of the destination matrix */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = rowCnt - 1U;
 2169              		.loc 14 141 7 is_stmt 1 view .LVU803
 2170              		.loc 14 141 9 is_stmt 0 view .LVU804
 2171 0036 013C     		subs	r4, r4, #1
 2172              	.LVL317:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 2173              		.loc 14 142 7 is_stmt 1 view .LVU805
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 2174              		.loc 14 141 9 is_stmt 0 view .LVU806
 2175 0038 2246     		mov	r2, r4
 2176              		.loc 14 142 13 view .LVU807
 2177 003a 04E0     		b	.L103
 2178              	.LVL318:
 2179              	.L104:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pOutT1++ = 0.0;
 2180              		.loc 14 144 9 is_stmt 1 view .LVU808
 2181              		.loc 14 144 19 is_stmt 0 view .LVU809
 2182 003c 0020     		movs	r0, #0
 2183 003e 0021     		movs	r1, #0
 2184 0040 E3E80201 		strd	r0, [r3], #8
 2185              	.LVL319:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 2186              		.loc 14 145 9 is_stmt 1 view .LVU810
 2187              		.loc 14 145 10 is_stmt 0 view .LVU811
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 184


 2188 0044 013A     		subs	r2, r2, #1
 2189              	.LVL320:
 2190              	.L103:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2191              		.loc 14 142 13 is_stmt 1 view .LVU812
 2192 0046 002A     		cmp	r2, #0
 2193 0048 F8D1     		bne	.L104
 2194              	.LVL321:
 2195              	.L100:
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 2196              		.loc 14 127 11 view .LVU813
 2197 004a 0CB1     		cbz	r4, .L145
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 2198              		.loc 14 130 7 view .LVU814
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 2199              		.loc 14 130 9 is_stmt 0 view .LVU815
 2200 004c 2A1B     		subs	r2, r5, r4
 2201              	.LVL322:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2202              		.loc 14 131 7 is_stmt 1 view .LVU816
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2203              		.loc 14 131 13 is_stmt 0 view .LVU817
 2204 004e ECE7     		b	.L101
 2205              	.LVL323:
 2206              	.L145:
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Decrement loop counter */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       rowCnt--;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     }
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Loop over the number of columns of the input matrix.
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        All the elements in each column are processed by the row operations */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     loopCnt = numCols;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Index modifier to navigate through the columns */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     l = 0U;
 2207              		.loc 14 157 7 view .LVU818
 2208 0050 0C94     		str	r4, [sp, #48]
 2209 0052 0194     		str	r4, [sp, #4]
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2210              		.loc 14 154 13 view .LVU819
 2211 0054 029B     		ldr	r3, [sp, #8]
 2212              	.LVL324:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2213              		.loc 14 154 13 view .LVU820
 2214 0056 0993     		str	r3, [sp, #36]
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, k,l;      /* loop counters */
 2215              		.loc 14 65 19 view .LVU821
 2216 0058 4FF00009 		mov	r9, #0
 2217 005c 4FF0000A 		mov	r10, #0
 2218 0060 C3E0     		b	.L106
 2219              	.LVL325:
 2220              	.L147:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     while (loopCnt > 0U)
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 185


 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Check if the pivot element is zero..
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * If it is zero then interchange the row with non zero row below.
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * If there is no non zero element to replace in the rows below,
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * then the matrix is Singular. */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Working pointer for the input matrix that points
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the pivot element of the particular row  */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pIn + (l * numCols);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Working pointer for the destination matrix that points
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the pivot element of the particular row  */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pOutT1 = pOut + (l * numCols);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary variable to hold the pivot value */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       in = *pInT1;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Check if the pivot element is zero */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       if (*pInT1 == 0.0)
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Loop over the number rows present below */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         for (i = 1U; i < numRows - l; i++)
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Update the input and destination pointers */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pInT2 = pInT1 + (numCols * i);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT2 = pOutT1 + (numCols * i);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Check if there is a non zero pivot element to
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****            * replace in the rows below */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           if (*pInT2 != 0.0)
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Loop over number of columns
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              * to the right of the pilot element */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             j = numCols - l;
 2221              		.loc 14 196 15 view .LVU822
 2222 0062 59EC188B 		vmov	r8, r9, d8
 2223              	.LVL326:
 2224              		.loc 14 196 13 is_stmt 1 view .LVU823
 2225              		.loc 14 196 15 is_stmt 0 view .LVU824
 2226 0066 029B     		ldr	r3, [sp, #8]
 2227 0068 019A     		ldr	r2, [sp, #4]
 2228 006a 9A1A     		subs	r2, r3, r2
 2229              	.LVL327:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             while (j > 0U)
 2230              		.loc 14 198 13 is_stmt 1 view .LVU825
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2231              		.loc 14 168 13 is_stmt 0 view .LVU826
 2232 006c 079B     		ldr	r3, [sp, #28]
 2233 006e 2946     		mov	r1, r5
 2234              		.loc 14 198 19 view .LVU827
 2235 0070 08E0     		b	.L111
 2236              	.LVL328:
 2237              	.L112:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 186


 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               /* Exchange the row elements of the input matrix */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               Xchg = *pInT2;
 2238              		.loc 14 201 15 is_stmt 1 view .LVU828
 2239              		.loc 14 201 20 is_stmt 0 view .LVU829
 2240 0072 D1E90067 		ldrd	r6, [r1]
 2241              	.LVL329:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pInT2++ = *pInT1;
 2242              		.loc 14 202 15 is_stmt 1 view .LVU830
 2243              		.loc 14 202 26 is_stmt 0 view .LVU831
 2244 0076 D3E900AB 		ldrd	r10, [r3]
 2245              		.loc 14 202 24 view .LVU832
 2246 007a E1E802AB 		strd	r10, [r1], #8
 2247              	.LVL330:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pInT1++ = Xchg;
 2248              		.loc 14 203 15 is_stmt 1 view .LVU833
 2249              		.loc 14 203 24 is_stmt 0 view .LVU834
 2250 007e E3E80267 		strd	r6, [r3], #8
 2251              	.LVL331:
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               /* Decrement the loop counter */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               j--;
 2252              		.loc 14 206 15 is_stmt 1 view .LVU835
 2253              		.loc 14 206 16 is_stmt 0 view .LVU836
 2254 0082 013A     		subs	r2, r2, #1
 2255              	.LVL332:
 2256              	.L111:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
 2257              		.loc 14 198 19 is_stmt 1 view .LVU837
 2258 0084 002A     		cmp	r2, #0
 2259 0086 F4D1     		bne	.L112
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             }
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Loop over number of columns of the destination matrix */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             j = numCols;
 2260              		.loc 14 210 15 is_stmt 0 view .LVU838
 2261 0088 029A     		ldr	r2, [sp, #8]
 2262              	.LVL333:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2263              		.loc 14 172 14 view .LVU839
 2264 008a 039B     		ldr	r3, [sp, #12]
 2265              	.LVL334:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2266              		.loc 14 172 14 view .LVU840
 2267 008c 2146     		mov	r1, r4
 2268              	.LVL335:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2269              		.loc 14 172 14 view .LVU841
 2270 008e 08E0     		b	.L113
 2271              	.LVL336:
 2272              	.L114:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             while (j > 0U)
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               /* Exchange the row elements of the destination matrix */
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               Xchg = *pOutT2;
 2273              		.loc 14 215 15 is_stmt 1 view .LVU842
 2274              		.loc 14 215 20 is_stmt 0 view .LVU843
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 187


 2275 0090 D1E90045 		ldrd	r4, [r1]
 2276              	.LVL337:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pOutT2++ = *pOutT1;
 2277              		.loc 14 216 15 is_stmt 1 view .LVU844
 2278              		.loc 14 216 27 is_stmt 0 view .LVU845
 2279 0094 D3E90067 		ldrd	r6, [r3]
 2280              		.loc 14 216 25 view .LVU846
 2281 0098 E1E80267 		strd	r6, [r1], #8
 2282              	.LVL338:
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pOutT1++ = Xchg;
 2283              		.loc 14 217 15 is_stmt 1 view .LVU847
 2284              		.loc 14 217 25 is_stmt 0 view .LVU848
 2285 009c E3E80245 		strd	r4, [r3], #8
 2286              	.LVL339:
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               /* Decrement loop counter */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               j--;
 2287              		.loc 14 220 15 is_stmt 1 view .LVU849
 2288              		.loc 14 220 16 is_stmt 0 view .LVU850
 2289 00a0 013A     		subs	r2, r2, #1
 2290              	.LVL340:
 2291              	.L113:
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
 2292              		.loc 14 212 19 is_stmt 1 view .LVU851
 2293 00a2 002A     		cmp	r2, #0
 2294 00a4 F4D1     		bne	.L114
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             }
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Flag to indicate whether exchange is done or not */
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             flag = 1U;
 2295              		.loc 14 224 18 is_stmt 0 view .LVU852
 2296 00a6 0123     		movs	r3, #1
 2297              	.LVL341:
 2298              		.loc 14 224 18 view .LVU853
 2299 00a8 0C93     		str	r3, [sp, #48]
 2300              	.LVL342:
 2301              		.loc 14 224 18 view .LVU854
 2302 00aa B7E0     		b	.L108
 2303              	.LVL343:
 2304              	.L151:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2305              		.loc 14 184 16 view .LVU855
 2306 00ac 0126     		movs	r6, #1
 2307 00ae 019F     		ldr	r7, [sp, #4]
 2308 00b0 DDF82CA0 		ldr	r10, [sp, #44]
 2309 00b4 DDF81CB0 		ldr	fp, [sp, #28]
 2310 00b8 49EC188B 		vmov	d8, r8, r9
 2311 00bc DDF80890 		ldr	r9, [sp, #8]
 2312              	.L107:
 2313              	.LVL344:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2314              		.loc 14 184 22 is_stmt 1 discriminator 1 view .LVU856
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2315              		.loc 14 184 34 is_stmt 0 discriminator 1 view .LVU857
 2316 00c0 AAEB0703 		sub	r3, r10, r7
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2317              		.loc 14 184 9 discriminator 1 view .LVU858
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 188


 2318 00c4 B342     		cmp	r3, r6
 2319 00c6 10D9     		bls	.L146
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT2 = pOutT1 + (numCols * i);
 2320              		.loc 14 187 11 is_stmt 1 view .LVU859
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT2 = pOutT1 + (numCols * i);
 2321              		.loc 14 187 36 is_stmt 0 view .LVU860
 2322 00c8 09FB06F4 		mul	r4, r9, r6
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT2 = pOutT1 + (numCols * i);
 2323              		.loc 14 187 17 view .LVU861
 2324 00cc 0BEBC405 		add	r5, fp, r4, lsl #3
 2325              	.LVL345:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2326              		.loc 14 188 11 is_stmt 1 view .LVU862
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2327              		.loc 14 188 18 is_stmt 0 view .LVU863
 2328 00d0 039B     		ldr	r3, [sp, #12]
 2329 00d2 03EBC404 		add	r4, r3, r4, lsl #3
 2330              	.LVL346:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2331              		.loc 14 192 11 is_stmt 1 view .LVU864
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2332              		.loc 14 192 14 is_stmt 0 view .LVU865
 2333 00d6 0022     		movs	r2, #0
 2334 00d8 0023     		movs	r3, #0
 2335 00da D5E90001 		ldrd	r0, [r5]
 2336 00de FFF7FEFF 		bl	__aeabi_dcmpeq
 2337              	.LVL347:
 2338 00e2 0028     		cmp	r0, #0
 2339 00e4 BDD0     		beq	.L147
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2340              		.loc 14 184 39 is_stmt 1 discriminator 2 view .LVU866
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2341              		.loc 14 184 40 is_stmt 0 discriminator 2 view .LVU867
 2342 00e6 0136     		adds	r6, r6, #1
 2343              	.LVL348:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2344              		.loc 14 184 40 discriminator 2 view .LVU868
 2345 00e8 EAE7     		b	.L107
 2346              	.LVL349:
 2347              	.L146:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2348              		.loc 14 184 40 discriminator 2 view .LVU869
 2349 00ea 59EC188B 		vmov	r8, r9, d8
 2350              	.LVL350:
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2351              		.loc 14 184 40 discriminator 2 view .LVU870
 2352 00ee 95E0     		b	.L108
 2353              	.LVL351:
 2354              	.L119:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Break after exchange is done */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             break;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Decrement loop counter */
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 189


 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Update the status if the matrix is singular */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       if ((flag != 1U) && (in == 0.0))
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         return ARM_MATH_SINGULAR;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Points to the pivot row of input and destination matrices */
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pPivotRowIn = pIn + (l * numCols);
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pPivotRowDst = pOut + (l * numCols);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary pointers to the pivot row pointers */
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pPivotRowIn;
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT2 = pPivotRowDst;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Pivot element of the row */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       in = *pPivotRowIn;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Loop over number of columns
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the right of the pilot element */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = (numCols - l);
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Divide each element of the row of the input matrix
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****          * by the pivot element */
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         in1 = *pInT1;
 2355              		.loc 14 260 9 is_stmt 1 view .LVU871
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pInT1++ = in1 / in;
 2356              		.loc 14 261 9 view .LVU872
 2357              		.loc 14 261 15 is_stmt 0 view .LVU873
 2358 00f0 0C46     		mov	r4, r1
 2359              	.LVL352:
 2360              		.loc 14 261 24 view .LVU874
 2361 00f2 4A46     		mov	r2, r9
 2362 00f4 5346     		mov	r3, r10
 2363 00f6 D1E90001 		ldrd	r0, [r1]
 2364 00fa FFF7FEFF 		bl	__aeabi_ddiv
 2365              	.LVL353:
 2366              		.loc 14 261 18 view .LVU875
 2367 00fe E4E80201 		strd	r0, [r4], #8
 2368              	.LVL354:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Decrement the loop counter */
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 2369              		.loc 14 264 9 is_stmt 1 view .LVU876
 2370              		.loc 14 264 10 is_stmt 0 view .LVU877
 2371 0102 013D     		subs	r5, r5, #1
 2372              	.LVL355:
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pInT1++ = in1 / in;
 2373              		.loc 14 261 15 view .LVU878
 2374 0104 2146     		mov	r1, r4
 2375              	.LVL356:
 2376              	.L118:
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2377              		.loc 14 256 13 is_stmt 1 view .LVU879
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 190


 2378 0106 002D     		cmp	r5, #0
 2379 0108 F2D1     		bne	.L119
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Loop over number of columns of the destination matrix */
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = numCols;
 2380              		.loc 14 268 9 is_stmt 0 view .LVU880
 2381 010a 029F     		ldr	r7, [sp, #8]
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2382              		.loc 14 247 13 view .LVU881
 2383 010c 0399     		ldr	r1, [sp, #12]
 2384              	.LVL357:
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2385              		.loc 14 247 13 view .LVU882
 2386 010e 0AE0     		b	.L120
 2387              	.LVL358:
 2388              	.L121:
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Divide each element of the row of the destination matrix
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****          * by the pivot element */
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         in1 = *pInT2;
 2389              		.loc 14 274 9 is_stmt 1 view .LVU883
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pInT2++ = in1 / in;
 2390              		.loc 14 275 9 view .LVU884
 2391              		.loc 14 275 15 is_stmt 0 view .LVU885
 2392 0110 0C46     		mov	r4, r1
 2393              	.LVL359:
 2394              		.loc 14 275 24 view .LVU886
 2395 0112 4A46     		mov	r2, r9
 2396 0114 5346     		mov	r3, r10
 2397 0116 D1E90001 		ldrd	r0, [r1]
 2398 011a FFF7FEFF 		bl	__aeabi_ddiv
 2399              	.LVL360:
 2400              		.loc 14 275 18 view .LVU887
 2401 011e E4E80201 		strd	r0, [r4], #8
 2402              	.LVL361:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Decrement the loop counter */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 2403              		.loc 14 278 9 is_stmt 1 view .LVU888
 2404              		.loc 14 278 10 is_stmt 0 view .LVU889
 2405 0122 013F     		subs	r7, r7, #1
 2406              	.LVL362:
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pInT2++ = in1 / in;
 2407              		.loc 14 275 15 view .LVU890
 2408 0124 2146     		mov	r1, r4
 2409              	.LVL363:
 2410              	.L120:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2411              		.loc 14 270 13 is_stmt 1 view .LVU891
 2412 0126 002F     		cmp	r7, #0
 2413 0128 F2D1     		bne	.L121
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Replace the rows with the sum of that row and a multiple of row i
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 191


 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * so that each new element in column i above row i is zero.*/
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary pointers for input and destination matrices */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pIn;
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT2 = pOut;
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* index used to check for pivot element */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       i = 0U;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Loop over number of rows */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /*  to be replaced by the sum of that row and a multiple of row i */
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       k = numRows;
 2414              		.loc 14 293 9 is_stmt 0 view .LVU892
 2415 012a DDF82C80 		ldr	r8, [sp, #44]
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2416              		.loc 14 286 13 view .LVU893
 2417 012e 0A9D     		ldr	r5, [sp, #40]
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT2 = pOut;
 2418              		.loc 14 285 13 view .LVU894
 2419 0130 089C     		ldr	r4, [sp, #32]
 2420 0132 4346     		mov	r3, r8
 2421 0134 B846     		mov	r8, r7
 2422 0136 1F46     		mov	r7, r3
 2423              	.LVL364:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT2 = pOut;
 2424              		.loc 14 285 13 view .LVU895
 2425 0138 3EE0     		b	.L122
 2426              	.LVL365:
 2427              	.L149:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (k > 0U)
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Check for the pivot element */
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         if (i == l)
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* If the processing element is the pivot element,
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              only the columns to the right are to be processed */
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pInT1 += numCols - l;
 2428              		.loc 14 302 11 is_stmt 1 view .LVU896
 2429              		.loc 14 302 17 is_stmt 0 view .LVU897
 2430 013a 049B     		ldr	r3, [sp, #16]
 2431 013c 04EBC304 		add	r4, r4, r3, lsl #3
 2432              	.LVL366:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pInT2 += numCols;
 2433              		.loc 14 304 11 is_stmt 1 view .LVU898
 2434              		.loc 14 304 17 is_stmt 0 view .LVU899
 2435 0140 029B     		ldr	r3, [sp, #8]
 2436 0142 05EBC305 		add	r5, r5, r3, lsl #3
 2437              	.LVL367:
 2438              		.loc 14 304 17 view .LVU900
 2439 0146 31E0     		b	.L124
 2440              	.LVL368:
 2441              	.L126:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         else
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 192


 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Element of the reference row */
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           in = *pInT1;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Working pointers for input and destination pivot rows */
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_in = pPivotRowIn;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_pDst = pPivotRowDst;
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Loop over the number of columns to the right of the pivot element,
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              to replace the elements in the input matrix */
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           j = (numCols - l);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           while (j > 0U)
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Replace the element by the sum of that row
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                and a multiple of the reference row  */
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             in1 = *pInT1;
 2442              		.loc 14 323 13 is_stmt 1 view .LVU901
 2443              		.loc 14 323 17 is_stmt 0 view .LVU902
 2444 0148 D4E90078 		ldrd	r7, [r4]
 2445              	.LVL369:
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             *pInT1++ = in1 - (in * *pPRT_in++);
 2446              		.loc 14 324 13 is_stmt 1 view .LVU903
 2447              		.loc 14 324 34 is_stmt 0 view .LVU904
 2448 014c 4A46     		mov	r2, r9
 2449 014e 5346     		mov	r3, r10
 2450 0150 F6E80201 		ldrd	r0, [r6], #8
 2451              	.LVL370:
 2452              		.loc 14 324 34 view .LVU905
 2453 0154 FFF7FEFF 		bl	__aeabi_dmul
 2454              	.LVL371:
 2455 0158 0246     		mov	r2, r0
 2456 015a 0B46     		mov	r3, r1
 2457              	.LVL372:
 2458              		.loc 14 324 28 view .LVU906
 2459 015c 3846     		mov	r0, r7
 2460 015e 4146     		mov	r1, r8
 2461 0160 FFF7FEFF 		bl	__aeabi_dsub
 2462              	.LVL373:
 2463              		.loc 14 324 22 view .LVU907
 2464 0164 E4E80201 		strd	r0, [r4], #8
 2465              	.LVL374:
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Decrement the loop counter */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             j--;
 2466              		.loc 14 327 13 is_stmt 1 view .LVU908
 2467              		.loc 14 327 14 is_stmt 0 view .LVU909
 2468 0168 013D     		subs	r5, r5, #1
 2469              	.LVL375:
 2470              	.L125:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2471              		.loc 14 319 17 is_stmt 1 view .LVU910
 2472 016a 002D     		cmp	r5, #0
 2473 016c ECD1     		bne	.L126
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Loop over the number of columns to
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              replace the elements in the destination matrix */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 193


 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           j = numCols;
 2474              		.loc 14 332 13 is_stmt 0 view .LVU911
 2475 016e 5D46     		mov	r5, fp
 2476              	.LVL376:
 2477              		.loc 14 332 13 view .LVU912
 2478 0170 DDF808B0 		ldr	fp, [sp, #8]
 2479              	.LVL377:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2480              		.loc 14 313 21 view .LVU913
 2481 0174 039E     		ldr	r6, [sp, #12]
 2482              	.LVL378:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2483              		.loc 14 313 21 view .LVU914
 2484 0176 5B46     		mov	r3, fp
 2485 0178 A346     		mov	fp, r4
 2486 017a 1C46     		mov	r4, r3
 2487              	.LVL379:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2488              		.loc 14 313 21 view .LVU915
 2489 017c 10E0     		b	.L127
 2490              	.LVL380:
 2491              	.L128:
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           while (j > 0U)
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Replace the element by the sum of that row
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                and a multiple of the reference row  */
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             in1 = *pInT2;
 2492              		.loc 14 338 13 is_stmt 1 view .LVU916
 2493              		.loc 14 338 17 is_stmt 0 view .LVU917
 2494 017e D5E90078 		ldrd	r7, [r5]
 2495              	.LVL381:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             *pInT2++ = in1 - (in * *pPRT_pDst++);
 2496              		.loc 14 339 13 is_stmt 1 view .LVU918
 2497              		.loc 14 339 34 is_stmt 0 view .LVU919
 2498 0182 4A46     		mov	r2, r9
 2499 0184 5346     		mov	r3, r10
 2500 0186 F6E80201 		ldrd	r0, [r6], #8
 2501              	.LVL382:
 2502              		.loc 14 339 34 view .LVU920
 2503 018a FFF7FEFF 		bl	__aeabi_dmul
 2504              	.LVL383:
 2505 018e 0246     		mov	r2, r0
 2506 0190 0B46     		mov	r3, r1
 2507              	.LVL384:
 2508              		.loc 14 339 28 view .LVU921
 2509 0192 3846     		mov	r0, r7
 2510 0194 4146     		mov	r1, r8
 2511 0196 FFF7FEFF 		bl	__aeabi_dsub
 2512              	.LVL385:
 2513              		.loc 14 339 22 view .LVU922
 2514 019a E5E80201 		strd	r0, [r5], #8
 2515              	.LVL386:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Decrement loop counter */
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             j--;
 2516              		.loc 14 342 13 is_stmt 1 view .LVU923
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 194


 2517              		.loc 14 342 14 is_stmt 0 view .LVU924
 2518 019e 013C     		subs	r4, r4, #1
 2519              	.LVL387:
 2520              	.L127:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2521              		.loc 14 334 17 is_stmt 1 view .LVU925
 2522 01a0 002C     		cmp	r4, #0
 2523 01a2 ECD1     		bne	.L128
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2524              		.loc 14 334 17 is_stmt 0 view .LVU926
 2525 01a4 5C46     		mov	r4, fp
 2526              	.LVL388:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2527              		.loc 14 334 17 view .LVU927
 2528 01a6 DDF81480 		ldr	r8, [sp, #20]
 2529              	.LVL389:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2530              		.loc 14 334 17 view .LVU928
 2531 01aa 069F     		ldr	r7, [sp, #24]
 2532              	.LVL390:
 2533              	.L124:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Increment temporary input pointer */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         pInT1 = pInT1 + l;
 2534              		.loc 14 348 9 is_stmt 1 view .LVU929
 2535              		.loc 14 348 15 is_stmt 0 view .LVU930
 2536 01ac 019B     		ldr	r3, [sp, #4]
 2537 01ae 04EBC304 		add	r4, r4, r3, lsl #3
 2538              	.LVL391:
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Decrement loop counter */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         k--;
 2539              		.loc 14 351 9 is_stmt 1 view .LVU931
 2540              		.loc 14 351 10 is_stmt 0 view .LVU932
 2541 01b2 013F     		subs	r7, r7, #1
 2542              	.LVL392:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Increment pivot index */
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         i++;
 2543              		.loc 14 354 9 is_stmt 1 view .LVU933
 2544              		.loc 14 354 10 is_stmt 0 view .LVU934
 2545 01b4 08F10108 		add	r8, r8, #1
 2546              	.LVL393:
 2547              	.L122:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2548              		.loc 14 295 13 is_stmt 1 view .LVU935
 2549 01b8 77B1     		cbz	r7, .L148
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2550              		.loc 14 298 9 view .LVU936
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 2551              		.loc 14 298 12 is_stmt 0 view .LVU937
 2552 01ba 019B     		ldr	r3, [sp, #4]
 2553 01bc 9845     		cmp	r8, r3
 2554 01be BCD0     		beq	.L149
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 195


 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2555              		.loc 14 309 11 is_stmt 1 view .LVU938
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2556              		.loc 14 309 14 is_stmt 0 view .LVU939
 2557 01c0 D4E9009A 		ldrd	r9, [r4]
 2558              	.LVL394:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_pDst = pPivotRowDst;
 2559              		.loc 14 312 11 is_stmt 1 view .LVU940
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2560              		.loc 14 313 11 view .LVU941
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2561              		.loc 14 317 11 view .LVU942
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2562              		.loc 14 319 11 view .LVU943
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2563              		.loc 14 317 13 is_stmt 0 view .LVU944
 2564 01c4 DDF810B0 		ldr	fp, [sp, #16]
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_pDst = pPivotRowDst;
 2565              		.loc 14 312 19 view .LVU945
 2566 01c8 079E     		ldr	r6, [sp, #28]
 2567 01ca CDF81480 		str	r8, [sp, #20]
 2568 01ce 5B46     		mov	r3, fp
 2569 01d0 AB46     		mov	fp, r5
 2570 01d2 0697     		str	r7, [sp, #24]
 2571 01d4 1D46     		mov	r5, r3
 2572              	.LVL395:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 2573              		.loc 14 319 17 view .LVU946
 2574 01d6 C8E7     		b	.L125
 2575              	.LVL396:
 2576              	.L148:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Increment the input pointer */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pIn++;
 2577              		.loc 14 358 7 is_stmt 1 view .LVU947
 2578              		.loc 14 358 10 is_stmt 0 view .LVU948
 2579 01d8 089B     		ldr	r3, [sp, #32]
 2580 01da 0833     		adds	r3, r3, #8
 2581 01dc 0893     		str	r3, [sp, #32]
 2582              	.LVL397:
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Decrement the loop counter */
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       loopCnt--;
 2583              		.loc 14 361 7 is_stmt 1 view .LVU949
 2584              		.loc 14 361 14 is_stmt 0 view .LVU950
 2585 01de 099B     		ldr	r3, [sp, #36]
 2586              	.LVL398:
 2587              		.loc 14 361 14 view .LVU951
 2588 01e0 013B     		subs	r3, r3, #1
 2589 01e2 0993     		str	r3, [sp, #36]
 2590              	.LVL399:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Increment the index modifier */
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       l++;
 2591              		.loc 14 364 7 is_stmt 1 view .LVU952
 2592              		.loc 14 364 8 is_stmt 0 view .LVU953
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 196


 2593 01e4 019B     		ldr	r3, [sp, #4]
 2594              	.LVL400:
 2595              		.loc 14 364 8 view .LVU954
 2596 01e6 0133     		adds	r3, r3, #1
 2597 01e8 0193     		str	r3, [sp, #4]
 2598              	.LVL401:
 2599              	.L106:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 2600              		.loc 14 159 11 is_stmt 1 view .LVU955
 2601 01ea 099B     		ldr	r3, [sp, #36]
 2602 01ec 4BB3     		cbz	r3, .L150
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2603              		.loc 14 168 7 view .LVU956
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2604              		.loc 14 168 24 is_stmt 0 view .LVU957
 2605 01ee 019B     		ldr	r3, [sp, #4]
 2606 01f0 029A     		ldr	r2, [sp, #8]
 2607 01f2 02FB03F3 		mul	r3, r2, r3
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2608              		.loc 14 168 13 view .LVU958
 2609 01f6 089A     		ldr	r2, [sp, #32]
 2610 01f8 02EBC302 		add	r2, r2, r3, lsl #3
 2611 01fc 0792     		str	r2, [sp, #28]
 2612              	.LVL402:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2613              		.loc 14 172 7 is_stmt 1 view .LVU959
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2614              		.loc 14 172 14 is_stmt 0 view .LVU960
 2615 01fe 0A99     		ldr	r1, [sp, #40]
 2616 0200 01EBC303 		add	r3, r1, r3, lsl #3
 2617 0204 0393     		str	r3, [sp, #12]
 2618              	.LVL403:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2619              		.loc 14 175 7 is_stmt 1 view .LVU961
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2620              		.loc 14 175 10 is_stmt 0 view .LVU962
 2621 0206 D2E90089 		ldrd	r8, [r2]
 2622              	.LVL404:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2623              		.loc 14 180 7 is_stmt 1 view .LVU963
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2624              		.loc 14 180 10 is_stmt 0 view .LVU964
 2625 020a 0022     		movs	r2, #0
 2626              	.LVL405:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2627              		.loc 14 180 10 view .LVU965
 2628 020c 0023     		movs	r3, #0
 2629              	.LVL406:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2630              		.loc 14 180 10 view .LVU966
 2631 020e 4046     		mov	r0, r8
 2632 0210 4946     		mov	r1, r9
 2633 0212 FFF7FEFF 		bl	__aeabi_dcmpeq
 2634              	.LVL407:
 2635 0216 0028     		cmp	r0, #0
 2636 0218 7FF448AF 		bne	.L151
 2637              	.LVL408:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 197


 2638              	.L108:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2639              		.loc 14 236 7 is_stmt 1 view .LVU967
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2640              		.loc 14 236 10 is_stmt 0 view .LVU968
 2641 021c 0C9B     		ldr	r3, [sp, #48]
 2642 021e 012B     		cmp	r3, #1
 2643 0220 06D0     		beq	.L116
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2644              		.loc 14 236 24 discriminator 1 view .LVU969
 2645 0222 0022     		movs	r2, #0
 2646 0224 0023     		movs	r3, #0
 2647 0226 4046     		mov	r0, r8
 2648 0228 4946     		mov	r1, r9
 2649 022a FFF7FEFF 		bl	__aeabi_dcmpeq
 2650              	.LVL409:
 2651 022e 50BB     		cbnz	r0, .L136
 2652              	.L116:
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pPivotRowDst = pOut + (l * numCols);
 2653              		.loc 14 242 7 is_stmt 1 view .LVU970
 2654              	.LVL410:
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2655              		.loc 14 243 7 view .LVU971
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT2 = pPivotRowDst;
 2656              		.loc 14 246 7 view .LVU972
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2657              		.loc 14 247 7 view .LVU973
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2658              		.loc 14 250 7 view .LVU974
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2659              		.loc 14 250 10 is_stmt 0 view .LVU975
 2660 0230 0799     		ldr	r1, [sp, #28]
 2661 0232 D1E9009A 		ldrd	r9, [r1]
 2662              	.LVL411:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2663              		.loc 14 254 7 is_stmt 1 view .LVU976
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2664              		.loc 14 254 9 is_stmt 0 view .LVU977
 2665 0236 029B     		ldr	r3, [sp, #8]
 2666 0238 019A     		ldr	r2, [sp, #4]
 2667 023a 9B1A     		subs	r3, r3, r2
 2668 023c 0493     		str	r3, [sp, #16]
 2669              	.LVL412:
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2670              		.loc 14 256 7 is_stmt 1 view .LVU978
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2671              		.loc 14 254 9 is_stmt 0 view .LVU979
 2672 023e 1D46     		mov	r5, r3
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 2673              		.loc 14 256 13 view .LVU980
 2674 0240 61E7     		b	.L118
 2675              	.LVL413:
 2676              	.L150:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     }
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 198


 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   float64_t Xchg, in = 0.0;                     /* Temporary input values  */
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   uint32_t i, rowCnt, flag = 0U, j, loopCnt, l;      /* loop counters */
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   arm_status status;                             /* status of matrix inverse */
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   /* Check for matrix mismatch condition */
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   if ((pSrc->numRows != pSrc->numCols) ||
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       (pDst->numRows != pDst->numCols) ||
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       (pSrc->numRows != pDst->numRows)   )
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   {
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   }
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   else
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   {
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /*---------------------------------------------------------------------------------------------
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      * Matrix Inverse can be solved using elementary row operations.
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *  Gauss-Jordan Method:
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      1. First combine the identity matrix and the input matrix separated by a bar to form an
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *        augmented matrix as follows:
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                      _  _          _     _      _   _         _         _
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |  |  a11  a12  | | | 1   0  |   |       |  X11 X12  |
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |  |            | | |        |   |   =   |           |
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *                     |_ |_ a21  a22 _| | |_0   1 _|  _|       |_ X21 X21 _|
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      2. In our implementation, pDst Matrix is used as identity matrix.
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      3. Begin with the first row. Let i = 1.
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      4. Check to see if the pivot for row i is zero.
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         The pivot is the element of the main diagonal that is on the current row.
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         For instance, if working with row i, then the pivot element is aii.
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         If the pivot is zero, exchange that row with a row below it that does not
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         contain a zero in column i. If this is not possible, then an inverse
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         to that matrix does not exist.
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      5. Divide every element of row i by the pivot.
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      6. For every row below and  row i, replace that row with the sum of that row and
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         a multiple of row i so that each new element in column i below row i is zero.
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      7. Move to the next row and column and repeat steps 2 through 5 until you have zeros
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         for every element below and above the main diagonal.
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *      8. Now an identical matrix is formed to the left of the bar(input matrix, src).
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *         Therefore, the matrix to the right of the bar is our solution(dst matrix, dst).
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****      *---------------------------------------------------------------------------------------------
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Working pointer for destination matrix */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 199


 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     pOutT1 = pOut;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Loop over the number of rows */
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     rowCnt = numRows;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Making the destination matrix as identity matrix */
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     while (rowCnt > 0U)
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all zeroes in lower triangle of the destination matrix */
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = numRows - rowCnt;
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pOutT1++ = 0.0;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all ones in the diagonal of the destination matrix */
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       *pOutT1++ = 1.0;
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Writing all zeroes in upper triangle of the destination matrix */
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       j = rowCnt - 1U;
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       while (j > 0U)
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pOutT1++ = 0.0;
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         j--;
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Decrement loop counter */
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       rowCnt--;
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     }
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Loop over the number of columns of the input matrix.
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        All the elements in each column are processed by the row operations */
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     loopCnt = numCols;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Index modifier to navigate through the columns */
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     l = 0U;
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     while (loopCnt > 0U)
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Check if the pivot element is zero..
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * If it is zero then interchange the row with non zero row below.
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * If there is no non zero element to replace in the rows below,
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * then the matrix is Singular. */
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Working pointer for the input matrix that points
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the pivot element of the particular row  */
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pIn + (l * numCols);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Working pointer for the destination matrix that points
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the pivot element of the particular row  */
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pOutT1 = pOut + (l * numCols);
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary variable to hold the pivot value */
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       in = *pInT1;
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Check if the pivot element is zero */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 200


 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       if (*pInT1 == 0.0)
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Loop over the number rows present below */
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         for (i = 1U; i < numRows-l; i++)
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Update the input and destination pointers */
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pInT2 = pInT1 + (numCols * i);
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT2 = pOutT1 + (numCols * i);
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Check if there is a non zero pivot element to
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****            * replace in the rows below */
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           if (*pInT2 != 0.0)
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Loop over number of columns
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              * to the right of the pilot element */
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             for (j = 0U; j < (numCols - l); j++)
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               /* Exchange the row elements of the input matrix */
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               Xchg = *pInT2;
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pInT2++ = *pInT1;
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pInT1++ = Xchg;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             }
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             for (j = 0U; j < numCols; j++)
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             {
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               Xchg = *pOutT2;
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pOutT2++ = *pOutT1;
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****               *pOutT1++ = Xchg;
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             }
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Flag to indicate whether exchange is done or not */
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             flag = 1U;
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Break after exchange is done */
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             break;
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Update the status if the matrix is singular */
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       if ((flag != 1U) && (in == 0.0))
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         return ARM_MATH_SINGULAR;
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Points to the pivot row of input and destination matrices */
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pPivotRowIn = pIn + (l * numCols);
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pPivotRowDst = pOut + (l * numCols);
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary pointers to the pivot row pointers */
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pPivotRowIn;
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pOutT1 = pPivotRowDst;
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Pivot element of the row */
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       in = *(pIn + (l * numCols));
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 201


 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Loop over number of columns
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * to the right of the pilot element */
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (j = 0U; j < (numCols - l); j++)
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Divide each element of the row of the input matrix
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****          * by the pivot element */
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pInT1 = *pInT1 / in;
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         pInT1++;
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (j = 0U; j < numCols; j++)
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Divide each element of the row of the destination matrix
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****          * by the pivot element */
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         *pOutT1 = *pOutT1 / in;
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         pOutT1++;
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Replace the rows with the sum of that row and a multiple of row i
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****        * so that each new element in column i above row i is zero.*/
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Temporary pointers for input and destination matrices */
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pInT1 = pIn;
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pOutT1 = pOut;
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (i = 0U; i < numRows; i++)
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Check for the pivot element */
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         if (i == l)
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* If the processing element is the pivot element,
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              only the columns to the right are to be processed */
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pInT1 += numCols - l;
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pOutT1 += numCols;
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         else
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         {
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Element of the reference row */
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           in = *pInT1;
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Working pointers for input and destination pivot rows */
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_in = pPivotRowIn;
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           pPRT_pDst = pPivotRowDst;
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Loop over the number of columns to the right of the pivot element,
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              to replace the elements in the input matrix */
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           for (j = 0U; j < (numCols - l); j++)
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Replace the element by the sum of that row
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                and a multiple of the reference row  */
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             *pInT1 = *pInT1 - (in * *pPRT_in++);
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             pInT1++;
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           /* Loop over the number of columns to
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****              replace the elements in the destination matrix */
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           for (j = 0U; j < numCols; j++)
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 202


 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             /* Replace the element by the sum of that row
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****                and a multiple of the reference row  */
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             *pOutT1 = *pOutT1 - (in * *pPRT_pDst++);
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             pOutT1++;
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****           }
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         }
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         /* Increment temporary input pointer */
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         pInT1 = pInT1 + l;
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Increment the input pointer */
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pIn++;
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Decrement the loop counter */
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       loopCnt--;
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       /* Increment the index modifier */
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       l++;
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     }
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** #endif /* #if defined (ARM_MATH_DSP) */
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     /* Set status as ARM_MATH_SUCCESS */
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     status = ARM_MATH_SUCCESS;
 2677              		.loc 14 622 5 is_stmt 1 view .LVU981
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     if ((flag != 1U) && (in == 0.0))
 2678              		.loc 14 624 5 view .LVU982
 2679              		.loc 14 624 8 is_stmt 0 view .LVU983
 2680 0242 0C9E     		ldr	r6, [sp, #48]
 2681 0244 012E     		cmp	r6, #1
 2682 0246 25D0     		beq	.L137
 2683              		.loc 14 624 22 discriminator 1 view .LVU984
 2684 0248 0022     		movs	r2, #0
 2685 024a 0023     		movs	r3, #0
 2686              	.LVL414:
 2687              		.loc 14 624 22 discriminator 1 view .LVU985
 2688 024c 4846     		mov	r0, r9
 2689 024e 5146     		mov	r1, r10
 2690 0250 FFF7FEFF 		bl	__aeabi_dcmpeq
 2691              	.LVL415:
 2692 0254 00B3     		cbz	r0, .L143
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     {
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       pIn = pSrc->pData;
 2693              		.loc 14 626 7 is_stmt 1 view .LVU986
 2694              		.loc 14 626 11 is_stmt 0 view .LVU987
 2695 0256 0D9B     		ldr	r3, [sp, #52]
 2696 0258 5D68     		ldr	r5, [r3, #4]
 2697              	.LVL416:
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (i = 0; i < numRows * numCols; i++)
 2698              		.loc 14 627 7 is_stmt 1 view .LVU988
 2699              		.loc 14 627 7 is_stmt 0 view .LVU989
 2700 025a 0B9F     		ldr	r7, [sp, #44]
 2701 025c DDF80880 		ldr	r8, [sp, #8]
 2702              	.LVL417:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 203


 2703              	.L132:
 2704              		.loc 14 627 19 is_stmt 1 discriminator 1 view .LVU990
 2705              		.loc 14 627 31 is_stmt 0 discriminator 1 view .LVU991
 2706 0260 08FB07F4 		mul	r4, r8, r7
 2707              		.loc 14 627 7 discriminator 1 view .LVU992
 2708 0264 B442     		cmp	r4, r6
 2709 0266 0AD9     		bls	.L133
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       {
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         if (pIn[i] != 0.0)
 2710              		.loc 14 629 9 is_stmt 1 view .LVU993
 2711              		.loc 14 629 16 is_stmt 0 view .LVU994
 2712 0268 05EBC601 		add	r1, r5, r6, lsl #3
 2713              		.loc 14 629 12 view .LVU995
 2714 026c 0022     		movs	r2, #0
 2715 026e 0023     		movs	r3, #0
 2716 0270 D1E90001 		ldrd	r0, [r1]
 2717 0274 FFF7FEFF 		bl	__aeabi_dcmpeq
 2718              	.LVL418:
 2719 0278 08B1     		cbz	r0, .L133
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (i = 0; i < numRows * numCols; i++)
 2720              		.loc 14 627 42 is_stmt 1 discriminator 2 view .LVU996
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (i = 0; i < numRows * numCols; i++)
 2721              		.loc 14 627 43 is_stmt 0 discriminator 2 view .LVU997
 2722 027a 0136     		adds	r6, r6, #1
 2723              	.LVL419:
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       for (i = 0; i < numRows * numCols; i++)
 2724              		.loc 14 627 43 discriminator 2 view .LVU998
 2725 027c F0E7     		b	.L132
 2726              	.L133:
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****             break;
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       if (i == numRows * numCols)
 2727              		.loc 14 633 7 is_stmt 1 view .LVU999
 2728              		.loc 14 633 10 is_stmt 0 view .LVU1000
 2729 027e B442     		cmp	r4, r6
 2730 0280 0CD0     		beq	.L139
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2731              		.loc 14 622 12 view .LVU1001
 2732 0282 0020     		movs	r0, #0
 2733 0284 01E0     		b	.L117
 2734              	.LVL420:
 2735              	.L136:
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****       }
 2736              		.loc 14 238 16 view .LVU1002
 2737 0286 6FF00400 		mvn	r0, #4
 2738              	.LVL421:
 2739              	.L117:
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         status = ARM_MATH_SINGULAR;
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****     }
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   }
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   /* Return to application */
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****   return (status);
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** }
 2740              		.loc 14 640 1 view .LVU1003
 2741 028a 0FB0     		add	sp, sp, #60
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 204


 2742              	.LCFI18:
 2743              		.cfi_remember_state
 2744              		.cfi_def_cfa_offset 44
 2745              		@ sp needed
 2746 028c BDEC028B 		vldm	sp!, {d8}
 2747              	.LCFI19:
 2748              		.cfi_restore 80
 2749              		.cfi_restore 81
 2750              		.cfi_def_cfa_offset 36
 2751 0290 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 2752              	.LVL422:
 2753              	.L137:
 2754              	.LCFI20:
 2755              		.cfi_restore_state
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2756              		.loc 14 622 12 view .LVU1004
 2757 0294 0020     		movs	r0, #0
 2758 0296 F8E7     		b	.L117
 2759              	.LVL423:
 2760              	.L143:
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c **** 
 2761              		.loc 14 622 12 view .LVU1005
 2762 0298 0020     		movs	r0, #0
 2763 029a F6E7     		b	.L117
 2764              	.LVL424:
 2765              	.L139:
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_inverse_f64.c ****         status = ARM_MATH_SINGULAR;
 2766              		.loc 14 634 16 view .LVU1006
 2767 029c 6FF00400 		mvn	r0, #4
 2768 02a0 F3E7     		b	.L117
 2769              	.L153:
 2770 02a2 00BF     		.align	2
 2771              	.L152:
 2772 02a4 0000F03F 		.word	1072693248
 2773              		.cfi_endproc
 2774              	.LFE129:
 2776              		.global	__aeabi_dadd
 2777              		.section	.text.arm_mat_mult_f64,"ax",%progbits
 2778              		.align	1
 2779              		.global	arm_mat_mult_f64
 2780              		.syntax unified
 2781              		.thumb
 2782              		.thumb_func
 2784              	arm_mat_mult_f64:
 2785              	.LVL425:
 2786              	.LFB130:
 2787              		.file 15 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Title:        arm_mat_mult_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Description:  Floating-point matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * -------------------------------------------------------------------- */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 205


  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @defgroup MatrixMult Matrix Multiplication
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Multiplies two matrices.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  *
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * \image html MatrixMultiplication.gif "Multiplication of two 3 x 3 matrices"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Matrix multiplication is only defined if the number of columns of the
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * first matrix equals the number of rows of the second matrix.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * in an <code>M x P</code> matrix.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * When matrix size checking is enabled, the functions check: (1) that the inner dimensions of
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * <code>pSrcA</code> and <code>pSrcB</code> are equal; and (2) that the size of the output
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * matrix equals the outer dimensions of <code>pSrcA</code> and <code>pSrcB</code>.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @addtogroup MatrixMult
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @{
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @brief Floating-point matrix multiplication.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @param[in]       *pSrcA points to the first input matrix structure
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @param[in]       *pSrcB points to the second input matrix structure
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @param[out]      *pDst points to output matrix structure
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * @return     		The function returns either
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of siz
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** arm_status arm_mat_mult_f64(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 206


  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   const arm_matrix_instance_f64 * pSrcA,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   const arm_matrix_instance_f64 * pSrcB,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         arm_matrix_instance_f64 * pDst)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** {
 2788              		.loc 15 71 1 is_stmt 1 view -0
 2789              		.cfi_startproc
 2790              		@ args = 0, pretend = 0, frame = 48
 2791              		@ frame_needed = 0, uses_anonymous_args = 0
 2792              		.loc 15 71 1 is_stmt 0 view .LVU1008
 2793 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 2794              	.LCFI21:
 2795              		.cfi_def_cfa_offset 36
 2796              		.cfi_offset 4, -36
 2797              		.cfi_offset 5, -32
 2798              		.cfi_offset 6, -28
 2799              		.cfi_offset 7, -24
 2800              		.cfi_offset 8, -20
 2801              		.cfi_offset 9, -16
 2802              		.cfi_offset 10, -12
 2803              		.cfi_offset 11, -8
 2804              		.cfi_offset 14, -4
 2805 0004 8DB0     		sub	sp, sp, #52
 2806              	.LCFI22:
 2807              		.cfi_def_cfa_offset 88
 2808 0006 0346     		mov	r3, r0
 2809 0008 0B91     		str	r1, [sp, #44]
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 2810              		.loc 15 72 3 is_stmt 1 view .LVU1009
 2811              		.loc 15 72 14 is_stmt 0 view .LVU1010
 2812 000a 4068     		ldr	r0, [r0, #4]
 2813              	.LVL426:
 2814              		.loc 15 72 14 view .LVU1011
 2815 000c 0390     		str	r0, [sp, #12]
 2816              	.LVL427:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 2817              		.loc 15 73 3 is_stmt 1 view .LVU1012
 2818              		.loc 15 73 14 is_stmt 0 view .LVU1013
 2819 000e 4868     		ldr	r0, [r1, #4]
 2820              	.LVL428:
 2821              		.loc 15 73 14 view .LVU1014
 2822 0010 0590     		str	r0, [sp, #20]
 2823              	.LVL429:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 2824              		.loc 15 74 3 is_stmt 1 view .LVU1015
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 2825              		.loc 15 75 3 view .LVU1016
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 2826              		.loc 15 76 3 view .LVU1017
 2827              		.loc 15 76 14 is_stmt 0 view .LVU1018
 2828 0012 5268     		ldr	r2, [r2, #4]
 2829              	.LVL430:
 2830              		.loc 15 76 14 view .LVU1019
 2831 0014 0A92     		str	r2, [sp, #40]
 2832              	.LVL431:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t *px;                                 /* Temporary output data matrix pointer */
 2833              		.loc 15 77 3 is_stmt 1 view .LVU1020
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   float64_t sum;                                 /* Accumulator */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 207


 2834              		.loc 15 78 3 view .LVU1021
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 2835              		.loc 15 79 3 view .LVU1022
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 2836              		.loc 15 80 3 view .LVU1023
 2837              		.loc 15 80 12 is_stmt 0 view .LVU1024
 2838 0016 B1F802A0 		ldrh	r10, [r1, #2]
 2839              	.LVL432:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 2840              		.loc 15 81 3 is_stmt 1 view .LVU1025
 2841              		.loc 15 81 12 is_stmt 0 view .LVU1026
 2842 001a 5A88     		ldrh	r2, [r3, #2]
 2843              	.LVL433:
 2844              		.loc 15 81 12 view .LVU1027
 2845 001c 0492     		str	r2, [sp, #16]
 2846              	.LVL434:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   uint64_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 2847              		.loc 15 82 3 is_stmt 1 view .LVU1028
 2848              		.loc 15 82 25 is_stmt 0 view .LVU1029
 2849 001e 0022     		movs	r2, #0
 2850 0020 1B88     		ldrh	r3, [r3]
 2851              	.LVL435:
 2852              		.loc 15 82 25 view .LVU1030
 2853 0022 0793     		str	r3, [sp, #28]
 2854 0024 0892     		str	r2, [sp, #32]
 2855              	.LVL436:
 2856              		.loc 15 82 17 view .LVU1031
 2857 0026 0692     		str	r2, [sp, #24]
 2858 0028 3FE0     		b	.L158
 2859              	.LVL437:
 2860              	.L156:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   arm_status status;                             /* Status of matrix multiplication */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   /* Check for matrix mismatch condition */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       (pSrcA->numRows != pDst->numRows)  ||
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       (pSrcB->numCols != pDst->numCols)    )
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   else
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     /* row loop */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     do
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     {
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* Output pointer is set to starting address of row being processed */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       px = pOut + i;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* For every row wise process, column loop counter is to be initiated */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       col = numColsB;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 208


 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       pIn2 = pSrcB->pData;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* column loop */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       do
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         sum = 0.0f;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Initialize pointer pIn1 to point to starting address of column being processed */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         pIn1 = pInA;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #if defined (ARM_MATH_LOOPUNROLL)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Loop unrolling: Compute 4 MACs at a time. */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         colCnt = numColsA >> 2U;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* matrix multiplication */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         while (colCnt > 0U)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* Perform the multiply-accumulates */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           sum += *pIn1++ * *pIn2;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           pIn2 += numColsB;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           sum += *pIn1++ * *pIn2;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           pIn2 += numColsB;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           sum += *pIn1++ * *pIn2;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           pIn2 += numColsB;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           sum += *pIn1++ * *pIn2;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           pIn2 += numColsB;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* Decrement loop counter */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           colCnt--;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         }
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Loop unrolling: Compute remaining MACs */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         colCnt = numColsA % 0x4U;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #else
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Initialize cntCnt with number of columns */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         colCnt = numColsA;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         while (colCnt > 0U)
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* Perform the multiply-accumulates */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           sum += *pIn1++ * *pIn2;
 2861              		.loc 15 164 11 is_stmt 1 view .LVU1032
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 209


 2862              		.loc 15 164 26 is_stmt 0 view .LVU1033
 2863 002a D8E90023 		ldrd	r2, [r8]
 2864 002e F5E80201 		ldrd	r0, [r5], #8
 2865              	.LVL438:
 2866              		.loc 15 164 26 view .LVU1034
 2867 0032 FFF7FEFF 		bl	__aeabi_dmul
 2868              	.LVL439:
 2869 0036 0246     		mov	r2, r0
 2870 0038 0B46     		mov	r3, r1
 2871              		.loc 15 164 15 view .LVU1035
 2872 003a 3046     		mov	r0, r6
 2873 003c 3946     		mov	r1, r7
 2874 003e FFF7FEFF 		bl	__aeabi_dadd
 2875              	.LVL440:
 2876 0042 0646     		mov	r6, r0
 2877              	.LVL441:
 2878              		.loc 15 164 15 view .LVU1036
 2879 0044 0F46     		mov	r7, r1
 2880              	.LVL442:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           pIn2 += numColsB;
 2881              		.loc 15 165 11 is_stmt 1 view .LVU1037
 2882              		.loc 15 165 16 is_stmt 0 view .LVU1038
 2883 0046 08EBCA08 		add	r8, r8, r10, lsl #3
 2884              	.LVL443:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           /* Decrement loop counter */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****           colCnt--;
 2885              		.loc 15 168 11 is_stmt 1 view .LVU1039
 2886              		.loc 15 168 17 is_stmt 0 view .LVU1040
 2887 004a 013C     		subs	r4, r4, #1
 2888              	.LVL444:
 2889              		.loc 15 168 17 view .LVU1041
 2890 004c 49F1FF39 		adc	r9, r9, #-1
 2891              	.LVL445:
 2892              	.L155:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         {
 2893              		.loc 15 159 15 is_stmt 1 view .LVU1042
 2894 0050 54EA0903 		orrs	r3, r4, r9
 2895 0054 E9D1     		bne	.L156
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         }
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Store result in destination buffer */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         *px++ = sum;
 2896              		.loc 15 172 9 view .LVU1043
 2897              		.loc 15 172 12 is_stmt 0 view .LVU1044
 2898 0056 029A     		ldr	r2, [sp, #8]
 2899              	.LVL446:
 2900              		.loc 15 172 15 view .LVU1045
 2901 0058 E2E80267 		strd	r6, [r2], #8
 2902              	.LVL447:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Decrement column loop counter */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         col--;
 2903              		.loc 15 175 9 is_stmt 1 view .LVU1046
 2904              		.loc 15 175 12 is_stmt 0 view .LVU1047
 2905 005c 019B     		ldr	r3, [sp, #4]
 2906 005e 013B     		subs	r3, r3, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 210


 2907 0060 4BF1FF31 		adc	r1, fp, #-1
 2908 0064 0193     		str	r3, [sp, #4]
 2909              	.LVL448:
 2910              		.loc 15 175 12 view .LVU1048
 2911 0066 8B46     		mov	fp, r1
 2912              	.LVL449:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         /* Update pointer pIn2 to point to starting address of next column */
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         pIn2 = pInB + (numColsB - col);
 2913              		.loc 15 178 9 is_stmt 1 view .LVU1049
 2914              		.loc 15 178 33 is_stmt 0 view .LVU1050
 2915 0068 AAEB0308 		sub	r8, r10, r3
 2916              	.LVL450:
 2917              		.loc 15 178 14 view .LVU1051
 2918 006c 0598     		ldr	r0, [sp, #20]
 2919 006e 00EBC808 		add	r8, r0, r8, lsl #3
 2920              	.LVL451:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       } while (col > 0U);
 2921              		.loc 15 180 15 is_stmt 1 view .LVU1052
 2922              		.loc 15 180 7 is_stmt 0 view .LVU1053
 2923 0072 0B43     		orrs	r3, r3, r1
 2924              	.LVL452:
 2925              		.loc 15 180 7 view .LVU1054
 2926 0074 07D0     		beq	.L161
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2927              		.loc 15 172 12 view .LVU1055
 2928 0076 0292     		str	r2, [sp, #8]
 2929              	.LVL453:
 2930              	.L157:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       {
 2931              		.loc 15 114 7 is_stmt 1 view .LVU1056
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2932              		.loc 15 117 9 view .LVU1057
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2933              		.loc 15 120 9 view .LVU1058
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2934              		.loc 15 155 9 view .LVU1059
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2935              		.loc 15 155 16 is_stmt 0 view .LVU1060
 2936 0078 049C     		ldr	r4, [sp, #16]
 2937 007a 4FF00009 		mov	r9, #0
 2938              	.LVL454:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         {
 2939              		.loc 15 159 9 is_stmt 1 view .LVU1061
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2940              		.loc 15 120 14 is_stmt 0 view .LVU1062
 2941 007e 039D     		ldr	r5, [sp, #12]
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2942              		.loc 15 117 13 view .LVU1063
 2943 0080 0026     		movs	r6, #0
 2944 0082 0027     		movs	r7, #0
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****         {
 2945              		.loc 15 159 15 view .LVU1064
 2946 0084 E4E7     		b	.L155
 2947              	.LVL455:
 2948              	.L161:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 211


 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* Update pointer pInA to point to starting address of next row */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       i = i + numColsB;
 2949              		.loc 15 183 7 is_stmt 1 view .LVU1065
 2950              		.loc 15 183 9 is_stmt 0 view .LVU1066
 2951 0086 069B     		ldr	r3, [sp, #24]
 2952 0088 099A     		ldr	r2, [sp, #36]
 2953              	.LVL456:
 2954              		.loc 15 183 9 view .LVU1067
 2955 008a 9B18     		adds	r3, r3, r2
 2956 008c 0693     		str	r3, [sp, #24]
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       pInA = pInA + numColsA;
 2957              		.loc 15 184 7 is_stmt 1 view .LVU1068
 2958              		.loc 15 184 12 is_stmt 0 view .LVU1069
 2959 008e 039B     		ldr	r3, [sp, #12]
 2960 0090 049A     		ldr	r2, [sp, #16]
 2961 0092 03EBC203 		add	r3, r3, r2, lsl #3
 2962 0096 0393     		str	r3, [sp, #12]
 2963              	.LVL457:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       /* Decrement row loop counter */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****       row--;
 2964              		.loc 15 187 7 is_stmt 1 view .LVU1070
 2965              		.loc 15 187 10 is_stmt 0 view .LVU1071
 2966 0098 079B     		ldr	r3, [sp, #28]
 2967              	.LVL458:
 2968              		.loc 15 187 10 view .LVU1072
 2969 009a 5A1E     		subs	r2, r3, #1
 2970 009c 089B     		ldr	r3, [sp, #32]
 2971 009e 43F1FF33 		adc	r3, r3, #-1
 2972 00a2 0792     		str	r2, [sp, #28]
 2973              	.LVL459:
 2974              		.loc 15 187 10 view .LVU1073
 2975 00a4 0893     		str	r3, [sp, #32]
 2976              	.LVL460:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     } while (row > 0U);
 2977              		.loc 15 189 13 is_stmt 1 view .LVU1074
 2978              		.loc 15 189 5 is_stmt 0 view .LVU1075
 2979 00a6 1343     		orrs	r3, r2, r3
 2980              	.LVL461:
 2981              		.loc 15 189 5 view .LVU1076
 2982 00a8 0ED0     		beq	.L162
 2983              	.LVL462:
 2984              	.L158:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2985              		.loc 15 83 3 is_stmt 1 view .LVU1077
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     {
 2986              		.loc 15 102 5 view .LVU1078
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2987              		.loc 15 105 7 view .LVU1079
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2988              		.loc 15 105 10 is_stmt 0 view .LVU1080
 2989 00aa 0A9B     		ldr	r3, [sp, #40]
 2990 00ac 069A     		ldr	r2, [sp, #24]
 2991 00ae 03EBC203 		add	r3, r3, r2, lsl #3
 2992 00b2 0293     		str	r3, [sp, #8]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 212


 2993              	.LVL463:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2994              		.loc 15 108 7 is_stmt 1 view .LVU1081
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2995              		.loc 15 108 11 is_stmt 0 view .LVU1082
 2996 00b4 CDF824A0 		str	r10, [sp, #36]
 2997              	.LVL464:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2998              		.loc 15 111 7 is_stmt 1 view .LVU1083
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 2999              		.loc 15 111 12 is_stmt 0 view .LVU1084
 3000 00b8 0B9B     		ldr	r3, [sp, #44]
 3001              	.LVL465:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 3002              		.loc 15 111 12 view .LVU1085
 3003 00ba D3F80480 		ldr	r8, [r3, #4]
 3004              	.LVL466:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 3005              		.loc 15 108 11 view .LVU1086
 3006 00be CDF804A0 		str	r10, [sp, #4]
 3007 00c2 4FF0000B 		mov	fp, #0
 3008 00c6 D7E7     		b	.L157
 3009              	.LVL467:
 3010              	.L162:
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     /* Set status as ARM_MATH_SUCCESS */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****     status = ARM_MATH_SUCCESS;
 3011              		.loc 15 192 5 is_stmt 1 view .LVU1087
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   }
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   /* Return to application */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c ****   return (status);
 3012              		.loc 15 196 3 view .LVU1088
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f64.c **** }
 3013              		.loc 15 197 1 is_stmt 0 view .LVU1089
 3014 00c8 0020     		movs	r0, #0
 3015 00ca 0DB0     		add	sp, sp, #52
 3016              	.LCFI23:
 3017              		.cfi_def_cfa_offset 36
 3018              		@ sp needed
 3019 00cc BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 3020              		.loc 15 197 1 view .LVU1090
 3021              		.cfi_endproc
 3022              	.LFE130:
 3024              		.section	.text.arm_mat_mult_f32,"ax",%progbits
 3025              		.align	1
 3026              		.global	arm_mat_mult_f32
 3027              		.syntax unified
 3028              		.thumb
 3029              		.thumb_func
 3031              	arm_mat_mult_f32:
 3032              	.LVL468:
 3033              	.LFB131:
 3034              		.file 16 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Title:        arm_mat_mult_f32.c
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 213


   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Description:  Floating-point matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @defgroup MatrixMult Matrix Multiplication
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Multiplies two matrices.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * \image html MatrixMultiplication.gif "Multiplication of two 3 x 3 matrices"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Matrix multiplication is only defined if the number of columns of the
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * first matrix equals the number of rows of the second matrix.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Multiplying an <code>M x N</code> matrix with an <code>N x P</code> matrix results
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * in an <code>M x P</code> matrix.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * When matrix size checking is enabled, the functions check: (1) that the inner dimensions of
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * <code>pSrcA</code> and <code>pSrcB</code> are equal; and (2) that the size of the output
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * matrix equals the outer dimensions of <code>pSrcA</code> and <code>pSrcB</code>.
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @addtogroup MatrixMult
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @{
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @brief Floating-point matrix multiplication.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[in]       *pSrcA points to the first input matrix structure
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[in]       *pSrcB points to the second input matrix structure
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 214


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @param[out]      *pDst points to output matrix structure
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * @return     		The function returns either
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of siz
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #define MATRIX_DIM3 3 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #define MATRIX_DIM4 4 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** __STATIC_INLINE  arm_status arm_mat_mult_f32_2x2_mve(
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcA,
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcB,
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     arm_matrix_instance_f32 *pDst)
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* {a00, a00, a10, a10} */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     static const uint32_t  offsetA0[4] = { 0, 0, 2, 2 };
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* {b00, b01, b00, b01} */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     static const uint32_t  offsetB0[4] = { 0, 1, 0, 1 };
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* {a01, a01, a11, a11} */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     static const uint32_t  offsetA1[4] = { 1, 1, 3, 3 };
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* {b10, b11, b10, b11} */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     static const uint32_t  offsetB1[4] = { 2, 3, 2, 3 };
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     uint32x4_t vecOffsA, vecOffsB;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     f32x4_t vecInA, vecInB, vecDst;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecOffsA = vldrwq_u32((uint32_t const *) offsetA0);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecOffsB = vldrwq_u32((uint32_t const *) offsetB0);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInA = vldrwq_gather_shifted_offset((float32_t const *) pSrcA->pData, vecOffsA);
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vldrwq_gather_shifted_offset((float32_t const *) pSrcB->pData, vecOffsB);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecDst = vmulq(vecInA, vecInB);
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecOffsA = vldrwq_u32((uint32_t const *) offsetA1);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecOffsB = vldrwq_u32((uint32_t const *) offsetB1);
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInA = vldrwq_gather_shifted_offset((float32_t const *) pSrcA->pData, vecOffsA);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vldrwq_gather_shifted_offset((float32_t const *) pSrcB->pData, vecOffsB);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecDst = vfmaq(vecDst, vecInA, vecInB);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vstrwq_f32(pDst->pData, vecDst);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** /*
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * A  =  {{a00, a01, a02},
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {a10, a11, a12},
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {a20, a21, a22}}
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * B  =  {{b00, b01, b02},
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {b10, b11, b12},
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {b20, b21, b22}}
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 215


 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  * Dst = {{a00 b00 + a01 b10 + a02 b20, a00 b01 + a01 b11 + a02 b21, a00 b02 + a01 b12 + a02 b22},
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {a10 b00 + a11 b10 + a12 b20, a10 b01 + a11 b11 + a12 b21, a10 b02 + a11 b12 + a12 b22},
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  *        {a20 b00 + a21 b10 + a22 b20, a20 b01 + a21 b11 + a22 b21, a20 b02 + a21 b12 + a22 b22}}
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****  */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** __STATIC_INLINE  arm_status arm_mat_mult_f32_3x3_mve(
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcA,
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcB,
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     arm_matrix_instance_f32 *pDst)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t   *pInB = pSrcB->pData; /* input data matrix pointer B */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t   *pInA = pSrcA->pData; /* input data matrix pointer A  */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t   *pOut = pDst->pData;  /* output data matrix pointer */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t   *pInA0, *pInA1, *pInA2;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     f32x4_t    vecMac0, vecMac1, vecMac2;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     f32x4_t    vecInB;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t const *pSrBVec;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec = (float32_t const *) pInB;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA0 = pInA;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA1 = pInA0 + MATRIX_DIM3;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA2 = pInA1 + MATRIX_DIM3;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* enable predication to disable last (4th) vector element */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     mve_pred16_t p0 = vctp32q(MATRIX_DIM3);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b0,0, b0,1, b0,2, 0}
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vldrwq_z_f32(pSrBVec, p0);  
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM3;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vmulq(vecInB, *pInA0++);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vmulq(vecInB, *pInA1++);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vmulq(vecInB, *pInA2++);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b1,0, b1,1, b1,2, 0}
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vldrwq_z_f32(pSrBVec, p0);  
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM3;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b2,0, b2,1 , b2,2, 0}
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vldrwq_z_f32(pSrBVec, p0);  
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM3;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* partial vector stores */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vstrwq_p_f32(pOut, vecMac0, p0); 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pOut += MATRIX_DIM3;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 216


 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vstrwq_p_f32(pOut, vecMac1, p0); 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pOut += MATRIX_DIM3;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vstrwq_p_f32(pOut, vecMac2, p0);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * Return to application
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** __STATIC_INLINE arm_status arm_mat_mult_f32_4x4_mve(
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcA,
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     const arm_matrix_instance_f32 *pSrcB,
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     arm_matrix_instance_f32 *pDst)
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t const *pSrBVec;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t *pInB = pSrcB->pData; /* input data matrix pointer B */
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t *pInA = pSrcA->pData; /* input data matrix pointer A  */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t *pOut = pDst->pData;  /* output data matrix pointer */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t *pInA0, *pInA1, *pInA2, *pInA3;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     f32x4_t vecMac0, vecMac1, vecMac2, vecMac3;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     f32x4_t vecInB;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec = (float32_t const *) pInB;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA0 = pInA;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA1 = pInA0 + MATRIX_DIM4;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA2 = pInA1 + MATRIX_DIM4;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pInA3 = pInA2 + MATRIX_DIM4;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b0,0, b0,1, b0,2, b0,3}
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vld1q(pSrBVec);  
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM4;
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vmulq(vecInB, *pInA0++);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vmulq(vecInB, *pInA1++);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vmulq(vecInB, *pInA2++);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac3 = vmulq(vecInB, *pInA3++);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b1,0, b1,1, b1,2, b1,3}
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vld1q(pSrBVec);  
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM4;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b2,0, b2,1, b2,2, b2,3}
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vld1q(pSrBVec);  
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM4;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 217


 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * load {b3,0, b3,1, b3,2, b3,3}
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecInB = vld1q(pSrBVec);  
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pSrBVec += MATRIX_DIM4;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vst1q(pOut, vecMac0);  
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pOut += MATRIX_DIM4;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vst1q(pOut, vecMac1);  
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pOut += MATRIX_DIM4;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vst1q(pOut, vecMac2);  
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     pOut += MATRIX_DIM4;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     vst1q(pOut, vecMac3);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * Return to application
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     return (ARM_MATH_SUCCESS);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** arm_status arm_mat_mult_f32(
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_matrix_instance_f32 * pDst)
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t  *pInB = pSrcB->pData;        /* input data matrix pointer B */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t  *pInA = pSrcA->pData;        /* input data matrix pointer A  */
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     float32_t  *pOut = pDst->pData;         /* output data matrix pointer */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     int         numRowsA = pSrcA->numRows;  /* number of rows of input matrix A */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     int         numColsB = pSrcB->numCols;  /* number of columns of input matrix B */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     int         numColsA = pSrcA->numCols;  /* number of columns of input matrix A */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     uint32_t    blkCnt;                     /* loop counters */
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     uint32_t    i;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     arm_status status; 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Check for matrix mismatch condition */
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   else
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* small squared matrix specialized routines */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 218


 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     if(numRowsA == numColsB && numColsB == numColsA) {
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         if (numRowsA == 1)
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****            pOut[0] = pInA[0] * pInB[0];
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****            return(ARM_MATH_SUCCESS);
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         else if(numRowsA == 2)
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             return arm_mat_mult_f32_2x2_mve(pSrcA, pSrcB, pDst);
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         else if(numRowsA == 3)
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             return arm_mat_mult_f32_3x3_mve(pSrcA, pSrcB, pDst);
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         else if(numRowsA == 4)
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             return arm_mat_mult_f32_4x4_mve(pSrcA, pSrcB, pDst);
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     }
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* main loop process 4 rows */
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     i = numRowsA >> 2;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     while (i > 0U)
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         float32_t *pInA0, *pInA1, *pInA2, *pInA3;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         float32_t *pInB0;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         float32_t *pOut0, *pOut1, *pOut2, *pOut3;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         f32x4_t vecMac0, vecMac1, vecMac2, vecMac3;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         f32x4_t vecInB;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* pointers to 4 consecutive output rows */
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pOut0 = pOut;
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pOut1 = pOut0 + numColsB;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pOut2 = pOut1 + numColsB;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pOut3 = pOut2 + numColsB;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pInB0 = pInB;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         uint32_t  k = numColsB >> 2;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (k > 0U)
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             /* pointers to 4 consecutive Matrix A rows */
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA0 = pInA;
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA1 = pInA0 + numColsA;
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA2 = pInA1 + numColsA;
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA3 = pInA2 + numColsA;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac0 = vdupq_n_f32(0.0f);
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac1 = vdupq_n_f32(0.0f);
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac2 = vdupq_n_f32(0.0f);
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac3 = vdupq_n_f32(0.0f);
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             blkCnt = numColsA;
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             while (blkCnt > 0U)
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             {
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /*
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  * load {bi,4n+0, bi,4n+1, bi,4n+2, bi,4n+3}
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecInB = *(f32x4_t *)pInB0; /* vldrwq_f32(pInB0, 0); */
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 219


 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pInB0 = pInB0 + numColsB;
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /*
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  * Decrement the blockSize loop counter
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  */
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 blkCnt--;
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             }
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             /* Store the results (4 x 4 block) in the destination buffer */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vst1q(pOut0, vecMac0);  
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut0 += 4;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vst1q(pOut1, vecMac1);  
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut1 += 4;
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vst1q(pOut2, vecMac2);  
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut2 += 4;
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vst1q(pOut3, vecMac3);  
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut3 += 4;
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             /*
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****              * rewind
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****              */
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInB0 -= (numColsB * numColsA) - 4;
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             k--;
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         int       colBLeft = numColsB & 3;
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         if (colBLeft)
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA0 = pInA;
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA1 = pInA0 + numColsA;
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA2 = pInA1 + numColsA;
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA3 = pInA2 + numColsA;
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             mve_pred16_t p0 = vctp32q(colBLeft);
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac0 = vdupq_n_f32(0.0f);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac1 = vdupq_n_f32(0.0f);
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac2 = vdupq_n_f32(0.0f);
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vecMac3 = vdupq_n_f32(0.0f);
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             blkCnt = numColsA;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             while (blkCnt > 0U)
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             {
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /*
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  * load {bi,4n+0, bi,4n+1, bi,4n+2, bi,4n+3}
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  */
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecInB = vldrwq_z_f32(pInB0, p0);
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac1 = vfmaq(vecMac1, vecInB, *pInA1++);
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac2 = vfmaq(vecMac2, vecInB, *pInA2++);
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac3 = vfmaq(vecMac3, vecInB, *pInA3++);
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pInB0 = pInB0 + numColsB;
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /*
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  * Decrement the blockSize loop counter
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 220


 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  */
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 blkCnt--;
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             }
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             /* Store the results (4 x colBLeft block) in the destination buffer */
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vstrwq_p_f32(pOut0, vecMac0, p0);
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vstrwq_p_f32(pOut1, vecMac1, p0);
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vstrwq_p_f32(pOut2, vecMac2, p0);
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             vstrwq_p_f32(pOut3, vecMac3, p0);
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* move to next rows */
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pInA += 4 * numColsA;
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pOut += 4 * numColsB;
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         i--;
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     }
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * non multiple of 4 rows for Matrix A
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      * process single row
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      */
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     if (numRowsA & 3)
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         i = numRowsA & 3;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (i > 0U)
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             float32_t   *pInA0;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             float32_t   *pInB0;
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             float32_t   *pOut0;
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             f32x4_t    vecInB;
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             f32x4_t    vecMac0;
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut0 = pOut;
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInB0 = pInB;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             uint32_t       k = numColsB >> 2;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             while (k > 0U)
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             {
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pInA0 = pInA;
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac0 = vdupq_n_f32(0.0f);
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 blkCnt = numColsA;
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 while (blkCnt > 0U)
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 {
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     /*
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      * load {bi,4n+0, bi,4n+1, bi,4n+2, bi,4n+3}
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      */
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     vecInB = *(f32x4_t *)pInB0; /* vldrwq_f32(pInB0, 0); */
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     pInB0 = pInB0 + numColsB;
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     /*
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      * Decrement the blockSize loop counter
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      */
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     blkCnt--;
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 221


 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /* Store the results (1 x 4 block) in the destination buffer */
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vst1q(pOut0, vecMac0);  
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pOut0 += 4;
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /*
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  * rewind
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                  */
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pInB0 -= (numColsB * numColsA) - 4;
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 k--;
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             }
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             int       colBLeft = numColsB & 3;
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             if (colBLeft)
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             {
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 pInA0 = pInA;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 mve_pred16_t p0 = vctp32q(colBLeft);
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vecMac0 = vdupq_n_f32(0.0f);
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 blkCnt = numColsA;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 while (blkCnt > 0U)
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 {
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     /*
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      * load {bi,4n+0, bi,4n+1, bi,4n+2, bi,4n+3}
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      */
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     vecInB = vldrwq_z_f32(pInB0, p0);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     vecMac0 = vfmaq(vecMac0, vecInB, *pInA0++);
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     pInB0 = pInB0 + numColsB;
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     /*
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      * Decrement the blockSize loop counter
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                      */
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                     blkCnt--;
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 }
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 /* Store the results (1 x colBLeft block) in the destination buffer */
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****                 vstrwq_p_f32(pOut0, vecMac0, p0);
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             }
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             /* move to next row */
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pInA += 1 * numColsA;
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             pOut += 1 * numColsB;
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****             i--;
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       }
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       status = ARM_MATH_SUCCESS;
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Return to application */
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   return (status);
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #else
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #if defined(ARM_MATH_NEON)
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #define GROUPOFROWS 8
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 222


 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** arm_status arm_mat_mult_f32(
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_matrix_instance_f32 * pDst)
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A  */
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t sum;                                 /* Accumulator */
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numRowsA = pSrcA->numRows;            /* number of rows of input matrix A */
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsB = pSrcB->numCols;            /* number of columns of input matrix B */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsA = pSrcA->numCols;            /* number of columns of input matrix A */
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t col, i = 0U, j, row = numRowsA, rowCnt, colCnt;      /* loop counters */
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_status status;                             /* status of matrix multiplication */
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32x4_t a0V, a1V, a2V, a3V, a4V, a5V, a6V, a7V;
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32x4_t acc0,acc1,acc2,acc3,acc4,acc5,acc6,acc7,temp;
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32x2_t accum = vdup_n_f32(0);
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1B = pSrcA->pData;    
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1C = pSrcA->pData;    
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1D = pSrcA->pData;  
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1E = pSrcA->pData; 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1F = pSrcA->pData; 
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1G = pSrcA->pData; 
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1H = pSrcA->pData;   
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pxB,*pxC, *pxD, *pxE, *pxF, *pxG, *pxH;                                 /* Temporary o
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t sum0,sum1, sum2,sum3, sum4, sum5 , sum6, sum7;
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Check for matrix mismatch condition */
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcB->numCols != pDst->numCols))
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   else
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Row loop */
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     rowCnt = row >> 3;
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     while(rowCnt > 0)
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       px = pOut + GROUPOFROWS*i;
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxB = px + numColsB;
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxC = px + 2*numColsB;
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxD = px + 3*numColsB;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 223


 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxE = px + 4*numColsB;
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxF = px + 5*numColsB;
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxG = px + 6*numColsB;
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pxH = px + 7*numColsB;
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       col = numColsB;
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****        ** to the starting address of the pSrcB data */
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pIn2 = pSrcB->pData;
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       j = 0U;
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Column loop */
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       do
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum0 = 0.0f;
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum1 = 0.0f;
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum2 = 0.0f;
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum3 = 0.0f;
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum4 = 0.0f;
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum5 = 0.0f;
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum6 = 0.0f;
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum7 = 0.0f;
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initiate the pointer pIn1 to point to the starting address of the column being processed
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1 = pInA;
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1B = pIn1 + numColsA;
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1C = pIn1 + 2*numColsA;
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1D = pIn1 + 3*numColsA;
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1E = pIn1 + 4*numColsA;
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1F = pIn1 + 5*numColsA;
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1G = pIn1 + 6*numColsA;
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1H = pIn1 + 7*numColsA;
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc0 = vdupq_n_f32(0.0);
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc1 = vdupq_n_f32(0.0);
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc2 = vdupq_n_f32(0.0);
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc3 = vdupq_n_f32(0.0);
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc4 = vdupq_n_f32(0.0);
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc5 = vdupq_n_f32(0.0);
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc6 = vdupq_n_f32(0.0);
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc7 = vdupq_n_f32(0.0);
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Compute 4 MACs simultaneously. */
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA >> 2U;
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Matrix multiplication */
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a0V = vld1q_f32(pIn1);  
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a1V = vld1q_f32(pIn1B);  
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a2V = vld1q_f32(pIn1C); 
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a3V = vld1q_f32(pIn1D); 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 224


 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a4V = vld1q_f32(pIn1E); 
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a5V = vld1q_f32(pIn1F); 
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a6V = vld1q_f32(pIn1G); 
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a7V = vld1q_f32(pIn1H); 
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 	      pIn1 += 4;
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1B += 4;
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1C += 4;
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1D += 4;
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1E += 4;
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1F += 4;
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1G += 4;
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1H += 4;
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,0);
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,1);
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,2);
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,3);
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc0 = vmlaq_f32(acc0,a0V,temp);
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc1 = vmlaq_f32(acc1,a1V,temp);
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc2 = vmlaq_f32(acc2,a2V,temp);
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc3 = vmlaq_f32(acc3,a3V,temp);
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc4 = vmlaq_f32(acc4,a4V,temp);
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc5 = vmlaq_f32(acc5,a5V,temp);
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc6 = vmlaq_f32(acc6,a6V,temp);
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc7 = vmlaq_f32(acc7,a7V,temp);
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop count */
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0));
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum0 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc1), vget_high_f32(acc1));
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum1 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc2), vget_high_f32(acc2));
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum2 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc3), vget_high_f32(acc3));
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum3 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc4), vget_high_f32(acc4));
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum4 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc5), vget_high_f32(acc5));
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum5 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc6), vget_high_f32(acc6));
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum6 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 225


 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc7), vget_high_f32(acc7));
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum7 += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****          ** No loop unrolling is used. */
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA & 3;
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum0 += *pIn1++ * (*pIn2);
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum1 += *pIn1B++ * (*pIn2);
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum2 += *pIn1C++ * (*pIn2);
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum3 += *pIn1D++ * (*pIn2);
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum4 += *pIn1E++ * (*pIn2);
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum5 += *pIn1F++ * (*pIn2);
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum6 += *pIn1G++ * (*pIn2);
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum7 += *pIn1H++ * (*pIn2);
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop counter */
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Store the result in the destination buffer */
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *px++ = sum0;
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxB++ = sum1;
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxC++ = sum2;
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxD++ = sum3;
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxE++ = sum4;
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxF++ = sum5;
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxG++ = sum6;
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *pxH++ = sum7;
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         j++;
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn2 = pSrcB->pData + j;
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Decrement the column loop counter */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         col--;
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       } while (col > 0U);
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Update the pointer pInA to point to the  starting address of the next row */
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       i = i + numColsB;
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pInA = pInA + GROUPOFROWS*numColsA;
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Decrement the row loop counter */
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       rowCnt--;
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     } 
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /*
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     i was the index of a group of rows computed by previous loop.
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     Now i is the index of a row since below code is computing row per row
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     and no more group of row per group of rows.
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 226


 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     */
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     i = GROUPOFROWS*i;
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     rowCnt = row & 7;
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     while(rowCnt > 0)
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Output pointer is set to starting address of the row being processed */
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       px = pOut + i;
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the column loop counter is to be initiated */
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       col = numColsB;
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, the pIn2 pointer is set
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****        ** to the starting address of the pSrcB data */
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pIn2 = pSrcB->pData;
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       j = 0U;
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Column loop */
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       do
 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum = 0.0f;
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initiate the pointer pIn1 to point to the starting address of the column being processed
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1 = pInA;
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         acc0 = vdupq_n_f32(0.0);
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Compute 4 MACs simultaneously. */
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA >> 2U;
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Matrix multiplication   */
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           a0V = vld1q_f32(pIn1);  // load & separate real/imag pSrcA (de-interleave 2)
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn1 += 4;
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,0);
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,1);
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,2);
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           temp = vsetq_lane_f32(*pIn2,temp,3);
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           acc0 = vmlaq_f32(acc0,a0V,temp);
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop count */
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         accum = vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0));
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum += vget_lane_f32(accum, 0) + vget_lane_f32(accum, 1);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 227


 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* If the columns of pSrcA is not a multiple of 4, compute any remaining MACs here.
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****          ** No loop unrolling is used. */
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA % 0x4U;
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,n) = a(1,1)*b(1,1) + a(1,2)*b(2,1) + ... + a(m,p)*b(p,n) */
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * (*pIn2);
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement the loop counter */
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Store the result in the destination buffer */
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *px++ = sum;
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Update the pointer pIn2 to point to the  starting address of the next column */
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         j++;
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn2 = pSrcB->pData + j;
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Decrement the column loop counter */
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         col--;
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       } while (col > 0U);
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Update the pointer pInA to point to the  starting address of the next row */
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       i = i + numColsB;
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pInA = pInA + numColsA;
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Decrement the row loop counter */
 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       rowCnt--;
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     } 
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SUCCESS;
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Return to application */
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   return (status);
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #else
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** arm_status arm_mat_mult_f32(
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         arm_matrix_instance_f32 * pDst)
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** {
 3035              		.loc 16 850 1 is_stmt 1 view -0
 3036              		.cfi_startproc
 3037              		@ args = 0, pretend = 0, frame = 0
 3038              		@ frame_needed = 0, uses_anonymous_args = 0
 3039              		.loc 16 850 1 is_stmt 0 view .LVU1092
 3040 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3041              	.LCFI24:
 3042              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 228


 3043              		.cfi_offset 4, -32
 3044              		.cfi_offset 5, -28
 3045              		.cfi_offset 6, -24
 3046              		.cfi_offset 7, -20
 3047              		.cfi_offset 8, -16
 3048              		.cfi_offset 9, -12
 3049              		.cfi_offset 10, -8
 3050              		.cfi_offset 14, -4
 3051 0004 0346     		mov	r3, r0
 3052 0006 8846     		mov	r8, r1
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* Input data matrix pointer A */
 3053              		.loc 16 851 3 is_stmt 1 view .LVU1093
 3054              		.loc 16 851 14 is_stmt 0 view .LVU1094
 3055 0008 D0F804C0 		ldr	ip, [r0, #4]
 3056              	.LVL469:
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* Input data matrix pointer B */
 3057              		.loc 16 852 3 is_stmt 1 view .LVU1095
 3058              		.loc 16 852 14 is_stmt 0 view .LVU1096
 3059 000c 4D68     		ldr	r5, [r1, #4]
 3060              	.LVL470:
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pInA = pSrcA->pData;                /* Input data matrix pointer A */
 3061              		.loc 16 853 3 is_stmt 1 view .LVU1097
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pInB = pSrcB->pData;                /* Input data matrix pointer B */
 3062              		.loc 16 854 3 view .LVU1098
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 3063              		.loc 16 855 3 view .LVU1099
 3064              		.loc 16 855 14 is_stmt 0 view .LVU1100
 3065 000e D2F80490 		ldr	r9, [r2, #4]
 3066              	.LVL471:
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 3067              		.loc 16 856 3 is_stmt 1 view .LVU1101
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   float32_t sum;                                 /* Accumulator */
 3068              		.loc 16 857 3 view .LVU1102
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 3069              		.loc 16 858 3 view .LVU1103
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 3070              		.loc 16 859 3 view .LVU1104
 3071              		.loc 16 859 12 is_stmt 0 view .LVU1105
 3072 0012 4888     		ldrh	r0, [r1, #2]
 3073              	.LVL472:
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 3074              		.loc 16 860 3 is_stmt 1 view .LVU1106
 3075              		.loc 16 860 12 is_stmt 0 view .LVU1107
 3076 0014 B3F802E0 		ldrh	lr, [r3, #2]
 3077              	.LVL473:
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 3078              		.loc 16 861 3 is_stmt 1 view .LVU1108
 3079              		.loc 16 861 25 is_stmt 0 view .LVU1109
 3080 0018 1F88     		ldrh	r7, [r3]
 3081              	.LVL474:
 3082              		.loc 16 861 17 view .LVU1110
 3083 001a 0026     		movs	r6, #0
 3084 001c 1FE0     		b	.L167
 3085              	.LVL475:
 3086              	.L165:
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   arm_status status;                             /* Status of matrix multiplication */
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 229


 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Check for matrix mismatch condition */
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       (pSrcA->numRows != pDst->numRows)  ||
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       (pSrcB->numCols != pDst->numCols)    )
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   else
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   {
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* row loop */
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     do
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Output pointer is set to starting address of row being processed */
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       px = pOut + i;
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 886:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, column loop counter is to be initiated */
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       col = numColsB;
 888:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 889:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pIn2 = pSrcB->pData;
 891:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 892:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* column loop */
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       do
 894:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 895:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         sum = 0.0f;
 897:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 898:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initialize pointer pIn1 to point to starting address of column being processed */
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn1 = pInA;
 900:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 901:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 902:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 903:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Loop unrolling: Compute 4 MACs at a time. */
 904:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA >> 2U;
 905:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 906:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* matrix multiplication */
 907:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 908:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 909:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */
 910:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 911:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Perform the multiply-accumulates */
 912:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * *pIn2;
 913:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 914:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 915:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * *pIn2;
 916:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 917:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 918:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * *pIn2;
 919:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 920:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 230


 921:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * *pIn2;
 922:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 923:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 924:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement loop counter */
 925:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 926:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 927:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 928:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Loop unrolling: Compute remaining MACs */
 929:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA % 0x4U;
 930:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 931:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #else
 932:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 933:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Initialize cntCnt with number of columns */
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         colCnt = numColsA;
 935:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 936:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 937:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         while (colCnt > 0U)
 939:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 940:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* c(m,p) = a(m,1) * b(1,p) + a(m,2) * b(2,p) + .... + a(m,n) * b(n,p) */
 941:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 942:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Perform the multiply-accumulates */
 943:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           sum += *pIn1++ * *pIn2;
 3087              		.loc 16 943 11 is_stmt 1 view .LVU1111
 3088              		.loc 16 943 18 is_stmt 0 view .LVU1112
 3089 001e F3EC017A 		vldmia.32	r3!, {s15}
 3090              	.LVL476:
 3091              		.loc 16 943 28 view .LVU1113
 3092 0022 D2ED006A 		vldr.32	s13, [r2]
 3093              		.loc 16 943 26 view .LVU1114
 3094 0026 67EEA67A 		vmul.f32	s15, s15, s13
 3095              		.loc 16 943 15 view .LVU1115
 3096 002a 37EE277A 		vadd.f32	s14, s14, s15
 3097              	.LVL477:
 944:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           pIn2 += numColsB;
 3098              		.loc 16 944 11 is_stmt 1 view .LVU1116
 3099              		.loc 16 944 16 is_stmt 0 view .LVU1117
 3100 002e 02EB8002 		add	r2, r2, r0, lsl #2
 3101              	.LVL478:
 945:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 946:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           /* Decrement loop counter */
 947:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****           colCnt--;
 3102              		.loc 16 947 11 is_stmt 1 view .LVU1118
 3103              		.loc 16 947 17 is_stmt 0 view .LVU1119
 3104 0032 0139     		subs	r1, r1, #1
 3105              	.LVL479:
 3106              	.L164:
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 3107              		.loc 16 938 15 is_stmt 1 view .LVU1120
 3108 0034 0029     		cmp	r1, #0
 3109 0036 F2D1     		bne	.L165
 948:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         }
 949:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 950:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Store result in destination buffer */
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         *px++ = sum;
 3110              		.loc 16 951 9 view .LVU1121
 3111              		.loc 16 951 12 is_stmt 0 view .LVU1122
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 231


 3112 0038 5346     		mov	r3, r10
 3113              	.LVL480:
 3114              		.loc 16 951 15 view .LVU1123
 3115 003a A3EC017A 		vstmia.32	r3!, {s14}
 3116              	.LVL481:
 952:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 953:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Decrement column loop counter */
 954:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         col--;
 3117              		.loc 16 954 9 is_stmt 1 view .LVU1124
 3118              		.loc 16 954 12 is_stmt 0 view .LVU1125
 3119 003e 013C     		subs	r4, r4, #1
 3120              	.LVL482:
 955:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 956:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         /* Update pointer pIn2 to point to starting address of next column */
 957:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         pIn2 = pInB + (numColsB - col);
 3121              		.loc 16 957 9 is_stmt 1 view .LVU1126
 3122              		.loc 16 957 33 is_stmt 0 view .LVU1127
 3123 0040 021B     		subs	r2, r0, r4
 3124              	.LVL483:
 3125              		.loc 16 957 14 view .LVU1128
 3126 0042 05EB8202 		add	r2, r5, r2, lsl #2
 3127              	.LVL484:
 958:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 959:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       } while (col > 0U);
 3128              		.loc 16 959 15 is_stmt 1 view .LVU1129
 3129              		.loc 16 959 7 is_stmt 0 view .LVU1130
 3130 0046 2CB1     		cbz	r4, .L170
 951:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3131              		.loc 16 951 12 view .LVU1131
 3132 0048 9A46     		mov	r10, r3
 3133              	.LVL485:
 3134              	.L166:
 893:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       {
 3135              		.loc 16 893 7 is_stmt 1 view .LVU1132
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3136              		.loc 16 896 9 view .LVU1133
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3137              		.loc 16 899 9 view .LVU1134
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3138              		.loc 16 934 9 view .LVU1135
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 3139              		.loc 16 938 9 view .LVU1136
 934:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3140              		.loc 16 934 16 is_stmt 0 view .LVU1137
 3141 004a 7146     		mov	r1, lr
 899:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3142              		.loc 16 899 14 view .LVU1138
 3143 004c 6346     		mov	r3, ip
 896:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3144              		.loc 16 896 13 view .LVU1139
 3145 004e 9FED087A 		vldr.32	s14, .L172
 938:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****         {
 3146              		.loc 16 938 15 view .LVU1140
 3147 0052 EFE7     		b	.L164
 3148              	.LVL486:
 3149              	.L170:
 960:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 232


 961:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Update pointer pInA to point to starting address of next row */
 962:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       i = i + numColsB;
 3150              		.loc 16 962 7 is_stmt 1 view .LVU1141
 3151              		.loc 16 962 9 is_stmt 0 view .LVU1142
 3152 0054 0644     		add	r6, r6, r0
 3153              	.LVL487:
 963:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       pInA = pInA + numColsA;
 3154              		.loc 16 963 7 is_stmt 1 view .LVU1143
 3155              		.loc 16 963 12 is_stmt 0 view .LVU1144
 3156 0056 0CEB8E0C 		add	ip, ip, lr, lsl #2
 3157              	.LVL488:
 964:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 965:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       /* Decrement row loop counter */
 966:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****       row--;
 3158              		.loc 16 966 7 is_stmt 1 view .LVU1145
 967:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 968:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     } while (row > 0U);
 3159              		.loc 16 968 13 view .LVU1146
 3160              		.loc 16 968 5 is_stmt 0 view .LVU1147
 3161 005a 013F     		subs	r7, r7, #1
 3162              	.LVL489:
 3163              		.loc 16 968 5 view .LVU1148
 3164 005c 05D0     		beq	.L171
 3165              	.LVL490:
 3166              	.L167:
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3167              		.loc 16 862 3 is_stmt 1 view .LVU1149
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     {
 3168              		.loc 16 881 5 view .LVU1150
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3169              		.loc 16 884 7 view .LVU1151
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3170              		.loc 16 884 10 is_stmt 0 view .LVU1152
 3171 005e 09EB860A 		add	r10, r9, r6, lsl #2
 3172              	.LVL491:
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3173              		.loc 16 887 7 is_stmt 1 view .LVU1153
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3174              		.loc 16 890 7 view .LVU1154
 890:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3175              		.loc 16 890 12 is_stmt 0 view .LVU1155
 3176 0062 D8F80420 		ldr	r2, [r8, #4]
 3177              	.LVL492:
 887:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 3178              		.loc 16 887 11 view .LVU1156
 3179 0066 0446     		mov	r4, r0
 3180 0068 EFE7     		b	.L166
 3181              	.LVL493:
 3182              	.L171:
 969:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 970:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 971:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****     status = ARM_MATH_SUCCESS;
 3183              		.loc 16 971 5 is_stmt 1 view .LVU1157
 972:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   }
 973:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** 
 974:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   /* Return to application */
 975:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c ****   return (status);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 233


 3184              		.loc 16 975 3 view .LVU1158
 976:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_f32.c **** }
 3185              		.loc 16 976 1 is_stmt 0 view .LVU1159
 3186 006a 0020     		movs	r0, #0
 3187              	.LVL494:
 3188              		.loc 16 976 1 view .LVU1160
 3189 006c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3190              	.LVL495:
 3191              	.L173:
 3192              		.loc 16 976 1 view .LVU1161
 3193              		.align	2
 3194              	.L172:
 3195 0070 00000000 		.word	0
 3196              		.cfi_endproc
 3197              	.LFE131:
 3199              		.section	.text.arm_mat_mult_fast_q15,"ax",%progbits
 3200              		.align	1
 3201              		.global	arm_mat_mult_fast_q15
 3202              		.syntax unified
 3203              		.thumb
 3204              		.thumb_func
 3206              	arm_mat_mult_fast_q15:
 3207              	.LVL496:
 3208              	.LFB132:
 3209              		.file 17 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Title:        arm_mat_mult_fast_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Description:  Q15 matrix multiplication (fast variant)
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @ingroup groupMatrix
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 234


  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @addtogroup MatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @brief         Q15 matrix multiplication (fast variant).
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @param[in]     pState     points to the array for storing intermediate results
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @par           Scaling and Overflow Behavior
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    The difference between the function \ref arm_mat_mult_q15() and this fast varian
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    the fast variant use a 32-bit rather than a 64-bit accumulator.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    The result of each 1.15 x 1.15 multiplication is truncated to
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    2.30 format. These intermediate results are accumulated in a 32-bit register in 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    format. Finally, the accumulator is saturated and converted to a 1.15 result.
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @par
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    The fast version has the same overflow behavior as the standard version but prov
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    less precision since it discards the low 16 bits of each multiplication result.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    In order to avoid overflows completely the input signals must be scaled down.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    as a total of numColsA additions are computed internally for each output element
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   @remark
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    Refer to \ref arm_mat_mult_q15() for a slower implementation of this function
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****                    which uses 64-bit accumulation to provide higher precision.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****  */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** arm_status arm_mat_mult_fast_q15(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         arm_matrix_instance_q15 * pDst,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t                   * pState)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** {
 3210              		.loc 17 72 1 is_stmt 1 view -0
 3211              		.cfi_startproc
 3212              		@ args = 0, pretend = 0, frame = 64
 3213              		@ frame_needed = 0, uses_anonymous_args = 0
 3214              		.loc 17 72 1 is_stmt 0 view .LVU1163
 3215 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 3216              	.LCFI25:
 3217              		.cfi_def_cfa_offset 36
 3218              		.cfi_offset 4, -36
 3219              		.cfi_offset 5, -32
 3220              		.cfi_offset 6, -28
 3221              		.cfi_offset 7, -24
 3222              		.cfi_offset 8, -20
 3223              		.cfi_offset 9, -16
 3224              		.cfi_offset 10, -12
 3225              		.cfi_offset 11, -8
 3226              		.cfi_offset 14, -4
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 235


 3227 0004 91B0     		sub	sp, sp, #68
 3228              	.LCFI26:
 3229              		.cfi_def_cfa_offset 104
 3230 0006 0690     		str	r0, [sp, #24]
 3231 0008 0F92     		str	r2, [sp, #60]
 3232 000a 1F46     		mov	r7, r3
 3233 000c 0793     		str	r3, [sp, #28]
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q31_t sum;                                     /* Accumulator */
 3234              		.loc 17 73 9 is_stmt 1 view .LVU1164
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t *pSrcBT = pState;                        /* Input data matrix pointer for transpose *
 3235              		.loc 17 74 9 view .LVU1165
 3236              	.LVL497:
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type *
 3237              		.loc 17 75 9 view .LVU1166
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type *
 3238              		.loc 17 76 9 view .LVU1167
 3239              		.loc 17 76 28 is_stmt 0 view .LVU1168
 3240 000e 4B68     		ldr	r3, [r1, #4]
 3241              	.LVL498:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t *px;                                     /* Temporary output data matrix pointer */
 3242              		.loc 17 77 9 is_stmt 1 view .LVU1169
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 3243              		.loc 17 78 9 view .LVU1170
 3244              		.loc 17 78 18 is_stmt 0 view .LVU1171
 3245 0010 0246     		mov	r2, r0
 3246              	.LVL499:
 3247              		.loc 17 78 18 view .LVU1172
 3248 0012 0088     		ldrh	r0, [r0]
 3249              	.LVL500:
 3250              		.loc 17 78 18 view .LVU1173
 3251 0014 0D90     		str	r0, [sp, #52]
 3252              	.LVL501:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 3253              		.loc 17 79 9 is_stmt 1 view .LVU1174
 3254              		.loc 17 79 18 is_stmt 0 view .LVU1175
 3255 0016 4E88     		ldrh	r6, [r1, #2]
 3256 0018 0B96     		str	r6, [sp, #44]
 3257              	.LVL502:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 3258              		.loc 17 80 9 is_stmt 1 view .LVU1176
 3259              		.loc 17 80 18 is_stmt 0 view .LVU1177
 3260 001a 5288     		ldrh	r2, [r2, #2]
 3261              	.LVL503:
 3262              		.loc 17 80 18 view .LVU1178
 3263 001c 0E92     		str	r2, [sp, #56]
 3264              	.LVL504:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint16_t numRowsB = pSrcB->numRows;            /* Number of rows of input matrix B */
 3265              		.loc 17 81 9 is_stmt 1 view .LVU1179
 3266              		.loc 17 81 18 is_stmt 0 view .LVU1180
 3267 001e B1F800B0 		ldrh	fp, [r1]
 3268              	.LVL505:
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
 3269              		.loc 17 82 9 is_stmt 1 view .LVU1181
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 3270              		.loc 17 83 9 view .LVU1182
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 236


  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q31_t in;                                      /* Temporary variable to hold the input valu
 3271              		.loc 17 86 9 view .LVU1183
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q31_t inA1, inB1, inA2, inB2;
 3272              		.loc 17 87 9 view .LVU1184
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q31_t sum2, sum3, sum4;
 3273              		.loc 17 88 9 view .LVU1185
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t *pInA2, *pInB2, *px2;
 3274              		.loc 17 89 9 view .LVU1186
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         uint32_t j = 0;
 3275              		.loc 17 90 9 view .LVU1187
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 3276              		.loc 17 82 31 is_stmt 0 view .LVU1188
 3277 0022 5D46     		mov	r5, fp
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 3278              		.loc 17 82 23 view .LVU1189
 3279 0024 0024     		movs	r4, #0
 3280 0026 21E0     		b	.L179
 3281              	.LVL506:
 3282              	.L176:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t in;                                      /* Temporary variable to hold the input valu
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         q15_t inA1, inB1, inA2, inB2;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   /* Check for matrix mismatch condition */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   else
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Matrix transpose */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     do
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* The pointer px is set to starting address of column being processed */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pSrcBT + i;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Apply loop unrolling and exchange columns with row elements */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB >> 2U;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****        ** a second loop below computes the remaining 1 to 3 samples. */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read two elements from row */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = read_q15x2_ia ((q15_t **) &pInB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 237


 3283              		.loc 17 128 9 is_stmt 1 view .LVU1190
 3284              	.LBB269:
 3285              	.LBI269:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3286              		.loc 7 95 28 view .LVU1191
 3287              	.LBB270:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3288              		.loc 7 98 3 view .LVU1192
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3289              		.loc 7 101 3 view .LVU1193
 3290 0028 1968     		ldr	r1, [r3]	@ unaligned
 3291              	.LVL507:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3292              		.loc 7 106 2 view .LVU1194
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3293              		.loc 7 107 2 view .LVU1195
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3294              		.loc 7 107 2 is_stmt 0 view .LVU1196
 3295              	.LBE270:
 3296              	.LBE269:
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store one element in destination */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 3297              		.loc 17 132 9 is_stmt 1 view .LVU1197
 3298              		.loc 17 132 13 is_stmt 0 view .LVU1198
 3299 002a 1180     		strh	r1, [r2]	@ movhi
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 3300              		.loc 17 138 9 is_stmt 1 view .LVU1199
 3301              	.LVL508:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Unpack and store second element in destination */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 3302              		.loc 17 142 9 view .LVU1200
 3303              		.loc 17 142 15 is_stmt 0 view .LVU1201
 3304 002c 0914     		asrs	r1, r1, #16
 3305              	.LVL509:
 3306              		.loc 17 142 13 view .LVU1202
 3307 002e 22F81B10 		strh	r1, [r2, fp, lsl #1]	@ movhi
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 3308              		.loc 17 148 9 is_stmt 1 view .LVU1203
 3309              		.loc 17 148 12 is_stmt 0 view .LVU1204
 3310 0032 02EB8B0C 		add	ip, r2, fp, lsl #2
 3311              	.LVL510:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = read_q15x2_ia ((q15_t **) &pInB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 238


 3312              		.loc 17 150 9 is_stmt 1 view .LVU1205
 3313              	.LBB271:
 3314              	.LBI271:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3315              		.loc 7 95 28 view .LVU1206
 3316              	.LBB272:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3317              		.loc 7 98 3 view .LVU1207
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3318              		.loc 7 101 3 view .LVU1208
 3319 0036 5968     		ldr	r1, [r3, #4]	@ unaligned
 3320              	.LVL511:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3321              		.loc 7 106 2 view .LVU1209
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3322              		.loc 7 106 8 is_stmt 0 view .LVU1210
 3323 0038 0833     		adds	r3, r3, #8
 3324              	.LVL512:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3325              		.loc 7 107 2 is_stmt 1 view .LVU1211
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3326              		.loc 7 107 2 is_stmt 0 view .LVU1212
 3327              	.LBE272:
 3328              	.LBE271:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 3329              		.loc 17 152 9 is_stmt 1 view .LVU1213
 3330              		.loc 17 152 13 is_stmt 0 view .LVU1214
 3331 003a 22F82B10 		strh	r1, [r2, fp, lsl #2]	@ movhi
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 3332              		.loc 17 156 9 is_stmt 1 view .LVU1215
 3333              	.LVL513:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 3334              		.loc 17 159 9 view .LVU1216
 3335              		.loc 17 159 15 is_stmt 0 view .LVU1217
 3336 003e 0914     		asrs	r1, r1, #16
 3337              	.LVL514:
 3338              		.loc 17 159 13 view .LVU1218
 3339 0040 2CF81B10 		strh	r1, [ip, fp, lsl #1]	@ movhi
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) in;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 3340              		.loc 17 163 9 is_stmt 1 view .LVU1219
 3341              		.loc 17 163 12 is_stmt 0 view .LVU1220
 3342 0044 0CEB8B02 		add	r2, ip, fp, lsl #2
 3343              	.LVL515:
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read one element from row */
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 239


 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store one element in destination */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         in = *pInB++;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = in;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement column loop counter */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 3344              		.loc 17 191 9 is_stmt 1 view .LVU1221
 3345              		.loc 17 191 12 is_stmt 0 view .LVU1222
 3346 0048 0138     		subs	r0, r0, #1
 3347              	.LVL516:
 3348              	.L175:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3349              		.loc 17 122 13 is_stmt 1 view .LVU1223
 3350 004a 0028     		cmp	r0, #0
 3351 004c ECD1     		bne	.L176
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****        ** No loop unrolling is used. */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB % 0x4U;
 3352              		.loc 17 196 7 view .LVU1224
 3353              		.loc 17 196 22 is_stmt 0 view .LVU1225
 3354 004e 0996     		str	r6, [sp, #36]
 3355              		.loc 17 196 11 view .LVU1226
 3356 0050 06F00301 		and	r1, r6, #3
 3357              	.LVL517:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 3358              		.loc 17 198 7 is_stmt 1 view .LVU1227
 3359              		.loc 17 198 13 is_stmt 0 view .LVU1228
 3360 0054 05E0     		b	.L177
 3361              	.L178:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read and store input element in destination */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = *pInB++;
 3362              		.loc 17 201 9 is_stmt 1 view .LVU1229
 3363              	.LVL518:
 3364              		.loc 17 201 15 is_stmt 0 view .LVU1230
 3365 0056 33F9020B 		ldrsh	r0, [r3], #2
 3366              	.LVL519:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 240


 3367              		.loc 17 201 13 view .LVU1231
 3368 005a 1080     		strh	r0, [r2]	@ movhi
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numRowsB;
 3369              		.loc 17 204 9 is_stmt 1 view .LVU1232
 3370              		.loc 17 204 12 is_stmt 0 view .LVU1233
 3371 005c 02EB4B02 		add	r2, r2, fp, lsl #1
 3372              	.LVL520:
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement column loop counter */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 3373              		.loc 17 207 9 is_stmt 1 view .LVU1234
 3374              		.loc 17 207 12 is_stmt 0 view .LVU1235
 3375 0060 0139     		subs	r1, r1, #1
 3376              	.LVL521:
 3377              	.L177:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3378              		.loc 17 198 13 is_stmt 1 view .LVU1236
 3379 0062 0029     		cmp	r1, #0
 3380 0064 F7D1     		bne	.L178
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i++;
 3381              		.loc 17 210 7 view .LVU1237
 3382              		.loc 17 210 8 is_stmt 0 view .LVU1238
 3383 0066 0134     		adds	r4, r4, #1
 3384              	.LVL522:
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Decrement row loop counter */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row--;
 3385              		.loc 17 213 7 is_stmt 1 view .LVU1239
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     } while (row > 0U);
 3386              		.loc 17 215 13 view .LVU1240
 3387              		.loc 17 215 5 is_stmt 0 view .LVU1241
 3388 0068 013D     		subs	r5, r5, #1
 3389              	.LVL523:
 3390              		.loc 17 215 5 view .LVU1242
 3391 006a 03D0     		beq	.L202
 3392              	.LVL524:
 3393              	.L179:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 3394              		.loc 17 112 5 is_stmt 1 view .LVU1243
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3395              		.loc 17 115 7 view .LVU1244
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3396              		.loc 17 115 10 is_stmt 0 view .LVU1245
 3397 006c 07EB4402 		add	r2, r7, r4, lsl #1
 3398              	.LVL525:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3399              		.loc 17 118 7 is_stmt 1 view .LVU1246
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3400              		.loc 17 118 22 is_stmt 0 view .LVU1247
 3401 0070 B008     		lsrs	r0, r6, #2
 3402              	.LVL526:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 241


 3403              		.loc 17 122 7 is_stmt 1 view .LVU1248
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3404              		.loc 17 122 13 is_stmt 0 view .LVU1249
 3405 0072 EAE7     		b	.L175
 3406              	.LVL527:
 3407              	.L202:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Reset variables for usage in following multiplication process */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     row = numRowsA;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     i = 0U;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 3408              		.loc 17 220 8 view .LVU1250
 3409 0074 0C95     		str	r5, [sp, #48]
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     i = 0U;
 3410              		.loc 17 218 5 is_stmt 1 view .LVU1251
 3411              	.LVL528:
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 3412              		.loc 17 219 5 view .LVU1252
 3413              		.loc 17 220 5 view .LVU1253
 3414              		.loc 17 220 8 is_stmt 0 view .LVU1254
 3415 0076 0F9B     		ldr	r3, [sp, #60]
 3416              	.LVL529:
 3417              		.loc 17 220 8 view .LVU1255
 3418 0078 5B68     		ldr	r3, [r3, #4]
 3419 007a 0393     		str	r3, [sp, #12]
 3420              	.LVL530:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Process two rows from matrix A at a time and output two rows at a time */
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     row = row >> 1U;
 3421              		.loc 17 224 5 is_stmt 1 view .LVU1256
 3422              		.loc 17 224 9 is_stmt 0 view .LVU1257
 3423 007c 0D9A     		ldr	r2, [sp, #52]
 3424 007e 5208     		lsrs	r2, r2, #1
 3425 0080 0892     		str	r2, [sp, #32]
 3426              	.LVL531:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px2 = px + numColsB;
 3427              		.loc 17 225 5 is_stmt 1 view .LVU1258
 3428              		.loc 17 225 14 is_stmt 0 view .LVU1259
 3429 0082 099A     		ldr	r2, [sp, #36]
 3430              	.LVL532:
 3431              		.loc 17 225 14 view .LVU1260
 3432 0084 5100     		lsls	r1, r2, #1
 3433              	.LVL533:
 3434              		.loc 17 225 14 view .LVU1261
 3435 0086 0A91     		str	r1, [sp, #40]
 3436              		.loc 17 225 9 view .LVU1262
 3437 0088 03EB4203 		add	r3, r3, r2, lsl #1
 3438              	.LVL534:
 3439              		.loc 17 225 9 view .LVU1263
 3440 008c 0293     		str	r3, [sp, #8]
 3441              	.LVL535:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* row loop */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     while (row > 0U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 242


 3442              		.loc 17 230 5 is_stmt 1 view .LVU1264
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     px = pDst->pData;
 3443              		.loc 17 219 7 is_stmt 0 view .LVU1265
 3444 008e 0595     		str	r5, [sp, #20]
 3445 0090 CDF810B0 		str	fp, [sp, #16]
 3446 0094 DDF838B0 		ldr	fp, [sp, #56]
 3447              	.LVL536:
 3448              		.loc 17 230 11 view .LVU1266
 3449 0098 6BE0     		b	.L180
 3450              	.LVL537:
 3451              	.L183:
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* For every row wise process, column loop counter is to be initiated */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB;
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB da
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInB = pSrcBT;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Process two (transposed) columns from matrix B at a time */
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = col >> 1U;
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* column loop */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0U)
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set variable sum, that acts as accumulator, to zero */
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum = 0;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Initiate pointer pInA to point to starting address of column being processed */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA = pSrcA->pData + i;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum2 = 0;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Read in two elements at once - allows dual MAC instruction */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 1U;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2U;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = read_q15x2_ia ((q15_t **) &pInA);
 3452              		.loc 17 274 11 is_stmt 1 view .LVU1267
 3453              	.LBB273:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 243


 3454              	.LBI273:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3455              		.loc 7 95 28 view .LVU1268
 3456              	.LBB274:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3457              		.loc 7 98 3 view .LVU1269
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3458              		.loc 7 101 3 view .LVU1270
 3459 009a 5EF804CB 		ldr	ip, [lr], #4	@ unaligned
 3460              	.LVL538:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3461              		.loc 7 106 2 view .LVU1271
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3462              		.loc 7 107 2 view .LVU1272
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3463              		.loc 7 107 2 is_stmt 0 view .LVU1273
 3464              	.LBE274:
 3465              	.LBE273:
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = read_q15x2_ia ((q15_t **) &pInB);
 3466              		.loc 17 275 11 is_stmt 1 view .LVU1274
 3467              	.LBB275:
 3468              	.LBI275:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3469              		.loc 7 95 28 view .LVU1275
 3470              	.LBB276:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3471              		.loc 7 98 3 view .LVU1276
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3472              		.loc 7 101 3 view .LVU1277
 3473 009e 58F8041B 		ldr	r1, [r8], #4	@ unaligned
 3474              	.LVL539:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3475              		.loc 7 106 2 view .LVU1278
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3476              		.loc 7 107 2 view .LVU1279
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3477              		.loc 7 107 2 is_stmt 0 view .LVU1280
 3478              	.LBE276:
 3479              	.LBE275:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = read_q15x2_ia ((q15_t **) &pInA2);
 3480              		.loc 17 277 11 is_stmt 1 view .LVU1281
 3481              	.LBB277:
 3482              	.LBI277:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3483              		.loc 7 95 28 view .LVU1282
 3484              	.LBB278:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3485              		.loc 7 98 3 view .LVU1283
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3486              		.loc 7 101 3 view .LVU1284
 3487 00a2 5AF8043B 		ldr	r3, [r10], #4	@ unaligned
 3488              	.LVL540:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3489              		.loc 7 106 2 view .LVU1285
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3490              		.loc 7 107 2 view .LVU1286
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 244


 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3491              		.loc 7 107 2 is_stmt 0 view .LVU1287
 3492              	.LBE278:
 3493              	.LBE277:
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = read_q15x2_ia ((q15_t **) &pInB2);
 3494              		.loc 17 278 11 is_stmt 1 view .LVU1288
 3495              	.LBB279:
 3496              	.LBI279:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3497              		.loc 7 95 28 view .LVU1289
 3498              	.LBB280:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3499              		.loc 7 98 3 view .LVU1290
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3500              		.loc 7 101 3 view .LVU1291
 3501 00a6 59F8044B 		ldr	r4, [r9], #4	@ unaligned
 3502              	.LVL541:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3503              		.loc 7 106 2 view .LVU1292
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3504              		.loc 7 107 2 view .LVU1293
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3505              		.loc 7 107 2 is_stmt 0 view .LVU1294
 3506              	.LBE280:
 3507              	.LBE279:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Multiply and Accumulates */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 3508              		.loc 17 281 11 is_stmt 1 view .LVU1295
 3509              	.LBB281:
 3510              	.LBI281:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3511              		.loc 3 1906 31 view .LVU1296
 3512              	.LBB282:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3513              		.loc 3 1908 3 view .LVU1297
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3514              		.loc 3 1910 3 view .LVU1298
 3515              		.syntax unified
 3516              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3517 00aa 2CFB0166 		smlad r6, ip, r1, r6
 3518              	@ 0 "" 2
 3519              	.LVL542:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3520              		.loc 3 1911 3 view .LVU1299
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3521              		.loc 3 1911 3 is_stmt 0 view .LVU1300
 3522              		.thumb
 3523              		.syntax unified
 3524              	.LBE282:
 3525              	.LBE281:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum2 = __SMLAD(inA1, inB2, sum2);
 3526              		.loc 17 282 11 is_stmt 1 view .LVU1301
 3527              	.LBB283:
 3528              	.LBI283:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3529              		.loc 3 1906 31 view .LVU1302
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 245


 3530              	.LBB284:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3531              		.loc 3 1908 3 view .LVU1303
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3532              		.loc 3 1910 3 view .LVU1304
 3533              		.syntax unified
 3534              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3535 00ae 2CFB0455 		smlad r5, ip, r4, r5
 3536              	@ 0 "" 2
 3537              	.LVL543:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3538              		.loc 3 1911 3 view .LVU1305
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3539              		.loc 3 1911 3 is_stmt 0 view .LVU1306
 3540              		.thumb
 3541              		.syntax unified
 3542              	.LBE284:
 3543              	.LBE283:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum3 = __SMLAD(inA2, inB1, sum3);
 3544              		.loc 17 283 11 is_stmt 1 view .LVU1307
 3545              	.LBB285:
 3546              	.LBI285:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3547              		.loc 3 1906 31 view .LVU1308
 3548              	.LBB286:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3549              		.loc 3 1908 3 view .LVU1309
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3550              		.loc 3 1910 3 view .LVU1310
 3551              		.syntax unified
 3552              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3553 00b2 23FB0101 		smlad r1, r3, r1, r0
 3554              	@ 0 "" 2
 3555              	.LVL544:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3556              		.loc 3 1911 3 view .LVU1311
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3557              		.loc 3 1911 3 is_stmt 0 view .LVU1312
 3558              		.thumb
 3559              		.syntax unified
 3560              	.LBE286:
 3561              	.LBE285:
 3562              		.loc 17 283 16 view .LVU1313
 3563 00b6 0846     		mov	r0, r1
 3564              	.LVL545:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum4 = __SMLAD(inA2, inB2, sum4);
 3565              		.loc 17 284 11 is_stmt 1 view .LVU1314
 3566              	.LBB287:
 3567              	.LBI287:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3568              		.loc 3 1906 31 view .LVU1315
 3569              	.LBB288:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3570              		.loc 3 1908 3 view .LVU1316
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3571              		.loc 3 1910 3 view .LVU1317
 3572              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 246


 3573              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3574 00b8 23FB0423 		smlad r3, r3, r4, r2
 3575              	@ 0 "" 2
 3576              	.LVL546:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3577              		.loc 3 1911 3 view .LVU1318
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3578              		.loc 3 1911 3 is_stmt 0 view .LVU1319
 3579              		.thumb
 3580              		.syntax unified
 3581              	.LBE288:
 3582              	.LBE287:
 3583              		.loc 17 284 16 view .LVU1320
 3584 00bc 1A46     		mov	r2, r3
 3585              	.LVL547:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *pInA++;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *pInB++;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Multiply and Accumulates */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA1 * inB1;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *pInA++;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *pInB++;
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA2 * inB2;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *pInA++;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *pInB++;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA1 * inB1;
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *pInA++;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *pInB++;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += inA2 * inB2;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement loop counter */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 3586              		.loc 17 306 11 is_stmt 1 view .LVU1321
 3587              		.loc 17 306 17 is_stmt 0 view .LVU1322
 3588 00be 013F     		subs	r7, r7, #1
 3589              	.LVL548:
 3590              	.L182:
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3591              		.loc 17 268 15 is_stmt 1 view .LVU1323
 3592 00c0 002F     		cmp	r7, #0
 3593 00c2 EAD1     		bne	.L183
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* process odd column samples */
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         if (numColsA & 1U) {
 3594              		.loc 17 311 9 view .LVU1324
 3595              		.loc 17 311 12 is_stmt 0 view .LVU1325
 3596 00c4 1BF0010F 		tst	fp, #1
 3597 00c8 0FD0     		beq	.L184
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = *pInA++;
 3598              		.loc 17 312 11 is_stmt 1 view .LVU1326
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 247


 3599              	.LVL549:
 3600              		.loc 17 312 18 is_stmt 0 view .LVU1327
 3601 00ca BEF90030 		ldrsh	r3, [lr]
 3602              	.LVL550:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = *pInB++;
 3603              		.loc 17 313 11 is_stmt 1 view .LVU1328
 3604              		.loc 17 313 18 is_stmt 0 view .LVU1329
 3605 00ce B8F90010 		ldrsh	r1, [r8]
 3606              	.LVL551:
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = *pInA2++;
 3607              		.loc 17 314 11 is_stmt 1 view .LVU1330
 3608              		.loc 17 314 18 is_stmt 0 view .LVU1331
 3609 00d2 BAF90040 		ldrsh	r4, [r10]
 3610              	.LVL552:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = *pInB2++;
 3611              		.loc 17 315 11 is_stmt 1 view .LVU1332
 3612              		.loc 17 315 18 is_stmt 0 view .LVU1333
 3613 00d6 B9F90070 		ldrsh	r7, [r9]
 3614              	.LVL553:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  += inA1 * inB1;
 3615              		.loc 17 316 11 is_stmt 1 view .LVU1334
 3616              		.loc 17 316 16 is_stmt 0 view .LVU1335
 3617 00da 01FB0366 		mla	r6, r1, r3, r6
 3618              	.LVL554:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum2 += inA1 * inB2;
 3619              		.loc 17 317 11 is_stmt 1 view .LVU1336
 3620              		.loc 17 317 16 is_stmt 0 view .LVU1337
 3621 00de 07FB0355 		mla	r5, r7, r3, r5
 3622              	.LVL555:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum3 += inA2 * inB1;
 3623              		.loc 17 318 11 is_stmt 1 view .LVU1338
 3624              		.loc 17 318 16 is_stmt 0 view .LVU1339
 3625 00e2 04FB0100 		mla	r0, r4, r1, r0
 3626              	.LVL556:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum4 += inA2 * inB2;
 3627              		.loc 17 319 11 is_stmt 1 view .LVU1340
 3628              		.loc 17 319 16 is_stmt 0 view .LVU1341
 3629 00e6 07FB0422 		mla	r2, r7, r4, r2
 3630              	.LVL557:
 3631              	.L184:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA % 0x4U;
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) *pInA++ * *pInB++;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement loop counter */
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Saturate and store result in destination buffer */
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++  = (q15_t) (sum >> 15);
 3632              		.loc 17 335 9 is_stmt 1 view .LVU1342
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 248


 3633              		.loc 17 335 18 is_stmt 0 view .LVU1343
 3634 00ea 46F3CF36 		sbfx	r6, r6, #15, #16
 3635              	.LVL558:
 3636              		.loc 17 335 16 view .LVU1344
 3637 00ee 0399     		ldr	r1, [sp, #12]
 3638 00f0 0B46     		mov	r3, r1
 3639 00f2 23F8046B 		strh	r6, [r3], #4	@ movhi
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++  = (q15_t) (sum2 >> 15);
 3640              		.loc 17 338 9 is_stmt 1 view .LVU1345
 3641              	.LVL559:
 3642              		.loc 17 338 18 is_stmt 0 view .LVU1346
 3643 00f6 45F3CF35 		sbfx	r5, r5, #15, #16
 3644              	.LVL560:
 3645              		.loc 17 338 16 view .LVU1347
 3646 00fa 4D80     		strh	r5, [r1, #2]	@ movhi
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum3 >> 15);
 3647              		.loc 17 339 9 is_stmt 1 view .LVU1348
 3648              	.LVL561:
 3649              		.loc 17 339 18 is_stmt 0 view .LVU1349
 3650 00fc 40F3CF30 		sbfx	r0, r0, #15, #16
 3651              	.LVL562:
 3652              		.loc 17 339 16 view .LVU1350
 3653 0100 029C     		ldr	r4, [sp, #8]
 3654 0102 2146     		mov	r1, r4
 3655 0104 21F8040B 		strh	r0, [r1], #4	@ movhi
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum4 >> 15);
 3656              		.loc 17 340 9 is_stmt 1 view .LVU1351
 3657              	.LVL563:
 3658              		.loc 17 340 18 is_stmt 0 view .LVU1352
 3659 0108 42F3CF32 		sbfx	r2, r2, #15, #16
 3660              	.LVL564:
 3661              		.loc 17 340 16 view .LVU1353
 3662 010c 6280     		strh	r2, [r4, #2]	@ movhi
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         j += numRowsB * 2;
 3663              		.loc 17 341 9 is_stmt 1 view .LVU1354
 3664              		.loc 17 341 11 is_stmt 0 view .LVU1355
 3665 010e 019A     		ldr	r2, [sp, #4]
 3666 0110 0498     		ldr	r0, [sp, #16]
 3667 0112 02EB4002 		add	r2, r2, r0, lsl #1
 3668 0116 0192     		str	r2, [sp, #4]
 3669              	.LVL565:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement column loop counter */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 3670              		.loc 17 345 9 is_stmt 1 view .LVU1356
 3671              		.loc 17 345 12 is_stmt 0 view .LVU1357
 3672 0118 009A     		ldr	r2, [sp]
 3673              	.LVL566:
 3674              		.loc 17 345 12 view .LVU1358
 3675 011a 013A     		subs	r2, r2, #1
 3676 011c 0092     		str	r2, [sp]
 3677              	.LVL567:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         j += numRowsB * 2;
 3678              		.loc 17 340 13 view .LVU1359
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 249


 3679 011e 0291     		str	r1, [sp, #8]
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px2++ = (q15_t) (sum3 >> 15);
 3680              		.loc 17 338 12 view .LVU1360
 3681 0120 0393     		str	r3, [sp, #12]
 3682              	.LVL568:
 3683              	.L181:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3684              		.loc 17 245 13 is_stmt 1 view .LVU1361
 3685 0122 009B     		ldr	r3, [sp]
 3686 0124 A3B1     		cbz	r3, .L203
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3687              		.loc 17 248 9 view .LVU1362
 3688              	.LVL569:
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3689              		.loc 17 251 9 view .LVU1363
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3690              		.loc 17 251 21 is_stmt 0 view .LVU1364
 3691 0126 069B     		ldr	r3, [sp, #24]
 3692 0128 5B68     		ldr	r3, [r3, #4]
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3693              		.loc 17 251 29 view .LVU1365
 3694 012a 059A     		ldr	r2, [sp, #20]
 3695 012c 03EB420E 		add	lr, r3, r2, lsl #1
 3696              	.LVL570:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 3697              		.loc 17 254 9 is_stmt 1 view .LVU1366
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 3698              		.loc 17 255 9 view .LVU1367
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 3699              		.loc 17 256 9 view .LVU1368
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 3700              		.loc 17 257 9 view .LVU1369
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA2 = pInA + numColsA;
 3701              		.loc 17 257 24 is_stmt 0 view .LVU1370
 3702 0130 079B     		ldr	r3, [sp, #28]
 3703 0132 019A     		ldr	r2, [sp, #4]
 3704 0134 03EB4208 		add	r8, r3, r2, lsl #1
 3705              	.LVL571:
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 3706              		.loc 17 258 9 is_stmt 1 view .LVU1371
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB2 = pInB + numRowsB;
 3707              		.loc 17 258 22 is_stmt 0 view .LVU1372
 3708 0138 0EEB4B0A 		add	r10, lr, fp, lsl #1
 3709              	.LVL572:
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3710              		.loc 17 259 9 is_stmt 1 view .LVU1373
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3711              		.loc 17 259 22 is_stmt 0 view .LVU1374
 3712 013c 049B     		ldr	r3, [sp, #16]
 3713 013e 08EB4309 		add	r9, r8, r3, lsl #1
 3714              	.LVL573:
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 3715              		.loc 17 262 9 is_stmt 1 view .LVU1375
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #else
 3716              		.loc 17 262 27 is_stmt 0 view .LVU1376
 3717 0142 4FEA5B07 		lsr	r7, fp, #1
 3718              	.LVL574:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 250


 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3719              		.loc 17 268 9 is_stmt 1 view .LVU1377
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + j;
 3720              		.loc 17 256 14 is_stmt 0 view .LVU1378
 3721 0146 0022     		movs	r2, #0
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum4 = 0;
 3722              		.loc 17 255 14 view .LVU1379
 3723 0148 1046     		mov	r0, r2
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum3 = 0;
 3724              		.loc 17 254 14 view .LVU1380
 3725 014a 1546     		mov	r5, r2
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3726              		.loc 17 248 13 view .LVU1381
 3727 014c 1646     		mov	r6, r2
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3728              		.loc 17 268 15 view .LVU1382
 3729 014e B7E7     		b	.L182
 3730              	.LVL575:
 3731              	.L203:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = i + numColsA;
 3732              		.loc 17 349 7 is_stmt 1 view .LVU1383
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = i + numColsA;
 3733              		.loc 17 352 7 view .LVU1384
 3734              		.loc 17 352 9 is_stmt 0 view .LVU1385
 3735 0150 059B     		ldr	r3, [sp, #20]
 3736              	.LVL576:
 3737              		.loc 17 352 9 view .LVU1386
 3738 0152 03EB4B03 		add	r3, r3, fp, lsl #1
 3739 0156 0593     		str	r3, [sp, #20]
 3740              	.LVL577:
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = px2 + (numColsB & 1U);
 3741              		.loc 17 353 7 is_stmt 1 view .LVU1387
 3742              		.loc 17 353 28 is_stmt 0 view .LVU1388
 3743 0158 0B9B     		ldr	r3, [sp, #44]
 3744              	.LVL578:
 3745              		.loc 17 353 28 view .LVU1389
 3746 015a 03F00103 		and	r3, r3, #1
 3747              		.loc 17 353 10 view .LVU1390
 3748 015e 029A     		ldr	r2, [sp, #8]
 3749 0160 02EB4303 		add	r3, r2, r3, lsl #1
 3750 0164 0393     		str	r3, [sp, #12]
 3751              	.LVL579:
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px2 = px + numColsB;
 3752              		.loc 17 354 7 is_stmt 1 view .LVU1391
 3753              		.loc 17 354 11 is_stmt 0 view .LVU1392
 3754 0166 0A9A     		ldr	r2, [sp, #40]
 3755 0168 1344     		add	r3, r3, r2
 3756              	.LVL580:
 3757              		.loc 17 354 11 view .LVU1393
 3758 016a 0293     		str	r3, [sp, #8]
 3759              	.LVL581:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 251


 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Decrement row loop counter */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row--;
 3760              		.loc 17 358 7 is_stmt 1 view .LVU1394
 3761              		.loc 17 358 10 is_stmt 0 view .LVU1395
 3762 016c 089B     		ldr	r3, [sp, #32]
 3763              	.LVL582:
 3764              		.loc 17 358 10 view .LVU1396
 3765 016e 013B     		subs	r3, r3, #1
 3766 0170 0893     		str	r3, [sp, #32]
 3767              	.LVL583:
 3768              	.L180:
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     {
 3769              		.loc 17 230 11 is_stmt 1 view .LVU1397
 3770 0172 089B     		ldr	r3, [sp, #32]
 3771 0174 2BB1     		cbz	r3, .L204
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3772              		.loc 17 233 7 view .LVU1398
 3773              	.LVL584:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3774              		.loc 17 236 7 view .LVU1399
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 3775              		.loc 17 240 7 view .LVU1400
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       j = 0;
 3776              		.loc 17 240 11 is_stmt 0 view .LVU1401
 3777 0176 099B     		ldr	r3, [sp, #36]
 3778 0178 5B08     		lsrs	r3, r3, #1
 3779 017a 0093     		str	r3, [sp]
 3780              	.LVL585:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 3781              		.loc 17 241 7 is_stmt 1 view .LVU1402
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3782              		.loc 17 245 7 view .LVU1403
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 3783              		.loc 17 241 9 is_stmt 0 view .LVU1404
 3784 017c 0C9B     		ldr	r3, [sp, #48]
 3785              	.LVL586:
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif
 3786              		.loc 17 241 9 view .LVU1405
 3787 017e 0193     		str	r3, [sp, #4]
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3788              		.loc 17 245 13 view .LVU1406
 3789 0180 CFE7     		b	.L181
 3790              	.LVL587:
 3791              	.L204:
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute any remaining odd row/column below */
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #if defined (ARM_MATH_DSP)
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute remaining output column */
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     if (numColsB & 1U) {
 3792              		.loc 17 367 8 view .LVU1407
 3793 0182 DDF810B0 		ldr	fp, [sp, #16]
 3794              		.loc 17 367 5 is_stmt 1 view .LVU1408
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 252


 3795              		.loc 17 367 8 is_stmt 0 view .LVU1409
 3796 0186 0B99     		ldr	r1, [sp, #44]
 3797 0188 11F0010F 		tst	r1, #1
 3798 018c 41D0     		beq	.L187
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Avoid redundant computation of last element */
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       row = numRowsA & (~0x1);
 3799              		.loc 17 370 7 is_stmt 1 view .LVU1410
 3800              		.loc 17 370 11 is_stmt 0 view .LVU1411
 3801 018e 0D9B     		ldr	r3, [sp, #52]
 3802              	.LVL588:
 3803              		.loc 17 370 11 view .LVU1412
 3804 0190 23F0010C 		bic	ip, r3, #1
 3805              	.LVL589:
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* Point to remaining unfilled column in output matrix */
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pDst->pData + numColsB-1;
 3806              		.loc 17 373 7 is_stmt 1 view .LVU1413
 3807              		.loc 17 373 16 is_stmt 0 view .LVU1414
 3808 0194 0F9B     		ldr	r3, [sp, #60]
 3809 0196 5B68     		ldr	r3, [r3, #4]
 3810              		.loc 17 373 34 view .LVU1415
 3811 0198 099A     		ldr	r2, [sp, #36]
 3812 019a 02F1004E 		add	lr, r2, #-2147483648
 3813 019e 0EF1FF3E 		add	lr, lr, #-1
 3814              		.loc 17 373 10 view .LVU1416
 3815 01a2 03EB4E0E 		add	lr, r3, lr, lsl #1
 3816              	.LVL590:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInA = pSrcA->pData;
 3817              		.loc 17 374 7 is_stmt 1 view .LVU1417
 3818              		.loc 17 374 19 is_stmt 0 view .LVU1418
 3819 01a6 069B     		ldr	r3, [sp, #24]
 3820 01a8 5A68     		ldr	r2, [r3, #4]
 3821              	.LVL591:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* row loop */
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (row > 0)
 3822              		.loc 17 377 7 is_stmt 1 view .LVU1419
 3823 01aa 8946     		mov	r9, r1
 3824 01ac DDF83880 		ldr	r8, [sp, #56]
 3825 01b0 DDF81CA0 		ldr	r10, [sp, #28]
 3826              		.loc 17 377 13 is_stmt 0 view .LVU1420
 3827 01b4 20E0     		b	.L188
 3828              	.LVL592:
 3829              	.L190:
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* point to last column in matrix B */
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInB  = pSrcBT + numRowsB * (numColsB-1);
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set variable sum, that acts as accumulator, to zero */
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum  = 0;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Compute 4 columns at once */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2U;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 253


 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = read_q15x2_ia ((q15_t **) &pInA);
 3830              		.loc 17 392 11 is_stmt 1 view .LVU1421
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3831              		.loc 7 98 3 view .LVU1422
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3832              		.loc 7 101 3 view .LVU1423
 3833 01b6 1068     		ldr	r0, [r2]	@ unaligned
 3834              	.LVL593:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3835              		.loc 7 106 2 view .LVU1424
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3836              		.loc 7 107 2 view .LVU1425
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = read_q15x2_ia ((q15_t **) &pInA);
 3837              		.loc 17 393 11 view .LVU1426
 3838              	.LBB289:
 3839              	.LBI289:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3840              		.loc 7 95 28 view .LVU1427
 3841              	.LBB290:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3842              		.loc 7 98 3 view .LVU1428
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3843              		.loc 7 101 3 view .LVU1429
 3844 01b8 5468     		ldr	r4, [r2, #4]	@ unaligned
 3845              	.LVL594:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3846              		.loc 7 106 2 view .LVU1430
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3847              		.loc 7 106 8 is_stmt 0 view .LVU1431
 3848 01ba 0832     		adds	r2, r2, #8
 3849              	.LVL595:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3850              		.loc 7 107 2 is_stmt 1 view .LVU1432
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3851              		.loc 7 107 2 is_stmt 0 view .LVU1433
 3852              	.LBE290:
 3853              	.LBE289:
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = read_q15x2_ia ((q15_t **) &pInB);
 3854              		.loc 17 394 11 is_stmt 1 view .LVU1434
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3855              		.loc 7 98 3 view .LVU1435
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3856              		.loc 7 101 3 view .LVU1436
 3857 01bc 1F68     		ldr	r7, [r3]	@ unaligned
 3858              	.LVL596:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3859              		.loc 7 106 2 view .LVU1437
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3860              		.loc 7 107 2 view .LVU1438
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = read_q15x2_ia ((q15_t **) &pInB);
 3861              		.loc 17 395 11 view .LVU1439
 3862              	.LBB291:
 3863              	.LBI291:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 3864              		.loc 7 95 28 view .LVU1440
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 254


 3865              	.LBB292:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 3866              		.loc 7 98 3 view .LVU1441
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 3867              		.loc 7 101 3 view .LVU1442
 3868 01be 5E68     		ldr	r6, [r3, #4]	@ unaligned
 3869              	.LVL597:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3870              		.loc 7 106 2 view .LVU1443
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 3871              		.loc 7 106 8 is_stmt 0 view .LVU1444
 3872 01c0 0833     		adds	r3, r3, #8
 3873              	.LVL598:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3874              		.loc 7 107 2 is_stmt 1 view .LVU1445
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 3875              		.loc 7 107 2 is_stmt 0 view .LVU1446
 3876              	.LBE292:
 3877              	.LBE291:
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 3878              		.loc 17 397 11 is_stmt 1 view .LVU1447
 3879              	.LBB293:
 3880              	.LBI293:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3881              		.loc 3 1906 31 view .LVU1448
 3882              	.LBB294:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3883              		.loc 3 1908 3 view .LVU1449
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3884              		.loc 3 1910 3 view .LVU1450
 3885              		.syntax unified
 3886              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 3887 01c2 20FB0711 		smlad r1, r0, r7, r1
 3888              	@ 0 "" 2
 3889              	.LVL599:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3890              		.loc 3 1911 3 view .LVU1451
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3891              		.loc 3 1911 3 is_stmt 0 view .LVU1452
 3892              		.thumb
 3893              		.syntax unified
 3894              	.LBE294:
 3895              	.LBE293:
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA2, inB2, sum);
 3896              		.loc 17 398 11 is_stmt 1 view .LVU1453
 3897              	.LBB295:
 3898              	.LBI295:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 3899              		.loc 3 1906 31 view .LVU1454
 3900              	.LBB296:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 3901              		.loc 3 1908 3 view .LVU1455
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 3902              		.loc 3 1910 3 view .LVU1456
 3903              		.syntax unified
 3904              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 255


 3905 01c6 24FB0611 		smlad r1, r4, r6, r1
 3906              	@ 0 "" 2
 3907              	.LVL600:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3908              		.loc 3 1911 3 view .LVU1457
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 3909              		.loc 3 1911 3 is_stmt 0 view .LVU1458
 3910              		.thumb
 3911              		.syntax unified
 3912              	.LBE296:
 3913              	.LBE295:
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement loop counter */
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 3914              		.loc 17 401 11 is_stmt 1 view .LVU1459
 3915              		.loc 17 401 17 is_stmt 0 view .LVU1460
 3916 01ca 013D     		subs	r5, r5, #1
 3917              	.LVL601:
 3918              	.L189:
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3919              		.loc 17 390 15 is_stmt 1 view .LVU1461
 3920 01cc 002D     		cmp	r5, #0
 3921 01ce F2D1     		bne	.L190
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA & 3U;
 3922              		.loc 17 404 9 view .LVU1462
 3923              		.loc 17 404 16 is_stmt 0 view .LVU1463
 3924 01d0 08F00300 		and	r0, r8, #3
 3925              	.LVL602:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 3926              		.loc 17 405 9 is_stmt 1 view .LVU1464
 3927              		.loc 17 405 15 is_stmt 0 view .LVU1465
 3928 01d4 06E0     		b	.L191
 3929              	.L192:
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
 3930              		.loc 17 406 11 is_stmt 1 view .LVU1466
 3931              	.LVL603:
 3932              		.loc 17 406 27 is_stmt 0 view .LVU1467
 3933 01d6 32F9024B 		ldrsh	r4, [r2], #2
 3934              	.LVL604:
 3935              		.loc 17 406 39 view .LVU1468
 3936 01da 33F9025B 		ldrsh	r5, [r3], #2
 3937              	.LVL605:
 3938              		.loc 17 406 15 view .LVU1469
 3939 01de 05FB0411 		mla	r1, r5, r4, r1
 3940              	.LVL606:
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 3941              		.loc 17 407 11 is_stmt 1 view .LVU1470
 3942              		.loc 17 407 17 is_stmt 0 view .LVU1471
 3943 01e2 0138     		subs	r0, r0, #1
 3944              	.LVL607:
 3945              	.L191:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 3946              		.loc 17 405 15 is_stmt 1 view .LVU1472
 3947 01e4 0028     		cmp	r0, #0
 3948 01e6 F6D1     		bne	.L192
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 256


 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store result in destination buffer */
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px = (q15_t) (sum  >> 15);
 3949              		.loc 17 411 9 view .LVU1473
 3950              		.loc 17 411 15 is_stmt 0 view .LVU1474
 3951 01e8 41F3CF31 		sbfx	r1, r1, #15, #16
 3952              	.LVL608:
 3953              		.loc 17 411 13 view .LVU1475
 3954 01ec AEF80010 		strh	r1, [lr]	@ movhi
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         px += numColsB;
 3955              		.loc 17 412 9 is_stmt 1 view .LVU1476
 3956              		.loc 17 412 12 is_stmt 0 view .LVU1477
 3957 01f0 0A9B     		ldr	r3, [sp, #40]
 3958              	.LVL609:
 3959              		.loc 17 412 12 view .LVU1478
 3960 01f2 9E44     		add	lr, lr, r3
 3961              	.LVL610:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement row loop counter */
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         row--;
 3962              		.loc 17 415 9 is_stmt 1 view .LVU1479
 3963              		.loc 17 415 12 is_stmt 0 view .LVU1480
 3964 01f4 0CF1FF3C 		add	ip, ip, #-1
 3965              	.LVL611:
 3966              	.L188:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 3967              		.loc 17 377 13 is_stmt 1 view .LVU1481
 3968 01f8 BCF1000F 		cmp	ip, #0
 3969 01fc 09D0     		beq	.L187
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3970              		.loc 17 381 9 view .LVU1482
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3971              		.loc 17 381 46 is_stmt 0 view .LVU1483
 3972 01fe 09F1FF33 		add	r3, r9, #-1
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3973              		.loc 17 381 35 view .LVU1484
 3974 0202 03FB0BF3 		mul	r3, r3, fp
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3975              		.loc 17 381 24 view .LVU1485
 3976 0206 0AEB4303 		add	r3, r10, r3, lsl #1
 3977              	.LVL612:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3978              		.loc 17 384 9 is_stmt 1 view .LVU1486
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3979              		.loc 17 387 9 view .LVU1487
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3980              		.loc 17 387 27 is_stmt 0 view .LVU1488
 3981 020a 4FEA9805 		lsr	r5, r8, #2
 3982              	.LVL613:
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3983              		.loc 17 390 9 is_stmt 1 view .LVU1489
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 3984              		.loc 17 384 14 is_stmt 0 view .LVU1490
 3985 020e 0021     		movs	r1, #0
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 3986              		.loc 17 390 15 view .LVU1491
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 257


 3987 0210 DCE7     		b	.L189
 3988              	.LVL614:
 3989              	.L187:
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Compute remaining output row */
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     if (numRowsA & 1U) {
 3990              		.loc 17 420 5 is_stmt 1 view .LVU1492
 3991              		.loc 17 420 8 is_stmt 0 view .LVU1493
 3992 0212 0D9B     		ldr	r3, [sp, #52]
 3993 0214 13F0010F 		tst	r3, #1
 3994 0218 3CD0     		beq	.L194
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* point to last row in output matrix */
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       px = pDst->pData + (numColsB) * (numRowsA-1);
 3995              		.loc 17 423 7 is_stmt 1 view .LVU1494
 3996              		.loc 17 423 16 is_stmt 0 view .LVU1495
 3997 021a 0F9A     		ldr	r2, [sp, #60]
 3998 021c 5568     		ldr	r5, [r2, #4]
 3999              		.loc 17 423 48 view .LVU1496
 4000 021e 581E     		subs	r0, r3, #1
 4001              		.loc 17 423 37 view .LVU1497
 4002 0220 0B9B     		ldr	r3, [sp, #44]
 4003 0222 00FB03F3 		mul	r3, r0, r3
 4004              		.loc 17 423 10 view .LVU1498
 4005 0226 05EB4305 		add	r5, r5, r3, lsl #1
 4006              	.LVL615:
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       pInB  = pSrcBT;
 4007              		.loc 17 425 7 is_stmt 1 view .LVU1499
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       col = numColsB;
 4008              		.loc 17 426 7 view .LVU1500
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       i = 0U;
 4009              		.loc 17 427 7 view .LVU1501
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       /* col loop */
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       while (col > 0)
 4010              		.loc 17 430 7 view .LVU1502
 4011 022a AB46     		mov	fp, r5
 4012 022c 099F     		ldr	r7, [sp, #36]
 4013 022e DDF838C0 		ldr	ip, [sp, #56]
 4014 0232 DDF818E0 		ldr	lr, [sp, #24]
 4015 0236 079A     		ldr	r2, [sp, #28]
 4016              		.loc 17 430 13 is_stmt 0 view .LVU1503
 4017 0238 21E0     		b	.L195
 4018              	.LVL616:
 4019              	.L197:
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* point to last row in matrix A */
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         pInA = pSrcA->pData + (numRowsA-1) * numColsA;
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Set variable sum, that acts as accumulator, to zero */
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         sum  = 0;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Compute 4 columns at once */
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA >> 2U;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 258


 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* matrix multiplication */
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U)
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA1 = read_q15x2_ia ((q15_t **) &pInA);
 4020              		.loc 17 444 11 is_stmt 1 view .LVU1504
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4021              		.loc 7 98 3 view .LVU1505
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4022              		.loc 7 101 3 view .LVU1506
 4023 023a 1E68     		ldr	r6, [r3]	@ unaligned
 4024              	.LVL617:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4025              		.loc 7 106 2 view .LVU1507
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4026              		.loc 7 107 2 view .LVU1508
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inA2 = read_q15x2_ia ((q15_t **) &pInA);
 4027              		.loc 17 445 11 view .LVU1509
 4028              	.LBB297:
 4029              	.LBI297:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 4030              		.loc 7 95 28 view .LVU1510
 4031              	.LBB298:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4032              		.loc 7 98 3 view .LVU1511
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4033              		.loc 7 101 3 view .LVU1512
 4034 023c 5C68     		ldr	r4, [r3, #4]	@ unaligned
 4035              	.LVL618:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4036              		.loc 7 106 2 view .LVU1513
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4037              		.loc 7 106 8 is_stmt 0 view .LVU1514
 4038 023e 0833     		adds	r3, r3, #8
 4039              	.LVL619:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4040              		.loc 7 107 2 is_stmt 1 view .LVU1515
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4041              		.loc 7 107 2 is_stmt 0 view .LVU1516
 4042              	.LBE298:
 4043              	.LBE297:
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB1 = read_q15x2_ia ((q15_t **) &pInB);
 4044              		.loc 17 446 11 is_stmt 1 view .LVU1517
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4045              		.loc 7 98 3 view .LVU1518
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4046              		.loc 7 101 3 view .LVU1519
 4047 0240 D2F800A0 		ldr	r10, [r2]	@ unaligned
 4048              	.LVL620:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4049              		.loc 7 106 2 view .LVU1520
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4050              		.loc 7 107 2 view .LVU1521
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           inB2 = read_q15x2_ia ((q15_t **) &pInB);
 4051              		.loc 17 447 11 view .LVU1522
 4052              	.LBB299:
 4053              	.LBI299:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 259


  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 4054              		.loc 7 95 28 view .LVU1523
 4055              	.LBB300:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 4056              		.loc 7 98 3 view .LVU1524
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 4057              		.loc 7 101 3 view .LVU1525
 4058 0244 D2F80490 		ldr	r9, [r2, #4]	@ unaligned
 4059              	.LVL621:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4060              		.loc 7 106 2 view .LVU1526
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 4061              		.loc 7 106 8 is_stmt 0 view .LVU1527
 4062 0248 0832     		adds	r2, r2, #8
 4063              	.LVL622:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4064              		.loc 7 107 2 is_stmt 1 view .LVU1528
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 4065              		.loc 7 107 2 is_stmt 0 view .LVU1529
 4066              	.LBE300:
 4067              	.LBE299:
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA1, inB1, sum);
 4068              		.loc 17 449 11 is_stmt 1 view .LVU1530
 4069              	.LBB301:
 4070              	.LBI301:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4071              		.loc 3 1906 31 view .LVU1531
 4072              	.LBB302:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4073              		.loc 3 1908 3 view .LVU1532
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 4074              		.loc 3 1910 3 view .LVU1533
 4075              		.syntax unified
 4076              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4077 024a 26FB0A11 		smlad r1, r6, r10, r1
 4078              	@ 0 "" 2
 4079              	.LVL623:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4080              		.loc 3 1911 3 view .LVU1534
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4081              		.loc 3 1911 3 is_stmt 0 view .LVU1535
 4082              		.thumb
 4083              		.syntax unified
 4084              	.LBE302:
 4085              	.LBE301:
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum  = __SMLAD(inA2, inB2, sum);
 4086              		.loc 17 450 11 is_stmt 1 view .LVU1536
 4087              	.LBB303:
 4088              	.LBI303:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4089              		.loc 3 1906 31 view .LVU1537
 4090              	.LBB304:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4091              		.loc 3 1908 3 view .LVU1538
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 4092              		.loc 3 1910 3 view .LVU1539
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 260


 4093              		.syntax unified
 4094              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4095 024e 24FB0911 		smlad r1, r4, r9, r1
 4096              	@ 0 "" 2
 4097              	.LVL624:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4098              		.loc 3 1911 3 view .LVU1540
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 4099              		.loc 3 1911 3 is_stmt 0 view .LVU1541
 4100              		.thumb
 4101              		.syntax unified
 4102              	.LBE304:
 4103              	.LBE303:
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           /* Decrement loop counter */
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 4104              		.loc 17 453 11 is_stmt 1 view .LVU1542
 4105              		.loc 17 453 17 is_stmt 0 view .LVU1543
 4106 0252 013D     		subs	r5, r5, #1
 4107              	.LVL625:
 4108              	.L196:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 4109              		.loc 17 442 15 is_stmt 1 view .LVU1544
 4110 0254 002D     		cmp	r5, #0
 4111 0256 F0D1     		bne	.L197
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         colCnt = numColsA % 4U;
 4112              		.loc 17 456 9 view .LVU1545
 4113              		.loc 17 456 16 is_stmt 0 view .LVU1546
 4114 0258 0CF00304 		and	r4, ip, #3
 4115              	.LVL626:
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         while (colCnt > 0U) {
 4116              		.loc 17 457 9 is_stmt 1 view .LVU1547
 4117              		.loc 17 457 15 is_stmt 0 view .LVU1548
 4118 025c 06E0     		b	.L198
 4119              	.L199:
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
 4120              		.loc 17 458 11 is_stmt 1 view .LVU1549
 4121              	.LVL627:
 4122              		.loc 17 458 27 is_stmt 0 view .LVU1550
 4123 025e 33F9026B 		ldrsh	r6, [r3], #2
 4124              	.LVL628:
 4125              		.loc 17 458 39 view .LVU1551
 4126 0262 32F9028B 		ldrsh	r8, [r2], #2
 4127              	.LVL629:
 4128              		.loc 17 458 15 view .LVU1552
 4129 0266 08FB0611 		mla	r1, r8, r6, r1
 4130              	.LVL630:
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           colCnt--;
 4131              		.loc 17 460 11 is_stmt 1 view .LVU1553
 4132              		.loc 17 460 17 is_stmt 0 view .LVU1554
 4133 026a 013C     		subs	r4, r4, #1
 4134              	.LVL631:
 4135              	.L198:
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****           sum += (q31_t) (*pInA++) * (*pInB++);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 261


 4136              		.loc 17 457 15 is_stmt 1 view .LVU1555
 4137 026c 002C     		cmp	r4, #0
 4138 026e F6D1     		bne	.L199
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         }
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Store result in destination buffer */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         *px++ = (q15_t) (sum  >> 15);
 4139              		.loc 17 464 9 view .LVU1556
 4140              		.loc 17 464 12 is_stmt 0 view .LVU1557
 4141 0270 5D46     		mov	r5, fp
 4142              	.LVL632:
 4143              		.loc 17 464 17 view .LVU1558
 4144 0272 41F3CF33 		sbfx	r3, r1, #15, #16
 4145              	.LVL633:
 4146              		.loc 17 464 15 view .LVU1559
 4147 0276 25F8023B 		strh	r3, [r5], #2	@ movhi
 4148              	.LVL634:
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         /* Decrement column loop counter */
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         col--;
 4149              		.loc 17 467 9 is_stmt 1 view .LVU1560
 4150              		.loc 17 467 12 is_stmt 0 view .LVU1561
 4151 027a 013F     		subs	r7, r7, #1
 4152              	.LVL635:
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4153              		.loc 17 464 12 view .LVU1562
 4154 027c AB46     		mov	fp, r5
 4155              	.LVL636:
 4156              	.L195:
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       {
 4157              		.loc 17 430 13 is_stmt 1 view .LVU1563
 4158 027e 4FB1     		cbz	r7, .L194
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4159              		.loc 17 433 9 view .LVU1564
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4160              		.loc 17 433 21 is_stmt 0 view .LVU1565
 4161 0280 DEF80430 		ldr	r3, [lr, #4]
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4162              		.loc 17 433 44 view .LVU1566
 4163 0284 00FB0CF1 		mul	r1, r0, ip
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4164              		.loc 17 433 29 view .LVU1567
 4165 0288 03EB4103 		add	r3, r3, r1, lsl #1
 4166              	.LVL637:
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4167              		.loc 17 436 9 is_stmt 1 view .LVU1568
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4168              		.loc 17 439 9 view .LVU1569
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4169              		.loc 17 439 27 is_stmt 0 view .LVU1570
 4170 028c 4FEA9C05 		lsr	r5, ip, #2
 4171              	.LVL638:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 4172              		.loc 17 442 9 is_stmt 1 view .LVU1571
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 4173              		.loc 17 436 14 is_stmt 0 view .LVU1572
 4174 0290 0021     		movs	r1, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 262


 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****         {
 4175              		.loc 17 442 15 view .LVU1573
 4176 0292 DFE7     		b	.L196
 4177              	.LVL639:
 4178              	.L194:
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****       }
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     }
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****     status = ARM_MATH_SUCCESS;
 4179              		.loc 17 474 5 is_stmt 1 view .LVU1574
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   }
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** 
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   /* Return to application */
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c ****   return (status);
 4180              		.loc 17 478 3 view .LVU1575
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q15.c **** }
 4181              		.loc 17 479 1 is_stmt 0 view .LVU1576
 4182 0294 0020     		movs	r0, #0
 4183 0296 11B0     		add	sp, sp, #68
 4184              	.LCFI27:
 4185              		.cfi_def_cfa_offset 36
 4186              		@ sp needed
 4187 0298 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4188              		.loc 17 479 1 view .LVU1577
 4189              		.cfi_endproc
 4190              	.LFE132:
 4192              		.section	.text.arm_mat_mult_fast_q31,"ax",%progbits
 4193              		.align	1
 4194              		.global	arm_mat_mult_fast_q31
 4195              		.syntax unified
 4196              		.thumb
 4197              		.thumb_func
 4199              	arm_mat_mult_fast_q31:
 4200              	.LVL640:
 4201              	.LFB133:
 4202              		.file 18 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Title:        arm_mat_mult_fast_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Description:  Q31 matrix multiplication (fast variant)
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * You may obtain a copy of the License at
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 263


  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @addtogroup MatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @brief         Q31 matrix multiplication (fast variant).
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    The difference between the function \ref arm_mat_mult_q31() and this fast varian
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    the fast variant use a 32-bit rather than a 64-bit accumulator.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    The result of each 1.31 x 1.31 multiplication is truncated to
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    2.30 format. These intermediate results are accumulated in a 32-bit register in 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    format. Finally, the accumulator is saturated and converted to a 1.31 result.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @par
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    The fast version has the same overflow behavior as the standard version but prov
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    less precision since it discards the low 32 bits of each multiplication result.
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    In order to avoid overflows completely the input signals must be scaled down.
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    Scale down one of the input matrices by log2(numColsA) bits to avoid overflows,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    as a total of numColsA additions are computed internally for each output element
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   @remark
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    Refer to \ref arm_mat_mult_q31() for a slower implementation of this function
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****                    which uses 64-bit accumulation to provide higher precision.
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****  */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** arm_status arm_mat_mult_fast_q31(
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         arm_matrix_instance_q31 * pDst)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** {
 4203              		.loc 18 70 1 is_stmt 1 view -0
 4204              		.cfi_startproc
 4205              		@ args = 0, pretend = 0, frame = 48
 4206              		@ frame_needed = 0, uses_anonymous_args = 0
 4207              		.loc 18 70 1 is_stmt 0 view .LVU1579
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 264


 4208 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4209              	.LCFI28:
 4210              		.cfi_def_cfa_offset 36
 4211              		.cfi_offset 4, -36
 4212              		.cfi_offset 5, -32
 4213              		.cfi_offset 6, -28
 4214              		.cfi_offset 7, -24
 4215              		.cfi_offset 8, -20
 4216              		.cfi_offset 9, -16
 4217              		.cfi_offset 10, -12
 4218              		.cfi_offset 11, -8
 4219              		.cfi_offset 14, -4
 4220 0004 8DB0     		sub	sp, sp, #52
 4221              	.LCFI29:
 4222              		.cfi_def_cfa_offset 88
 4223 0006 0590     		str	r0, [sp, #20]
 4224 0008 0691     		str	r1, [sp, #24]
 4225 000a 0B92     		str	r2, [sp, #44]
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
 4226              		.loc 18 71 3 is_stmt 1 view .LVU1580
 4227              	.LVL641:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B */
 4228              		.loc 18 72 3 view .LVU1581
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t *pInA2;
 4229              		.loc 18 73 3 view .LVU1582
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t *px;                                     /* Temporary output data matrix pointer */
 4230              		.loc 18 74 3 view .LVU1583
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t *px2;
 4231              		.loc 18 75 3 view .LVU1584
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t sum1, sum2, sum3, sum4;                  /* Accumulator */
 4232              		.loc 18 76 3 view .LVU1585
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   q31_t inA1, inA2, inB1, inB2;
 4233              		.loc 18 77 3 view .LVU1586
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 4234              		.loc 18 78 3 view .LVU1587
 4235              		.loc 18 78 12 is_stmt 0 view .LVU1588
 4236 000c 0488     		ldrh	r4, [r0]
 4237 000e 0A94     		str	r4, [sp, #40]
 4238              	.LVL642:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 4239              		.loc 18 79 3 is_stmt 1 view .LVU1589
 4240              		.loc 18 79 12 is_stmt 0 view .LVU1590
 4241 0010 4B88     		ldrh	r3, [r1, #2]
 4242 0012 0893     		str	r3, [sp, #32]
 4243              	.LVL643:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 4244              		.loc 18 80 3 is_stmt 1 view .LVU1591
 4245              		.loc 18 80 12 is_stmt 0 view .LVU1592
 4246 0014 4188     		ldrh	r1, [r0, #2]
 4247              	.LVL644:
 4248              		.loc 18 80 12 view .LVU1593
 4249 0016 0491     		str	r1, [sp, #16]
 4250              	.LVL645:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   uint32_t col, i = 0U, j, row = numRowsA, colCnt;  /* Loop counters */
 4251              		.loc 18 81 3 is_stmt 1 view .LVU1594
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   arm_status status;                             /* Status of matrix multiplication */
 4252              		.loc 18 82 3 view .LVU1595
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 265


  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   /* Check for matrix mismatch condition */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       (pSrcB->numCols != pDst->numCols)    )
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   }
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   else
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     px = pDst->pData;
 4253              		.loc 18 100 5 view .LVU1596
 4254              		.loc 18 100 8 is_stmt 0 view .LVU1597
 4255 0018 5268     		ldr	r2, [r2, #4]
 4256              	.LVL646:
 4257              		.loc 18 100 8 view .LVU1598
 4258 001a 0292     		str	r2, [sp, #8]
 4259              	.LVL647:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     row = row >> 1U;
 4260              		.loc 18 102 5 is_stmt 1 view .LVU1599
 4261              		.loc 18 102 9 is_stmt 0 view .LVU1600
 4262 001c 6108     		lsrs	r1, r4, #1
 4263 001e 0791     		str	r1, [sp, #28]
 4264              	.LVL648:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     px2 = px + numColsB;
 4265              		.loc 18 103 5 is_stmt 1 view .LVU1601
 4266              		.loc 18 103 14 is_stmt 0 view .LVU1602
 4267 0020 0993     		str	r3, [sp, #36]
 4268 0022 4FEA830A 		lsl	r10, r3, #2
 4269              		.loc 18 103 9 view .LVU1603
 4270 0026 02EB8303 		add	r3, r2, r3, lsl #2
 4271              	.LVL649:
 4272              		.loc 18 103 9 view .LVU1604
 4273 002a 0193     		str	r3, [sp, #4]
 4274              	.LVL650:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* row loop */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     while (row > 0U)
 4275              		.loc 18 107 5 is_stmt 1 view .LVU1605
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   arm_status status;                             /* Status of matrix multiplication */
 4276              		.loc 18 81 17 is_stmt 0 view .LVU1606
 4277 002c 0023     		movs	r3, #0
 4278              	.LVL651:
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   arm_status status;                             /* Status of matrix multiplication */
 4279              		.loc 18 81 17 view .LVU1607
 4280 002e 0393     		str	r3, [sp, #12]
 4281              		.loc 18 107 11 view .LVU1608
 4282 0030 50E0     		b	.L206
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 266


 4283              	.LVL652:
 4284              	.L209:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     {
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* For every row wise process, column loop counter is to be initiated */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       col = numColsB;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       pInB = pSrcB->pData;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       j = 0U;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       col = col >> 1U;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* column loop */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       while (col > 0U)
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum1 = 0;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum2 = 0;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum3 = 0;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum4 = 0;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Initiate data pointers */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA = pSrcA->pData + i;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB = pSrcB->pData + j;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA2 = pInA + numColsA;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* matrix multiplication */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         while (colCnt > 0U)
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA1 = *pInA++;
 4285              		.loc 18 140 11 is_stmt 1 view .LVU1609
 4286              		.loc 18 140 16 is_stmt 0 view .LVU1610
 4287 0032 53F8046B 		ldr	r6, [r3], #4
 4288              	.LVL653:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB1 = pInB[0];
 4289              		.loc 18 141 11 is_stmt 1 view .LVU1611
 4290              		.loc 18 141 16 is_stmt 0 view .LVU1612
 4291 0036 0D68     		ldr	r5, [r1]
 4292              	.LVL654:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA2 = *pInA2++;
 4293              		.loc 18 142 11 is_stmt 1 view .LVU1613
 4294              		.loc 18 142 16 is_stmt 0 view .LVU1614
 4295 0038 52F8044B 		ldr	r4, [r2], #4
 4296              	.LVL655:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB2 = pInB[1];
 4297              		.loc 18 143 11 is_stmt 1 view .LVU1615
 4298              		.loc 18 143 16 is_stmt 0 view .LVU1616
 4299 003c 4F68     		ldr	r7, [r1, #4]
 4300              	.LVL656:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 4301              		.loc 18 144 11 is_stmt 1 view .LVU1617
 4302              		.loc 18 144 16 is_stmt 0 view .LVU1618
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 267


 4303 003e 5144     		add	r1, r1, r10
 4304              	.LVL657:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(inA1, inB1, sum1);
 4305              		.loc 18 147 11 is_stmt 1 view .LVU1619
 4306              	.LBB305:
 4307              	.LBI305:
2036:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2037:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE  int32_t __QSUB( int32_t op1,  int32_t op2)
2039:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2040:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t result;
2041:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2042:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("qsub %0, %1, %2" : "=r" (result) : "r" (op1), "r" (op2) );
2043:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
2044:Drivers/CMSIS/Include/cmsis_gcc.h **** }
2045:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2046:Drivers/CMSIS/Include/cmsis_gcc.h **** #if 0
2047:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PKHBT(ARG1,ARG2,ARG3) \
2048:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
2049:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
2050:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("pkhbt %0, %1, %2, lsl %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); \
2051:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
2052:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
2053:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2054:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PKHTB(ARG1,ARG2,ARG3) \
2055:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
2056:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1), __ARG2 = (ARG2); \
2057:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (ARG3 == 0) \
2058:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM ("pkhtb %0, %1, %2" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2)  ); \
2059:Drivers/CMSIS/Include/cmsis_gcc.h ****   else \
2060:Drivers/CMSIS/Include/cmsis_gcc.h ****     __ASM ("pkhtb %0, %1, %2, asr %3" : "=r" (__RES) :  "r" (__ARG1), "r" (__ARG2), "I" (ARG3)  ); 
2061:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
2062:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
2063:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
2064:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2065:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PKHBT(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0x0000FFFFUL) |  \
2066:Drivers/CMSIS/Include/cmsis_gcc.h ****                                            ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL)  )
2067:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2068:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PKHTB(ARG1,ARG2,ARG3)          ( ((((uint32_t)(ARG1))          ) & 0xFFFF0000UL) |  \
2069:Drivers/CMSIS/Include/cmsis_gcc.h ****                                            ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL)  )
2070:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SMMLA (int32_t op1, int32_t op2, int32_t op3)
 4308              		.loc 3 2071 30 view .LVU1620
 4309              	.LBB306:
2072:Drivers/CMSIS/Include/cmsis_gcc.h **** {
2073:Drivers/CMSIS/Include/cmsis_gcc.h ****  int32_t result;
 4310              		.loc 3 2073 2 view .LVU1621
2074:Drivers/CMSIS/Include/cmsis_gcc.h **** 
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  __ASM volatile ("smmla %0, %1, %2, %3" : "=r" (result): "r"  (op1), "r" (op2), "r" (op3) );
 4311              		.loc 3 2075 2 view .LVU1622
 4312              		.syntax unified
 4313              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4314 0040 56FB0599 		smmla r9, r6, r5, r9
 4315              	@ 0 "" 2
 4316              	.LVL658:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 268


2076:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4317              		.loc 3 2076 2 view .LVU1623
 4318              		.loc 3 2076 2 is_stmt 0 view .LVU1624
 4319              		.thumb
 4320              		.syntax unified
 4321              	.LBE306:
 4322              	.LBE305:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum2 = __SMMLA(inA1, inB2, sum2);
 4323              		.loc 18 148 11 is_stmt 1 view .LVU1625
 4324              	.LBB307:
 4325              	.LBI307:
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4326              		.loc 3 2071 30 view .LVU1626
 4327              	.LBB308:
2073:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4328              		.loc 3 2073 2 view .LVU1627
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4329              		.loc 3 2075 2 view .LVU1628
 4330              		.syntax unified
 4331              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4332 0044 56FB0788 		smmla r8, r6, r7, r8
 4333              	@ 0 "" 2
 4334              	.LVL659:
 4335              		.loc 3 2076 2 view .LVU1629
 4336              		.loc 3 2076 2 is_stmt 0 view .LVU1630
 4337              		.thumb
 4338              		.syntax unified
 4339              	.LBE308:
 4340              	.LBE307:
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum3 = __SMMLA(inA2, inB1, sum3);
 4341              		.loc 18 149 11 is_stmt 1 view .LVU1631
 4342              	.LBB309:
 4343              	.LBI309:
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4344              		.loc 3 2071 30 view .LVU1632
 4345              	.LBB310:
2073:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4346              		.loc 3 2073 2 view .LVU1633
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4347              		.loc 3 2075 2 view .LVU1634
 4348              		.syntax unified
 4349              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4350 0048 54FB05EE 		smmla lr, r4, r5, lr
 4351              	@ 0 "" 2
 4352              	.LVL660:
 4353              		.loc 3 2076 2 view .LVU1635
 4354              		.loc 3 2076 2 is_stmt 0 view .LVU1636
 4355              		.thumb
 4356              		.syntax unified
 4357              	.LBE310:
 4358              	.LBE309:
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum4 = __SMMLA(inA2, inB2, sum4);
 4359              		.loc 18 150 11 is_stmt 1 view .LVU1637
 4360              	.LBB311:
 4361              	.LBI311:
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4362              		.loc 3 2071 30 view .LVU1638
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 269


 4363              	.LBB312:
2073:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4364              		.loc 3 2073 2 view .LVU1639
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4365              		.loc 3 2075 2 view .LVU1640
 4366              		.syntax unified
 4367              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4368 004c 54FB07CC 		smmla ip, r4, r7, ip
 4369              	@ 0 "" 2
 4370              	.LVL661:
 4371              		.loc 3 2076 2 view .LVU1641
 4372              		.loc 3 2076 2 is_stmt 0 view .LVU1642
 4373              		.thumb
 4374              		.syntax unified
 4375              	.LBE312:
 4376              	.LBE311:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum2 = (q31_t) ((((q63_t) sum2 << 32) + ((q63_t) inA1 * inB2)) >> 32);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum3 = (q31_t) ((((q63_t) sum3 << 32) + ((q63_t) inA2 * inB1)) >> 32);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum4 = (q31_t) ((((q63_t) sum4 << 32) + ((q63_t) inA2 * inB2)) >> 32);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           /* Decrement loop counter */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           colCnt--;
 4377              		.loc 18 159 11 is_stmt 1 view .LVU1643
 4378              		.loc 18 159 17 is_stmt 0 view .LVU1644
 4379 0050 0138     		subs	r0, r0, #1
 4380              	.LVL662:
 4381              	.L208:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 4382              		.loc 18 136 15 is_stmt 1 view .LVU1645
 4383 0052 0028     		cmp	r0, #0
 4384 0054 EDD1     		bne	.L209
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         }
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Convert the result from 2.30 to 1.31 format and store in destination buffer */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px++  = sum1 << 1;
 4385              		.loc 18 163 9 view .LVU1646
 4386              	.LVL663:
 4387              		.loc 18 163 23 is_stmt 0 view .LVU1647
 4388 0056 4FEA4903 		lsl	r3, r9, #1
 4389              	.LVL664:
 4390              		.loc 18 163 16 view .LVU1648
 4391 005a 0299     		ldr	r1, [sp, #8]
 4392              	.LVL665:
 4393              		.loc 18 163 16 view .LVU1649
 4394 005c 0A46     		mov	r2, r1
 4395              	.LVL666:
 4396              		.loc 18 163 16 view .LVU1650
 4397 005e 42F8083B 		str	r3, [r2], #8
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px++  = sum2 << 1;
 4398              		.loc 18 164 9 is_stmt 1 view .LVU1651
 4399              	.LVL667:
 4400              		.loc 18 164 23 is_stmt 0 view .LVU1652
 4401 0062 4FEA4803 		lsl	r3, r8, #1
 4402              		.loc 18 164 16 view .LVU1653
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 270


 4403 0066 4B60     		str	r3, [r1, #4]
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px2++ = sum3 << 1;
 4404              		.loc 18 165 9 is_stmt 1 view .LVU1654
 4405              	.LVL668:
 4406              		.loc 18 165 23 is_stmt 0 view .LVU1655
 4407 0068 4FEA4E03 		lsl	r3, lr, #1
 4408              		.loc 18 165 16 view .LVU1656
 4409 006c 0198     		ldr	r0, [sp, #4]
 4410              	.LVL669:
 4411              		.loc 18 165 16 view .LVU1657
 4412 006e 0146     		mov	r1, r0
 4413 0070 41F8083B 		str	r3, [r1], #8
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px2++ = sum4 << 1;
 4414              		.loc 18 166 9 is_stmt 1 view .LVU1658
 4415              	.LVL670:
 4416              		.loc 18 166 23 is_stmt 0 view .LVU1659
 4417 0074 4FEA4C03 		lsl	r3, ip, #1
 4418              		.loc 18 166 16 view .LVU1660
 4419 0078 4360     		str	r3, [r0, #4]
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         j += 2;
 4420              		.loc 18 168 9 is_stmt 1 view .LVU1661
 4421              		.loc 18 168 11 is_stmt 0 view .LVU1662
 4422 007a 0BF1020B 		add	fp, fp, #2
 4423              	.LVL671:
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Decrement column loop counter */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         col--;
 4424              		.loc 18 171 9 is_stmt 1 view .LVU1663
 4425              		.loc 18 171 12 is_stmt 0 view .LVU1664
 4426 007e 009B     		ldr	r3, [sp]
 4427 0080 013B     		subs	r3, r3, #1
 4428 0082 0093     		str	r3, [sp]
 4429              	.LVL672:
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4430              		.loc 18 166 13 view .LVU1665
 4431 0084 0191     		str	r1, [sp, #4]
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px2++ = sum3 << 1;
 4432              		.loc 18 164 12 view .LVU1666
 4433 0086 0292     		str	r2, [sp, #8]
 4434              	.LVL673:
 4435              	.L207:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 4436              		.loc 18 120 13 is_stmt 1 view .LVU1667
 4437 0088 009B     		ldr	r3, [sp]
 4438 008a 93B1     		cbz	r3, .L223
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum2 = 0;
 4439              		.loc 18 123 9 view .LVU1668
 4440              	.LVL674:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum3 = 0;
 4441              		.loc 18 124 9 view .LVU1669
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum4 = 0;
 4442              		.loc 18 125 9 view .LVU1670
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 4443              		.loc 18 126 9 view .LVU1671
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB = pSrcB->pData + j;
 4444              		.loc 18 129 9 view .LVU1672
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 271


 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB = pSrcB->pData + j;
 4445              		.loc 18 129 21 is_stmt 0 view .LVU1673
 4446 008c 059B     		ldr	r3, [sp, #20]
 4447 008e 5B68     		ldr	r3, [r3, #4]
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB = pSrcB->pData + j;
 4448              		.loc 18 129 14 view .LVU1674
 4449 0090 039A     		ldr	r2, [sp, #12]
 4450 0092 03EB8203 		add	r3, r3, r2, lsl #2
 4451              	.LVL675:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA2 = pInA + numColsA;
 4452              		.loc 18 130 9 is_stmt 1 view .LVU1675
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA2 = pInA + numColsA;
 4453              		.loc 18 130 21 is_stmt 0 view .LVU1676
 4454 0096 069A     		ldr	r2, [sp, #24]
 4455 0098 5168     		ldr	r1, [r2, #4]
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA2 = pInA + numColsA;
 4456              		.loc 18 130 14 view .LVU1677
 4457 009a 01EB8B01 		add	r1, r1, fp, lsl #2
 4458              	.LVL676:
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 4459              		.loc 18 131 9 is_stmt 1 view .LVU1678
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 4460              		.loc 18 131 22 is_stmt 0 view .LVU1679
 4461 009e 049A     		ldr	r2, [sp, #16]
 4462 00a0 1046     		mov	r0, r2
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 4463              		.loc 18 131 15 view .LVU1680
 4464 00a2 03EB8202 		add	r2, r3, r2, lsl #2
 4465              	.LVL677:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4466              		.loc 18 133 9 is_stmt 1 view .LVU1681
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 4467              		.loc 18 136 9 view .LVU1682
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         
 4468              		.loc 18 126 14 is_stmt 0 view .LVU1683
 4469 00a6 4FF0000C 		mov	ip, #0
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum4 = 0;
 4470              		.loc 18 125 14 view .LVU1684
 4471 00aa E646     		mov	lr, ip
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum3 = 0;
 4472              		.loc 18 124 14 view .LVU1685
 4473 00ac E046     		mov	r8, ip
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum2 = 0;
 4474              		.loc 18 123 14 view .LVU1686
 4475 00ae E146     		mov	r9, ip
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 4476              		.loc 18 136 15 view .LVU1687
 4477 00b0 CFE7     		b	.L208
 4478              	.LVL678:
 4479              	.L223:
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       }
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       i = i + (numColsA << 1U);
 4480              		.loc 18 174 7 is_stmt 1 view .LVU1688
 4481              		.loc 18 174 9 is_stmt 0 view .LVU1689
 4482 00b2 039B     		ldr	r3, [sp, #12]
 4483              	.LVL679:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 272


 4484              		.loc 18 174 9 view .LVU1690
 4485 00b4 049A     		ldr	r2, [sp, #16]
 4486 00b6 03EB4203 		add	r3, r3, r2, lsl #1
 4487 00ba 0393     		str	r3, [sp, #12]
 4488              	.LVL680:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       px  = px2 + (numColsB & 1U);
 4489              		.loc 18 175 7 is_stmt 1 view .LVU1691
 4490              		.loc 18 175 29 is_stmt 0 view .LVU1692
 4491 00bc 089B     		ldr	r3, [sp, #32]
 4492              	.LVL681:
 4493              		.loc 18 175 29 view .LVU1693
 4494 00be 03F00103 		and	r3, r3, #1
 4495              		.loc 18 175 11 view .LVU1694
 4496 00c2 019A     		ldr	r2, [sp, #4]
 4497 00c4 02EB8303 		add	r3, r2, r3, lsl #2
 4498 00c8 0293     		str	r3, [sp, #8]
 4499              	.LVL682:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       px2 = px  +  numColsB;
 4500              		.loc 18 176 7 is_stmt 1 view .LVU1695
 4501              		.loc 18 176 11 is_stmt 0 view .LVU1696
 4502 00ca 5344     		add	r3, r3, r10
 4503              	.LVL683:
 4504              		.loc 18 176 11 view .LVU1697
 4505 00cc 0193     		str	r3, [sp, #4]
 4506              	.LVL684:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* Decrement row loop counter */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       row--;
 4507              		.loc 18 179 7 is_stmt 1 view .LVU1698
 4508              		.loc 18 179 10 is_stmt 0 view .LVU1699
 4509 00ce 079B     		ldr	r3, [sp, #28]
 4510              	.LVL685:
 4511              		.loc 18 179 10 view .LVU1700
 4512 00d0 013B     		subs	r3, r3, #1
 4513 00d2 0793     		str	r3, [sp, #28]
 4514              	.LVL686:
 4515              	.L206:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     {
 4516              		.loc 18 107 11 is_stmt 1 view .LVU1701
 4517 00d4 079B     		ldr	r3, [sp, #28]
 4518 00d6 2BB1     		cbz	r3, .L224
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4519              		.loc 18 110 7 view .LVU1702
 4520              	.LVL687:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4521              		.loc 18 113 7 view .LVU1703
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4522              		.loc 18 115 7 view .LVU1704
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4523              		.loc 18 117 7 view .LVU1705
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4524              		.loc 18 117 11 is_stmt 0 view .LVU1706
 4525 00d8 099B     		ldr	r3, [sp, #36]
 4526 00da 5B08     		lsrs	r3, r3, #1
 4527 00dc 0093     		str	r3, [sp]
 4528              	.LVL688:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 273


 4529              		.loc 18 120 7 is_stmt 1 view .LVU1707
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4530              		.loc 18 115 9 is_stmt 0 view .LVU1708
 4531 00de 4FF0000B 		mov	fp, #0
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 4532              		.loc 18 120 13 view .LVU1709
 4533 00e2 D1E7     		b	.L207
 4534              	.LVL689:
 4535              	.L224:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     }
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* Compute any remaining odd row/column below */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* Compute remaining output column */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     if (numColsB & 1U) {
 4536              		.loc 18 185 5 is_stmt 1 view .LVU1710
 4537              		.loc 18 185 8 is_stmt 0 view .LVU1711
 4538 00e4 089B     		ldr	r3, [sp, #32]
 4539              	.LVL690:
 4540              		.loc 18 185 8 view .LVU1712
 4541 00e6 13F0010F 		tst	r3, #1
 4542 00ea 24D0     		beq	.L212
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* Avoid redundant computation of last element */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       row = numRowsA & (~1U);
 4543              		.loc 18 188 7 is_stmt 1 view .LVU1713
 4544              		.loc 18 188 11 is_stmt 0 view .LVU1714
 4545 00ec 0A9A     		ldr	r2, [sp, #40]
 4546 00ee 22F00106 		bic	r6, r2, #1
 4547              	.LVL691:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* Point to remaining unfilled column in output matrix */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       px = pDst->pData + numColsB-1;
 4548              		.loc 18 191 7 is_stmt 1 view .LVU1715
 4549              		.loc 18 191 16 is_stmt 0 view .LVU1716
 4550 00f2 0B9A     		ldr	r2, [sp, #44]
 4551 00f4 5568     		ldr	r5, [r2, #4]
 4552              		.loc 18 191 34 view .LVU1717
 4553 00f6 03F18043 		add	r3, r3, #1073741824
 4554 00fa 013B     		subs	r3, r3, #1
 4555 00fc 4FEA830C 		lsl	ip, r3, #2
 4556              		.loc 18 191 10 view .LVU1718
 4557 0100 05EB8305 		add	r5, r5, r3, lsl #2
 4558              	.LVL692:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       pInA = pSrcA->pData;
 4559              		.loc 18 192 7 is_stmt 1 view .LVU1719
 4560              		.loc 18 192 12 is_stmt 0 view .LVU1720
 4561 0104 059B     		ldr	r3, [sp, #20]
 4562 0106 5B68     		ldr	r3, [r3, #4]
 4563              	.LVL693:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* row loop */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       while (row > 0)
 4564              		.loc 18 195 7 is_stmt 1 view .LVU1721
 4565 0108 DDF818E0 		ldr	lr, [sp, #24]
 4566              		.loc 18 195 13 is_stmt 0 view .LVU1722
 4567 010c 0CE0     		b	.L213
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 274


 4568              	.LVL694:
 4569              	.L215:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* point to last column in matrix B */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + numColsB-1;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Set variable sum1, that acts as accumulator, to zero */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum1  = 0;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Loop unrolling: Compute 4 columns at a time. */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA >> 2U;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* matrix multiplication */
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         while (colCnt > 0U)
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           /* Decrement loop counter */
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           colCnt--;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         }
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Loop unrolling: Compute remaining column */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA % 4U;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Initialize colCnt with number of columns */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 275


 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         while (colCnt > 0U) {
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 4570              		.loc 18 256 11 is_stmt 1 view .LVU1723
 4571              		.loc 18 256 18 is_stmt 0 view .LVU1724
 4572 010e 53F8044B 		ldr	r4, [r3], #4
 4573              	.LVL695:
 4574              		.loc 18 256 18 view .LVU1725
 4575 0112 1768     		ldr	r7, [r2]
 4576              	.LVL696:
 4577              	.LBB313:
 4578              	.LBI313:
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4579              		.loc 3 2071 30 is_stmt 1 view .LVU1726
 4580              	.LBB314:
2073:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4581              		.loc 3 2073 2 view .LVU1727
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4582              		.loc 3 2075 2 view .LVU1728
 4583              		.syntax unified
 4584              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4585 0114 54FB0700 		smmla r0, r4, r7, r0
 4586              	@ 0 "" 2
 4587              	.LVL697:
 4588              		.loc 3 2076 2 view .LVU1729
 4589              		.loc 3 2076 2 is_stmt 0 view .LVU1730
 4590              		.thumb
 4591              		.syntax unified
 4592              	.LBE314:
 4593              	.LBE313:
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 4594              		.loc 18 260 11 is_stmt 1 view .LVU1731
 4595              		.loc 18 260 16 is_stmt 0 view .LVU1732
 4596 0118 5244     		add	r2, r2, r10
 4597              	.LVL698:
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           colCnt--;
 4598              		.loc 18 262 11 is_stmt 1 view .LVU1733
 4599              		.loc 18 262 17 is_stmt 0 view .LVU1734
 4600 011a 0139     		subs	r1, r1, #1
 4601              	.LVL699:
 4602              	.L214:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4603              		.loc 18 254 15 is_stmt 1 view .LVU1735
 4604 011c 0029     		cmp	r1, #0
 4605 011e F6D1     		bne	.L215
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         }
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Convert the result from 2.30 to 1.31 format and store in destination buffer */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px = sum1 << 1;
 4606              		.loc 18 266 9 view .LVU1736
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 276


 4607              		.loc 18 266 20 is_stmt 0 view .LVU1737
 4608 0120 4000     		lsls	r0, r0, #1
 4609              	.LVL700:
 4610              		.loc 18 266 13 view .LVU1738
 4611 0122 2860     		str	r0, [r5]
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         px += numColsB;
 4612              		.loc 18 267 9 is_stmt 1 view .LVU1739
 4613              		.loc 18 267 12 is_stmt 0 view .LVU1740
 4614 0124 5544     		add	r5, r5, r10
 4615              	.LVL701:
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Decrement row loop counter */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         row--;
 4616              		.loc 18 270 9 is_stmt 1 view .LVU1741
 4617              		.loc 18 270 12 is_stmt 0 view .LVU1742
 4618 0126 013E     		subs	r6, r6, #1
 4619              	.LVL702:
 4620              	.L213:
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 4621              		.loc 18 195 13 is_stmt 1 view .LVU1743
 4622 0128 2EB1     		cbz	r6, .L212
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4623              		.loc 18 199 9 view .LVU1744
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4624              		.loc 18 199 22 is_stmt 0 view .LVU1745
 4625 012a DEF80420 		ldr	r2, [lr, #4]
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4626              		.loc 18 199 15 view .LVU1746
 4627 012e 6244     		add	r2, r2, ip
 4628              	.LVL703:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4629              		.loc 18 202 9 is_stmt 1 view .LVU1747
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4630              		.loc 18 250 9 view .LVU1748
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4631              		.loc 18 250 16 is_stmt 0 view .LVU1749
 4632 0130 0499     		ldr	r1, [sp, #16]
 4633              	.LVL704:
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4634              		.loc 18 254 9 is_stmt 1 view .LVU1750
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4635              		.loc 18 202 15 is_stmt 0 view .LVU1751
 4636 0132 0020     		movs	r0, #0
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4637              		.loc 18 254 15 view .LVU1752
 4638 0134 F2E7     		b	.L214
 4639              	.LVL705:
 4640              	.L212:
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     }
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* Compute remaining output row */
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     if (numRowsA & 1U) {
 4641              		.loc 18 275 5 is_stmt 1 view .LVU1753
 4642              		.loc 18 275 8 is_stmt 0 view .LVU1754
 4643 0136 0A9B     		ldr	r3, [sp, #40]
 4644 0138 13F0010F 		tst	r3, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 277


 4645 013c 2FD0     		beq	.L217
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* point to last row in output matrix */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       px = pDst->pData + (numColsB) * (numRowsA-1);
 4646              		.loc 18 278 7 is_stmt 1 view .LVU1755
 4647              		.loc 18 278 16 is_stmt 0 view .LVU1756
 4648 013e 0B9A     		ldr	r2, [sp, #44]
 4649 0140 5568     		ldr	r5, [r2, #4]
 4650              		.loc 18 278 48 view .LVU1757
 4651 0142 5C1E     		subs	r4, r3, #1
 4652              		.loc 18 278 37 view .LVU1758
 4653 0144 089B     		ldr	r3, [sp, #32]
 4654 0146 04FB03F3 		mul	r3, r4, r3
 4655              		.loc 18 278 10 view .LVU1759
 4656 014a 05EB8305 		add	r5, r5, r3, lsl #2
 4657              	.LVL706:
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       col = numColsB;
 4658              		.loc 18 280 7 is_stmt 1 view .LVU1760
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       i = 0U;
 4659              		.loc 18 281 7 view .LVU1761
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       /* col loop */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       while (col > 0)
 4660              		.loc 18 284 7 view .LVU1762
 4661 014e A346     		mov	fp, r4
 4662 0150 099E     		ldr	r6, [sp, #36]
 4663 0152 079F     		ldr	r7, [sp, #28]
 4664 0154 DDF810C0 		ldr	ip, [sp, #16]
 4665 0158 DDF814E0 		ldr	lr, [sp, #20]
 4666 015c DDF81880 		ldr	r8, [sp, #24]
 4667              		.loc 18 284 13 is_stmt 0 view .LVU1763
 4668 0160 0EE0     		b	.L218
 4669              	.LVL707:
 4670              	.L220:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* point to last row in matrix A */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInA = pSrcA->pData + (numRowsA-1) * numColsA;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + i;
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Set variable sum1, that acts as accumulator, to zero */
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         sum1  = 0;
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Loop unrolling: Compute 4 columns at a time. */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA >> 2U;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* matrix multiplication */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         while (colCnt > 0U)
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         {
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA1 = *pInA++;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA2 = *pInA++;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB1 = *pInB;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB2 = *pInB;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 278


 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(inA1, inB1, sum1);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(inA2, inB2, sum1);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA2 * inB2)) >> 32);
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA1 = *pInA++;
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inA2 = *pInA++;
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB1 = *pInB;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           inB2 = *pInB;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(inA1, inB1, sum1);
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(inA2, inB2, sum1);
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA1 * inB1)) >> 32);
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) inA2 * inB2)) >> 32);
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           /* Decrement loop counter */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           colCnt--;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         }
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Loop unrolling: Compute remaining column */
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA % 4U;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Initialize colCnt with number of columns */
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         colCnt = numColsA;
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         while (colCnt > 0U) {
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = __SMMLA(*pInA++, *pInB, sum1);
 4671              		.loc 18 346 11 is_stmt 1 view .LVU1764
 4672              		.loc 18 346 18 is_stmt 0 view .LVU1765
 4673 0162 53F8040B 		ldr	r0, [r3], #4
 4674              	.LVL708:
 4675              	.LBB315:
 4676              	.LBI315:
2071:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 4677              		.loc 3 2071 30 is_stmt 1 view .LVU1766
 4678              	.LBB316:
2073:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 4679              		.loc 3 2073 2 view .LVU1767
2075:Drivers/CMSIS/Include/cmsis_gcc.h ****  return(result);
 4680              		.loc 3 2075 2 view .LVU1768
 4681 0166 1468     		ldr	r4, [r2]
 4682              		.syntax unified
 4683              	@ 2075 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 4684 0168 50FB0499 		smmla r9, r0, r4, r9
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 279


 4685              	@ 0 "" 2
 4686              	.LVL709:
 4687              		.loc 3 2076 2 view .LVU1769
 4688              		.loc 3 2076 2 is_stmt 0 view .LVU1770
 4689              		.thumb
 4690              		.syntax unified
 4691              	.LBE316:
 4692              	.LBE315:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #else
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           sum1 = (q31_t) ((((q63_t) sum1 << 32) + ((q63_t) *pInA++ * *pInB)) >> 32);
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #endif
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           pInB += numColsB;
 4693              		.loc 18 350 11 is_stmt 1 view .LVU1771
 4694              		.loc 18 350 16 is_stmt 0 view .LVU1772
 4695 016c 5244     		add	r2, r2, r10
 4696              	.LVL710:
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****           colCnt--;
 4697              		.loc 18 352 11 is_stmt 1 view .LVU1773
 4698              		.loc 18 352 17 is_stmt 0 view .LVU1774
 4699 016e 0139     		subs	r1, r1, #1
 4700              	.LVL711:
 4701              	.L219:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4702              		.loc 18 344 15 is_stmt 1 view .LVU1775
 4703 0170 0029     		cmp	r1, #0
 4704 0172 F6D1     		bne	.L220
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         }
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Saturate and store the result in the destination buffer */
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         *px++ = sum1 << 1;
 4705              		.loc 18 356 9 view .LVU1776
 4706              	.LVL712:
 4707              		.loc 18 356 22 is_stmt 0 view .LVU1777
 4708 0174 4FEA4903 		lsl	r3, r9, #1
 4709              	.LVL713:
 4710              		.loc 18 356 15 view .LVU1778
 4711 0178 45F8043B 		str	r3, [r5], #4
 4712              	.LVL714:
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         i++;
 4713              		.loc 18 357 9 is_stmt 1 view .LVU1779
 4714              		.loc 18 357 10 is_stmt 0 view .LVU1780
 4715 017c 0137     		adds	r7, r7, #1
 4716              	.LVL715:
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         /* Decrement col loop counter */
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         col--;
 4717              		.loc 18 360 9 is_stmt 1 view .LVU1781
 4718              		.loc 18 360 12 is_stmt 0 view .LVU1782
 4719 017e 013E     		subs	r6, r6, #1
 4720              	.LVL716:
 4721              	.L218:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       {
 4722              		.loc 18 284 13 is_stmt 1 view .LVU1783
 4723 0180 6EB1     		cbz	r6, .L217
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + i;
 4724              		.loc 18 288 9 view .LVU1784
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 280


 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + i;
 4725              		.loc 18 288 21 is_stmt 0 view .LVU1785
 4726 0182 DEF80430 		ldr	r3, [lr, #4]
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + i;
 4727              		.loc 18 288 44 view .LVU1786
 4728 0186 0BFB0CF2 		mul	r2, fp, ip
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****         pInB  = pSrcB->pData + i;
 4729              		.loc 18 288 14 view .LVU1787
 4730 018a 03EB8203 		add	r3, r3, r2, lsl #2
 4731              	.LVL717:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4732              		.loc 18 289 9 is_stmt 1 view .LVU1788
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4733              		.loc 18 289 22 is_stmt 0 view .LVU1789
 4734 018e D8F80420 		ldr	r2, [r8, #4]
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4735              		.loc 18 289 15 view .LVU1790
 4736 0192 02EB8702 		add	r2, r2, r7, lsl #2
 4737              	.LVL718:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4738              		.loc 18 292 9 is_stmt 1 view .LVU1791
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4739              		.loc 18 340 9 view .LVU1792
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4740              		.loc 18 340 16 is_stmt 0 view .LVU1793
 4741 0196 6146     		mov	r1, ip
 4742              	.LVL719:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4743              		.loc 18 344 9 is_stmt 1 view .LVU1794
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 4744              		.loc 18 292 15 is_stmt 0 view .LVU1795
 4745 0198 4FF00009 		mov	r9, #0
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** #if defined (ARM_MATH_DSP)
 4746              		.loc 18 344 15 view .LVU1796
 4747 019c E8E7     		b	.L219
 4748              	.LVL720:
 4749              	.L217:
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****       }
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     }
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****     status = ARM_MATH_SUCCESS;
 4750              		.loc 18 365 5 is_stmt 1 view .LVU1797
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   }
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   /* Return to application */
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c ****   return (status);
 4751              		.loc 18 369 3 view .LVU1798
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_fast_q31.c **** }
 4752              		.loc 18 370 1 is_stmt 0 view .LVU1799
 4753 019e 0020     		movs	r0, #0
 4754 01a0 0DB0     		add	sp, sp, #52
 4755              	.LCFI30:
 4756              		.cfi_def_cfa_offset 36
 4757              		@ sp needed
 4758 01a2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4759              		.loc 18 370 1 view .LVU1800
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 281


 4760              		.cfi_endproc
 4761              	.LFE133:
 4763              		.section	.text.arm_mat_mult_q7,"ax",%progbits
 4764              		.align	1
 4765              		.global	arm_mat_mult_q7
 4766              		.syntax unified
 4767              		.thumb
 4768              		.thumb_func
 4770              	arm_mat_mult_q7:
 4771              	.LVL721:
 4772              	.LFB134:
 4773              		.file 19 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Title:        arm_mat_mult_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Description:  Q15 matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #include "dsp/matrix_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   @addtogroup MatrixMult
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** /**
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @brief Q7 matrix multiplication
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @param[in]       *pSrcA points to the first input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @param[in]       *pSrcB points to the second input matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @param[out]      *pDst points to output matrix structure
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 282


  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @param[in]       *pState points to the array for storing intermediate results (Unused in some ve
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @return          The function returns either
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * <code>ARM_MATH_SIZE_MISMATCH</code> or <code>ARM_MATH_SUCCESS</code> based on the outcome of siz
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * @details
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * <b>Scaling and Overflow Behavior:</b>
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * \par
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  * The function is implemented using a 32-bit internal accumulator saturated to 1.7 format.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  *
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****  */
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** __STATIC_FORCEINLINE arm_status arm_mat_mult_q7_2x2_mve(
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcA,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcB,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_matrix_instance_q7 * pDst)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const uint32_t MATRIX_DIM = 2;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t const *pInB = (q7_t const *)pSrcB->pData;  /* input data matrix pointer B */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pOut = pDst->pData;   /* output data matrix pointer */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint8x16_t vecColBOffs;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA0 = pInA;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA1 = pInA0 + MATRIX_DIM;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q31_t       acc0, acc1;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7x16_t    vecB, vecA0, vecA1;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     mve_pred16_t p0 = vctp8q(MATRIX_DIM);
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecColBOffs = vidupq_u8((uint32_t)0, 2); /* MATRIX_DIM */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pSrcB->pData;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA0 = vldrbq_s8(pInA0);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA1 = vldrbq_s8(pInA1);
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Return to application
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 283


 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     return (ARM_MATH_SUCCESS);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** __STATIC_FORCEINLINE arm_status arm_mat_mult_q7_3x3_mve(
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcA,
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcB,
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_matrix_instance_q7 * pDst)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const uint8_t  MATRIX_DIM = 3;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t const     *pInB = (q7_t const *)pSrcB->pData;  /* input data matrix pointer B */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t           *pInA = pSrcA->pData;  /* input data matrix pointer A */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t           *pOut = pDst->pData;   /* output data matrix pointer */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint8x16_t     vecColBOffs;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t           *pInA0 = pInA;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t           *pInA1 = pInA0 + MATRIX_DIM;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t           *pInA2 = pInA1 + MATRIX_DIM;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q31_t           acc0, acc1, acc2;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7x16_t        vecB, vecA0, vecA1, vecA2;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     mve_pred16_t    p0 = vctp8q(MATRIX_DIM);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecColBOffs = vidupq_u8((uint32_t)0, 1);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecColBOffs = vecColBOffs * MATRIX_DIM;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pSrcB->pData;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA0 = vldrbq_s8(pInA0);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA1 = vldrbq_s8(pInA1);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA2 = vldrbq_s8(pInA2);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 284


 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Return to application
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     return (ARM_MATH_SUCCESS);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** }
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** __STATIC_FORCEINLINE arm_status arm_mat_mult_q7_4x4_mve(
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcA,
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcB,
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_matrix_instance_q7 * pDst)
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** {
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const uint32_t MATRIX_DIM = 4;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t const *pInB = (q7_t const *)pSrcB->pData;  /* input data matrix pointer B */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pOut = pDst->pData;   /* output data matrix pointer */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint8x16_t vecColBOffs;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA0 = pInA;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA1 = pInA0 + MATRIX_DIM;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA2 = pInA1 + MATRIX_DIM;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t       *pInA3 = pInA2 + MATRIX_DIM;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q31_t       acc0, acc1, acc2, acc3;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7x16_t    vecB, vecA0, vecA1, vecA2, vecA3;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     mve_pred16_t p0 = vctp8q(MATRIX_DIM);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecColBOffs = vidupq_u8((uint32_t)0, 4);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pSrcB->pData;
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA0 = vldrbq_s8(pInA0);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA1 = vldrbq_s8(pInA1);
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA2 = vldrbq_s8(pInA2);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecA3 = vldrbq_s8(pInA3);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc3 = vmladavq_s8(vecA3, vecB);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[3 * MATRIX_DIM] = (q7_t) __SSAT(acc3 >> 7, 8);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 285


 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc3 = vmladavq_s8(vecA3, vecB);
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[3 * MATRIX_DIM] = (q7_t) __SSAT(acc3 >> 7, 8);
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc3 = vmladavq_s8(vecA3, vecB);
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[3 * MATRIX_DIM] = (q7_t) __SSAT(acc3 >> 7, 8);
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut++;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* move to next B column */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pInB = pInB + 1;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     vecB = vldrbq_gather_offset_z(pInB, vecColBOffs, p0);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc0 = vmladavq_s8(vecA0, vecB);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc1 = vmladavq_s8(vecA1, vecB);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc2 = vmladavq_s8(vecA2, vecB);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     acc3 = vmladavq_s8(vecA3, vecB);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[0 * MATRIX_DIM] = (q7_t) __SSAT(acc0 >> 7, 8);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[1 * MATRIX_DIM] = (q7_t) __SSAT(acc1 >> 7, 8);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[2 * MATRIX_DIM] = (q7_t) __SSAT(acc2 >> 7, 8);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     pOut[3 * MATRIX_DIM] = (q7_t) __SSAT(acc3 >> 7, 8);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Return to application
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     return (ARM_MATH_SUCCESS);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** }
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** arm_status arm_mat_mult_q7(
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcA,
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcB,
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_matrix_instance_q7 * pDst,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 286


 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t * pState)
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** {
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *pInA = pSrcA->pData;  /* input data matrix pointer A of Q7 type */
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *pInB = pSrcB->pData;  /* input data matrix pointer B of Q7 type */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *pInA2;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *pInB2;
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *px;               /* Temporary output data matrix pointer */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *px2;              /* Temporary output data matrix pointer */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  numRowsB = pSrcB->numRows;    /* number of rows of input matrix A    */
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  col, i = 0u, j, row = numRowsB;   /* loop counters */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t    *pSrcBT = pState;   /* input data matrix pointer for transpose */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint32_t  blkCnt;           /* loop counters */
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_status status;                            /* status of matrix multiplication */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_matrix_instance_q7 BT;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****    #ifdef ARM_MATH_MATRIX_CHECK
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   /* Check for matrix mismatch condition */
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****       (pSrcA->numRows != pDst->numRows)  ||
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****       (pSrcB->numCols != pDst->numCols)    )
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   {
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     status = ARM_MATH_SIZE_MISMATCH;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   }
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   else
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   {
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* small squared matrix specialized routines */
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     if(numRowsA == numColsB && numColsB == numColsA) {
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         if(numRowsA == 2)
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             return arm_mat_mult_q7_2x2_mve(pSrcA, pSrcB, pDst);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         else if(numRowsA == 3)
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             return arm_mat_mult_q7_3x3_mve(pSrcA, pSrcB, pDst);
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         else if (numRowsA == 4)
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             return arm_mat_mult_q7_4x4_mve(pSrcA, pSrcB, pDst);
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Matrix transpose
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     BT.numRows = numColsB;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     BT.numCols = numRowsB;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     BT.pData = pSrcBT;
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_mat_trans_q7(pSrcB, &BT);
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Reset the variables for the usage in the following multiplication process
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     i = 0;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     row = numRowsA >> 1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 287


 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     px = pDst->pData;
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     px2 = px + numColsB;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * row loop
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     while (row > 0u)
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     {
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * For every row wise process, the column loop counter is to be initiated
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         col = numColsB >> 1;
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * For every row wise process, the pIn2 pointer is set
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * to the starting address of the transposed pSrcB data
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         pInB = pSrcBT;
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         pInB2 = pInB + numRowsB;
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         j = 0;
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * column loop
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         while (col > 0u)
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         {
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7_t const     *pSrcAVec, *pSrcBVec, *pSrcA2Vec, *pSrcB2Vec;
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7x16_t        vecA, vecA2, vecB, vecB2;
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q31_t           acc0, acc1, acc2, acc3;
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * Initiate the pointer pIn1 to point to the starting address of the column being proce
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInA = pSrcA->pData + i;
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInA2 = pInA + numColsA;
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInB = pSrcBT + j;
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInB2 = pInB + numRowsB;
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcAVec = (q7_t const *) pInA;
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcA2Vec = (q7_t const *)pInA2;
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcBVec = (q7_t const *) pInB;
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcB2Vec = (q7_t const *)pInB2;
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc0 = 0L;
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc1 = 0L;
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc2 = 0L;
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc3 = 0L;
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             vecA = vld1q(pSrcAVec);  
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcAVec += 16;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = numColsA >> 4;
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             while (blkCnt > 0U)
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 288


 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec);  
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcBVec += 16;
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_s8(acc0, vecA, vecB);
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA2 = vld1q(pSrcA2Vec);  
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcA2Vec += 16;
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc1 = vmladavaq_s8(acc1, vecA2, vecB);
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB2 = vld1q(pSrcB2Vec);  
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcB2Vec += 16;
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc2 = vmladavaq_s8(acc2, vecA, vecB2);
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec);  
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcAVec += 16;
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc3 = vmladavaq_s8(acc3, vecA2, vecB2);
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 blkCnt--;
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * tail
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * (will be merged thru tail predication)
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = numColsA & 0xF;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             if (blkCnt > 0U)
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 mve_pred16_t p0 = vctp8q(blkCnt);
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec);
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_p_s8(acc0, vecA, vecB, p0);
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA2 = vld1q(pSrcA2Vec);
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc1 = vmladavaq_p_s8(acc1, vecA2, vecB, p0);
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB2 = vld1q(pSrcB2Vec);
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc2 = vmladavaq_p_s8(acc2, vecA, vecB2, p0);
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec);
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc3 = vmladavaq_p_s8(acc3, vecA2, vecB2, p0);
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px++ = (q7_t) __SSAT(acc0 >> 7, 8);
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px++ = (q7_t) __SSAT(acc2 >> 7, 8);
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px2++ = (q7_t) __SSAT(acc1 >> 7, 8);
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px2++ = (q7_t) __SSAT(acc3 >> 7, 8);
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             j += numRowsB * 2;
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * Decrement the column loop counter
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             col--;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         }
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         i = i + numColsA * 2;
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         px = px2 + (numColsB & 1u);
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         px2 = px + numColsB;
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * Decrement the row loop counter
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         row--;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Compute remaining row and/or column below
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 289


 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     if (numColsB & 1u)
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     {
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         row = numRowsA & (~0x1);    //avoid redundant computation
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         px = pDst->pData + numColsB - 1;
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         i = 0;
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * row loop
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         while (row > 0)
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         {
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7_t const   *pSrcAVec, *pSrcBVec;
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7x16_t       vecA, vecB;
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q63_t           acc0;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * point to last column in matrix B
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInB = pSrcBT + numRowsB * (numColsB - 1);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInA = pSrcA->pData + i;
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcAVec = (q7_t const *) pInA;
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcBVec = (q7_t const *) pInB;
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc0 = 0LL;
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = (numColsA) >> 4;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             while (blkCnt > 0U)
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec);  
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcAVec += 16;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec);  
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcBVec += 16;
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_s8(acc0, vecA, vecB);
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 blkCnt--;
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * tail
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * (will be merged thru tail predication)
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = numColsA & 0xF;
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             if (blkCnt > 0U)
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 mve_pred16_t p0 = vctp8q(blkCnt);
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec);
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec);
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_p_s8(acc0, vecA, vecB, p0);
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px = (q7_t) __SSAT(acc0 >> 7, 8);
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             px += numColsB;
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             i += numColsA;
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * Decrement the row loop counter
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 290


 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             row--;
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         }
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     if (numRowsA & 1u)
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     {
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         col = numColsB;
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         i = 0u;
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * point to last row in output matrix
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         px = pDst->pData + (numColsB) * (numRowsA - 1);
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /*
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          * col loop
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****          */
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         while (col > 0)
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         {
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7_t const    *pSrcAVec, *pSrcBVec;
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q7x16_t       vecA, vecB;
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             q63_t           acc0;
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * point to last row in matrix A
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInA = pSrcA->pData + (numRowsA - 1) * numColsA;
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInB = pSrcBT + i;
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * Set the variable sum, that acts as accumulator, to zero
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcAVec = (q7_t const *) pInA;
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pSrcBVec = (q7_t const *) pInB;
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             acc0 = 0LL;
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = (numColsA) >> 4;
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             while (blkCnt > 0U)
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec); 
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcAVec += 16;
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec); 
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pSrcBVec += 16;
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_s8(acc0, vecA, vecB);
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 blkCnt--;
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * tail
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * (will be merged thru tail predication)
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             blkCnt = numColsA & 0xF;
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             if (blkCnt > 0U)
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             {
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 mve_pred16_t p0 = vctp8q(blkCnt);
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecA = vld1q(pSrcAVec);
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 vecB = vld1q(pSrcBVec);
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 acc0 = vmladavaq_p_s8(acc0, vecA, vecB, p0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 291


 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             }
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             *px++ = (q7_t) __SSAT(acc0 >> 7, 8);
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             i += numColsA;
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /*
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              * Decrement the col loop counter
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              */
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             col--;
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         }
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /*
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      * Return to application
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      */
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****      status = ARM_MATH_SUCCESS;
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     return(status);
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** }
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #else
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** arm_status arm_mat_mult_q7(const arm_matrix_instance_q7 *pSrcA, const arm_matrix_instance_q7 *pSrcB
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** {
 4774              		.loc 19 580 1 is_stmt 1 view -0
 4775              		.cfi_startproc
 4776              		@ args = 0, pretend = 0, frame = 8
 4777              		@ frame_needed = 0, uses_anonymous_args = 0
 4778              		.loc 19 580 1 is_stmt 0 view .LVU1802
 4779 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4780              	.LCFI31:
 4781              		.cfi_def_cfa_offset 36
 4782              		.cfi_offset 4, -36
 4783              		.cfi_offset 5, -32
 4784              		.cfi_offset 6, -28
 4785              		.cfi_offset 7, -24
 4786              		.cfi_offset 8, -20
 4787              		.cfi_offset 9, -16
 4788              		.cfi_offset 10, -12
 4789              		.cfi_offset 11, -8
 4790              		.cfi_offset 14, -4
 4791 0004 83B0     		sub	sp, sp, #12
 4792              	.LCFI32:
 4793              		.cfi_def_cfa_offset 48
 4794 0006 0191     		str	r1, [sp, #4]
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q31_t sum; /* accumulator */
 4795              		.loc 19 581 5 is_stmt 1 view .LVU1803
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *pIn1 = pSrcA->pData;                    /* input data matrix pointer A */
 4796              		.loc 19 582 5 view .LVU1804
 4797              		.loc 19 582 11 is_stmt 0 view .LVU1805
 4798 0008 4768     		ldr	r7, [r0, #4]
 4799              	.LVL722:
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *pIn2 = pSrcB->pData;                    /* input data matrix pointer B */
 4800              		.loc 19 583 5 is_stmt 1 view .LVU1806
 4801              		.loc 19 583 11 is_stmt 0 view .LVU1807
 4802 000a D1F80490 		ldr	r9, [r1, #4]
 4803              	.LVL723:
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *pInA = pSrcA->pData;                    /* input data matrix pointer A of Q7 type */
 4804              		.loc 19 584 5 is_stmt 1 view .LVU1808
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 292


 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *pInB = pSrcB->pData;                    /* input data matrix pointer B of Q7 type */
 4805              		.loc 19 585 5 view .LVU1809
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *pOut = pDst->pData;                     /* output data matrix pointer */
 4806              		.loc 19 586 5 view .LVU1810
 4807              		.loc 19 586 11 is_stmt 0 view .LVU1811
 4808 000e 5268     		ldr	r2, [r2, #4]
 4809              	.LVL724:
 4810              		.loc 19 586 11 view .LVU1812
 4811 0010 0092     		str	r2, [sp]
 4812              	.LVL725:
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     q7_t *px;                                     /* Temporary output data matrix pointer */
 4813              		.loc 19 587 5 is_stmt 1 view .LVU1813
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint16_t numColsB = pSrcB->numCols;           /* number of columns of input matrix B */
 4814              		.loc 19 588 5 view .LVU1814
 4815              		.loc 19 588 14 is_stmt 0 view .LVU1815
 4816 0012 4C88     		ldrh	r4, [r1, #2]
 4817              	.LVL726:
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint16_t numColsA = pSrcA->numCols;           /* number of columns of input matrix A */
 4818              		.loc 19 589 5 is_stmt 1 view .LVU1816
 4819              		.loc 19 589 14 is_stmt 0 view .LVU1817
 4820 0014 B0F80280 		ldrh	r8, [r0, #2]
 4821              	.LVL727:
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint16_t numRowsA = pSrcA->numRows;           /* number of rows of input matrix A    */
 4822              		.loc 19 590 5 is_stmt 1 view .LVU1818
 4823              		.loc 19 590 14 is_stmt 0 view .LVU1819
 4824 0018 B0F800B0 		ldrh	fp, [r0]
 4825              	.LVL728:
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     uint16_t col, i = 0U, row = numRowsA, colCnt; /* loop counters */
 4826              		.loc 19 591 5 is_stmt 1 view .LVU1820
 4827              		.loc 19 591 19 is_stmt 0 view .LVU1821
 4828 001c 4FF0000A 		mov	r10, #0
 4829 0020 BE46     		mov	lr, r7
 4830 0022 23E0     		b	.L229
 4831              	.LVL729:
 4832              	.L227:
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     arm_status status;                            /* status of matrix multiplication */
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     (void)pState;
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #ifdef ARM_MATH_MATRIX_CHECK
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   /* Check for matrix mismatch condition */
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****       (pSrcA->numRows != pDst->numRows)  ||
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****       (pSrcB->numCols != pDst->numCols)    )
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   {
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     status = ARM_MATH_SIZE_MISMATCH;
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   }
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****   else
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     {
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /* The following loop performs the dot-product of each row in pSrcA with each column in pSr
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /* row loop */
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         do {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 293


 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* Output pointer is set to starting address of the row being processed */
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             px = pOut + i;
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* For every row wise process, the column loop counter is to be initiated */
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             col = numColsB;
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* For every row wise process, the pIn2 pointer is set
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****              ** to the starting address of the pSrcB data */
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pIn2 = pSrcB->pData;
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* column loop */
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             do {
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Set the variable sum, that acts as accumulator, to zero */
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 sum = 0;
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Initiate the pointer pIn1 to point to the starting address of pSrcA */
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pIn1 = pInA;
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Matrix A columns number of MAC operations are to be performed */
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 colCnt = numColsA;
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* matrix multiplication */
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 while (colCnt > 0U) {
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* Perform the multiply-accumulates */
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     sum += (q31_t)*pIn1++ * *pIn2;
 4833              		.loc 19 639 21 is_stmt 1 view .LVU1822
 4834              		.loc 19 639 35 is_stmt 0 view .LVU1823
 4835 0024 13F9015B 		ldrsb	r5, [r3], #1
 4836              	.LVL730:
 4837              		.loc 19 639 45 view .LVU1824
 4838 0028 91F90060 		ldrsb	r6, [r1]
 4839              		.loc 19 639 25 view .LVU1825
 4840 002c 06FB0500 		mla	r0, r6, r5, r0
 4841              	.LVL731:
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     pIn2 += numColsB;
 4842              		.loc 19 640 21 is_stmt 1 view .LVU1826
 4843              		.loc 19 640 26 is_stmt 0 view .LVU1827
 4844 0030 2144     		add	r1, r1, r4
 4845              	.LVL732:
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* Decrement the loop counter */
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     colCnt--;
 4846              		.loc 19 643 21 is_stmt 1 view .LVU1828
 4847              		.loc 19 643 27 is_stmt 0 view .LVU1829
 4848 0032 013A     		subs	r2, r2, #1
 4849              	.LVL733:
 4850              		.loc 19 643 27 view .LVU1830
 4851 0034 92B2     		uxth	r2, r2
 4852              	.LVL734:
 4853              	.L226:
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 4854              		.loc 19 636 23 is_stmt 1 view .LVU1831
 4855 0036 002A     		cmp	r2, #0
 4856 0038 F4D1     		bne	.L227
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 }
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 294


 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Convert the result from 34.30 to 1.15 format and store the saturated value in de
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Saturate and store the result in the destination buffer */
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 *px++ = (q7_t)__SSAT((sum >> 7), 8);
 4857              		.loc 19 648 17 view .LVU1832
 4858              	.LBB317:
 4859              		.loc 19 648 31 view .LVU1833
 4860 003a C311     		asrs	r3, r0, #7
 4861              	.LVL735:
 4862              		.loc 19 648 31 view .LVU1834
 4863              		.syntax unified
 4864              	@ 648 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c" 1
 4865 003c 03F30703 		ssat r3, #8, r3
 4866              	@ 0 "" 2
 4867              	.LVL736:
 4868              		.loc 19 648 31 view .LVU1835
 4869              		.loc 19 648 31 is_stmt 0 view .LVU1836
 4870              		.thumb
 4871              		.syntax unified
 4872              	.LBE317:
 4873              		.loc 19 648 23 view .LVU1837
 4874 0040 0CF8013B 		strb	r3, [ip], #1
 4875              	.LVL737:
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Decrement the column loop counter */
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 col--;
 4876              		.loc 19 651 17 is_stmt 1 view .LVU1838
 4877              		.loc 19 651 20 is_stmt 0 view .LVU1839
 4878 0044 013F     		subs	r7, r7, #1
 4879              	.LVL738:
 4880              		.loc 19 651 20 view .LVU1840
 4881 0046 BFB2     		uxth	r7, r7
 4882              	.LVL739:
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Update the pointer pIn2 to point to the  starting address of the next column */
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 pIn2 = pInB + (numColsB - col);
 4883              		.loc 19 654 17 is_stmt 1 view .LVU1841
 4884              		.loc 19 654 41 is_stmt 0 view .LVU1842
 4885 0048 E11B     		subs	r1, r4, r7
 4886              	.LVL740:
 4887              		.loc 19 654 22 view .LVU1843
 4888 004a 4944     		add	r1, r1, r9
 4889              	.LVL741:
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             } while (col > 0U);
 4890              		.loc 19 656 21 is_stmt 1 view .LVU1844
 4891              		.loc 19 656 13 is_stmt 0 view .LVU1845
 4892 004c 1FB1     		cbz	r7, .L232
 4893              	.LVL742:
 4894              	.L228:
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                 /* Set the variable sum, that acts as accumulator, to zero */
 4895              		.loc 19 625 13 is_stmt 1 view .LVU1846
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4896              		.loc 19 627 17 view .LVU1847
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4897              		.loc 19 630 17 view .LVU1848
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4898              		.loc 19 633 17 view .LVU1849
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 295


 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 4899              		.loc 19 636 17 view .LVU1850
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4900              		.loc 19 633 24 is_stmt 0 view .LVU1851
 4901 004e 4246     		mov	r2, r8
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4902              		.loc 19 630 22 view .LVU1852
 4903 0050 7346     		mov	r3, lr
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4904              		.loc 19 627 21 view .LVU1853
 4905 0052 0020     		movs	r0, #0
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****                     /* c(m,n) = a(1,1)*b(1,1) + a(1,2) * b(2,1) + .... + a(m,p)*b(p,n) */
 4906              		.loc 19 636 23 view .LVU1854
 4907 0054 EFE7     		b	.L226
 4908              	.LVL743:
 4909              	.L232:
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* Update the pointer pSrcA to point to the  starting address of the next row */
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             i = i + numColsB;
 4910              		.loc 19 659 13 is_stmt 1 view .LVU1855
 4911              		.loc 19 659 15 is_stmt 0 view .LVU1856
 4912 0056 A244     		add	r10, r10, r4
 4913              	.LVL744:
 4914              		.loc 19 659 15 view .LVU1857
 4915 0058 1FFA8AFA 		uxth	r10, r10
 4916              	.LVL745:
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             pInA = pInA + numColsA;
 4917              		.loc 19 660 13 is_stmt 1 view .LVU1858
 4918              		.loc 19 660 18 is_stmt 0 view .LVU1859
 4919 005c C644     		add	lr, lr, r8
 4920              	.LVL746:
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* Decrement the row loop counter */
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             row--;
 4921              		.loc 19 663 13 is_stmt 1 view .LVU1860
 4922              		.loc 19 663 16 is_stmt 0 view .LVU1861
 4923 005e 0BF1FF3B 		add	fp, fp, #-1
 4924              	.LVL747:
 4925              		.loc 19 663 16 view .LVU1862
 4926 0062 1FFA8BFB 		uxth	fp, fp
 4927              	.LVL748:
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         } while (row > 0U);
 4928              		.loc 19 665 17 is_stmt 1 view .LVU1863
 4929              		.loc 19 665 9 is_stmt 0 view .LVU1864
 4930 0066 BBF1000F 		cmp	fp, #0
 4931 006a 06D0     		beq	.L233
 4932              	.LVL749:
 4933              	.L229:
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4934              		.loc 19 592 5 is_stmt 1 view .LVU1865
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4935              		.loc 19 594 5 view .LVU1866
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****             /* Output pointer is set to starting address of the row being processed */
 4936              		.loc 19 613 9 view .LVU1867
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4937              		.loc 19 615 13 view .LVU1868
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 296


 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4938              		.loc 19 615 16 is_stmt 0 view .LVU1869
 4939 006c 009B     		ldr	r3, [sp]
 4940 006e 03EB0A0C 		add	ip, r3, r10
 4941              	.LVL750:
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4942              		.loc 19 618 13 is_stmt 1 view .LVU1870
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4943              		.loc 19 622 13 view .LVU1871
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4944              		.loc 19 622 18 is_stmt 0 view .LVU1872
 4945 0072 019B     		ldr	r3, [sp, #4]
 4946 0074 5968     		ldr	r1, [r3, #4]
 4947              	.LVL751:
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 4948              		.loc 19 618 17 view .LVU1873
 4949 0076 2746     		mov	r7, r4
 4950 0078 E9E7     		b	.L228
 4951              	.LVL752:
 4952              	.L233:
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         /* set status as ARM_MATH_SUCCESS */
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****         status = ARM_MATH_SUCCESS;
 4953              		.loc 19 668 9 is_stmt 1 view .LVU1874
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     }
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** 
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     /* Return to application */
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c ****     return (status);
 4954              		.loc 19 672 5 view .LVU1875
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q7.c **** }
 4955              		.loc 19 673 1 is_stmt 0 view .LVU1876
 4956 007a 0020     		movs	r0, #0
 4957              	.LVL753:
 4958              		.loc 19 673 1 view .LVU1877
 4959 007c 03B0     		add	sp, sp, #12
 4960              	.LCFI33:
 4961              		.cfi_def_cfa_offset 36
 4962              	.LVL754:
 4963              		.loc 19 673 1 view .LVU1878
 4964              		@ sp needed
 4965 007e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 4966              		.loc 19 673 1 view .LVU1879
 4967              		.cfi_endproc
 4968              	.LFE134:
 4970              		.section	.text.arm_mat_mult_q15,"ax",%progbits
 4971              		.align	1
 4972              		.global	arm_mat_mult_q15
 4973              		.syntax unified
 4974              		.thumb
 4975              		.thumb_func
 4977              	arm_mat_mult_q15:
 4978              	.LVL755:
 4979              	.LFB135:
 4980              		.file 20 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Title:        arm_mat_mult_q15.c
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 297


   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Description:  Q15 matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @addtogroup MatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @brief         Q15 matrix multiplication.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @param[in]     pState     points to the array for storing intermediate results (Unused)
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @par           Scaling and Overflow Behavior
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    The function is implemented using an internal 64-bit accumulator. The inputs to 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    multiplications are in 1.15 format and multiplications yield a 2.30 result.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    The 2.30 intermediate results are accumulated in a 64-bit accumulator in 34.30 f
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    This approach provides 33 guard bits and there is no risk of overflow.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    The 34.30 result is then truncated to 34.15 format by discarding the low 15 bits
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    and then saturated to 1.15 format.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   @par
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                    Refer to \ref arm_mat_mult_fast_q15() for a faster but less precise version of t
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 298


  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #define MVE_ASRL_SAT16(acc, shift)          ((sqrshrl_sat48(acc, -(32-shift)) >> 32) & 0xffffffff)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #define MATRIX_DIM2 2
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #define MATRIX_DIM3 3
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #define MATRIX_DIM4 4
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** __STATIC_INLINE arm_status arm_mat_mult_q15_2x2_mve(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcA,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcB,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     arm_matrix_instance_q15 * pDst)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pOut = pDst->pData;   /* output data matrix pointer */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16x8_t  vecColBOffs;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA0 = pInA;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA1 = pInA0 + MATRIX_DIM2;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q63_t        acc0, acc1;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15x8_t     vecB, vecA0, vecA1;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     mve_pred16_t p0 = vctp16q(MATRIX_DIM2);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vidupq_u16((uint32_t)0, 2); /* MATRIX_DIM2 */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pSrcB->pData;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16((q15_t const *)pInB, vecColBOffs, p0);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA0 = vldrhq_s16(pInA0);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA1 = vldrhq_s16(pInA1);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM2] = (q15_t) __SSAT(acc0, 16);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM2] = (q15_t) __SSAT(acc1, 16);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM2] = (q15_t) __SSAT(acc0, 16);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM2] = (q15_t) __SSAT(acc1, 16);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /*
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      * Return to application
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 299


 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     return (ARM_MATH_SUCCESS);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** }
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** __STATIC_INLINE arm_status arm_mat_mult_q15_3x3_mve(
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcA,
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcB,
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     arm_matrix_instance_q15 * pDst)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pOut = pDst->pData;   /* output data matrix pointer */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16x8_t vecColBOffs;
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA0 = pInA;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA1 = pInA0 + MATRIX_DIM3;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA2 = pInA1 + MATRIX_DIM3;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q63_t        acc0, acc1, acc2;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15x8_t    vecB, vecA0, vecA1, vecA2;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     mve_pred16_t p0 = vctp16q(MATRIX_DIM3);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vidupq_u16((uint32_t)0, 1);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vecColBOffs * MATRIX_DIM3;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pSrcB->pData;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16((q15_t const *)pInB, vecColBOffs, p0);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA0 = vldrhq_s16(pInA0);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA1 = vldrhq_s16(pInA1);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA2 = vldrhq_s16(pInA2);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM3] = (q15_t) __SSAT(acc0, 16);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM3] = (q15_t) __SSAT(acc1, 16);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM3] = (q15_t) __SSAT(acc2, 16);
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 300


 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM3] = (q15_t) __SSAT(acc0, 16);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM3] = (q15_t) __SSAT(acc1, 16);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM3] = (q15_t) __SSAT(acc2, 16);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM3] = (q15_t) __SSAT(acc0, 16);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM3] = (q15_t) __SSAT(acc1, 16);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM3] = (q15_t) __SSAT(acc2, 16);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /*
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      * Return to application
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     return (ARM_MATH_SUCCESS);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** }
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** __STATIC_INLINE arm_status arm_mat_mult_q15_4x4_mve(
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcA,
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcB,
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     arm_matrix_instance_q15 * pDst)
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** {
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pOut = pDst->pData;   /* output data matrix pointer */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16x8_t vecColBOffs;
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA0 = pInA;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA1 = pInA0 + MATRIX_DIM4;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA2 = pInA1 + MATRIX_DIM4;
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t       *pInA3 = pInA2 + MATRIX_DIM4;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q63_t        acc0, acc1, acc2, acc3;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15x8_t     vecB, vecA0, vecA1, vecA2, vecA3;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     mve_pred16_t p0 = vctp16q(MATRIX_DIM4);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vidupq_u16((uint32_t)0, 4);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pSrcB->pData;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16((q15_t const *)pInB, vecColBOffs, p0);
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA0 = vldrhq_s16(pInA0);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA1 = vldrhq_s16(pInA1);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA2 = vldrhq_s16(pInA2);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecA3 = vldrhq_s16(pInA3);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 301


 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = vmlaldavq(vecA3, vecB);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = asrl(acc3, 15);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM4] = (q15_t) __SSAT(acc0, 16);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM4] = (q15_t) __SSAT(acc1, 16);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM4] = (q15_t) __SSAT(acc2, 16);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[3 * MATRIX_DIM4] = (q15_t) __SSAT(acc3, 16);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = vmlaldavq(vecA3, vecB);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = asrl(acc3, 15);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM4] = (q15_t) __SSAT(acc0, 16);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM4] = (q15_t) __SSAT(acc1, 16);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM4] = (q15_t) __SSAT(acc2, 16);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[3 * MATRIX_DIM4] = (q15_t) __SSAT(acc3, 16);
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = vmlaldavq(vecA3, vecB);
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = asrl(acc3, 15);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM4] = (q15_t) __SSAT(acc0, 16);
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM4] = (q15_t) __SSAT(acc1, 16);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM4] = (q15_t) __SSAT(acc2, 16);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 302


 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[3 * MATRIX_DIM4] = (q15_t) __SSAT(acc3, 16);
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut++;
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* move to next B column */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pInB = pInB + 1;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecB = vldrhq_gather_shifted_offset_z_s16(pInB, vecColBOffs, p0);
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = vmlaldavq(vecA0, vecB);
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = vmlaldavq(vecA1, vecB);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = vmlaldavq(vecA2, vecB);
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = vmlaldavq(vecA3, vecB);
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc0 = asrl(acc0, 15);
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc1 = asrl(acc1, 15);
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc2 = asrl(acc2, 15);
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     acc3 = asrl(acc3, 15);
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[0 * MATRIX_DIM4] = (q15_t) __SSAT(acc0, 16);
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[1 * MATRIX_DIM4] = (q15_t) __SSAT(acc1, 16);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[2 * MATRIX_DIM4] = (q15_t) __SSAT(acc2, 16);
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     pOut[3 * MATRIX_DIM4] = (q15_t) __SSAT(acc3, 16);
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /*
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      * Return to application
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      */
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     return (ARM_MATH_SUCCESS);
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** }
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** arm_status arm_mat_mult_q15(
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         arm_matrix_instance_q15 * pDst,
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t                   * pState)
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** {
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t    *pInB = pSrcB->pData;  /* input data matrix pointer B */
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t    *pInA = pSrcA->pData;  /* input data matrix pointer A */
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t    *pOut = pDst->pData;   /* output data matrix pointer */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     q15_t    *px;               /* Temporary output data matrix pointer */
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16_t  numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16_t  numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16_t  numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16_t  col, i = 0U, row = numRowsA;  /* loop counters */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint16x8_t vecOffs, vecColBOffs;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     uint32_t  blkCnt,rowCnt;           /* loop counters */
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     arm_status status;                             /* Status of matrix multiplication */
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     (void)pState;
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   /* Check for matrix mismatch condition */
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 303


 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   }
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   else
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* small squared matrix specialized routines */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     if(numRowsA == numColsB && numColsB == numColsA) {
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         if (numRowsA == 1)
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****            q63_t sum;
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****            sum = pInA[0] * pInB[0];
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****            pOut[0] = (q15_t) __SSAT((sum >> 15), 16);
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****            return (ARM_MATH_SUCCESS);
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         else if(numRowsA == 2)
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             return arm_mat_mult_q15_2x2_mve(pSrcA, pSrcB, pDst);
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         else if(numRowsA == 3)
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             return arm_mat_mult_q15_3x3_mve(pSrcA, pSrcB, pDst);
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         else if (numRowsA == 4)
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             return arm_mat_mult_q15_4x4_mve(pSrcA, pSrcB, pDst);
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     }
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vidupq_u16((uint32_t)0, 1);
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     vecColBOffs = vecColBOffs * (uint16_t) (numColsB);
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /*
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      */
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /*
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      * row loop
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****      */
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     rowCnt = row >> 2;
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     while (rowCnt > 0U)
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * Output pointer is set to starting address of the row being processed
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px = pOut + i;
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         i = i + 4 * numColsB;
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * For every row wise process, the column loop counter is to be initiated
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col = numColsB;
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * For every row wise process, the pInB pointer is set
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * to the starting address of the pSrcB data
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pInB = pSrcB->pData;
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * column loop
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         while (col > 0U)
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * generate 4 columns elements
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 304


 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Matrix A columns number of MAC operations are to be performed
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t const *pSrcA0Vec, *pSrcA1Vec, *pSrcA2Vec, *pSrcA3Vec;
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t    *pInA0 = pInA;
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t    *pInA1 = pInA0 + numColsA;
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t    *pInA2 = pInA1 + numColsA;
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t    *pInA3 = pInA2 + numColsA;
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q63_t     acc0, acc1, acc2, acc3;
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             acc0 = 0LL;
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             acc1 = 0LL;
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             acc2 = 0LL;
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             acc3 = 0LL;
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pSrcA0Vec = (q15_t const *) pInA0;
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pSrcA1Vec = (q15_t const *) pInA1;
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pSrcA2Vec = (q15_t const *) pInA2;
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pSrcA3Vec = (q15_t const *) pInA3;
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             vecOffs = vecColBOffs;
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             blkCnt = (numColsA) >> 3;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             while (blkCnt > 0U)
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             {
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 q15x8_t vecB, vecA;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset((int16_t const *)pInB, vecOffs);
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecOffs = vecOffs + (uint16_t) (numColsB * 8);
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA0Vec);  pSrcA0Vec += 8;
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc0 = vmlaldavaq(acc0, vecA, vecB);
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA1Vec);  pSrcA1Vec += 8;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc1 = vmlaldavaq(acc1, vecA, vecB);
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA2Vec);  pSrcA2Vec += 8;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc2 = vmlaldavaq(acc2, vecA, vecB);
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA3Vec);  pSrcA3Vec += 8;
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc3 = vmlaldavaq(acc3, vecA, vecB);
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 blkCnt--;
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             }
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * tail
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             blkCnt = numColsA & 7;
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             if (blkCnt > 0U)
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             {
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 mve_pred16_t p0 = vctp16q(blkCnt);
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 q15x8_t   vecB, vecA;
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset((int16_t const *)pInB, vecOffs);
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecOffs = vecOffs + (uint16_t) (numColsB * 8);
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA0Vec);
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc0 = vmlaldavaq_p(acc0, vecA, vecB, p0);
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA1Vec);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 305


 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc1 = vmlaldavaq_p(acc1, vecA, vecB, p0);
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA2Vec);
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc2 = vmlaldavaq_p(acc2, vecA, vecB, p0);
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA3Vec);
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc3 = vmlaldavaq_p(acc3, vecA, vecB, p0);
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             }
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px[0]            = (q15_t)MVE_ASRL_SAT16(acc0, 15);
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px[1 * numColsB] = (q15_t)MVE_ASRL_SAT16(acc1, 15);
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px[2 * numColsB] = (q15_t)MVE_ASRL_SAT16(acc2, 15);
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px[3 * numColsB] = (q15_t)MVE_ASRL_SAT16(acc3, 15);
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px++;
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Decrement the column loop counter
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             col--;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Update the pointer pInB to point to the  starting address of the next column
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pInB = pSrcB->pData + (numColsB - col);
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * Update the pointer pInA to point to the  starting address of the next row
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pInA += (numColsA * 4);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * Decrement the row loop counter
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         rowCnt --;
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     }
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     rowCnt = row & 3;
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     while (rowCnt > 0U)
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /*
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * Output pointer is set to starting address of the row being processed
 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px = pOut + i;
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         i = i + numColsB;
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * For every row wise process, the column loop counter is to be initiated
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col = numColsB;
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * For every row wise process, the pInB pointer is set
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * to the starting address of the pSrcB data
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pInB = pSrcB->pData;
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * column loop
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         while (col > 0U)
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * generate 4 columns elements
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 306


 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Matrix A columns number of MAC operations are to be performed
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t const *pSrcA0Vec;
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q15_t    *pInA0 = pInA;
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             q63_t     acc0;
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             acc0 = 0LL;
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pSrcA0Vec = (q15_t const *) pInA0;
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             vecOffs = vecColBOffs;
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             blkCnt = (numColsA) >> 3;
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             while (blkCnt > 0U)
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             {
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 q15x8_t vecB, vecA;
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset((int16_t const *)pInB, vecOffs);
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecOffs = vecOffs + (uint16_t) (numColsB * 8);
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA0Vec);
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 pSrcA0Vec += 8;
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc0 = vmlaldavaq(acc0, vecA, vecB);
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 blkCnt--;
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             }
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * tail
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             blkCnt = numColsA & 7;
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             if (blkCnt > 0U)
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             {
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 mve_pred16_t p0 = vctp16q(blkCnt);
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 q15x8_t   vecB, vecA;
 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecB = vldrhq_gather_shifted_offset((int16_t const *)pInB, vecOffs);
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecOffs = vecOffs + (uint16_t) (numColsB * 8);
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 vecA = vld1q(pSrcA0Vec);
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****                 acc0 = vmlaldavaq_p(acc0, vecA, vecB, p0);
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             }
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px[0]            = (q15_t)MVE_ASRL_SAT16(acc0, 15);
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             px++;
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Decrement the column loop counter
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             col--;
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             /*
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              * Update the pointer pInB to point to the  starting address of the next column
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****              */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 307


 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****             pInB = pSrcB->pData + (numColsB - col);
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /*
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          * Update the pointer pInA to point to the  starting address of the next row
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****          */
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pInA += (numColsA );
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         rowCnt--;
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     }
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     status = ARM_MATH_SUCCESS;
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   }
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   /* Return to application */
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   return (status);
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** }
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** arm_status arm_mat_mult_q15(
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         arm_matrix_instance_q15 * pDst,
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t                   * pState)
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** {
 4981              		.loc 20 597 1 is_stmt 1 view -0
 4982              		.cfi_startproc
 4983              		@ args = 0, pretend = 0, frame = 16
 4984              		@ frame_needed = 0, uses_anonymous_args = 0
 4985              		.loc 20 597 1 is_stmt 0 view .LVU1881
 4986 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 4987              	.LCFI34:
 4988              		.cfi_def_cfa_offset 36
 4989              		.cfi_offset 4, -36
 4990              		.cfi_offset 5, -32
 4991              		.cfi_offset 6, -28
 4992              		.cfi_offset 7, -24
 4993              		.cfi_offset 8, -20
 4994              		.cfi_offset 9, -16
 4995              		.cfi_offset 10, -12
 4996              		.cfi_offset 11, -8
 4997              		.cfi_offset 14, -4
 4998 0004 85B0     		sub	sp, sp, #20
 4999              	.LCFI35:
 5000              		.cfi_def_cfa_offset 56
 5001 0006 8046     		mov	r8, r0
 5002 0008 1646     		mov	r6, r2
 5003 000a 9A46     		mov	r10, r3
 5004 000c 0393     		str	r3, [sp, #12]
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q63_t sum;                                     /* Accumulator */
 5005              		.loc 20 598 9 is_stmt 1 view .LVU1882
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #if defined (ARM_MATH_DSP)                             /* != CM0 */
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pSrcBT = pState;                        /* Input data matrix pointer for transpose *
 5006              		.loc 20 602 9 view .LVU1883
 5007              	.LVL756:
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 308


 5008              		.loc 20 603 9 view .LVU1884
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type *
 5009              		.loc 20 604 9 view .LVU1885
 5010              		.loc 20 604 28 is_stmt 0 view .LVU1886
 5011 000e 4B68     		ldr	r3, [r1, #4]
 5012              	.LVL757:
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *px;                                     /* Temporary output data matrix pointer */
 5013              		.loc 20 605 9 is_stmt 1 view .LVU1887
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 5014              		.loc 20 606 9 view .LVU1888
 5015              		.loc 20 606 18 is_stmt 0 view .LVU1889
 5016 0010 B0F800C0 		ldrh	ip, [r0]
 5017              	.LVL758:
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 5018              		.loc 20 607 9 is_stmt 1 view .LVU1890
 5019              		.loc 20 607 18 is_stmt 0 view .LVU1891
 5020 0014 4A88     		ldrh	r2, [r1, #2]
 5021              	.LVL759:
 5022              		.loc 20 607 18 view .LVU1892
 5023 0016 0292     		str	r2, [sp, #8]
 5024              	.LVL760:
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 5025              		.loc 20 608 9 is_stmt 1 view .LVU1893
 5026              		.loc 20 608 18 is_stmt 0 view .LVU1894
 5027 0018 B0F80290 		ldrh	r9, [r0, #2]
 5028              	.LVL761:
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numRowsB = pSrcB->numRows;            /* Number of rows of input matrix B */
 5029              		.loc 20 609 9 is_stmt 1 view .LVU1895
 5030              		.loc 20 609 18 is_stmt 0 view .LVU1896
 5031 001c 0988     		ldrh	r1, [r1]
 5032              	.LVL762:
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint32_t col, i = 0U, row = numRowsB, colCnt;  /* Loop counters */
 5033              		.loc 20 610 9 is_stmt 1 view .LVU1897
 5034              		.loc 20 610 31 is_stmt 0 view .LVU1898
 5035 001e 8B46     		mov	fp, r1
 5036              		.loc 20 610 23 view .LVU1899
 5037 0020 0027     		movs	r7, #0
 5038 0022 9646     		mov	lr, r2
 5039 0024 21E0     		b	.L239
 5040              	.LVL763:
 5041              	.L236:
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q31_t in;                                      /* Temporary variable to hold the input valu
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q31_t inA1, inB1, inA2, inB2;
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   /* Check for matrix mismatch condition */
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   }
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 309


 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Matrix transpose */
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     do
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* The pointer px is set to starting address of column being processed */
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       px = pSrcBT + i;
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Apply loop unrolling and exchange columns with row elements */
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       col = numColsB >> 2U;
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****        ** a second loop below computes the remaining 1 to 3 samples. */
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       while (col > 0U)
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Read two elements from row */
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         in = read_q15x2_ia ((q15_t **) &pInB);
 5042              		.loc 20 645 9 is_stmt 1 view .LVU1900
 5043              	.LBB318:
 5044              	.LBI318:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 5045              		.loc 7 95 28 view .LVU1901
 5046              	.LBB319:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5047              		.loc 7 98 3 view .LVU1902
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5048              		.loc 7 101 3 view .LVU1903
 5049 0026 1868     		ldr	r0, [r3]	@ unaligned
 5050              	.LVL764:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5051              		.loc 7 106 2 view .LVU1904
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5052              		.loc 7 107 2 view .LVU1905
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5053              		.loc 7 107 2 is_stmt 0 view .LVU1906
 5054              	.LBE319:
 5055              	.LBE318:
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Unpack and store one element in destination */
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) in;
 5056              		.loc 20 649 9 is_stmt 1 view .LVU1907
 5057              		.loc 20 649 13 is_stmt 0 view .LVU1908
 5058 0028 1080     		strh	r0, [r2]	@ movhi
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px += numRowsB;
 5059              		.loc 20 655 9 is_stmt 1 view .LVU1909
 5060              	.LVL765:
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Unpack and store second element in destination */
 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 310


 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 5061              		.loc 20 659 9 view .LVU1910
 5062              		.loc 20 659 15 is_stmt 0 view .LVU1911
 5063 002a 0014     		asrs	r0, r0, #16
 5064              	.LVL766:
 5065              		.loc 20 659 13 view .LVU1912
 5066 002c 22F81100 		strh	r0, [r2, r1, lsl #1]	@ movhi
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) in;
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px += numRowsB;
 5067              		.loc 20 665 9 is_stmt 1 view .LVU1913
 5068              		.loc 20 665 12 is_stmt 0 view .LVU1914
 5069 0030 02EB8105 		add	r5, r2, r1, lsl #2
 5070              	.LVL767:
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Read two elements from row */
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         in = read_q15x2_ia ((q15_t **) &pInB);
 5071              		.loc 20 668 9 is_stmt 1 view .LVU1915
 5072              	.LBB320:
 5073              	.LBI320:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 5074              		.loc 7 95 28 view .LVU1916
 5075              	.LBB321:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5076              		.loc 7 98 3 view .LVU1917
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5077              		.loc 7 101 3 view .LVU1918
 5078 0034 5868     		ldr	r0, [r3, #4]	@ unaligned
 5079              	.LVL768:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5080              		.loc 7 106 2 view .LVU1919
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5081              		.loc 7 106 8 is_stmt 0 view .LVU1920
 5082 0036 0833     		adds	r3, r3, #8
 5083              	.LVL769:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5084              		.loc 7 107 2 is_stmt 1 view .LVU1921
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5085              		.loc 7 107 2 is_stmt 0 view .LVU1922
 5086              	.LBE321:
 5087              	.LBE320:
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Unpack and store one element in destination */
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) in;
 5088              		.loc 20 672 9 is_stmt 1 view .LVU1923
 5089              		.loc 20 672 13 is_stmt 0 view .LVU1924
 5090 0038 22F82100 		strh	r0, [r2, r1, lsl #2]	@ movhi
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px += numRowsB;
 5091              		.loc 20 676 9 is_stmt 1 view .LVU1925
 5092              	.LVL770:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 311


 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 5093              		.loc 20 679 9 view .LVU1926
 5094              		.loc 20 679 15 is_stmt 0 view .LVU1927
 5095 003c 0014     		asrs	r0, r0, #16
 5096              	.LVL771:
 5097              		.loc 20 679 13 view .LVU1928
 5098 003e 25F81100 		strh	r0, [r5, r1, lsl #1]	@ movhi
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) in;
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px += numRowsB;
 5099              		.loc 20 683 9 is_stmt 1 view .LVU1929
 5100              		.loc 20 683 12 is_stmt 0 view .LVU1930
 5101 0042 05EB8102 		add	r2, r5, r1, lsl #2
 5102              	.LVL772:
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Decrement column loop counter */
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col--;
 5103              		.loc 20 686 9 is_stmt 1 view .LVU1931
 5104              		.loc 20 686 12 is_stmt 0 view .LVU1932
 5105 0046 013C     		subs	r4, r4, #1
 5106              	.LVL773:
 5107              	.L235:
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 5108              		.loc 20 642 13 is_stmt 1 view .LVU1933
 5109 0048 002C     		cmp	r4, #0
 5110 004a ECD1     		bne	.L236
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       }
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* If the columns of pSrcB is not a multiple of 4, compute any remaining output samples here.
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****        ** No loop unrolling is used. */
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       col = numColsB % 0x4U;
 5111              		.loc 20 691 7 view .LVU1934
 5112              		.loc 20 691 11 is_stmt 0 view .LVU1935
 5113 004c 0EF00300 		and	r0, lr, #3
 5114              	.LVL774:
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       while (col > 0U)
 5115              		.loc 20 693 7 is_stmt 1 view .LVU1936
 5116              		.loc 20 693 13 is_stmt 0 view .LVU1937
 5117 0050 05E0     		b	.L237
 5118              	.L238:
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Read and store input element in destination */
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = *pInB++;
 5119              		.loc 20 696 9 is_stmt 1 view .LVU1938
 5120              	.LVL775:
 5121              		.loc 20 696 15 is_stmt 0 view .LVU1939
 5122 0052 33F9024B 		ldrsh	r4, [r3], #2
 5123              	.LVL776:
 5124              		.loc 20 696 13 view .LVU1940
 5125 0056 1480     		strh	r4, [r2]	@ movhi
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Update pointer px to point to next row of transposed matrix */
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px += numRowsB;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 312


 5126              		.loc 20 699 9 is_stmt 1 view .LVU1941
 5127              		.loc 20 699 12 is_stmt 0 view .LVU1942
 5128 0058 02EB4102 		add	r2, r2, r1, lsl #1
 5129              	.LVL777:
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Decrement column loop counter */
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col--;
 5130              		.loc 20 702 9 is_stmt 1 view .LVU1943
 5131              		.loc 20 702 12 is_stmt 0 view .LVU1944
 5132 005c 0138     		subs	r0, r0, #1
 5133              	.LVL778:
 5134              	.L237:
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 5135              		.loc 20 693 13 is_stmt 1 view .LVU1945
 5136 005e 0028     		cmp	r0, #0
 5137 0060 F7D1     		bne	.L238
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       }
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       i++;
 5138              		.loc 20 705 7 view .LVU1946
 5139              		.loc 20 705 8 is_stmt 0 view .LVU1947
 5140 0062 0137     		adds	r7, r7, #1
 5141              	.LVL779:
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Decrement row loop counter */
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       row--;
 5142              		.loc 20 708 7 is_stmt 1 view .LVU1948
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     } while (row > 0U);
 5143              		.loc 20 710 13 view .LVU1949
 5144              		.loc 20 710 5 is_stmt 0 view .LVU1950
 5145 0064 BBF1010B 		subs	fp, fp, #1
 5146              	.LVL780:
 5147              		.loc 20 710 5 view .LVU1951
 5148 0068 04D0     		beq	.L247
 5149              	.LVL781:
 5150              	.L239:
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5151              		.loc 20 611 9 is_stmt 1 view .LVU1952
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q31_t inA1, inB1, inA2, inB2;
 5152              		.loc 20 613 9 view .LVU1953
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5153              		.loc 20 614 9 view .LVU1954
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 5154              		.loc 20 632 5 view .LVU1955
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5155              		.loc 20 635 7 view .LVU1956
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5156              		.loc 20 635 10 is_stmt 0 view .LVU1957
 5157 006a 0AEB4702 		add	r2, r10, r7, lsl #1
 5158              	.LVL782:
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5159              		.loc 20 638 7 is_stmt 1 view .LVU1958
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5160              		.loc 20 638 22 is_stmt 0 view .LVU1959
 5161 006e 4FEA9E04 		lsr	r4, lr, #2
 5162              	.LVL783:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 313


 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 5163              		.loc 20 642 7 is_stmt 1 view .LVU1960
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 5164              		.loc 20 642 13 is_stmt 0 view .LVU1961
 5165 0072 E9E7     		b	.L235
 5166              	.LVL784:
 5167              	.L247:
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Reset variables for usage in following multiplication process */
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     row = numRowsA;
 5168              		.loc 20 713 5 is_stmt 1 view .LVU1962
 5169              		.loc 20 713 9 is_stmt 0 view .LVU1963
 5170 0074 CDF804C0 		str	ip, [sp, #4]
 5171              	.LVL785:
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     i = 0U;
 5172              		.loc 20 714 5 is_stmt 1 view .LVU1964
 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     px = pDst->pData;
 5173              		.loc 20 715 5 view .LVU1965
 5174              		.loc 20 715 8 is_stmt 0 view .LVU1966
 5175 0078 D6F804A0 		ldr	r10, [r6, #4]
 5176              	.LVL786:
 5177              		.loc 20 715 8 view .LVU1967
 5178 007c 34E0     		b	.L245
 5179              	.LVL787:
 5180              	.L241:
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* row loop */
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     do
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* For every row wise process, column loop counter is to be initiated */
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       col = numColsB;
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* For every row wise process, pIn2 pointer is set to starting address of transposed pSrcB da
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       pInB = pSrcBT;
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* column loop */
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       do
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Set variable sum, that acts as accumulator, to zero */
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         sum = 0;
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Initiate pointer pInA to point to starting address of column being processed */
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pInA = pSrcA->pData + i;
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Apply loop unrolling and compute 2 MACs simultaneously. */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         colCnt = numColsA >> 2U;
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* matrix multiplication */
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         while (colCnt > 0U)
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* read real and imag values from pSrcA and pSrcB buffer */
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           inA1 = read_q15x2_ia ((q15_t **) &pInA);
 5181              		.loc 20 745 11 is_stmt 1 view .LVU1968
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 314


 5182              		.loc 7 98 3 view .LVU1969
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5183              		.loc 7 101 3 view .LVU1970
 5184 007e 0F68     		ldr	r7, [r1]	@ unaligned
 5185              	.LVL788:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5186              		.loc 7 106 2 view .LVU1971
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5187              		.loc 7 107 2 view .LVU1972
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           inB1 = read_q15x2_ia ((q15_t **) &pInB);
 5188              		.loc 20 746 11 view .LVU1973
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5189              		.loc 7 98 3 view .LVU1974
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5190              		.loc 7 101 3 view .LVU1975
 5191 0080 D0F800C0 		ldr	ip, [r0]	@ unaligned
 5192              	.LVL789:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5193              		.loc 7 106 2 view .LVU1976
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5194              		.loc 7 107 2 view .LVU1977
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           inA2 = read_q15x2_ia ((q15_t **) &pInA);
 5195              		.loc 20 748 11 view .LVU1978
 5196              	.LBB322:
 5197              	.LBI322:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 5198              		.loc 7 95 28 view .LVU1979
 5199              	.LBB323:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5200              		.loc 7 98 3 view .LVU1980
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 5201              		.loc 7 101 3 view .LVU1981
 5202 0084 4D68     		ldr	r5, [r1, #4]	@ unaligned
 5203              	.LVL790:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5204              		.loc 7 106 2 view .LVU1982
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5205              		.loc 7 106 8 is_stmt 0 view .LVU1983
 5206 0086 0831     		adds	r1, r1, #8
 5207              	.LVL791:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5208              		.loc 7 107 2 is_stmt 1 view .LVU1984
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5209              		.loc 7 107 2 is_stmt 0 view .LVU1985
 5210              	.LBE323:
 5211              	.LBE322:
 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           inB2 = read_q15x2_ia ((q15_t **) &pInB);
 5212              		.loc 20 749 11 is_stmt 1 view .LVU1986
 5213              	.LBB324:
 5214              	.LBI324:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 5215              		.loc 7 95 28 view .LVU1987
 5216              	.LBB325:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 5217              		.loc 7 98 3 view .LVU1988
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 315


 5218              		.loc 7 101 3 view .LVU1989
 5219 0088 4668     		ldr	r6, [r0, #4]	@ unaligned
 5220              	.LVL792:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5221              		.loc 7 106 2 view .LVU1990
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 5222              		.loc 7 106 8 is_stmt 0 view .LVU1991
 5223 008a 0830     		adds	r0, r0, #8
 5224              	.LVL793:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5225              		.loc 7 107 2 is_stmt 1 view .LVU1992
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 5226              		.loc 7 107 2 is_stmt 0 view .LVU1993
 5227              	.LBE325:
 5228              	.LBE324:
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* Multiply and Accumulates */
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           sum = __SMLALD(inA1, inB1, sum);
 5229              		.loc 20 752 11 is_stmt 1 view .LVU1994
 5230              	.LBB326:
 5231              	.LBI326:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5232              		.loc 3 1922 31 view .LVU1995
 5233              	.LBB327:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 5234              		.loc 3 1924 3 view .LVU1996
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5235              		.loc 3 1928 3 view .LVU1997
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 5236              		.loc 3 1931 3 view .LVU1998
 5237              		.syntax unified
 5238              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5239 008c C7FBCC32 		smlald r3, r2, r7, ip
 5240              	@ 0 "" 2
 5241              	.LVL794:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5242              		.loc 3 1936 3 view .LVU1999
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5243              		.loc 3 1936 3 is_stmt 0 view .LVU2000
 5244              		.thumb
 5245              		.syntax unified
 5246              	.LBE327:
 5247              	.LBE326:
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           sum = __SMLALD(inA2, inB2, sum);
 5248              		.loc 20 753 11 is_stmt 1 view .LVU2001
 5249              	.LBB328:
 5250              	.LBI328:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 5251              		.loc 3 1922 31 view .LVU2002
 5252              	.LBB329:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 5253              		.loc 3 1924 3 view .LVU2003
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 5254              		.loc 3 1928 3 view .LVU2004
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 5255              		.loc 3 1931 3 view .LVU2005
 5256              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 316


 5257              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 5258 0090 C5FBC632 		smlald r3, r2, r5, r6
 5259              	@ 0 "" 2
 5260              	.LVL795:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5261              		.loc 3 1936 3 view .LVU2006
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 5262              		.loc 3 1936 3 is_stmt 0 view .LVU2007
 5263              		.thumb
 5264              		.syntax unified
 5265              	.LBE329:
 5266              	.LBE328:
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* Decrement loop counter */
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           colCnt--;
 5267              		.loc 20 756 11 is_stmt 1 view .LVU2008
 5268              		.loc 20 756 17 is_stmt 0 view .LVU2009
 5269 0094 013C     		subs	r4, r4, #1
 5270              	.LVL796:
 5271              	.L240:
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 5272              		.loc 20 740 15 is_stmt 1 view .LVU2010
 5273 0096 002C     		cmp	r4, #0
 5274 0098 F1D1     		bne	.L241
 757:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 758:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 759:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* process remaining column samples */
 760:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         colCnt = numColsA % 0x4U;
 5275              		.loc 20 760 9 view .LVU2011
 5276              		.loc 20 760 16 is_stmt 0 view .LVU2012
 5277 009a 09F00305 		and	r5, r9, #3
 5278              	.LVL797:
 761:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         while (colCnt > 0U)
 5279              		.loc 20 762 9 is_stmt 1 view .LVU2013
 5280              		.loc 20 762 15 is_stmt 0 view .LVU2014
 5281 009e 09E0     		b	.L242
 5282              	.L243:
 763:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 764:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 765:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           sum += *pInA++ * *pInB++;
 5283              		.loc 20 765 11 is_stmt 1 view .LVU2015
 5284              	.LVL798:
 5285              		.loc 20 765 18 is_stmt 0 view .LVU2016
 5286 00a0 31F9024B 		ldrsh	r4, [r1], #2
 5287              	.LVL799:
 5288              		.loc 20 765 28 view .LVU2017
 5289 00a4 30F9026B 		ldrsh	r6, [r0], #2
 5290              	.LVL800:
 5291              		.loc 20 765 26 view .LVU2018
 5292 00a8 06FB04F4 		mul	r4, r6, r4
 5293              		.loc 20 765 15 view .LVU2019
 5294 00ac E318     		adds	r3, r4, r3
 5295              	.LVL801:
 5296              		.loc 20 765 15 view .LVU2020
 5297 00ae 42EBE472 		adc	r2, r2, r4, asr #31
 5298              	.LVL802:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 317


 766:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 767:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* Decrement loop counter */
 768:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           colCnt--;
 5299              		.loc 20 768 11 is_stmt 1 view .LVU2021
 5300              		.loc 20 768 17 is_stmt 0 view .LVU2022
 5301 00b2 013D     		subs	r5, r5, #1
 5302              	.LVL803:
 5303              	.L242:
 762:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 5304              		.loc 20 762 15 is_stmt 1 view .LVU2023
 5305 00b4 002D     		cmp	r5, #0
 5306 00b6 F3D1     		bne	.L243
 769:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 770:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 771:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Saturate and store result in destination buffer */
 772:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px = (q15_t) (__SSAT((sum >> 15), 16));
 5307              		.loc 20 772 9 view .LVU2024
 5308              	.LBB330:
 5309              		.loc 20 772 24 view .LVU2025
 5310 00b8 DB0B     		lsrs	r3, r3, #15
 5311              	.LVL804:
 5312              		.loc 20 772 24 is_stmt 0 view .LVU2026
 5313 00ba 43EA4243 		orr	r3, r3, r2, lsl #17
 5314              	.LVL805:
 5315              		.loc 20 772 24 is_stmt 1 view .LVU2027
 5316              		.syntax unified
 5317              	@ 772 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c" 1
 5318 00be 03F30F03 		ssat r3, #16, r3
 5319              	@ 0 "" 2
 5320              	.LVL806:
 5321              		.loc 20 772 24 view .LVU2028
 5322              		.thumb
 5323              		.syntax unified
 5324              	.LBE330:
 5325              		.loc 20 772 13 is_stmt 0 view .LVU2029
 5326 00c2 2AF8023B 		strh	r3, [r10], #2	@ movhi
 5327              	.LVL807:
 773:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         px++;
 5328              		.loc 20 773 9 is_stmt 1 view .LVU2030
 774:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 775:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Decrement column loop counter */
 776:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col--;
 5329              		.loc 20 776 9 view .LVU2031
 777:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 778:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       } while (col > 0U);
 5330              		.loc 20 778 15 view .LVU2032
 5331              		.loc 20 778 7 is_stmt 0 view .LVU2033
 5332 00c6 BEF1010E 		subs	lr, lr, #1
 5333              	.LVL808:
 5334              		.loc 20 778 7 view .LVU2034
 5335 00ca 08D0     		beq	.L248
 5336              	.LVL809:
 5337              	.L244:
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 5338              		.loc 20 728 7 is_stmt 1 view .LVU2035
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5339              		.loc 20 731 9 view .LVU2036
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 318


 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5340              		.loc 20 734 9 view .LVU2037
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5341              		.loc 20 734 21 is_stmt 0 view .LVU2038
 5342 00cc D8F80410 		ldr	r1, [r8, #4]
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5343              		.loc 20 734 29 view .LVU2039
 5344 00d0 01EB4B01 		add	r1, r1, fp, lsl #1
 5345              	.LVL810:
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5346              		.loc 20 737 9 is_stmt 1 view .LVU2040
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5347              		.loc 20 737 27 is_stmt 0 view .LVU2041
 5348 00d4 4FEA9904 		lsr	r4, r9, #2
 5349              	.LVL811:
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 5350              		.loc 20 740 9 is_stmt 1 view .LVU2042
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5351              		.loc 20 731 13 is_stmt 0 view .LVU2043
 5352 00d8 0023     		movs	r3, #0
 5353 00da 1A46     		mov	r2, r3
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 5354              		.loc 20 740 15 view .LVU2044
 5355 00dc DBE7     		b	.L240
 5356              	.LVL812:
 5357              	.L248:
 779:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 780:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       i = i + numColsA;
 5358              		.loc 20 780 7 is_stmt 1 view .LVU2045
 5359              		.loc 20 780 9 is_stmt 0 view .LVU2046
 5360 00de CB44     		add	fp, fp, r9
 5361              	.LVL813:
 781:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 782:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Decrement row loop counter */
 783:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       row--;
 5362              		.loc 20 783 7 is_stmt 1 view .LVU2047
 784:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 785:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     } while (row > 0U);
 5363              		.loc 20 785 13 view .LVU2048
 5364              		.loc 20 785 5 is_stmt 0 view .LVU2049
 5365 00e0 019B     		ldr	r3, [sp, #4]
 5366              	.LVL814:
 5367              		.loc 20 785 5 view .LVU2050
 5368 00e2 013B     		subs	r3, r3, #1
 5369              	.LVL815:
 5370              		.loc 20 785 5 view .LVU2051
 5371 00e4 0193     		str	r3, [sp, #4]
 5372 00e6 03D0     		beq	.L249
 5373              	.LVL816:
 5374              	.L245:
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 5375              		.loc 20 719 5 is_stmt 1 view .LVU2052
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5376              		.loc 20 722 7 view .LVU2053
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5377              		.loc 20 725 7 view .LVU2054
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 319


 5378              		.loc 20 725 12 is_stmt 0 view .LVU2055
 5379 00e8 0398     		ldr	r0, [sp, #12]
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 5380              		.loc 20 722 11 view .LVU2056
 5381 00ea DDF808E0 		ldr	lr, [sp, #8]
 5382 00ee EDE7     		b	.L244
 5383              	.LVL817:
 5384              	.L249:
 786:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 787:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #else /* #if defined (ARM_MATH_DSP) */
 788:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 789:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
 790:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
 791:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A of Q15 type *
 792:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B of Q15 type *
 793:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *pOut = pDst->pData;                     /* Output data matrix pointer */
 794:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         q15_t *px;                                     /* Temporary output data matrix pointer */
 795:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 796:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 797:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A    */
 798:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 799:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         arm_status status;                             /* Status of matrix multiplication */
 800:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         (void)pState;
 801:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 802:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 803:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 804:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   /* Check for matrix mismatch condition */
 805:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 806:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 807:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       (pSrcB->numCols != pDst->numCols)    )
 808:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 809:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 810:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 811:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   }
 812:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   else
 813:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 814:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 815:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 816:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   {
 817:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 818:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* row loop */
 819:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     do
 820:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     {
 821:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Output pointer is set to starting address of the row being processed */
 822:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       px = pOut + i;
 823:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 824:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* For every row wise process, column loop counter is to be initiated */
 825:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       col = numColsB;
 826:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 827:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
 828:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       pIn2 = pSrcB->pData;
 829:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 830:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* column loop */
 831:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       do
 832:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       {
 833:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 834:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         sum = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 320


 835:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 836:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Initiate pointer pIn1 to point to starting address of pSrcA */
 837:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pIn1 = pInA;
 838:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 839:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Matrix A columns number of MAC operations are to be performed */
 840:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         colCnt = numColsA;
 841:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 842:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* matrix multiplication */
 843:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         while (colCnt > 0U)
 844:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         {
 845:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 846:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 847:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* Perform multiply-accumulates */
 848:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           sum += (q31_t) * pIn1++ * *pIn2;
 849:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           pIn2 += numColsB;
 850:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 851:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           /* Decrement loop counter */
 852:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****           colCnt--;
 853:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         }
 854:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 855:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Convert result from 34.30 to 1.15 format and store saturated value in destination buffer
 856:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 857:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Saturate and store result in destination buffer */
 858:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         *px++ = (q15_t) __SSAT((sum >> 15), 16);
 859:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 860:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Decrement column loop counter */
 861:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         col--;
 862:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 863:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         /* Update pointer pIn2 to point to starting address of next column */
 864:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****         pIn2 = pInB + (numColsB - col);
 865:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 866:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       } while (col > 0U);
 867:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 868:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Update pointer pSrcA to point to starting address of next row */
 869:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       i = i + numColsB;
 870:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       pInA = pInA + numColsA;
 871:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 872:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       /* Decrement row loop counter */
 873:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****       row--;
 874:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 875:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     } while (row > 0U);
 876:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 877:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** #endif /* #if defined (ARM_MATH_DSP) */
 878:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 879:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 880:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****     status = ARM_MATH_SUCCESS;
 5385              		.loc 20 880 5 is_stmt 1 view .LVU2057
 881:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   }
 882:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** 
 883:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   /* Return to application */
 884:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c ****   return (status);
 5386              		.loc 20 884 3 view .LVU2058
 885:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q15.c **** }
 5387              		.loc 20 885 1 is_stmt 0 view .LVU2059
 5388 00f0 0020     		movs	r0, #0
 5389 00f2 05B0     		add	sp, sp, #20
 5390              	.LCFI36:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 321


 5391              		.cfi_def_cfa_offset 36
 5392              		@ sp needed
 5393 00f4 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5394              		.loc 20 885 1 view .LVU2060
 5395              		.cfi_endproc
 5396              	.LFE135:
 5398              		.section	.text.arm_mat_mult_q31,"ax",%progbits
 5399              		.align	1
 5400              		.global	arm_mat_mult_q31
 5401              		.syntax unified
 5402              		.thumb
 5403              		.thumb_func
 5405              	arm_mat_mult_q31:
 5406              	.LVL818:
 5407              	.LFB136:
 5408              		.file 21 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Title:        arm_mat_mult_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Description:  Q31 matrix multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @addtogroup MatrixMult
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @brief         Q31 matrix multiplication.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 322


  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    The function is implemented using an internal 64-bit accumulator.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    The accumulator has a 2.62 format and maintains full precision of the intermedia
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    multiplication results but provides only a single guard bit. There is no saturat
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    on intermediate additions. Thus, if the accumulator overflows it wraps around an
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    distorts the result. The input signals should be scaled down to avoid intermedia
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    overflows. The input is thus scaled down by log2(numColsA) bits
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    to avoid overflows, as a total of numColsA additions are performed internally.
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    The 2.62 accumulator is right shifted by 31 bits and saturated to 1.31 format to
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   @remark
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                    Refer to \ref arm_mat_mult_fast_q31() for a faster but less precise implementati
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #define MATRIX_DIM2 2
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #define MATRIX_DIM3 3
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #define MATRIX_DIM4 4
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_mult_q31_2x2_mve(
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pOut = pDst->pData;   /* output data matrix pointer */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint32x4_t   vecColBOffs;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA0 = pInA;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA1 = pInA0 + MATRIX_DIM2;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q63_t        acc0, acc1;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31x4_t      vecB, vecA0, vecA1;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* enable predication to disable half of vector elements */
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     mve_pred16_t p0 = vctp32q(MATRIX_DIM2);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vidupq_u32((uint32_t)0, 1);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vecColBOffs * MATRIX_DIM2;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pSrcB->pData;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* load 1st B column (partial load) */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_z_s32(pInB, vecColBOffs, p0);
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* load A rows */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA0 = vldrwq_s32(pInA0);
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA1 = vldrwq_s32(pInA1);
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA0, vecB);
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA1, vecB);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 323


  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM2] = (q31_t) acc0;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM2] = (q31_t) acc1;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_z_s32(pInB, vecColBOffs, p0);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA0, vecB);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA1, vecB);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM2] = (q31_t) acc0;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM2] = (q31_t) acc1;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * Return to application
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** }
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_mult_q31_3x3_mve(
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** {
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pOut = pDst->pData;   /* output data matrix pointer */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint32x4_t   vecColBOffs;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA0 = pInA;
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA1 = pInA0 + MATRIX_DIM3;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA2 = pInA1 + MATRIX_DIM3;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q63_t        acc0, acc1, acc2;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31x4_t      vecB, vecA;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* enable predication to disable last (4th) vector element */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     mve_pred16_t p0 = vctp32q(MATRIX_DIM3);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vidupq_u32((uint32_t)0, 1);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vecColBOffs * MATRIX_DIM3;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pSrcB->pData;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_z_s32(pInB, vecColBOffs, p0);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 324


 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM3] = (q31_t) acc0;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM3] = (q31_t) acc1;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM3] = (q31_t) acc2;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_z_s32(pInB, vecColBOffs, p0);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM3] = (q31_t) acc0;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM3] = (q31_t) acc1;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM3] = (q31_t) acc2;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_z_s32(pInB, vecColBOffs, p0);
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM3] = (q31_t) acc0;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM3] = (q31_t) acc1;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM3] = (q31_t) acc2;
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * Return to application
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** }
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** __STATIC_INLINE arm_status arm_mat_mult_q31_4x4_mve(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 325


 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcA,
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcB,
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     arm_matrix_instance_q31 * pDst)
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInB = pSrcB->pData;  /* input data matrix pointer B */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA = pSrcA->pData;  /* input data matrix pointer A */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pOut = pDst->pData;   /* output data matrix pointer */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint32x4_t   vecColBOffs;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA0 = pInA;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA1 = pInA0 + MATRIX_DIM4;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA2 = pInA1 + MATRIX_DIM4;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t       *pInA3 = pInA2 + MATRIX_DIM4;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q63_t        acc0, acc1, acc2, acc3;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31x4_t      vecB, vecA;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vidupq_u32((uint32_t)0, 4);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pSrcB->pData;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_s32(pInB, vecColBOffs);
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = vrmlaldavhq(vecA, vecB);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = asrl(acc3, 23);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM4] = (q31_t) acc0;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM4] = (q31_t) acc1;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM4] = (q31_t) acc2;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[3 * MATRIX_DIM4] = (q31_t) acc3;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_s32(pInB, vecColBOffs);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = vrmlaldavhq(vecA, vecB);
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 326


 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = asrl(acc3, 23);
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM4] = (q31_t) acc0;
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM4] = (q31_t) acc1;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM4] = (q31_t) acc2;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[3 * MATRIX_DIM4] = (q31_t) acc3;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_s32(pInB, vecColBOffs);
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = vrmlaldavhq(vecA, vecB);
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = asrl(acc3, 23);
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM4] = (q31_t) acc0;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM4] = (q31_t) acc1;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM4] = (q31_t) acc2;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[3 * MATRIX_DIM4] = (q31_t) acc3;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut++;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* move to next B column */
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pInB = pInB + 1;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecB = vldrwq_gather_shifted_offset_s32(pInB, vecColBOffs);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA0);
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = vrmlaldavhq(vecA, vecB);
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA1);
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = vrmlaldavhq(vecA, vecB);
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA2);
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = vrmlaldavhq(vecA, vecB);
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecA = vldrwq_s32(pInA3);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = vrmlaldavhq(vecA, vecB);
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc0 = asrl(acc0, 23);
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc1 = asrl(acc1, 23);
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc2 = asrl(acc2, 23);
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     acc3 = asrl(acc3, 23);
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[0 * MATRIX_DIM4] = (q31_t) acc0;
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[1 * MATRIX_DIM4] = (q31_t) acc1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 327


 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[2 * MATRIX_DIM4] = (q31_t) acc2;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     pOut[3 * MATRIX_DIM4] = (q31_t) acc3;
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * Return to application
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     return (ARM_MATH_SUCCESS);
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** }
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** arm_status arm_mat_mult_q31(
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         arm_matrix_instance_q31 * pDst)
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** {
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t const *pInB = (q31_t const *)pSrcB->pData;  /* input data matrix pointer B */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t const *pInA = (q31_t const *)pSrcA->pData;  /* input data matrix pointer A */
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t      *pOut = pDst->pData;   /* output data matrix pointer */
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     q31_t      *px;               /* Temporary output data matrix pointer */
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint16_t    numRowsA = pSrcA->numRows;    /* number of rows of input matrix A    */
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint16_t    numColsB = pSrcB->numCols;    /* number of columns of input matrix B */
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint16_t    numColsA = pSrcA->numCols;    /* number of columns of input matrix A */
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint16_t    col, i = 0U, row = numRowsA;  /* loop counters */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     arm_status  status;          /* status of matrix multiplication */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint32x4_t  vecOffs, vecColBOffs;
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     uint32_t    blkCnt, rowCnt;           /* loop counters */
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   #ifdef ARM_MATH_MATRIX_CHECK
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   /* Check for matrix mismatch condition */
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       (pSrcB->numCols != pDst->numCols)    )
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   {
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   }
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   else
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   {
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      /* small squared matrix specialized routines */
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     if(numRowsA == numColsB && numColsB == numColsA) {
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         if (numRowsA == 1)
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           q63_t sum =  (q63_t) *pInA * *pInB;
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pOut[0] = (q31_t)(sum >> 31);
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           return (ARM_MATH_SUCCESS);
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         }
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         else if(numRowsA == 2)
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             return arm_mat_mult_q31_2x2_mve(pSrcA, pSrcB, pDst);
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         else if(numRowsA == 3)
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             return arm_mat_mult_q31_3x3_mve(pSrcA, pSrcB, pDst);
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         else if (numRowsA == 4)
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             return arm_mat_mult_q31_4x4_mve(pSrcA, pSrcB, pDst);
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     }
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vidupq_u32((uint32_t)0, 1);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 328


 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     vecColBOffs = vecColBOffs * (uint32_t) (numColsB);
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * The following loop performs the dot-product of each row in pSrcA with each column in pSrcB
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * row loop
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     rowCnt = row >> 2;
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     while (rowCnt > 0U)
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     {
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Output pointer is set to starting address of the row being processed
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         px = pOut + i;
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         i = i + 4 * numColsB;
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * For every row wise process, the column loop counter is to be initiated
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         col = numColsB;
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * For every row wise process, the pInB pointer is set
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * to the starting address of the pSrcB data
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pInB = (q31_t const *)pSrcB->pData;
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * column loop
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         while (col > 0U)
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                     /*
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * generate 4 columns elements
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Matrix A columns number of MAC operations are to be performed
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const *pSrcA0Vec, *pSrcA1Vec, *pSrcA2Vec, *pSrcA3Vec;
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const   *pInA0 = pInA;
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const   *pInA1 = pInA0 + numColsA;
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const   *pInA2 = pInA1 + numColsA;
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const   *pInA3 = pInA2 + numColsA;
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q63_t          acc0, acc1, acc2, acc3;
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc0 = 0LL;
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc1 = 0LL;
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc2 = 0LL;
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc3 = 0LL;
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pSrcA0Vec = (q31_t const *) pInA0;
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pSrcA1Vec = (q31_t const *) pInA1;
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pSrcA2Vec = (q31_t const *) pInA2;
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pSrcA3Vec = (q31_t const *) pInA3;
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             vecOffs = vecColBOffs;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 329


 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /* process 1 x 4 block output */
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             blkCnt = numColsA >> 2;
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             while (blkCnt > 0U)
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             {
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 q31x4_t vecB, vecA;
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 /* move Matrix B read offsets, 4 rows down */
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 4);
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  pSrcA0Vec += 4;
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc0 = vrmlaldavhaq(acc0, vecA, vecB);
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA1Vec);  pSrcA1Vec += 4;
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc1 = vrmlaldavhaq(acc1, vecA, vecB);
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA2Vec);  pSrcA2Vec += 4;
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc2 = vrmlaldavhaq(acc2, vecA, vecB);
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA3Vec);  pSrcA3Vec += 4;
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc3 = vrmlaldavhaq(acc3, vecA, vecB);
 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 blkCnt--;
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             }
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * tail
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * (will be merged thru tail predication)
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             blkCnt = numColsA & 3;
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             if (blkCnt > 0U)
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             {
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 q31x4_t   vecB, vecA;
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 //vecOffs = vecOffs + (uint32_t) (numColsB * 4);
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  pSrcA0Vec += 4;
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc0 = vrmlaldavhaq(acc0, vecA, vecB);
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA1Vec);  pSrcA1Vec += 4;
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc1 = vrmlaldavhaq(acc1, vecA, vecB);
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA2Vec);  pSrcA2Vec += 4;
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc2 = vrmlaldavhaq(acc2, vecA, vecB);
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA3Vec);  pSrcA3Vec += 4;
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc3 = vrmlaldavhaq(acc3, vecA, vecB);
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             }
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc0 = asrl(acc0, 23);
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc1 = asrl(acc1, 23);
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc2 = asrl(acc2, 23);
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc3 = asrl(acc3, 23);
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px[0] = (q31_t) acc0;
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px[1 * numColsB] = (q31_t) acc1;
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px[2 * numColsB] = (q31_t) acc2;
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px[3 * numColsB] = (q31_t) acc3;
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px++;
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 496:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Decrement the column loop counter
 497:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 330


 498:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             col--;
 499:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 500:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Update the pointer pInB to point to the  starting address of the next column
 501:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 502:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pInB = (q31_t const *)pSrcB->pData + (numColsB - col);
 503:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         }
 504:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 505:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 506:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Update the pointer pInA to point to the  starting address of the next row
 507:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 508:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pInA += (numColsA * 4);
 509:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 510:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Decrement the row loop counter
 511:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 512:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         rowCnt --;
 513:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 514:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     }
 515:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     rowCnt = row & 3;
 516:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     while (rowCnt > 0U)
 517:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     {
 518:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              /*
 519:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Output pointer is set to starting address of the row being processed
 520:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 521:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         px = pOut + i;
 522:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         i = i + numColsB;
 523:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 524:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * For every row wise process, the column loop counter is to be initiated
 525:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 526:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         col = numColsB;
 527:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 528:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * For every row wise process, the pInB pointer is set
 529:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * to the starting address of the pSrcB data
 530:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 531:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pInB = (q31_t const *)pSrcB->pData;
 532:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 533:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * column loop
 534:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 535:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         while (col > 0U)
 536:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 537:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 538:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * generate 4 columns elements
 539:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 540:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 541:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Matrix A columns number of MAC operations are to be performed
 542:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 543:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 544:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const *pSrcA0Vec;
 545:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q31_t const   *pInA0 = pInA;
 546:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             q63_t          acc0;
 547:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 548:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc0 = 0LL;
 549:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****            
 550:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 551:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pSrcA0Vec = (q31_t const *) pInA0;
 552:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****            
 553:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             vecOffs = vecColBOffs;
 554:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 331


 555:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /* process 1 x 4 block output */
 556:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             blkCnt = numColsA >> 2;
 557:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             while (blkCnt > 0U)
 558:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             {
 559:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 q31x4_t vecB, vecA;
 560:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 561:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset(pInB, vecOffs);
 562:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 /* move Matrix B read offsets, 4 rows down */
 563:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecOffs = vecOffs + (uint32_t) (numColsB * 4);
 564:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 565:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  pSrcA0Vec += 4;
 566:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc0 = vrmlaldavhaq(acc0, vecA, vecB);
 567:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****               
 568:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 blkCnt--;
 569:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             }
 570:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 571:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 572:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * tail
 573:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * (will be merged thru tail predication)
 574:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 575:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             blkCnt = numColsA & 3;
 576:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             if (blkCnt > 0U)
 577:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             {
 578:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 mve_pred16_t p0 = vctp32q(blkCnt);
 579:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 q31x4_t   vecB, vecA;
 580:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 581:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecB = vldrwq_gather_shifted_offset_z(pInB, vecOffs, p0);
 582:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 //vecOffs = vecOffs + (uint32_t) (numColsB * 4);
 583:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 584:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 vecA = vld1q(pSrcA0Vec);  
 585:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 pSrcA0Vec += 4;
 586:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 acc0 = vrmlaldavhaq(acc0, vecA, vecB);
 587:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****                 
 588:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             }
 589:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 590:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             acc0 = asrl(acc0, 23);
 591:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****            
 592:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 593:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px[0] = (q31_t) acc0;
 594:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             px++;
 595:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 596:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Decrement the column loop counter
 597:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 598:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             col--;
 599:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             /*
 600:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              * Update the pointer pInB to point to the  starting address of the next column
 601:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****              */
 602:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****             pInB = (q31_t const *)pSrcB->pData + (numColsB - col);
 603:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         }
 604:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 605:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 606:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Update the pointer pInA to point to the  starting address of the next row
 607:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
 608:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pInA += numColsA;
 609:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /*
 610:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          * Decrement the row loop counter
 611:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****          */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 332


 612:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         rowCnt--;
 613:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     }
 614:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 615:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /*
 616:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      * set status as ARM_MATH_SUCCESS
 617:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****      */
 618:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     status = ARM_MATH_SUCCESS;
 619:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   }
 620:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 621:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   /* Return to application */
 622:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   return (status);
 623:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** }
 624:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 625:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #else
 626:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** arm_status arm_mat_mult_q31(
 627:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 628:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 629:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         arm_matrix_instance_q31 * pDst)
 630:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** {
 5409              		.loc 21 630 1 is_stmt 1 view -0
 5410              		.cfi_startproc
 5411              		@ args = 0, pretend = 0, frame = 24
 5412              		@ frame_needed = 0, uses_anonymous_args = 0
 5413              		.loc 21 630 1 is_stmt 0 view .LVU2062
 5414 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 5415              	.LCFI37:
 5416              		.cfi_def_cfa_offset 36
 5417              		.cfi_offset 4, -36
 5418              		.cfi_offset 5, -32
 5419              		.cfi_offset 6, -28
 5420              		.cfi_offset 7, -24
 5421              		.cfi_offset 8, -20
 5422              		.cfi_offset 9, -16
 5423              		.cfi_offset 10, -12
 5424              		.cfi_offset 11, -8
 5425              		.cfi_offset 14, -4
 5426 0004 87B0     		sub	sp, sp, #28
 5427              	.LCFI38:
 5428              		.cfi_def_cfa_offset 64
 5429 0006 0346     		mov	r3, r0
 5430 0008 0591     		str	r1, [sp, #20]
 631:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *pIn1 = pSrcA->pData;                    /* Input data matrix pointer A */
 5431              		.loc 21 631 3 is_stmt 1 view .LVU2063
 5432              		.loc 21 631 10 is_stmt 0 view .LVU2064
 5433 000a 4068     		ldr	r0, [r0, #4]
 5434              	.LVL819:
 5435              		.loc 21 631 10 view .LVU2065
 5436 000c 0190     		str	r0, [sp, #4]
 5437              	.LVL820:
 632:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *pIn2 = pSrcB->pData;                    /* Input data matrix pointer B */
 5438              		.loc 21 632 3 is_stmt 1 view .LVU2066
 5439              		.loc 21 632 10 is_stmt 0 view .LVU2067
 5440 000e D1F804A0 		ldr	r10, [r1, #4]
 5441              	.LVL821:
 633:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *pInA = pSrcA->pData;                    /* Input data matrix pointer A */
 5442              		.loc 21 633 3 is_stmt 1 view .LVU2068
 634:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *pInB = pSrcB->pData;                    /* Input data matrix pointer B */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 333


 5443              		.loc 21 634 3 view .LVU2069
 635:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
 5444              		.loc 21 635 3 view .LVU2070
 5445              		.loc 21 635 10 is_stmt 0 view .LVU2071
 5446 0012 5268     		ldr	r2, [r2, #4]
 5447              	.LVL822:
 5448              		.loc 21 635 10 view .LVU2072
 5449 0014 0492     		str	r2, [sp, #16]
 5450              	.LVL823:
 636:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q31_t *px;                                     /* Temporary output data matrix pointer */
 5451              		.loc 21 636 3 is_stmt 1 view .LVU2073
 637:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   q63_t sum;                                     /* Accumulator */
 5452              		.loc 21 637 3 view .LVU2074
 638:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   uint16_t numRowsA = pSrcA->numRows;            /* Number of rows of input matrix A */
 5453              		.loc 21 638 3 view .LVU2075
 639:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   uint16_t numColsB = pSrcB->numCols;            /* Number of columns of input matrix B */
 5454              		.loc 21 639 3 view .LVU2076
 5455              		.loc 21 639 12 is_stmt 0 view .LVU2077
 5456 0016 4F88     		ldrh	r7, [r1, #2]
 5457              	.LVL824:
 640:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   uint16_t numColsA = pSrcA->numCols;            /* Number of columns of input matrix A */
 5458              		.loc 21 640 3 is_stmt 1 view .LVU2078
 5459              		.loc 21 640 12 is_stmt 0 view .LVU2079
 5460 0018 5A88     		ldrh	r2, [r3, #2]
 5461              	.LVL825:
 5462              		.loc 21 640 12 view .LVU2080
 5463 001a 0292     		str	r2, [sp, #8]
 5464              	.LVL826:
 641:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   uint32_t col, i = 0U, row = numRowsA, colCnt;  /* Loop counters */
 5465              		.loc 21 641 3 is_stmt 1 view .LVU2081
 5466              		.loc 21 641 25 is_stmt 0 view .LVU2082
 5467 001c 1B88     		ldrh	r3, [r3]
 5468              	.LVL827:
 5469              		.loc 21 641 25 view .LVU2083
 5470 001e 0393     		str	r3, [sp, #12]
 5471              	.LVL828:
 5472              		.loc 21 641 17 view .LVU2084
 5473 0020 4FF0000B 		mov	fp, #0
 5474 0024 33E0     		b	.L254
 5475              	.LVL829:
 5476              	.L252:
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   arm_status status;                             /* Status of matrix multiplication */
 643:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 644:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 645:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 646:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   /* Check for matrix mismatch condition */
 647:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   if ((pSrcA->numCols != pSrcB->numRows) ||
 648:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
 649:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       (pSrcB->numCols != pDst->numCols)    )
 650:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   {
 651:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 652:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 653:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   }
 654:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   else
 655:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 656:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 657:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 334


 658:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   {
 659:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* The following loop performs the dot-product of each row in pSrcA with each column in pSrcB *
 660:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* row loop */
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     do
 662:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     {
 663:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* Output pointer is set to starting address of row being processed */
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       px = pOut + i;
 665:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 666:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* For every row wise process, column loop counter is to be initiated */
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       col = numColsB;
 668:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 669:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* For every row wise process, pIn2 pointer is set to starting address of pSrcB data */
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       pIn2 = pSrcB->pData;
 671:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 672:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* column loop */
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       do
 674:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       {
 675:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Set the variable sum, that acts as accumulator, to zero */
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         sum = 0;
 677:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 678:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Initialize pointer pIn1 to point to starting address of column being processed */
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pIn1 = pInA;
 680:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 681:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 682:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 683:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Loop unrolling: Compute 4 MACs at a time. */
 684:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         colCnt = numColsA >> 2U;
 685:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 686:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* matrix multiplication */
 687:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         while (colCnt > 0U)
 688:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 689:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 690:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 691:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* Perform the multiply-accumulates */
 692:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           sum += (q63_t) *pIn1++ * *pIn2;
 693:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pIn2 += numColsB;
 694:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 695:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           sum += (q63_t) *pIn1++ * *pIn2;
 696:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pIn2 += numColsB;
 697:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 698:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           sum += (q63_t) *pIn1++ * *pIn2;
 699:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pIn2 += numColsB;
 700:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 701:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           sum += (q63_t) *pIn1++ * *pIn2;
 702:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pIn2 += numColsB;
 703:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 704:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* Decrement loop counter */
 705:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           colCnt--;
 706:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         }
 707:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 708:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Loop unrolling: Compute remaining MACs */
 709:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         colCnt = numColsA % 0x4U;
 710:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 711:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #else
 712:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 713:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Initialize cntCnt with number of columns */
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         colCnt = numColsA;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 335


 715:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 716:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 717:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         while (colCnt > 0U)
 719:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 720:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* c(m,n) = a(1,1) * b(1,1) + a(1,2) * b(2,1) + .... + a(m,p) * b(p,n) */
 721:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 722:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* Perform the multiply-accumulates */
 723:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           sum += (q63_t) *pIn1++ * *pIn2;
 5477              		.loc 21 723 11 is_stmt 1 view .LVU2085
 5478              		.loc 21 723 26 is_stmt 0 view .LVU2086
 5479 0026 5CF8043B 		ldr	r3, [ip], #4
 5480              	.LVL830:
 5481              		.loc 21 723 18 view .LVU2087
 5482 002a 4FEAE37E 		asr	lr, r3, #31
 5483              		.loc 21 723 36 view .LVU2088
 5484 002e 2868     		ldr	r0, [r5]
 5485 0030 C117     		asrs	r1, r0, #31
 5486              		.loc 21 723 34 view .LVU2089
 5487 0032 03FB01F1 		mul	r1, r3, r1
 5488 0036 00FB0E11 		mla	r1, r0, lr, r1
 5489 003a A3FB0030 		umull	r3, r0, r3, r0
 5490 003e 0844     		add	r0, r0, r1
 5491              		.loc 21 723 15 view .LVU2090
 5492 0040 D318     		adds	r3, r2, r3
 5493 0042 1A46     		mov	r2, r3
 5494              	.LVL831:
 5495              		.loc 21 723 15 view .LVU2091
 5496 0044 40EB0606 		adc	r6, r0, r6
 5497              	.LVL832:
 724:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           pIn2 += numColsB;
 5498              		.loc 21 724 11 is_stmt 1 view .LVU2092
 5499              		.loc 21 724 16 is_stmt 0 view .LVU2093
 5500 0048 05EB8705 		add	r5, r5, r7, lsl #2
 5501              	.LVL833:
 725:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 726:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           /* Decrement loop counter */
 727:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****           colCnt--;
 5502              		.loc 21 727 11 is_stmt 1 view .LVU2094
 5503              		.loc 21 727 17 is_stmt 0 view .LVU2095
 5504 004c 013C     		subs	r4, r4, #1
 5505              	.LVL834:
 5506              	.L251:
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 5507              		.loc 21 718 15 is_stmt 1 view .LVU2096
 5508 004e 002C     		cmp	r4, #0
 5509 0050 E9D1     		bne	.L252
 728:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         }
 729:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 730:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Convert result from 2.62 to 1.31 format and store in destination buffer */
 731:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         *px++ = (q31_t) (sum >> 31);
 5510              		.loc 21 731 9 view .LVU2097
 5511              		.loc 21 731 30 is_stmt 0 view .LVU2098
 5512 0052 D20F     		lsrs	r2, r2, #31
 5513              	.LVL835:
 5514              		.loc 21 731 30 view .LVU2099
 5515 0054 42EA4602 		orr	r2, r2, r6, lsl #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 336


 5516              	.LVL836:
 5517              		.loc 21 731 15 view .LVU2100
 5518 0058 48F8042B 		str	r2, [r8], #4
 5519              	.LVL837:
 732:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 733:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Decrement column loop counter */
 734:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         col--;
 5520              		.loc 21 734 9 is_stmt 1 view .LVU2101
 5521              		.loc 21 734 12 is_stmt 0 view .LVU2102
 5522 005c 09F1FF39 		add	r9, r9, #-1
 5523              	.LVL838:
 735:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 736:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         /* Update pointer pIn2 to point to starting address of next column */
 737:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         pIn2 = pInB + (numColsB - col);
 5524              		.loc 21 737 9 is_stmt 1 view .LVU2103
 5525              		.loc 21 737 33 is_stmt 0 view .LVU2104
 5526 0060 A7EB0905 		sub	r5, r7, r9
 5527              	.LVL839:
 5528              		.loc 21 737 14 view .LVU2105
 5529 0064 0AEB8505 		add	r5, r10, r5, lsl #2
 5530              	.LVL840:
 738:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 739:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       } while (col > 0U);
 5531              		.loc 21 739 15 is_stmt 1 view .LVU2106
 5532              		.loc 21 739 7 is_stmt 0 view .LVU2107
 5533 0068 B9F1000F 		cmp	r9, #0
 5534 006c 05D0     		beq	.L257
 5535              	.LVL841:
 5536              	.L253:
 673:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       {
 5537              		.loc 21 673 7 is_stmt 1 view .LVU2108
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5538              		.loc 21 676 9 view .LVU2109
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5539              		.loc 21 679 9 view .LVU2110
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5540              		.loc 21 714 9 view .LVU2111
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 5541              		.loc 21 718 9 view .LVU2112
 714:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5542              		.loc 21 714 16 is_stmt 0 view .LVU2113
 5543 006e 029C     		ldr	r4, [sp, #8]
 679:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5544              		.loc 21 679 14 view .LVU2114
 5545 0070 0198     		ldr	r0, [sp, #4]
 676:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5546              		.loc 21 676 13 view .LVU2115
 5547 0072 0022     		movs	r2, #0
 5548 0074 1646     		mov	r6, r2
 5549 0076 8446     		mov	ip, r0
 718:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****         {
 5550              		.loc 21 718 15 view .LVU2116
 5551 0078 E9E7     		b	.L251
 5552              	.LVL842:
 5553              	.L257:
 740:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 741:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* Update pointer pInA to point to starting address of next row */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 337


 742:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       i = i + numColsB;
 5554              		.loc 21 742 7 is_stmt 1 view .LVU2117
 5555              		.loc 21 742 9 is_stmt 0 view .LVU2118
 5556 007a BB44     		add	fp, fp, r7
 5557              	.LVL843:
 743:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       pInA = pInA + numColsA;
 5558              		.loc 21 743 7 is_stmt 1 view .LVU2119
 5559              		.loc 21 743 12 is_stmt 0 view .LVU2120
 5560 007c 019B     		ldr	r3, [sp, #4]
 5561 007e 029A     		ldr	r2, [sp, #8]
 5562 0080 03EB8203 		add	r3, r3, r2, lsl #2
 5563 0084 0193     		str	r3, [sp, #4]
 5564              	.LVL844:
 744:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 745:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       /* Decrement row loop counter */
 746:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****       row--;
 5565              		.loc 21 746 7 is_stmt 1 view .LVU2121
 747:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 748:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     } while (row > 0U);
 5566              		.loc 21 748 13 view .LVU2122
 5567              		.loc 21 748 5 is_stmt 0 view .LVU2123
 5568 0086 039B     		ldr	r3, [sp, #12]
 5569              	.LVL845:
 5570              		.loc 21 748 5 view .LVU2124
 5571 0088 013B     		subs	r3, r3, #1
 5572              	.LVL846:
 5573              		.loc 21 748 5 view .LVU2125
 5574 008a 0393     		str	r3, [sp, #12]
 5575 008c 06D0     		beq	.L258
 5576              	.LVL847:
 5577              	.L254:
 642:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5578              		.loc 21 642 3 is_stmt 1 view .LVU2126
 661:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     {
 5579              		.loc 21 661 5 view .LVU2127
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5580              		.loc 21 664 7 view .LVU2128
 664:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5581              		.loc 21 664 10 is_stmt 0 view .LVU2129
 5582 008e 049B     		ldr	r3, [sp, #16]
 5583 0090 03EB8B08 		add	r8, r3, fp, lsl #2
 5584              	.LVL848:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5585              		.loc 21 667 7 is_stmt 1 view .LVU2130
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5586              		.loc 21 670 7 view .LVU2131
 670:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5587              		.loc 21 670 12 is_stmt 0 view .LVU2132
 5588 0094 059B     		ldr	r3, [sp, #20]
 5589 0096 5D68     		ldr	r5, [r3, #4]
 5590              	.LVL849:
 667:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 5591              		.loc 21 667 11 view .LVU2133
 5592 0098 B946     		mov	r9, r7
 5593 009a E8E7     		b	.L253
 5594              	.LVL850:
 5595              	.L258:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 338


 749:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 750:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 751:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****     status = ARM_MATH_SUCCESS;
 5596              		.loc 21 751 5 is_stmt 1 view .LVU2134
 752:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   }
 753:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** 
 754:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   /* Return to application */
 755:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c ****   return (status);
 5597              		.loc 21 755 3 view .LVU2135
 756:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_mult_q31.c **** }
 5598              		.loc 21 756 1 is_stmt 0 view .LVU2136
 5599 009c 0020     		movs	r0, #0
 5600 009e 07B0     		add	sp, sp, #28
 5601              	.LCFI39:
 5602              		.cfi_def_cfa_offset 36
 5603              		@ sp needed
 5604 00a0 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 5605              		.loc 21 756 1 view .LVU2137
 5606              		.cfi_endproc
 5607              	.LFE136:
 5609              		.section	.text.arm_mat_scale_f32,"ax",%progbits
 5610              		.align	1
 5611              		.global	arm_mat_scale_f32
 5612              		.syntax unified
 5613              		.thumb
 5614              		.thumb_func
 5616              	arm_mat_scale_f32:
 5617              	.LVL851:
 5618              	.LFB137:
 5619              		.file 22 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Title:        arm_mat_scale_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Description:  Multiplies a floating-point matrix by a scalar
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 339


  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @defgroup MatrixScale Matrix Scale
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   Multiplies a matrix by a scalar.  This is accomplished by multiplying each element in the
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   matrix by the scalar.  For example:
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   \image html MatrixScale.gif "Matrix Scaling of a 3 x 3 matrix"
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   The function checks to make sure that the input and output matrices are of the same size.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   In the fixed-point Q15 and Q31 functions, <code>scale</code> is represented by
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   a fractional multiplication <code>scaleFract</code> and an arithmetic shift <code>shift</code>.
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   The shift allows the gain of the scaling operation to exceed 1.0.
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   The overall scale factor applied to the fixed-point data is
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   <pre>
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       scale = scaleFract * 2^shift.
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   </pre>
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  */
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /**
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @addtogroup MatrixScale
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @{
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** /**
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @brief         Floating-point matrix scaling.
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @param[in]     pSrc       points to input matrix
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @param[in]     scale      scale factor to be applied
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @param[out]    pDst       points to output matrix structure
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   @return        execution status
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****  */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** arm_status arm_mat_scale_f32(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t scale,
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   arm_matrix_instance_f32 * pDst)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   arm_status status;                             /* status of matrix scaling     */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Check for matrix mismatch condition */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   if ((pSrc->numRows != pDst->numRows) || (pSrc->numCols != pDst->numCols))
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   else
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     float32_t *pIn = pSrc->pData;   /* input data matrix pointer */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 340


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     float32_t *pOut = pDst->pData;  /* output data matrix pointer */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     uint32_t  numSamples;           /* total number of elements in the matrix */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     uint32_t  blkCnt;               /* loop counters */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     f32x4_t vecIn, vecOut;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     float32_t const *pInVec;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     pInVec = (float32_t const *) pIn;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /*
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      * Total number of samples in the input matrix
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples >> 2;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     while (blkCnt > 0U)
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         /*
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****          * C(m,n) = A(m,n) * scale
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****          * Scaling and results are stored in the destination buffer.
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****          */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vecIn = vld1q(pInVec); 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         pInVec += 4;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vecOut = vecIn * scale;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vst1q(pOut, vecOut); 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         pOut += 4;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****          * Decrement the blockSize loop counter
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****          */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         blkCnt--;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /*
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      * tail
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples & 3;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     if (blkCnt > 0U)
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vecIn = vld1q(pInVec); 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vecOut = vecIn * scale;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         vstrwq_p(pOut, vecOut, p0);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SUCCESS;
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Return to application */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   return (status);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** }
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #else
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #if defined(ARM_MATH_NEON_EXPERIMENTAL)
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** arm_status arm_mat_scale_f32(
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t scale,
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   arm_matrix_instance_f32 * pDst)
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 341


 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   uint32_t numSamples;                           /* total number of elements in the matrix */
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   uint32_t blkCnt;                               /* loop counters */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   arm_status status;                             /* status of matrix scaling     */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Check for matrix mismatch condition */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   if ((pSrc->numRows != pDst->numRows) || (pSrc->numCols != pDst->numCols))
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   else
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     float32x4_t vec1;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     float32x4_t res;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Total number of samples in the input matrix */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples >> 2;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Compute 4 outputs at a time.
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      ** a second loop below computes the remaining 1 to 3 samples. */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     while (blkCnt > 0U)
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* C(m,n) = A(m,n) * scale */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Scaling and results are stored in the destination buffer. */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       vec1 = vld1q_f32(pIn);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       res = vmulq_f32(vec1, vdupq_n_f32(scale));
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       vst1q_f32(pOut, res);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* update pointers to process next sampels */
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       pIn += 4U;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       pOut += 4U;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Decrement the numSamples loop counter */
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       blkCnt--;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****      ** No loop unrolling is used. */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples % 0x4U;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     while (blkCnt > 0U)
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* C(m,n) = A(m,n) * scale */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* The results are stored in the destination buffer. */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Decrement the loop counter */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       blkCnt--;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 342


 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SUCCESS;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Return to application */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   return (status);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** }
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #else
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** arm_status arm_mat_scale_f32(
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         float32_t                 scale,
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****         arm_matrix_instance_f32 * pDst)
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** {
 5620              		.loc 22 211 1 is_stmt 1 view -0
 5621              		.cfi_startproc
 5622              		@ args = 0, pretend = 0, frame = 0
 5623              		@ frame_needed = 0, uses_anonymous_args = 0
 5624              		@ link register save eliminated.
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t *pIn = pSrc->pData;                  /* Input data matrix pointer */
 5625              		.loc 22 212 3 view .LVU2139
 5626              		.loc 22 212 14 is_stmt 0 view .LVU2140
 5627 0000 4268     		ldr	r2, [r0, #4]
 5628              	.LVL852:
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   float32_t *pOut = pDst->pData;                 /* Output data matrix pointer */
 5629              		.loc 22 213 3 is_stmt 1 view .LVU2141
 5630              		.loc 22 213 14 is_stmt 0 view .LVU2142
 5631 0002 4B68     		ldr	r3, [r1, #4]
 5632              	.LVL853:
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   uint32_t numSamples;                           /* Total number of elements in the matrix */
 5633              		.loc 22 214 3 is_stmt 1 view .LVU2143
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   uint32_t blkCnt;                               /* Loop counters */
 5634              		.loc 22 215 3 view .LVU2144
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   arm_status status;                             /* Status of matrix scaling */
 5635              		.loc 22 216 3 view .LVU2145
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Check for matrix mismatch condition */
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   if ((pSrc->numRows != pDst->numRows) ||
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       (pSrc->numCols != pDst->numCols)   )
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   else
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   {
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Total number of samples in input matrix */
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 5636              		.loc 22 233 5 view .LVU2146
 5637              		.loc 22 233 33 is_stmt 0 view .LVU2147
 5638 0004 0188     		ldrh	r1, [r0]
 5639              	.LVL854:
 5640              		.loc 22 233 49 view .LVU2148
 5641 0006 4088     		ldrh	r0, [r0, #2]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 343


 5642              	.LVL855:
 5643              		.loc 22 233 16 view .LVU2149
 5644 0008 00FB01F1 		mul	r1, r0, r1
 5645              	.LVL856:
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples >> 2U;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     while (blkCnt > 0U)
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* C(m,n) = A(m,n) * scale */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Scale and store result in destination buffer. */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Decrement loop counter */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       blkCnt--;
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Loop unrolling: Compute remaining outputs */
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples % 0x4U;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #else
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Initialize blkCnt with number of samples */
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     blkCnt = numSamples;
 5646              		.loc 22 260 5 is_stmt 1 view .LVU2150
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     while (blkCnt > 0U)
 5647              		.loc 22 264 5 view .LVU2151
 5648              		.loc 22 264 11 is_stmt 0 view .LVU2152
 5649 000c 06E0     		b	.L260
 5650              	.LVL857:
 5651              	.L261:
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* C(m,n) = A(m,n) * scale */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Scale and store result in destination buffer. */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       *pOut++ = (*pIn++) * scale;
 5652              		.loc 22 269 7 is_stmt 1 view .LVU2153
 5653              		.loc 22 269 18 is_stmt 0 view .LVU2154
 5654 000e F2EC017A 		vldmia.32	r2!, {s15}
 5655              	.LVL858:
 5656              		.loc 22 269 26 view .LVU2155
 5657 0012 67EE807A 		vmul.f32	s15, s15, s0
 5658              		.loc 22 269 15 view .LVU2156
 5659 0016 E3EC017A 		vstmia.32	r3!, {s15}
 5660              	.LVL859:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       /* Decrement loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 344


 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****       blkCnt--;
 5661              		.loc 22 272 7 is_stmt 1 view .LVU2157
 5662              		.loc 22 272 13 is_stmt 0 view .LVU2158
 5663 001a 0139     		subs	r1, r1, #1
 5664              	.LVL860:
 5665              	.L260:
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     {
 5666              		.loc 22 264 11 is_stmt 1 view .LVU2159
 5667 001c 0029     		cmp	r1, #0
 5668 001e F6D1     		bne	.L261
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     }
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****     status = ARM_MATH_SUCCESS;
 5669              		.loc 22 276 5 view .LVU2160
 5670              	.LVL861:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   }
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   /* Return to application */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c ****   return (status);
 5671              		.loc 22 280 3 view .LVU2161
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_f32.c **** }
 5672              		.loc 22 281 1 is_stmt 0 view .LVU2162
 5673 0020 0020     		movs	r0, #0
 5674              		.loc 22 281 1 view .LVU2163
 5675 0022 7047     		bx	lr
 5676              		.cfi_endproc
 5677              	.LFE137:
 5679              		.section	.text.arm_mat_scale_q15,"ax",%progbits
 5680              		.align	1
 5681              		.global	arm_mat_scale_q15
 5682              		.syntax unified
 5683              		.thumb
 5684              		.thumb_func
 5686              	arm_mat_scale_q15:
 5687              	.LVL862:
 5688              	.LFB138:
 5689              		.file 23 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Title:        arm_mat_scale_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Description:  Multiplies a Q15 matrix by a scalar
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 345


  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @addtogroup MatrixScale
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @brief         Q15 matrix scaling.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @param[in]     pSrc        points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @param[in]     scaleFract  fractional portion of the scale factor
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @param[in]     shift       number of bits to shift the result by
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @param[out]    pDst        points to output matrix structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   @par           Scaling and Overflow Behavior
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****                    The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.15 format
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****                    These are multiplied to yield a 2.30 intermediate result and this is shifted wit
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** arm_status arm_mat_scale_q15(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   const arm_matrix_instance_q15 * pSrc,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q15_t                     scaleFract,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         int32_t                   shift,
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         arm_matrix_instance_q15 * pDst)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** {
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   arm_status status;                             /* Status of matrix scaling */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   q15_t *pIn = pSrc->pData;       /* input data matrix pointer */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   q15_t *pOut = pDst->pData;      /* output data matrix pointer */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   uint32_t  numSamples;           /* total number of elements in the matrix */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   uint32_t  blkCnt;               /* loop counters */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   q15x8_t vecIn, vecOut;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   q15_t const *pInVec;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   int32_t totShift = shift + 1;   /* shift to apply after scaling */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   pInVec = (q15_t const *) pIn;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   /* Check for matrix mismatch condition */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   if ((pSrc->numRows != pDst->numRows) ||
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       (pSrc->numCols != pDst->numCols)   )
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 346


  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   {
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   }
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   else
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /*
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      * Total number of samples in the input matrix
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     blkCnt = numSamples >> 3;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     while (blkCnt > 0U)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     {
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         /*
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          * C(m,n) = A(m,n) * scale
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          * Scaling and results are stored in the destination buffer.
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecIn = vld1q(pInVec); pInVec += 8;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         /* multiply input with scaler value */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecOut = vmulhq(vecIn, vdupq_n_s16(scaleFract));
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          /* apply shifting */
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecOut = vqshlq_r(vecOut, totShift);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vst1q(pOut, vecOut); pOut += 8;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         /*
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          * Decrement the blockSize loop counter
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****          */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         blkCnt--;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     }
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /*
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      * tail
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      * (will be merged thru tail predication)
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     blkCnt = numSamples & 7;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     if (blkCnt > 0U)
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         mve_pred16_t p0 = vctp16q(blkCnt);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecIn = vld1q(pInVec); pInVec += 8;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecOut = vmulhq(vecIn, vdupq_n_s16(scaleFract));
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vecOut = vqshlq_r(vecOut, totShift);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         vstrhq_p(pOut, vecOut, p0);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****      /* Set status as ARM_MATH_SUCCESS */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     status = ARM_MATH_SUCCESS;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   }
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   /* Return to application */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   return (status);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** }
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #else
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** arm_status arm_mat_scale_q15(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 347


 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   const arm_matrix_instance_q15 * pSrc,
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q15_t                     scaleFract,
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         int32_t                   shift,
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         arm_matrix_instance_q15 * pDst)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** {
 5690              		.loc 23 138 1 is_stmt 1 view -0
 5691              		.cfi_startproc
 5692              		@ args = 0, pretend = 0, frame = 0
 5693              		@ frame_needed = 0, uses_anonymous_args = 0
 5694              		.loc 23 138 1 is_stmt 0 view .LVU2165
 5695 0000 10B5     		push	{r4, lr}
 5696              	.LCFI40:
 5697              		.cfi_def_cfa_offset 8
 5698              		.cfi_offset 4, -8
 5699              		.cfi_offset 14, -4
 5700 0002 0446     		mov	r4, r0
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q15_t *pIn = pSrc->pData;                      /* Input data matrix pointer */
 5701              		.loc 23 139 9 is_stmt 1 view .LVU2166
 5702              		.loc 23 139 16 is_stmt 0 view .LVU2167
 5703 0004 D0F804C0 		ldr	ip, [r0, #4]
 5704              	.LVL863:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q15_t *pOut = pDst->pData;                     /* Output data matrix pointer */
 5705              		.loc 23 140 9 is_stmt 1 view .LVU2168
 5706              		.loc 23 140 16 is_stmt 0 view .LVU2169
 5707 0008 5868     		ldr	r0, [r3, #4]
 5708              	.LVL864:
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         uint32_t numSamples;                           /* Total number of elements in the matrix */
 5709              		.loc 23 141 9 is_stmt 1 view .LVU2170
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         uint32_t blkCnt;                               /* Loop counter */
 5710              		.loc 23 142 9 view .LVU2171
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         arm_status status;                             /* Status of matrix scaling */
 5711              		.loc 23 143 9 view .LVU2172
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         int32_t kShift = 15 - shift;                   /* Total shift to apply after scaling */
 5712              		.loc 23 144 9 view .LVU2173
 5713              		.loc 23 144 17 is_stmt 0 view .LVU2174
 5714 000a C2F10F0E 		rsb	lr, r2, #15
 5715              	.LVL865:
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #if defined (ARM_MATH_LOOPUNROLL) && defined (ARM_MATH_DSP)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q31_t inA1, inA2;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q31_t out1, out2, out3, out4;                  /* Temporary output variables */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****         q15_t in1, in2, in3, in4;                      /* Temporary input variables */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #endif
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   /* Check for matrix mismatch condition */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   if ((pSrc->numRows != pDst->numRows) ||
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       (pSrc->numCols != pDst->numCols)   )
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   {
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   }
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   else
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 348


 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   {
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Total number of samples in input matrix */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 5716              		.loc 23 167 5 is_stmt 1 view .LVU2175
 5717              		.loc 23 167 33 is_stmt 0 view .LVU2176
 5718 000e 2288     		ldrh	r2, [r4]
 5719              	.LVL866:
 5720              		.loc 23 167 49 view .LVU2177
 5721 0010 6388     		ldrh	r3, [r4, #2]
 5722              	.LVL867:
 5723              		.loc 23 167 16 view .LVU2178
 5724 0012 03FB02F2 		mul	r2, r3, r2
 5725              	.LVL868:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     blkCnt = numSamples >> 2U;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     while (blkCnt > 0U)
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     {
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* C(m,n) = A(m,n) * k */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #if defined (ARM_MATH_DSP)
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* read 2 times 2 samples at a time from source */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       inA1 = read_q15x2_ia ((q15_t **) &pIn);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       inA2 = read_q15x2_ia ((q15_t **) &pIn);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* Scale inputs and store result in temporary variables
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****        * in single cycle by packing the outputs */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out1 = (q31_t) ((q15_t) (inA1 >> 16) * scaleFract);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out2 = (q31_t) ((q15_t) (inA1      ) * scaleFract);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out3 = (q31_t) ((q15_t) (inA2 >> 16) * scaleFract);
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out4 = (q31_t) ((q15_t) (inA2      ) * scaleFract);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* apply shifting */
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out1 = out1 >> kShift;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out2 = out2 >> kShift;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out3 = out3 >> kShift;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       out4 = out4 >> kShift;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* saturate the output */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       in1 = (q15_t) (__SSAT(out1, 16));
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       in2 = (q15_t) (__SSAT(out2, 16));
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       in3 = (q15_t) (__SSAT(out3, 16));
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       in4 = (q15_t) (__SSAT(out4, 16));
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* store result to destination */
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(in2, in1, 16));
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       write_q15x2_ia (&pOut, __PKHBT(in4, in3, 16));
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #else
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #endif
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 349


 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* Decrement loop counter */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       blkCnt--;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     }
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Loop unrolling: Compute remaining outputs */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     blkCnt = numSamples % 0x4U;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #else
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Initialize blkCnt with number of samples */
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     blkCnt = numSamples;
 5726              		.loc 23 223 5 is_stmt 1 view .LVU2179
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     while (blkCnt > 0U)
 5727              		.loc 23 227 5 view .LVU2180
 5728              		.loc 23 227 11 is_stmt 0 view .LVU2181
 5729 0016 0AE0     		b	.L263
 5730              	.LVL869:
 5731              	.L264:
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     {
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* C(m,n) = A(m,n) * k */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* Scale, saturate and store result in destination buffer. */
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       *pOut++ = (q15_t) (__SSAT(((q31_t) (*pIn++) * scaleFract) >> kShift, 16));
 5732              		.loc 23 232 7 is_stmt 1 view .LVU2182
 5733              	.LBB331:
 5734              		.loc 23 232 26 view .LVU2183
 5735              		.loc 23 232 26 is_stmt 0 view .LVU2184
 5736 0018 3CF9023B 		ldrsh	r3, [ip], #2
 5737              	.LVL870:
 5738              		.loc 23 232 26 view .LVU2185
 5739 001c 01FB03F3 		mul	r3, r1, r3
 5740 0020 43FA0EF3 		asr	r3, r3, lr
 5741              	.LVL871:
 5742              		.loc 23 232 26 is_stmt 1 view .LVU2186
 5743              		.syntax unified
 5744              	@ 232 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c" 1
 5745 0024 03F30F03 		ssat r3, #16, r3
 5746              	@ 0 "" 2
 5747              	.LVL872:
 5748              		.loc 23 232 26 view .LVU2187
 5749              		.loc 23 232 26 is_stmt 0 view .LVU2188
 5750              		.thumb
 5751              		.syntax unified
 5752              	.LBE331:
 5753              		.loc 23 232 15 view .LVU2189
 5754 0028 20F8023B 		strh	r3, [r0], #2	@ movhi
 5755              	.LVL873:
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       /* Decrement loop counter */
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****       blkCnt--;
 5756              		.loc 23 235 7 is_stmt 1 view .LVU2190
 5757              		.loc 23 235 13 is_stmt 0 view .LVU2191
 5758 002c 013A     		subs	r2, r2, #1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 350


 5759              	.LVL874:
 5760              	.L263:
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     {
 5761              		.loc 23 227 11 is_stmt 1 view .LVU2192
 5762 002e 002A     		cmp	r2, #0
 5763 0030 F2D1     		bne	.L264
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****     status = ARM_MATH_SUCCESS;
 5764              		.loc 23 239 5 view .LVU2193
 5765              	.LVL875:
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   }
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   /* Return to application */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c ****   return (status);
 5766              		.loc 23 243 3 view .LVU2194
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q15.c **** }
 5767              		.loc 23 244 1 is_stmt 0 view .LVU2195
 5768 0032 0020     		movs	r0, #0
 5769              	.LVL876:
 5770              		.loc 23 244 1 view .LVU2196
 5771 0034 10BD     		pop	{r4, pc}
 5772              		.loc 23 244 1 view .LVU2197
 5773              		.cfi_endproc
 5774              	.LFE138:
 5776              		.section	.text.arm_mat_scale_q31,"ax",%progbits
 5777              		.align	1
 5778              		.global	arm_mat_scale_q31
 5779              		.syntax unified
 5780              		.thumb
 5781              		.thumb_func
 5783              	arm_mat_scale_q31:
 5784              	.LVL877:
 5785              	.LFB139:
 5786              		.file 24 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Title:        arm_mat_scale_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Description:  Multiplies a Q31 matrix by a scalar
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 351


  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @addtogroup MatrixScale
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @brief         Q31 matrix scaling.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @param[in]     pSrc        points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @param[in]     scaleFract  fractional portion of the scale factor
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @param[in]     shift       number of bits to shift the result by
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @param[out]    pDst        points to output matrix structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   @par           Scaling and Overflow Behavior
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****                    The input data <code>*pSrc</code> and <code>scaleFract</code> are in 1.31 format
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****                    These are multiplied to yield a 2.62 intermediate result which is shifted with s
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****  */
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** arm_status arm_mat_scale_q31(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   const arm_matrix_instance_q31 * pSrc,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         q31_t                     scaleFract,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         int32_t                   shift,
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         arm_matrix_instance_q31 * pDst)
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** {
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     q31_t *pIn = pSrc->pData;       /* input data matrix pointer */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     q31_t *pOut = pDst->pData;      /* output data matrix pointer */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     uint32_t  numSamples;           /* total number of elements in the matrix */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     uint32_t  blkCnt;               /* loop counters */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     q31x4_t vecIn, vecOut;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     q31_t const *pInVec;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     int32_t totShift = shift + 1;   /* shift to apply after scaling */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     arm_status status;                             /* Status of matrix scaling */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     pInVec = (q31_t const *) pIn;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   /* Check for matrix mismatch condition */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   if ((pSrc->numRows != pDst->numRows) ||
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       (pSrc->numCols != pDst->numCols)   )
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 352


  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      /*
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      * Total number of samples in the input matrix
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     blkCnt = numSamples >> 2;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     while (blkCnt > 0U)
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         /*
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****          * C(m,n) = A(m,n) * scale
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****          * Scaling and results are stored in the destination buffer.
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****          */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecIn = vld1q(pInVec); 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         pInVec += 4;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         /* multiply input with scaler value */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecOut = vmulhq(vecIn, vdupq_n_s32(scaleFract));
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         /* apply shifting */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecOut = vqshlq_r(vecOut, totShift);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vst1q(pOut, vecOut); 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         pOut += 4;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         /*
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****          * Decrement the blockSize loop counter
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****          */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         blkCnt--;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      * tail
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     blkCnt = numSamples & 3;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     if (blkCnt > 0U)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecIn = vld1q(pInVec); 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         pInVec += 4;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecOut = vmulhq(vecIn, vdupq_n_s32(scaleFract));
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vecOut = vqshlq_r(vecOut, totShift);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         vstrwq_p(pOut, vecOut, p0);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     }
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      /* Set status as ARM_MATH_SUCCESS */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****      status = ARM_MATH_SUCCESS;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   /* Return to application */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   return (status);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #else
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** arm_status arm_mat_scale_q31(
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   const arm_matrix_instance_q31 * pSrc,
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         q31_t                     scaleFract,
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         int32_t                   shift,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 353


 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         arm_matrix_instance_q31 * pDst)
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** {
 5787              		.loc 24 137 1 is_stmt 1 view -0
 5788              		.cfi_startproc
 5789              		@ args = 0, pretend = 0, frame = 0
 5790              		@ frame_needed = 0, uses_anonymous_args = 0
 5791              		@ link register save eliminated.
 5792              		.loc 24 137 1 is_stmt 0 view .LVU2199
 5793 0000 70B4     		push	{r4, r5, r6}
 5794              	.LCFI41:
 5795              		.cfi_def_cfa_offset 12
 5796              		.cfi_offset 4, -12
 5797              		.cfi_offset 5, -8
 5798              		.cfi_offset 6, -4
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   q31_t *pIn = pSrc->pData;                      /* Input data matrix pointer */
 5799              		.loc 24 138 3 is_stmt 1 view .LVU2200
 5800              		.loc 24 138 10 is_stmt 0 view .LVU2201
 5801 0002 4468     		ldr	r4, [r0, #4]
 5802              	.LVL878:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   q31_t *pOut = pDst->pData;                     /* Output data matrix pointer */
 5803              		.loc 24 139 3 is_stmt 1 view .LVU2202
 5804              		.loc 24 139 10 is_stmt 0 view .LVU2203
 5805 0004 5D68     		ldr	r5, [r3, #4]
 5806              	.LVL879:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   uint32_t numSamples;                           /* Total number of elements in the matrix */
 5807              		.loc 24 140 3 is_stmt 1 view .LVU2204
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   uint32_t blkCnt;                               /* Loop counter */
 5808              		.loc 24 141 3 view .LVU2205
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   arm_status status;                             /* Status of matrix scaling */
 5809              		.loc 24 142 3 view .LVU2206
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   int32_t kShift = shift + 1;                    /* Shift to apply after scaling */
 5810              		.loc 24 143 3 view .LVU2207
 5811              		.loc 24 143 11 is_stmt 0 view .LVU2208
 5812 0006 02F1010C 		add	ip, r2, #1
 5813              	.LVL880:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   q31_t in, out;                                 /* Temporary variabels */
 5814              		.loc 24 144 3 is_stmt 1 view .LVU2209
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   /* Check for matrix mismatch condition */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   if ((pSrc->numRows != pDst->numRows) ||
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       (pSrc->numCols != pDst->numCols)   )
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   }
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   else
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   {
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Total number of samples in input matrix */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     numSamples = (uint32_t) pSrc->numRows * pSrc->numCols;
 5815              		.loc 24 161 5 view .LVU2210
 5816              		.loc 24 161 33 is_stmt 0 view .LVU2211
 5817 000a 0688     		ldrh	r6, [r0]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 354


 5818              		.loc 24 161 49 view .LVU2212
 5819 000c 4388     		ldrh	r3, [r0, #2]
 5820              	.LVL881:
 5821              		.loc 24 161 16 view .LVU2213
 5822 000e 03FB06F6 		mul	r6, r3, r6
 5823              	.LVL882:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     blkCnt = numSamples >> 2U;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     while (blkCnt > 0U)
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     {
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* C(m,n) = A(m,n) * k */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* Scale, saturate and store result in destination buffer. */
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = *pIn++;                                 /* read four inputs from source */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;        /* multiply input with scaler value */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;                          /* apply shifting */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))                   /* saturate the results. */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;                               /* Store result destination */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = *pIn++;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = *pIn++;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = *pIn++;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* Decrement loop counter */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       blkCnt--;
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     }
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Loop unrolling: Compute remaining outputs */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     blkCnt = numSamples % 0x4U;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #else
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Initialize blkCnt with number of samples */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     blkCnt = numSamples;
 5824              		.loc 24 211 5 is_stmt 1 view .LVU2214
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 355


 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     while (blkCnt > 0U)
 5825              		.loc 24 215 5 view .LVU2215
 5826              		.loc 24 215 11 is_stmt 0 view .LVU2216
 5827 0012 04E0     		b	.L267
 5828              	.LVL883:
 5829              	.L268:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* C(m,n) = A(m,n) * k */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* Scale, saturate and store result in destination buffer. */
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = *pIn++;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 5830              		.loc 24 225 7 is_stmt 1 view .LVU2217
 5831              		.loc 24 225 12 is_stmt 0 view .LVU2218
 5832 0014 2B46     		mov	r3, r5
 5833              	.LVL884:
 5834              		.loc 24 225 15 view .LVU2219
 5835 0016 43F8040B 		str	r0, [r3], #4
 5836              	.LVL885:
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       /* Decrement loop counter */
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       blkCnt--;
 5837              		.loc 24 228 7 is_stmt 1 view .LVU2220
 5838              		.loc 24 228 13 is_stmt 0 view .LVU2221
 5839 001a 013E     		subs	r6, r6, #1
 5840              	.LVL886:
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 5841              		.loc 24 225 12 view .LVU2222
 5842 001c 1D46     		mov	r5, r3
 5843              	.LVL887:
 5844              	.L267:
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     {
 5845              		.loc 24 215 11 is_stmt 1 view .LVU2223
 5846 001e AEB1     		cbz	r6, .L271
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 5847              		.loc 24 220 7 view .LVU2224
 5848              	.LVL888:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       in = ((q63_t) in * scaleFract) >> 32;
 5849              		.loc 24 220 10 is_stmt 0 view .LVU2225
 5850 0020 54F8042B 		ldr	r2, [r4], #4
 5851              	.LVL889:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 5852              		.loc 24 221 7 is_stmt 1 view .LVU2226
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 5853              		.loc 24 221 13 is_stmt 0 view .LVU2227
 5854 0024 D017     		asrs	r0, r2, #31
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 5855              		.loc 24 221 24 view .LVU2228
 5856 0026 CB17     		asrs	r3, r1, #31
 5857 0028 01FB00F0 		mul	r0, r1, r0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 356


 5858 002c 02FB0303 		mla	r3, r2, r3, r0
 5859 0030 A1FB0220 		umull	r2, r0, r1, r2
 5860              	.LVL890:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       out = in << kShift;
 5861              		.loc 24 221 24 view .LVU2229
 5862 0034 0344     		add	r3, r3, r0
 5863              	.LVL891:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 5864              		.loc 24 222 7 is_stmt 1 view .LVU2230
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       if (in != (out >> kShift))
 5865              		.loc 24 222 11 is_stmt 0 view .LVU2231
 5866 0036 03FA0CF0 		lsl	r0, r3, ip
 5867              	.LVL892:
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 5868              		.loc 24 223 7 is_stmt 1 view .LVU2232
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 5869              		.loc 24 223 22 is_stmt 0 view .LVU2233
 5870 003a 40FA0CF2 		asr	r2, r0, ip
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****         out = 0x7FFFFFFF ^ (in >> 31);
 5871              		.loc 24 223 10 view .LVU2234
 5872 003e 9A42     		cmp	r2, r3
 5873 0040 E8D0     		beq	.L268
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 5874              		.loc 24 224 9 is_stmt 1 view .LVU2235
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 5875              		.loc 24 224 13 is_stmt 0 view .LVU2236
 5876 0042 6FF00040 		mvn	r0, #-2147483648
 5877              	.LVL893:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 5878              		.loc 24 224 13 view .LVU2237
 5879 0046 80EAE370 		eor	r0, r0, r3, asr #31
 5880              	.LVL894:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****       *pOut++ = out;
 5881              		.loc 24 224 13 view .LVU2238
 5882 004a E3E7     		b	.L268
 5883              	.LVL895:
 5884              	.L271:
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     }
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****     status = ARM_MATH_SUCCESS;
 5885              		.loc 24 232 5 is_stmt 1 view .LVU2239
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   }
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   /* Return to application */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c ****   return (status);
 5886              		.loc 24 236 3 view .LVU2240
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_scale_q31.c **** }
 5887              		.loc 24 237 1 is_stmt 0 view .LVU2241
 5888 004c 0020     		movs	r0, #0
 5889 004e 70BC     		pop	{r4, r5, r6}
 5890              	.LCFI42:
 5891              		.cfi_restore 6
 5892              		.cfi_restore 5
 5893              		.cfi_restore 4
 5894              		.cfi_def_cfa_offset 0
 5895              	.LVL896:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 357


 5896              		.loc 24 237 1 view .LVU2242
 5897 0050 7047     		bx	lr
 5898              		.cfi_endproc
 5899              	.LFE139:
 5901              		.section	.text.arm_mat_sub_f64,"ax",%progbits
 5902              		.align	1
 5903              		.global	arm_mat_sub_f64
 5904              		.syntax unified
 5905              		.thumb
 5906              		.thumb_func
 5908              	arm_mat_sub_f64:
 5909              	.LVL897:
 5910              	.LFB140:
 5911              		.file 25 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Title:        arm_mat_sub_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Description:  Floating-point matrix subtraction
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @defgroup MatrixSub Matrix Subtraction
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   Subtract two matrices.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   \image html MatrixSubtraction.gif "Subraction of two 3 x 3 matrices"
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   The functions check to make sure that
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   <code>pSrcA</code>, <code>pSrcB</code>, and <code>pDst</code> have the same
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   number of rows and columns.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 358


  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  */
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /**
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @addtogroup MatrixSub
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @{
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** /**
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @brief         Floating-point matrix subtraction.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @param[in]     pSrcA      points to the first input matrix structure
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @param[in]     pSrcB      points to the second input matrix structure
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @param[out]    pDst       points to output matrix structure
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   @return        execution status
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** arm_status arm_mat_sub_f64(
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   const arm_matrix_instance_f64 * pSrcA,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   const arm_matrix_instance_f64 * pSrcB,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****         arm_matrix_instance_f64 * pDst)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** {
 5912              		.loc 25 65 1 is_stmt 1 view -0
 5913              		.cfi_startproc
 5914              		@ args = 0, pretend = 0, frame = 0
 5915              		@ frame_needed = 0, uses_anonymous_args = 0
 5916              		.loc 25 65 1 is_stmt 0 view .LVU2244
 5917 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 5918              	.LCFI43:
 5919              		.cfi_def_cfa_offset 24
 5920              		.cfi_offset 4, -24
 5921              		.cfi_offset 5, -20
 5922              		.cfi_offset 6, -16
 5923              		.cfi_offset 7, -12
 5924              		.cfi_offset 8, -8
 5925              		.cfi_offset 14, -4
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   float64_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 5926              		.loc 25 66 3 is_stmt 1 view .LVU2245
 5927              		.loc 25 66 14 is_stmt 0 view .LVU2246
 5928 0004 D0F80480 		ldr	r8, [r0, #4]
 5929              	.LVL898:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   float64_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 5930              		.loc 25 67 3 is_stmt 1 view .LVU2247
 5931              		.loc 25 67 14 is_stmt 0 view .LVU2248
 5932 0008 4E68     		ldr	r6, [r1, #4]
 5933              	.LVL899:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 5934              		.loc 25 68 3 is_stmt 1 view .LVU2249
 5935              		.loc 25 68 14 is_stmt 0 view .LVU2250
 5936 000a 5568     		ldr	r5, [r2, #4]
 5937              	.LVL900:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   uint64_t numSamples;                           /* total number of elements in the matrix */
 5938              		.loc 25 70 3 is_stmt 1 view .LVU2251
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   uint64_t blkCnt;                               /* loop counters */
 5939              		.loc 25 71 3 view .LVU2252
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   arm_status status;                             /* status of matrix subtraction */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 359


 5940              		.loc 25 72 3 view .LVU2253
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   /* Check for matrix mismatch condition */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       (pSrcA->numCols != pSrcB->numCols) ||
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       (pSrcA->numRows != pDst->numRows)  ||
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       (pSrcA->numCols != pDst->numCols)    )
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   {
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   }
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   else
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Total number of samples in input matrix */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     numSamples = (uint64_t) pSrcA->numRows * pSrcA->numCols;
 5941              		.loc 25 91 5 view .LVU2254
 5942              		.loc 25 91 34 is_stmt 0 view .LVU2255
 5943 000c 0288     		ldrh	r2, [r0]
 5944              	.LVL901:
 5945              		.loc 25 91 51 view .LVU2256
 5946 000e 4488     		ldrh	r4, [r0, #2]
 5947              		.loc 25 91 16 view .LVU2257
 5948 0010 A2FB0447 		umull	r4, r7, r2, r4
 5949              	.LVL902:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #if defined (ARM_MATH_LOOPUNROLL)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Loop unrolling: Compute 4 outputs at a time */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     blkCnt = numSamples >> 2U;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     while (blkCnt > 0U)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* Subtract and store result in destination buffer. */
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       *pOut++ = (*pInA++) - (*pInB++);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       *pOut++ = (*pInA++) - (*pInB++);
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       *pOut++ = (*pInA++) - (*pInB++);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       *pOut++ = (*pInA++) - (*pInB++);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* Decrement loop counter */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       blkCnt--;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     }
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Loop unrolling: Compute remaining outputs */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     blkCnt = numSamples % 0x4U;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #else
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Initialize blkCnt with number of samples */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     blkCnt = numSamples;
 5950              		.loc 25 118 5 is_stmt 1 view .LVU2258
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 360


 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     while (blkCnt > 0U)
 5951              		.loc 25 122 5 view .LVU2259
 5952              		.loc 25 122 11 is_stmt 0 view .LVU2260
 5953 0014 0AE0     		b	.L273
 5954              	.LVL903:
 5955              	.L274:
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     {
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* Subtract and store result in destination buffer. */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       *pOut++ = (*pInA++) - (*pInB++);
 5956              		.loc 25 127 7 is_stmt 1 view .LVU2261
 5957              		.loc 25 127 27 is_stmt 0 view .LVU2262
 5958 0016 F6E80223 		ldrd	r2, [r6], #8
 5959              	.LVL904:
 5960              		.loc 25 127 27 view .LVU2263
 5961 001a F8E80201 		ldrd	r0, [r8], #8
 5962              	.LVL905:
 5963              		.loc 25 127 27 view .LVU2264
 5964 001e FFF7FEFF 		bl	__aeabi_dsub
 5965              	.LVL906:
 5966              		.loc 25 127 15 view .LVU2265
 5967 0022 E5E80201 		strd	r0, [r5], #8
 5968              	.LVL907:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       /* Decrement loop counter */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****       blkCnt--;
 5969              		.loc 25 130 7 is_stmt 1 view .LVU2266
 5970              		.loc 25 130 13 is_stmt 0 view .LVU2267
 5971 0026 013C     		subs	r4, r4, #1
 5972              	.LVL908:
 5973              		.loc 25 130 13 view .LVU2268
 5974 0028 47F1FF37 		adc	r7, r7, #-1
 5975              	.LVL909:
 5976              	.L273:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     {
 5977              		.loc 25 122 11 is_stmt 1 view .LVU2269
 5978 002c 54EA0703 		orrs	r3, r4, r7
 5979 0030 F1D1     		bne	.L274
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     /* Set status as ARM_MATH_SUCCESS */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****     status = ARM_MATH_SUCCESS;
 5980              		.loc 25 134 5 view .LVU2270
 5981              	.LVL910:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   /* Return to application */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c ****   return (status);
 5982              		.loc 25 138 3 view .LVU2271
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f64.c **** }
 5983              		.loc 25 139 1 is_stmt 0 view .LVU2272
 5984 0032 0020     		movs	r0, #0
 5985 0034 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 361


 5986              		.loc 25 139 1 view .LVU2273
 5987              		.cfi_endproc
 5988              	.LFE140:
 5990              		.section	.text.arm_mat_sub_f32,"ax",%progbits
 5991              		.align	1
 5992              		.global	arm_mat_sub_f32
 5993              		.syntax unified
 5994              		.thumb
 5995              		.thumb_func
 5997              	arm_mat_sub_f32:
 5998              	.LVL911:
 5999              	.LFB141:
 6000              		.file 26 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Title:        arm_mat_sub_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Description:  Floating-point matrix subtraction
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @defgroup MatrixSub Matrix Subtraction
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   Subtract two matrices.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   \image html MatrixSubtraction.gif "Subraction of two 3 x 3 matrices"
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   The functions check to make sure that
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   <code>pSrcA</code>, <code>pSrcB</code>, and <code>pDst</code> have the same
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   number of rows and columns.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 362


  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /**
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @addtogroup MatrixSub
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @{
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** /**
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @brief         Floating-point matrix subtraction.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @param[in]     pSrcA      points to the first input matrix structure
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @param[in]     pSrcB      points to the second input matrix structure
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @param[out]    pDst       points to output matrix structure
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   @return        execution status
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** arm_status arm_mat_sub_f32(
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   arm_matrix_instance_f32 * pDst)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     arm_status status;                             /* status of matrix subtraction */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     uint32_t  numSamples;       /* total number of elements in the matrix  */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32_t *pDataA, *pDataB, *pDataDst;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     f32x4_t vecA, vecB, vecDst;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32_t const *pSrcAVec;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32_t const *pSrcBVec;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     uint32_t  blkCnt;           /* loop counters */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     pDataA = pSrcA->pData;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     pDataB = pSrcB->pData;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     pDataDst = pDst->pData;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     pSrcAVec = (float32_t const *) pDataA;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     pSrcBVec = (float32_t const *) pDataB;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Check for matrix mismatch condition */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      (pSrcA->numCols != pSrcB->numCols) ||
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   else
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /*
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      * Total number of samples in the input matrix
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples >> 2;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     while (blkCnt > 0U)
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         /* C(m,n) = A(m,n) + B(m,n) */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         /* sub and then store the results in the destination buffer. */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecA = vld1q(pSrcAVec); 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 363


 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         pSrcAVec += 4;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecB = vld1q(pSrcBVec); 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         pSrcBVec += 4;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecDst = vsubq(vecA, vecB);
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vst1q(pDataDst, vecDst);  
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         pDataDst += 4;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         /*
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****          * Decrement the blockSize loop counter
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****          */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         blkCnt--;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /*
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      * tail
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      * (will be merged thru tail predication)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples & 3;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     if (blkCnt > 0U)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecA = vld1q(pSrcAVec); 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecB = vld1q(pSrcBVec); 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vecDst = vsubq_m(vecDst, vecA, vecB, p0);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         vstrwq_p(pDataDst, vecDst, p0);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SUCCESS;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Return to application */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   return (status);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #else
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #if defined(ARM_MATH_NEON)
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** arm_status arm_mat_sub_f32(
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   arm_matrix_instance_f32 * pDst)
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** {
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pIn1 = pSrcA->pData;                /* input data matrix pointer A */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pIn2 = pSrcB->pData;                /* input data matrix pointer B */
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer  */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   uint32_t numSamples;                           /* total number of elements in the matrix  */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   uint32_t blkCnt;                               /* loop counters */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   arm_status status;                             /* status of matrix subtraction */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Check for matrix mismatch condition */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      (pSrcA->numCols != pSrcB->numCols) ||
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      (pSrcA->numRows != pDst->numRows) || (pSrcA->numCols != pDst->numCols))
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 364


 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32x4_t vec1;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32x4_t vec2;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     float32x4_t res;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Total number of samples in the input matrix */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples >> 2U;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Compute 4 outputs at a time.
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      ** a second loop below computes the remaining 1 to 3 samples. */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     while (blkCnt > 0U)
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Subtract and then store the results in the destination buffer. */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Read values from source A */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       vec1 = vld1q_f32(pIn1);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       vec2 = vld1q_f32(pIn2);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       res = vsubq_f32(vec1, vec2);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       vst1q_f32(pOut, res);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Update pointers to process next samples */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       pIn1 += 4U;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       pIn2 += 4U;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       pOut += 4U;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Decrement the loop counter */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       blkCnt--;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* If the numSamples is not a multiple of 4, compute any remaining output samples here.
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****      ** No loop unrolling is used. */
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples % 0x4U;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     while (blkCnt > 0U)
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Subtract and then store the results in the destination buffer. */
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pIn1++) - (*pIn2++);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Decrement the loop counter */
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       blkCnt--;
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SUCCESS;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Return to application */
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   return (status);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** }
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #else
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** arm_status arm_mat_sub_f32(
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcA,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 365


 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   const arm_matrix_instance_f32 * pSrcB,
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****         arm_matrix_instance_f32 * pDst)
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** {
 6001              		.loc 26 218 1 is_stmt 1 view -0
 6002              		.cfi_startproc
 6003              		@ args = 0, pretend = 0, frame = 0
 6004              		@ frame_needed = 0, uses_anonymous_args = 0
 6005              		@ link register save eliminated.
 6006              		.loc 26 218 1 is_stmt 0 view .LVU2275
 6007 0000 8C46     		mov	ip, r1
 6008 0002 1346     		mov	r3, r2
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pInA = pSrcA->pData;                /* input data matrix pointer A */
 6009              		.loc 26 219 3 is_stmt 1 view .LVU2276
 6010              		.loc 26 219 14 is_stmt 0 view .LVU2277
 6011 0004 4168     		ldr	r1, [r0, #4]
 6012              	.LVL912:
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pInB = pSrcB->pData;                /* input data matrix pointer B */
 6013              		.loc 26 220 3 is_stmt 1 view .LVU2278
 6014              		.loc 26 220 14 is_stmt 0 view .LVU2279
 6015 0006 DCF80420 		ldr	r2, [ip, #4]
 6016              	.LVL913:
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 6017              		.loc 26 221 3 is_stmt 1 view .LVU2280
 6018              		.loc 26 221 14 is_stmt 0 view .LVU2281
 6019 000a 5B68     		ldr	r3, [r3, #4]
 6020              	.LVL914:
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   uint32_t numSamples;                           /* total number of elements in the matrix */
 6021              		.loc 26 223 3 is_stmt 1 view .LVU2282
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   uint32_t blkCnt;                               /* loop counters */
 6022              		.loc 26 224 3 view .LVU2283
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   arm_status status;                             /* status of matrix subtraction */
 6023              		.loc 26 225 3 view .LVU2284
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Check for matrix mismatch condition */
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       (pSrcA->numCols != pSrcB->numCols) ||
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       (pSrcA->numRows != pDst->numRows)  ||
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       (pSrcA->numCols != pDst->numCols)    )
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   else
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   {
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Total number of samples in input matrix */
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 6024              		.loc 26 244 5 view .LVU2285
 6025              		.loc 26 244 34 is_stmt 0 view .LVU2286
 6026 000c B0F800C0 		ldrh	ip, [r0]
 6027              	.LVL915:
 6028              		.loc 26 244 51 view .LVU2287
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 366


 6029 0010 4088     		ldrh	r0, [r0, #2]
 6030              	.LVL916:
 6031              		.loc 26 244 16 view .LVU2288
 6032 0012 00FB0CF0 		mul	r0, r0, ip
 6033              	.LVL917:
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples >> 2U;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     while (blkCnt > 0U)
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Subtract and store result in destination buffer. */
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pInA++) - (*pInB++);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pInA++) - (*pInB++);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pInA++) - (*pInB++);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pInA++) - (*pInB++);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Decrement loop counter */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       blkCnt--;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Loop unrolling: Compute remaining outputs */
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples % 0x4U;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #else
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Initialize blkCnt with number of samples */
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     blkCnt = numSamples;
 6034              		.loc 26 271 5 is_stmt 1 view .LVU2289
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     while (blkCnt > 0U)
 6035              		.loc 26 275 5 view .LVU2290
 6036              		.loc 26 275 11 is_stmt 0 view .LVU2291
 6037 0016 08E0     		b	.L277
 6038              	.LVL918:
 6039              	.L278:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Subtract and store result in destination buffer. */
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       *pOut++ = (*pInA++) - (*pInB++);
 6040              		.loc 26 280 7 is_stmt 1 view .LVU2292
 6041              		.loc 26 280 18 is_stmt 0 view .LVU2293
 6042 0018 F1EC017A 		vldmia.32	r1!, {s15}
 6043              	.LVL919:
 6044              		.loc 26 280 30 view .LVU2294
 6045 001c B2EC017A 		vldmia.32	r2!, {s14}
 6046              	.LVL920:
 6047              		.loc 26 280 27 view .LVU2295
 6048 0020 77EEC77A 		vsub.f32	s15, s15, s14
 6049              		.loc 26 280 15 view .LVU2296
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 367


 6050 0024 E3EC017A 		vstmia.32	r3!, {s15}
 6051              	.LVL921:
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       /* Decrement loop counter */
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****       blkCnt--;
 6052              		.loc 26 283 7 is_stmt 1 view .LVU2297
 6053              		.loc 26 283 13 is_stmt 0 view .LVU2298
 6054 0028 0138     		subs	r0, r0, #1
 6055              	.LVL922:
 6056              	.L277:
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     {
 6057              		.loc 26 275 11 is_stmt 1 view .LVU2299
 6058 002a 0028     		cmp	r0, #0
 6059 002c F4D1     		bne	.L278
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     }
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****     status = ARM_MATH_SUCCESS;
 6060              		.loc 26 287 5 view .LVU2300
 6061              	.LVL923:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   }
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   /* Return to application */
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c ****   return (status);
 6062              		.loc 26 291 3 view .LVU2301
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_f32.c **** }
 6063              		.loc 26 292 1 is_stmt 0 view .LVU2302
 6064 002e 7047     		bx	lr
 6065              		.cfi_endproc
 6066              	.LFE141:
 6068              		.section	.text.arm_mat_sub_q15,"ax",%progbits
 6069              		.align	1
 6070              		.global	arm_mat_sub_q15
 6071              		.syntax unified
 6072              		.thumb
 6073              		.thumb_func
 6075              	arm_mat_sub_q15:
 6076              	.LVL924:
 6077              	.LFB142:
 6078              		.file 27 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Title:        arm_mat_sub_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Description:  Q15 Matrix subtraction
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * not use this file except in compliance with the License.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 368


  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @addtogroup MatrixSub
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @brief         Q15 matrix subtraction.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****                    The function uses saturating arithmetic.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****                    Results outside of the allowable Q15 range [0x8000 0x7FFF] are saturated.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** arm_status arm_mat_sub_q15(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         arm_matrix_instance_q15 * pDst)
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** {
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     uint32_t        numSamples;       /* total number of elements in the matrix  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     q15_t          *pDataA, *pDataB, *pDataDst;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     q15x8_t       vecA, vecB, vecDst;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     q15_t const   *pSrcAVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     q15_t const   *pSrcBVec;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     uint32_t        blkCnt;           /* loop counters */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     arm_status status;                             /* status of matrix subtraction  */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     pDataA = pSrcA->pData;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     pDataB = pSrcB->pData;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     pDataDst = pDst->pData;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     pSrcAVec = (q15_t const *) pDataA;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     pSrcBVec = (q15_t const *) pDataB;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 369


  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   /* Check for matrix mismatch condition */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numCols != pSrcB->numCols) ||
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numCols != pDst->numCols)    )
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   {
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   }
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   else
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         /*
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****      * Total number of samples in the input matrix
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****      */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     blkCnt = numSamples >> 3;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     while (blkCnt > 0U)
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         /* C(m,n) = A(m,n) + B(m,n) */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         /* sub and then store the results in the destination buffer. */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecA = vld1q(pSrcAVec); pSrcAVec += 8;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecB = vld1q(pSrcBVec); pSrcBVec += 8;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecDst = vqsubq(vecA, vecB);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vst1q(pDataDst, vecDst);  pDataDst += 8;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         /*
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****          * Decrement the blockSize loop counter
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****          */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         blkCnt--;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /*
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****      * tail
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****      */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     blkCnt = numSamples & 7;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     if (blkCnt > 0U)
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     {
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         mve_pred16_t p0 = vctp16q(blkCnt);
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecA = vld1q(pSrcAVec); pSrcAVec += 8;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecB = vld1q(pSrcBVec); pSrcBVec += 8;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vecDst = vqsubq_m(vecDst, vecA, vecB, p0);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         vstrhq_p(pDataDst, vecDst, p0);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     }
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****      status = ARM_MATH_SUCCESS;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   /* Return to application */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   return (status);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #else
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** arm_status arm_mat_sub_q15(
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   const arm_matrix_instance_q15 * pSrcA,
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   const arm_matrix_instance_q15 * pSrcB,
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         arm_matrix_instance_q15 * pDst)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 370


 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** {
 6079              		.loc 27 132 1 is_stmt 1 view -0
 6080              		.cfi_startproc
 6081              		@ args = 0, pretend = 0, frame = 0
 6082              		@ frame_needed = 0, uses_anonymous_args = 0
 6083              		@ link register save eliminated.
 6084              		.loc 27 132 1 is_stmt 0 view .LVU2304
 6085 0000 10B4     		push	{r4}
 6086              	.LCFI44:
 6087              		.cfi_def_cfa_offset 4
 6088              		.cfi_offset 4, -4
 6089 0002 0C46     		mov	r4, r1
 6090 0004 1346     		mov	r3, r2
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         q15_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
 6091              		.loc 27 133 9 is_stmt 1 view .LVU2305
 6092              		.loc 27 133 16 is_stmt 0 view .LVU2306
 6093 0006 4168     		ldr	r1, [r0, #4]
 6094              	.LVL925:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         q15_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
 6095              		.loc 27 134 9 is_stmt 1 view .LVU2307
 6096              		.loc 27 134 16 is_stmt 0 view .LVU2308
 6097 0008 6268     		ldr	r2, [r4, #4]
 6098              	.LVL926:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
 6099              		.loc 27 135 9 is_stmt 1 view .LVU2309
 6100              		.loc 27 135 16 is_stmt 0 view .LVU2310
 6101 000a 5B68     		ldr	r3, [r3, #4]
 6102              	.LVL927:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         uint32_t numSamples;                           /* total number of elements in the matrix */
 6103              		.loc 27 137 9 is_stmt 1 view .LVU2311
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         uint32_t blkCnt;                               /* loop counters  */
 6104              		.loc 27 138 9 view .LVU2312
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****         arm_status status;                             /* status of matrix subtraction  */
 6105              		.loc 27 139 9 view .LVU2313
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   /* Check for matrix mismatch condition */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numCols != pSrcB->numCols) ||
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numRows != pDst->numRows)  ||
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       (pSrcA->numCols != pDst->numCols)    )
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   {
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   }
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   else
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   {
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Total number of samples in input matrix */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 6106              		.loc 27 157 5 view .LVU2314
 6107              		.loc 27 157 34 is_stmt 0 view .LVU2315
 6108 000c 0488     		ldrh	r4, [r0]
 6109              	.LVL928:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 371


 6110              		.loc 27 157 51 view .LVU2316
 6111 000e 4088     		ldrh	r0, [r0, #2]
 6112              	.LVL929:
 6113              		.loc 27 157 16 view .LVU2317
 6114 0010 00FB04F4 		mul	r4, r0, r4
 6115              	.LVL930:
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     blkCnt = numSamples >> 2U;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     while (blkCnt > 0U)
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     {
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* Subtract, Saturate and store result in destination buffer. */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #if defined (ARM_MATH_DSP)
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       write_q15x2_ia (&pOut, __QSUB16(read_q15x2_ia ((q15_t **) &pInA), read_q15x2_ia ((q15_t **) &
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       write_q15x2_ia (&pOut, __QSUB16(read_q15x2_ia ((q15_t **) &pInA), read_q15x2_ia ((q15_t **) &
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #else
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #endif
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* Decrement loop counter */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       blkCnt--;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     }
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Loop unrolling: Compute remaining outputs */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     blkCnt = numSamples % 0x4U;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #else
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Initialize blkCnt with number of samples */
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     blkCnt = numSamples;
 6116              		.loc 27 189 5 is_stmt 1 view .LVU2318
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     while (blkCnt > 0U)
 6117              		.loc 27 193 5 view .LVU2319
 6118              		.loc 27 193 11 is_stmt 0 view .LVU2320
 6119 0014 08E0     		b	.L280
 6120              	.LVL931:
 6121              	.L281:
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* Subtract and store result in destination buffer. */
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #if defined (ARM_MATH_DSP)
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __QSUB16(*pInA++, *pInB++);
 6122              		.loc 27 199 7 is_stmt 1 view .LVU2321
 6123              		.loc 27 199 34 is_stmt 0 view .LVU2322
 6124 0016 31F9020B 		ldrsh	r0, [r1], #2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 372


 6125              	.LVL932:
 6126              		.loc 27 199 43 view .LVU2323
 6127 001a 32F902CB 		ldrsh	ip, [r2], #2
 6128              	.LVL933:
 6129              	.LBB332:
 6130              	.LBI332:
1692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6131              		.loc 3 1692 31 is_stmt 1 view .LVU2324
 6132              	.LBB333:
1694:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6133              		.loc 3 1694 3 view .LVU2325
1696:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6134              		.loc 3 1696 3 view .LVU2326
 6135              		.syntax unified
 6136              	@ 1696 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6137 001e D0FA1CF0 		qsub16 r0, r0, ip
 6138              	@ 0 "" 2
 6139              	.LVL934:
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6140              		.loc 3 1697 3 view .LVU2327
1697:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6141              		.loc 3 1697 3 is_stmt 0 view .LVU2328
 6142              		.thumb
 6143              		.syntax unified
 6144              	.LBE333:
 6145              	.LBE332:
 6146              		.loc 27 199 15 view .LVU2329
 6147 0022 23F8020B 		strh	r0, [r3], #2	@ movhi
 6148              	.LVL935:
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #else
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       *pOut++ = (q15_t) __SSAT(((q31_t) * pInA++ - *pInB++), 16);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** #endif
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       /* Decrement loop counter */
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****       blkCnt--;
 6149              		.loc 27 205 7 is_stmt 1 view .LVU2330
 6150              		.loc 27 205 13 is_stmt 0 view .LVU2331
 6151 0026 013C     		subs	r4, r4, #1
 6152              	.LVL936:
 6153              	.L280:
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     {
 6154              		.loc 27 193 11 is_stmt 1 view .LVU2332
 6155 0028 002C     		cmp	r4, #0
 6156 002a F4D1     		bne	.L281
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     }
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****     status = ARM_MATH_SUCCESS;
 6157              		.loc 27 209 5 view .LVU2333
 6158              	.LVL937:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   }
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   /* Return to application */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c ****   return (status);
 6159              		.loc 27 213 3 view .LVU2334
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q15.c **** }
 6160              		.loc 27 214 1 is_stmt 0 view .LVU2335
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 373


 6161 002c 0020     		movs	r0, #0
 6162 002e 5DF8044B 		ldr	r4, [sp], #4
 6163              	.LCFI45:
 6164              		.cfi_restore 4
 6165              		.cfi_def_cfa_offset 0
 6166              	.LVL938:
 6167              		.loc 27 214 1 view .LVU2336
 6168 0032 7047     		bx	lr
 6169              		.cfi_endproc
 6170              	.LFE142:
 6172              		.section	.text.arm_mat_sub_q31,"ax",%progbits
 6173              		.align	1
 6174              		.global	arm_mat_sub_q31
 6175              		.syntax unified
 6176              		.thumb
 6177              		.thumb_func
 6179              	arm_mat_sub_q31:
 6180              	.LVL939:
 6181              	.LFB143:
 6182              		.file 28 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Title:        arm_mat_sub_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Description:  Q31 matrix subtraction
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @addtogroup MatrixSub
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @{
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 374


  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @brief         Q31 matrix subtraction.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @param[in]     pSrcA      points to the first input matrix structure
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @param[in]     pSrcB      points to the second input matrix structure
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @param[out]    pDst       points to output matrix structure
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   @par           Scaling and Overflow Behavior
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****                    The function uses saturating arithmetic.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****                    Results outside of the allowable Q31 range [0x80000000 0x7FFFFFFF] are saturated
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****  */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** arm_status arm_mat_sub_q31(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         arm_matrix_instance_q31 * pDst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     uint32_t        numSamples;       /* total number of elements in the matrix  */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     q31_t          *pDataA, *pDataB, *pDataDst;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     q31x4_t       vecA, vecB, vecDst;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     q31_t const   *pSrcAVec;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     q31_t const   *pSrcBVec;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     uint32_t        blkCnt;           /* loop counters */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     arm_status status;                             /* status of matrix subtraction */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     pDataA = pSrcA->pData;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     pDataB = pSrcB->pData;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     pDataDst = pDst->pData;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     pSrcAVec = (q31_t const *) pDataA;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     pSrcBVec = (q31_t const *) pDataB;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   /* Check for matrix mismatch condition */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numCols != pSrcB->numCols) ||
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numCols != pDst->numCols)    )
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   else
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /*
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****      * Total number of samples in the input matrix
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****      */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     blkCnt = numSamples >> 2;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     while (blkCnt > 0U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 375


  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     {
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         /* C(m,n) = A(m,n) + B(m,n) */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         /* sub and then store the results in the destination buffer. */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecA = vld1q(pSrcAVec); 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         pSrcAVec += 4;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecB = vld1q(pSrcBVec); 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         pSrcBVec += 4;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecDst = vqsubq(vecA, vecB);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vst1q(pDataDst, vecDst);  
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         pDataDst += 4;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         /*
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****          * Decrement the blockSize loop counter
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****          */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         blkCnt--;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /*
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****      * tail
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****      */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     blkCnt = numSamples & 3;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     if (blkCnt > 0U)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         mve_pred16_t p0 = vctp32q(blkCnt);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecA = vld1q(pSrcAVec); 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         pSrcAVec += 4;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecB = vld1q(pSrcBVec); 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         pSrcBVec += 4;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vecDst = vqsubq_m(vecDst, vecA, vecB, p0);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         vstrwq_p(pDataDst, vecDst, p0);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     status = ARM_MATH_SUCCESS;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   }
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   /* Return to application */
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   return (status);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #else
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** arm_status arm_mat_sub_q31(
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   const arm_matrix_instance_q31 * pSrcA,
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   const arm_matrix_instance_q31 * pSrcB,
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****         arm_matrix_instance_q31 * pDst)
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** {
 6183              		.loc 28 136 1 is_stmt 1 view -0
 6184              		.cfi_startproc
 6185              		@ args = 0, pretend = 0, frame = 0
 6186              		@ frame_needed = 0, uses_anonymous_args = 0
 6187              		@ link register save eliminated.
 6188              		.loc 28 136 1 is_stmt 0 view .LVU2338
 6189 0000 30B4     		push	{r4, r5}
 6190              	.LCFI46:
 6191              		.cfi_def_cfa_offset 8
 6192              		.cfi_offset 4, -8
 6193              		.cfi_offset 5, -4
 6194 0002 0C46     		mov	r4, r1
 6195 0004 1346     		mov	r3, r2
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   q31_t *pInA = pSrcA->pData;                    /* input data matrix pointer A */
 6196              		.loc 28 137 3 is_stmt 1 view .LVU2339
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 376


 6197              		.loc 28 137 10 is_stmt 0 view .LVU2340
 6198 0006 4168     		ldr	r1, [r0, #4]
 6199              	.LVL940:
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   q31_t *pInB = pSrcB->pData;                    /* input data matrix pointer B */
 6200              		.loc 28 138 3 is_stmt 1 view .LVU2341
 6201              		.loc 28 138 10 is_stmt 0 view .LVU2342
 6202 0008 6268     		ldr	r2, [r4, #4]
 6203              	.LVL941:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
 6204              		.loc 28 139 3 is_stmt 1 view .LVU2343
 6205              		.loc 28 139 10 is_stmt 0 view .LVU2344
 6206 000a 5B68     		ldr	r3, [r3, #4]
 6207              	.LVL942:
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   uint32_t numSamples;                           /* total number of elements in the matrix */
 6208              		.loc 28 141 3 is_stmt 1 view .LVU2345
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   uint32_t blkCnt;                               /* loop counters */
 6209              		.loc 28 142 3 view .LVU2346
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   arm_status status;                             /* status of matrix subtraction */
 6210              		.loc 28 143 3 view .LVU2347
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   /* Check for matrix mismatch condition */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   if ((pSrcA->numRows != pSrcB->numRows) ||
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numCols != pSrcB->numCols) ||
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numRows != pDst->numRows)  ||
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       (pSrcA->numCols != pDst->numCols)    )
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   {
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   }
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   else
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Total number of samples in input matrix */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     numSamples = (uint32_t) pSrcA->numRows * pSrcA->numCols;
 6211              		.loc 28 162 5 view .LVU2348
 6212              		.loc 28 162 34 is_stmt 0 view .LVU2349
 6213 000c 0488     		ldrh	r4, [r0]
 6214              	.LVL943:
 6215              		.loc 28 162 51 view .LVU2350
 6216 000e 4088     		ldrh	r0, [r0, #2]
 6217              	.LVL944:
 6218              		.loc 28 162 16 view .LVU2351
 6219 0010 00FB04F4 		mul	r4, r0, r4
 6220              	.LVL945:
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Loop unrolling: Compute 4 outputs at a time */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     blkCnt = numSamples >> 2U;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     while (blkCnt > 0U)
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 377


 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* Subtract, saturate and then store the results in the destination buffer. */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       *pOut++ = __QSUB(*pInA++, *pInB++);
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       *pOut++ = __QSUB(*pInA++, *pInB++);
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       *pOut++ = __QSUB(*pInA++, *pInB++);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       *pOut++ = __QSUB(*pInA++, *pInB++);
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* Decrement loop counter */
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       blkCnt--;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     }
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Loop unrolling: Compute remaining outputs */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     blkCnt = numSamples % 0x4U;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #else
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Initialize blkCnt with number of samples */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     blkCnt = numSamples;
 6221              		.loc 28 192 5 is_stmt 1 view .LVU2352
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     while (blkCnt > 0U)
 6222              		.loc 28 196 5 view .LVU2353
 6223              		.loc 28 196 11 is_stmt 0 view .LVU2354
 6224 0014 08E0     		b	.L284
 6225              	.LVL946:
 6226              	.L285:
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     {
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* C(m,n) = A(m,n) - B(m,n) */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* Subtract, saturate and store result in destination buffer. */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       *pOut++ = __QSUB(*pInA++, *pInB++);
 6227              		.loc 28 201 7 is_stmt 1 view .LVU2355
 6228              		.loc 28 201 17 is_stmt 0 view .LVU2356
 6229 0016 51F8040B 		ldr	r0, [r1], #4
 6230              	.LVL947:
 6231              		.loc 28 201 17 view .LVU2357
 6232 001a 52F8045B 		ldr	r5, [r2], #4
 6233              	.LVL948:
 6234              	.LBB334:
 6235              	.LBI334:
2038:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 6236              		.loc 3 2038 31 is_stmt 1 view .LVU2358
 6237              	.LBB335:
2040:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 6238              		.loc 3 2040 3 view .LVU2359
2042:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 6239              		.loc 3 2042 3 view .LVU2360
 6240              		.syntax unified
 6241              	@ 2042 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 6242 001e 85FAA0F0 		qsub r0, r0, r5
 6243              	@ 0 "" 2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 378


 6244              	.LVL949:
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6245              		.loc 3 2043 3 view .LVU2361
2043:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 6246              		.loc 3 2043 3 is_stmt 0 view .LVU2362
 6247              		.thumb
 6248              		.syntax unified
 6249              	.LBE335:
 6250              	.LBE334:
 6251              		.loc 28 201 15 view .LVU2363
 6252 0022 43F8040B 		str	r0, [r3], #4
 6253              	.LVL950:
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       /* Decrement loop counter */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****       blkCnt--;
 6254              		.loc 28 204 7 is_stmt 1 view .LVU2364
 6255              		.loc 28 204 13 is_stmt 0 view .LVU2365
 6256 0026 013C     		subs	r4, r4, #1
 6257              	.LVL951:
 6258              	.L284:
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     {
 6259              		.loc 28 196 11 is_stmt 1 view .LVU2366
 6260 0028 002C     		cmp	r4, #0
 6261 002a F4D1     		bne	.L285
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     }
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****     status = ARM_MATH_SUCCESS;
 6262              		.loc 28 208 5 view .LVU2367
 6263              	.LVL952:
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   }
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   /* Return to application */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c ****   return (status);
 6264              		.loc 28 212 3 view .LVU2368
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_sub_q31.c **** }
 6265              		.loc 28 213 1 is_stmt 0 view .LVU2369
 6266 002c 0020     		movs	r0, #0
 6267 002e 30BC     		pop	{r4, r5}
 6268              	.LCFI47:
 6269              		.cfi_restore 5
 6270              		.cfi_restore 4
 6271              		.cfi_def_cfa_offset 0
 6272              	.LVL953:
 6273              		.loc 28 213 1 view .LVU2370
 6274 0030 7047     		bx	lr
 6275              		.cfi_endproc
 6276              	.LFE143:
 6278              		.section	.text.arm_mat_trans_f32,"ax",%progbits
 6279              		.align	1
 6280              		.global	arm_mat_trans_f32
 6281              		.syntax unified
 6282              		.thumb
 6283              		.thumb_func
 6285              	arm_mat_trans_f32:
 6286              	.LVL954:
 6287              	.LFB144:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 379


 6288              		.file 29 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Title:        arm_mat_trans_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Description:  Floating-point matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @defgroup MatrixTrans Matrix Transpose
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   Tranposes a matrix.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   Transposing an <code>M x N</code> matrix flips it around the center diagonal and results in an <c
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   \image html MatrixTranspose.gif "Transpose of a 3 x 3 matrix"
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @addtogroup MatrixTrans
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @{
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @brief         Floating-point matrix transpose.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @param[in]     pSrc      points to input matrix
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @param[out]    pDst      points to output matrix
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   @return        execution status
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 380


  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #include "arm_helium_utils.h"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** arm_status arm_mat_trans_f32(
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   arm_matrix_instance_f32 * pDst)
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** {
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   arm_status status;                             /* status of matrix transpose  */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Check for matrix mismatch condition */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   else
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     if (pDst->numRows == pDst->numCols)
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     {
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         if (pDst->numCols == 2)
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****             return arm_mat_trans_32bit_2x2_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         if (pDst->numCols == 3)
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****             return arm_mat_trans_32bit_3x3_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         if (pDst->numCols == 4)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****             return arm_mat_trans_32bit_4x4_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     }
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     arm_mat_trans_32bit_generic_mve(pSrc->numRows, pSrc->numCols, (uint32_t *)pSrc->pData, (uint32_
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SUCCESS;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Return to application */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   return (status);
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** }
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #else
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #if defined(ARM_MATH_NEON)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** arm_status arm_mat_trans_f32(
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   arm_matrix_instance_f32 * pDst)
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** {
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint16_t nRows = pSrc->numRows;                /* number of rows */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint16_t nColumns = pSrc->numCols;             /* number of columns */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint16_t blkCnt, rowCnt, i = 0U, row = nRows;          /* loop counters */
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   arm_status status;                             /* status of matrix transpose  */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 381


 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Check for matrix mismatch condition */
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   else
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Matrix transpose by exchanging the rows with columns */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Row loop */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     rowCnt = row >> 2;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     while (rowCnt > 0U)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       float32x4_t row0V,row1V,row2V,row3V;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       float32x4x2_t ra0,ra1,rb0,rb1;
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       blkCnt = nColumns >> 2;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* The pointer px is set to starting address of the column being processed */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       px = pOut + i;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Compute 4 outputs at a time.
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****        ** a second loop below computes the remaining 1 to 3 samples. */
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       while (blkCnt > 0U)        /* Column loop */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         row0V = vld1q_f32(pIn);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         row1V = vld1q_f32(pIn + 1 * nColumns);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         row2V = vld1q_f32(pIn + 2 * nColumns);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         row3V = vld1q_f32(pIn + 3 * nColumns);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         pIn += 4;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         ra0 = vzipq_f32(row0V,row2V);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         ra1 = vzipq_f32(row1V,row3V);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         rb0 = vzipq_f32(ra0.val[0],ra1.val[0]);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         rb1 = vzipq_f32(ra0.val[1],ra1.val[1]);
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         vst1q_f32(px,rb0.val[0]);
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         vst1q_f32(px,rb0.val[1]);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         vst1q_f32(px,rb1.val[0]);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         vst1q_f32(px,rb1.val[1]);
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Decrement the column loop counter */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         blkCnt--;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       }
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Perform matrix transpose for last 3 samples here. */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 382


 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       blkCnt = nColumns % 0x4U;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       while (blkCnt > 0U)
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Read and store the input element in the destination */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px++ = *pIn;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px++ = *(pIn + 1 * nColumns);
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px++ = *(pIn + 2 * nColumns);
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px++ = *(pIn + 3 * nColumns);
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += (nRows - 4);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         pIn++;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Decrement the column loop counter */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         blkCnt--;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       }
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       i += 4;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       pIn += 3 * nColumns;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Decrement the row loop counter */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       rowCnt--;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     }         /* Row loop end  */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     rowCnt = row & 3;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     while (rowCnt > 0U)
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     {
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       blkCnt = nColumns ;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* The pointer px is set to starting address of the column being processed */
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       px = pOut + i;
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       while (blkCnt > 0U)
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Read and store the input element in the destination */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Decrement the column loop counter */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         blkCnt--;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       i++;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       rowCnt -- ;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     }
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SUCCESS;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Return to application */
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   return (status);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** }
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #else
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** arm_status arm_mat_trans_f32(
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   const arm_matrix_instance_f32 * pSrc,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 383


 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         arm_matrix_instance_f32 * pDst)
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** {
 6289              		.loc 29 229 1 is_stmt 1 view -0
 6290              		.cfi_startproc
 6291              		@ args = 0, pretend = 0, frame = 0
 6292              		@ frame_needed = 0, uses_anonymous_args = 0
 6293              		.loc 29 229 1 is_stmt 0 view .LVU2372
 6294 0000 70B5     		push	{r4, r5, r6, lr}
 6295              	.LCFI48:
 6296              		.cfi_def_cfa_offset 16
 6297              		.cfi_offset 4, -16
 6298              		.cfi_offset 5, -12
 6299              		.cfi_offset 6, -8
 6300              		.cfi_offset 14, -4
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 6301              		.loc 29 230 3 is_stmt 1 view .LVU2373
 6302              		.loc 29 230 14 is_stmt 0 view .LVU2374
 6303 0002 4368     		ldr	r3, [r0, #4]
 6304              	.LVL955:
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 6305              		.loc 29 231 3 is_stmt 1 view .LVU2375
 6306              		.loc 29 231 14 is_stmt 0 view .LVU2376
 6307 0004 4E68     		ldr	r6, [r1, #4]
 6308              	.LVL956:
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 6309              		.loc 29 232 3 is_stmt 1 view .LVU2377
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint16_t nRows = pSrc->numRows;                /* number of rows */
 6310              		.loc 29 233 3 view .LVU2378
 6311              		.loc 29 233 12 is_stmt 0 view .LVU2379
 6312 0006 B0F800C0 		ldrh	ip, [r0]
 6313              	.LVL957:
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint16_t nCols = pSrc->numCols;                /* number of columns */
 6314              		.loc 29 234 3 is_stmt 1 view .LVU2380
 6315              		.loc 29 234 12 is_stmt 0 view .LVU2381
 6316 000a 4588     		ldrh	r5, [r0, #2]
 6317              	.LVL958:
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 6318              		.loc 29 235 3 is_stmt 1 view .LVU2382
 6319              		.loc 29 235 17 is_stmt 0 view .LVU2383
 6320 000c 6446     		mov	r4, ip
 6321              		.loc 29 235 30 view .LVU2384
 6322 000e 4FF0000E 		mov	lr, #0
 6323 0012 0BE0     		b	.L290
 6324              	.LVL959:
 6325              	.L289:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   arm_status status;                             /* status of matrix transpose */
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Check for matrix mismatch condition */
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   if ((pSrc->numRows != pDst->numCols) ||
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       (pSrc->numCols != pDst->numRows)   )
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 384


 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   {
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Matrix transpose by exchanging the rows with columns */
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* row loop */
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     do
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     {
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Pointer px is set to starting address of column being processed */
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       px = pOut + i;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #if defined (ARM_MATH_LOOPUNROLL)
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Loop unrolling: Compute 4 outputs at a time */
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       col = nCols >> 2U;
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       while (col > 0U)        /* column loop */
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Read and store input element in destination */
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Update pointer px to point to next row of transposed matrix */
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Decrement column loop counter */
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         col--;
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       }
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Loop unrolling: Compute remaining outputs */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       col = nCols % 0x4U;
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #else
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Initialize col with number of samples */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       col = nCols;
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       while (col > 0U)
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Read and store input element in destination */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         *px = *pIn++;
 6326              		.loc 29 297 9 is_stmt 1 view .LVU2385
 6327              		.loc 29 297 15 is_stmt 0 view .LVU2386
 6328 0014 53F8040B 		ldr	r0, [r3], #4	@ float
 6329              	.LVL960:
 6330              		.loc 29 297 13 view .LVU2387
 6331 0018 0860     		str	r0, [r1]	@ float
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 385


 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Update pointer px to point to next row of transposed matrix */
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         px += nRows;
 6332              		.loc 29 300 9 is_stmt 1 view .LVU2388
 6333              		.loc 29 300 12 is_stmt 0 view .LVU2389
 6334 001a 01EB8C01 		add	r1, r1, ip, lsl #2
 6335              	.LVL961:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         /* Decrement column loop counter */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****         col--;
 6336              		.loc 29 303 9 is_stmt 1 view .LVU2390
 6337              		.loc 29 303 12 is_stmt 0 view .LVU2391
 6338 001e 013A     		subs	r2, r2, #1
 6339              	.LVL962:
 6340              	.L288:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 6341              		.loc 29 294 13 is_stmt 1 view .LVU2392
 6342 0020 002A     		cmp	r2, #0
 6343 0022 F7D1     		bne	.L289
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       }
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       i++;
 6344              		.loc 29 306 7 view .LVU2393
 6345              		.loc 29 306 8 is_stmt 0 view .LVU2394
 6346 0024 0EF1010E 		add	lr, lr, #1
 6347              	.LVL963:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       /* Decrement row loop counter */
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       row--;
 6348              		.loc 29 309 7 is_stmt 1 view .LVU2395
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     } while (row > 0U);          /* row loop end */
 6349              		.loc 29 311 13 view .LVU2396
 6350              		.loc 29 311 5 is_stmt 0 view .LVU2397
 6351 0028 013C     		subs	r4, r4, #1
 6352              	.LVL964:
 6353              		.loc 29 311 5 view .LVU2398
 6354 002a 03D0     		beq	.L292
 6355              	.LVL965:
 6356              	.L290:
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 6357              		.loc 29 236 3 is_stmt 1 view .LVU2399
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     {
 6358              		.loc 29 254 5 view .LVU2400
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 6359              		.loc 29 257 7 view .LVU2401
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 6360              		.loc 29 257 10 is_stmt 0 view .LVU2402
 6361 002c 06EB8E01 		add	r1, r6, lr, lsl #2
 6362              	.LVL966:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 6363              		.loc 29 290 7 is_stmt 1 view .LVU2403
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 6364              		.loc 29 290 11 is_stmt 0 view .LVU2404
 6365 0030 2A46     		mov	r2, r5
 6366              	.LVL967:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 6367              		.loc 29 294 7 is_stmt 1 view .LVU2405
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 386


 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****       {
 6368              		.loc 29 294 13 is_stmt 0 view .LVU2406
 6369 0032 F5E7     		b	.L288
 6370              	.L292:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****     status = ARM_MATH_SUCCESS;
 6371              		.loc 29 314 5 is_stmt 1 view .LVU2407
 6372              	.LVL968:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   }
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   /* Return to application */
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c ****   return (status);
 6373              		.loc 29 318 3 view .LVU2408
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f32.c **** }
 6374              		.loc 29 319 1 is_stmt 0 view .LVU2409
 6375 0034 0020     		movs	r0, #0
 6376 0036 70BD     		pop	{r4, r5, r6, pc}
 6377              		.loc 29 319 1 view .LVU2410
 6378              		.cfi_endproc
 6379              	.LFE144:
 6381              		.section	.text.arm_mat_trans_f64,"ax",%progbits
 6382              		.align	1
 6383              		.global	arm_mat_trans_f64
 6384              		.syntax unified
 6385              		.thumb
 6386              		.thumb_func
 6388              	arm_mat_trans_f64:
 6389              	.LVL969:
 6390              	.LFB145:
 6391              		.file 30 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Title:        arm_mat_trans_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Description:  Floating-point matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  * limitations under the License.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 387


  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @defgroup MatrixTrans Matrix Transpose
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   Tranposes a matrix.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   Transposing an <code>M x N</code> matrix flips it around the center diagonal and results in an <c
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   \image html MatrixTranspose.gif "Transpose of a 3 x 3 matrix"
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @addtogroup MatrixTrans
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @{
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @brief         Floating-point matrix transpose.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @param[in]     pSrc      points to input matrix
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @param[out]    pDst      points to output matrix
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   @return        execution status
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** arm_status arm_mat_trans_f64(
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   const arm_matrix_instance_f64 * pSrc,
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         arm_matrix_instance_f64 * pDst)
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** {
 6392              		.loc 30 61 1 is_stmt 1 view -0
 6393              		.cfi_startproc
 6394              		@ args = 0, pretend = 0, frame = 0
 6395              		@ frame_needed = 0, uses_anonymous_args = 0
 6396              		.loc 30 61 1 is_stmt 0 view .LVU2412
 6397 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 6398              	.LCFI49:
 6399              		.cfi_def_cfa_offset 24
 6400              		.cfi_offset 4, -24
 6401              		.cfi_offset 5, -20
 6402              		.cfi_offset 6, -16
 6403              		.cfi_offset 7, -12
 6404              		.cfi_offset 8, -8
 6405              		.cfi_offset 14, -4
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   float64_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 6406              		.loc 30 62 3 is_stmt 1 view .LVU2413
 6407              		.loc 30 62 14 is_stmt 0 view .LVU2414
 6408 0004 4268     		ldr	r2, [r0, #4]
 6409              	.LVL970:
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   float64_t *pOut = pDst->pData;                 /* output data matrix pointer */
 6410              		.loc 30 63 3 is_stmt 1 view .LVU2415
 6411              		.loc 30 63 14 is_stmt 0 view .LVU2416
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 388


 6412 0006 4F68     		ldr	r7, [r1, #4]
 6413              	.LVL971:
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   float64_t *px;                                 /* Temporary output data matrix pointer */
 6414              		.loc 30 64 3 is_stmt 1 view .LVU2417
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   uint16_t nRows = pSrc->numRows;                /* number of rows */
 6415              		.loc 30 65 3 view .LVU2418
 6416              		.loc 30 65 12 is_stmt 0 view .LVU2419
 6417 0008 B0F800C0 		ldrh	ip, [r0]
 6418              	.LVL972:
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   uint16_t nCols = pSrc->numCols;                /* number of columns */
 6419              		.loc 30 66 3 is_stmt 1 view .LVU2420
 6420              		.loc 30 66 12 is_stmt 0 view .LVU2421
 6421 000c 4688     		ldrh	r6, [r0, #2]
 6422              	.LVL973:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   uint64_t col, row = nRows, i = 0U;             /* Loop counters */
 6423              		.loc 30 67 3 is_stmt 1 view .LVU2422
 6424              		.loc 30 67 17 is_stmt 0 view .LVU2423
 6425 000e 4FF0000E 		mov	lr, #0
 6426 0012 6446     		mov	r4, ip
 6427 0014 7546     		mov	r5, lr
 6428              	.LVL974:
 6429              		.loc 30 67 17 view .LVU2424
 6430 0016 14E0     		b	.L296
 6431              	.LVL975:
 6432              	.L295:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   arm_status status;                             /* status of matrix transpose */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   /* Check for matrix mismatch condition */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   if ((pSrc->numRows != pDst->numCols) ||
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       (pSrc->numCols != pDst->numRows)   )
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   {
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   }
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   else
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     /* Matrix transpose by exchanging the rows with columns */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     /* row loop */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     do
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       /* Pointer px is set to starting address of column being processed */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       px = pOut + i;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #if defined (ARM_MATH_LOOPUNROLL)
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       /* Loop unrolling: Compute 4 outputs at a time */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       col = nCols >> 2U;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       while (col > 0U)        /* column loop */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Read and store input element in destination */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         *px = *pIn++;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 389


 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Update pointer px to point to next row of transposed matrix */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         px += nRows;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         *px = *pIn++;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         px += nRows;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         *px = *pIn++;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         px += nRows;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         *px = *pIn++;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         px += nRows;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Decrement column loop counter */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         col--;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       /* Loop unrolling: Compute remaining outputs */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       col = nCols % 0x4U;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #else
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       /* Initialize col with number of samples */
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       col = nCols;
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       while (col > 0U)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Read and store input element in destination */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         *px = *pIn++;
 6433              		.loc 30 129 9 is_stmt 1 view .LVU2425
 6434              		.loc 30 129 15 is_stmt 0 view .LVU2426
 6435 0018 B2EC027B 		vldmia.64	r2!, {d7}
 6436              	.LVL976:
 6437              		.loc 30 129 13 view .LVU2427
 6438 001c 80ED007B 		vstr.64	d7, [r0]
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Update pointer px to point to next row of transposed matrix */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         px += nRows;
 6439              		.loc 30 132 9 is_stmt 1 view .LVU2428
 6440              		.loc 30 132 12 is_stmt 0 view .LVU2429
 6441 0020 00EBCC00 		add	r0, r0, ip, lsl #3
 6442              	.LVL977:
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         /* Decrement column loop counter */
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****         col--;
 6443              		.loc 30 135 9 is_stmt 1 view .LVU2430
 6444              		.loc 30 135 12 is_stmt 0 view .LVU2431
 6445 0024 013B     		subs	r3, r3, #1
 6446              	.LVL978:
 6447              		.loc 30 135 12 view .LVU2432
 6448 0026 41F1FF31 		adc	r1, r1, #-1
 6449              	.LVL979:
 6450              	.L294:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       {
 6451              		.loc 30 126 13 is_stmt 1 view .LVU2433
 6452 002a 53EA0108 		orrs	r8, r3, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 390


 6453 002e F3D1     		bne	.L295
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       }
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       i++;
 6454              		.loc 30 138 7 view .LVU2434
 6455              		.loc 30 138 8 is_stmt 0 view .LVU2435
 6456 0030 1EF1010E 		adds	lr, lr, #1
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       /* Decrement row loop counter */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       row--;
 6457              		.loc 30 141 7 is_stmt 1 view .LVU2436
 6458              		.loc 30 141 10 is_stmt 0 view .LVU2437
 6459 0034 611E     		subs	r1, r4, #1
 6460              	.LVL980:
 6461              		.loc 30 141 10 view .LVU2438
 6462 0036 45F1FF33 		adc	r3, r5, #-1
 6463              		.loc 30 141 10 view .LVU2439
 6464 003a 0C46     		mov	r4, r1
 6465              	.LVL981:
 6466              		.loc 30 141 10 view .LVU2440
 6467 003c 1D46     		mov	r5, r3
 6468              	.LVL982:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     } while (row > 0U);          /* row loop end */
 6469              		.loc 30 143 13 is_stmt 1 view .LVU2441
 6470              		.loc 30 143 5 is_stmt 0 view .LVU2442
 6471 003e 0B43     		orrs	r3, r1, r3
 6472              	.LVL983:
 6473              		.loc 30 143 5 view .LVU2443
 6474 0040 04D0     		beq	.L298
 6475              	.LVL984:
 6476              	.L296:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 6477              		.loc 30 68 3 is_stmt 1 view .LVU2444
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     {
 6478              		.loc 30 86 5 view .LVU2445
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 6479              		.loc 30 89 7 view .LVU2446
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 6480              		.loc 30 89 10 is_stmt 0 view .LVU2447
 6481 0042 07EBCE00 		add	r0, r7, lr, lsl #3
 6482              	.LVL985:
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 6483              		.loc 30 122 7 is_stmt 1 view .LVU2448
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 6484              		.loc 30 122 11 is_stmt 0 view .LVU2449
 6485 0046 3346     		mov	r3, r6
 6486 0048 0021     		movs	r1, #0
 6487              	.LVL986:
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       {
 6488              		.loc 30 126 7 is_stmt 1 view .LVU2450
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****       {
 6489              		.loc 30 126 13 is_stmt 0 view .LVU2451
 6490 004a EEE7     		b	.L294
 6491              	.LVL987:
 6492              	.L298:
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 391


 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     /* Set status as ARM_MATH_SUCCESS */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****     status = ARM_MATH_SUCCESS;
 6493              		.loc 30 146 5 is_stmt 1 view .LVU2452
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   }
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   /* Return to application */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c ****   return (status);
 6494              		.loc 30 150 3 view .LVU2453
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_f64.c **** }
 6495              		.loc 30 151 1 is_stmt 0 view .LVU2454
 6496 004c 0020     		movs	r0, #0
 6497              	.LVL988:
 6498              		.loc 30 151 1 view .LVU2455
 6499 004e BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 6500              		.loc 30 151 1 view .LVU2456
 6501              		.cfi_endproc
 6502              	.LFE145:
 6504              		.section	.text.arm_mat_trans_q7,"ax",%progbits
 6505              		.align	1
 6506              		.global	arm_mat_trans_q7
 6507              		.syntax unified
 6508              		.thumb
 6509              		.thumb_func
 6511              	arm_mat_trans_q7:
 6512              	.LVL989:
 6513              	.LFB146:
 6514              		.file 31 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Title:        arm_mat_trans_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Description:  Q7 matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 392


  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @addtogroup MatrixTrans
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @brief         Q7 matrix transpose.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @param[in]     pSrc      points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @param[out]    pDst      points to output matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****   @return        execution status
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** arm_status arm_mat_trans_q7(const arm_matrix_instance_q7 *pSrc, arm_matrix_instance_q7 *pDst)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** {
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint16x8_t    vecOffs;
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint32_t        i;
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint32_t        blkCnt;
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint8_t const  *pDataC;
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint8_t        *pDataDestR;
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint16x8_t    vecIn;
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     const uint8_t   * pDataSrc=(const uint8_t  *)pSrc->pData;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint8_t   * pDataDst=(uint8_t  *)pDst->pData;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #ifdef ARM_MATH_MATRIX_CHECK
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     /* Check for matrix mismatch condition */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     {
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /* Set status as ARM_MATH_SIZE_MISMATCH */
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         return ARM_MATH_SIZE_MISMATCH;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     }
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #endif
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     vecOffs = vidupq_u16((uint32_t)0, 1);
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     vecOffs = vecOffs * pSrc->numCols;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     i = pSrc->numCols;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     do
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         pDataC = (uint8_t const *) pDataSrc;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         pDataDestR = (uint8_t*)pDataDst;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         blkCnt = pSrc->numRows >> 3;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         while (blkCnt > 0U)
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         {
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /* widened loads */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             vecIn = vldrbq_gather_offset_u16(pDataC, vecOffs);
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             vstrbq_u16(pDataDestR, vecIn);  
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             pDataDestR += 8;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             pDataC = pDataC + pSrc->numCols * 8;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 393


  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /*
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****              * Decrement the blockSize loop counter
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****              */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             blkCnt--;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         }
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /*
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****          * tail
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****          * (will be merged thru tail predication)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****          */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         blkCnt = pSrc->numRows & 7;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         if (blkCnt > 0U)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             mve_pred16_t p0 = vctp16q(blkCnt);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             vecIn = vldrbq_gather_offset_u16(pDataC, vecOffs);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             vstrbq_p_u16(pDataDestR, vecIn, p0);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         pDataSrc += 1;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         pDataDst += pSrc->numRows;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     while (--i);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     return (ARM_MATH_SUCCESS);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** }
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #else
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** arm_status arm_mat_trans_q7(const arm_matrix_instance_q7 *pSrc, arm_matrix_instance_q7 *pDst)
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** {
 6515              		.loc 31 114 1 is_stmt 1 view -0
 6516              		.cfi_startproc
 6517              		@ args = 0, pretend = 0, frame = 0
 6518              		@ frame_needed = 0, uses_anonymous_args = 0
 6519              		.loc 31 114 1 is_stmt 0 view .LVU2458
 6520 0000 70B5     		push	{r4, r5, r6, lr}
 6521              	.LCFI50:
 6522              		.cfi_def_cfa_offset 16
 6523              		.cfi_offset 4, -16
 6524              		.cfi_offset 5, -12
 6525              		.cfi_offset 6, -8
 6526              		.cfi_offset 14, -4
 6527 0002 0D46     		mov	r5, r1
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     q7_t *pSrcA = pSrc->pData;         /* input data matrix pointer */
 6528              		.loc 31 115 5 is_stmt 1 view .LVU2459
 6529              		.loc 31 115 11 is_stmt 0 view .LVU2460
 6530 0004 4368     		ldr	r3, [r0, #4]
 6531              	.LVL990:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     q7_t *pOut = pDst->pData;          /* output data matrix pointer */
 6532              		.loc 31 116 5 is_stmt 1 view .LVU2461
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint16_t nRows = pSrc->numRows;    /* number of nRows */
 6533              		.loc 31 117 5 view .LVU2462
 6534              		.loc 31 117 14 is_stmt 0 view .LVU2463
 6535 0006 B0F800E0 		ldrh	lr, [r0]
 6536              	.LVL991:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint16_t nColumns = pSrc->numCols; /* number of nColumns */
 6537              		.loc 31 118 5 is_stmt 1 view .LVU2464
 6538              		.loc 31 118 14 is_stmt 0 view .LVU2465
 6539 000a 4688     		ldrh	r6, [r0, #2]
 6540              	.LVL992:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 394


 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     uint16_t col, row = nRows, i = 0U; /* row and column loop counters */
 6541              		.loc 31 119 5 is_stmt 1 view .LVU2466
 6542              		.loc 31 119 19 is_stmt 0 view .LVU2467
 6543 000c 7446     		mov	r4, lr
 6544              		.loc 31 119 32 view .LVU2468
 6545 000e 0021     		movs	r1, #0
 6546              	.LVL993:
 6547              		.loc 31 119 32 view .LVU2469
 6548 0010 0DE0     		b	.L302
 6549              	.LVL994:
 6550              	.L301:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     arm_status status;                 /* status of matrix transpose */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #ifdef ARM_MATH_MATRIX_CHECK
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     /* Check for matrix mismatch condition */
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows)) {
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /* Set status as ARM_MATH_SIZE_MISMATCH */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         status = ARM_MATH_SIZE_MISMATCH;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     } else
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     {
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /* Matrix transpose by exchanging the rows with columns */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /* row loop     */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         do {
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /* The pointer pOut is set to starting address of the column being processed */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             pOut = pDst->pData + i;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /* Initialize column loop counter */
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             col = nColumns;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             while (col > 0U) {
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Read and store the input element in the destination */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 *pOut = *pSrcA++;
 6551              		.loc 31 144 17 is_stmt 1 view .LVU2470
 6552              		.loc 31 144 25 is_stmt 0 view .LVU2471
 6553 0012 13F901CB 		ldrsb	ip, [r3], #1
 6554              	.LVL995:
 6555              		.loc 31 144 23 view .LVU2472
 6556 0016 80F800C0 		strb	ip, [r0]
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Update the pointer pOut to point to the next row of the transposed matrix */
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 pOut += nRows;
 6557              		.loc 31 147 17 is_stmt 1 view .LVU2473
 6558              		.loc 31 147 22 is_stmt 0 view .LVU2474
 6559 001a 7044     		add	r0, r0, lr
 6560              	.LVL996:
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Decrement the column loop counter */
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 col--;
 6561              		.loc 31 150 17 is_stmt 1 view .LVU2475
 6562              		.loc 31 150 20 is_stmt 0 view .LVU2476
 6563 001c 013A     		subs	r2, r2, #1
 6564              	.LVL997:
 6565              		.loc 31 150 20 view .LVU2477
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 395


 6566 001e 92B2     		uxth	r2, r2
 6567              	.LVL998:
 6568              	.L300:
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Read and store the input element in the destination */
 6569              		.loc 31 142 19 is_stmt 1 view .LVU2478
 6570 0020 002A     		cmp	r2, #0
 6571 0022 F6D1     		bne	.L301
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             }
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             i++;
 6572              		.loc 31 153 13 view .LVU2479
 6573              		.loc 31 153 14 is_stmt 0 view .LVU2480
 6574 0024 0131     		adds	r1, r1, #1
 6575              	.LVL999:
 6576              		.loc 31 153 14 view .LVU2481
 6577 0026 89B2     		uxth	r1, r1
 6578              	.LVL1000:
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /* Decrement the row loop counter */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             row--;
 6579              		.loc 31 156 13 is_stmt 1 view .LVU2482
 6580              		.loc 31 156 16 is_stmt 0 view .LVU2483
 6581 0028 013C     		subs	r4, r4, #1
 6582              	.LVL1001:
 6583              		.loc 31 156 16 view .LVU2484
 6584 002a A4B2     		uxth	r4, r4
 6585              	.LVL1002:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         } while (row > 0U);
 6586              		.loc 31 158 17 is_stmt 1 view .LVU2485
 6587              		.loc 31 158 9 is_stmt 0 view .LVU2486
 6588 002c 1CB1     		cbz	r4, .L304
 6589              	.LVL1003:
 6590              	.L302:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6591              		.loc 31 120 5 is_stmt 1 view .LVU2487
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****             /* The pointer pOut is set to starting address of the column being processed */
 6592              		.loc 31 134 9 view .LVU2488
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6593              		.loc 31 136 13 view .LVU2489
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6594              		.loc 31 136 24 is_stmt 0 view .LVU2490
 6595 002e 6868     		ldr	r0, [r5, #4]
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6596              		.loc 31 136 18 view .LVU2491
 6597 0030 0844     		add	r0, r0, r1
 6598              	.LVL1004:
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6599              		.loc 31 139 13 is_stmt 1 view .LVU2492
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Read and store the input element in the destination */
 6600              		.loc 31 142 13 view .LVU2493
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 6601              		.loc 31 139 17 is_stmt 0 view .LVU2494
 6602 0032 3246     		mov	r2, r6
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****                 /* Read and store the input element in the destination */
 6603              		.loc 31 142 19 view .LVU2495
 6604 0034 F4E7     		b	.L300
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 396


 6605              	.LVL1005:
 6606              	.L304:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         /* set status as ARM_MATH_SUCCESS */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****         status = ARM_MATH_SUCCESS;
 6607              		.loc 31 161 9 is_stmt 1 view .LVU2496
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     /* Return to application */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c ****     return (status);
 6608              		.loc 31 164 5 view .LVU2497
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q7.c **** }
 6609              		.loc 31 165 1 is_stmt 0 view .LVU2498
 6610 0036 0020     		movs	r0, #0
 6611              	.LVL1006:
 6612              		.loc 31 165 1 view .LVU2499
 6613 0038 70BD     		pop	{r4, r5, r6, pc}
 6614              		.loc 31 165 1 view .LVU2500
 6615              		.cfi_endproc
 6616              	.LFE146:
 6618              		.section	.text.arm_mat_trans_q15,"ax",%progbits
 6619              		.align	1
 6620              		.global	arm_mat_trans_q15
 6621              		.syntax unified
 6622              		.thumb
 6623              		.thumb_func
 6625              	arm_mat_trans_q15:
 6626              	.LVL1007:
 6627              	.LFB147:
 6628              		.file 32 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Title:        arm_mat_trans_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Description:  Q15 matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 397


  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @addtogroup MatrixTrans
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @brief         Q15 matrix transpose.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @param[in]     pSrc      points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @param[out]    pDst      points to output matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   @return        execution status
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****  
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #include "arm_helium_utils.h"
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** arm_status arm_mat_trans_q15(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   const arm_matrix_instance_q15 * pSrc,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         arm_matrix_instance_q15 * pDst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   arm_status status;                             /* status of matrix transpose */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   /* Check for matrix mismatch condition */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   if ((pSrc->numRows != pDst->numCols) ||
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       (pSrc->numCols != pDst->numRows)   )
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   {
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   }
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   else
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   {
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     if (pDst->numRows == pDst->numCols)
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         if (pDst->numCols == 1)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         {
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****           pDst->pData[0] = pSrc->pData[0];
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****           return(ARM_MATH_SUCCESS);
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         }
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         if (pDst->numCols == 2)
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****             return arm_mat_trans_16bit_2x2((uint16_t  *)pSrc->pData, (uint16_t  *)pDst->pData);
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         if (pDst->numCols == 3)
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****             return arm_mat_trans_16bit_3x3_mve((uint16_t  *)pSrc->pData, (uint16_t  *)pDst->pData);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 398


  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         if (pDst->numCols == 4)
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****             return arm_mat_trans_16bit_4x4_mve((uint16_t  *)pSrc->pData, (uint16_t  *)pDst->pData);
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     arm_mat_trans_16bit_generic(pSrc->numRows, pSrc->numCols, (uint16_t  *)pSrc->pData, (uint16_t  
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Set status as ARM_MATH_SUCCESS */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     status = ARM_MATH_SUCCESS;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   }
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   /* Return to application */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   return (status);
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** arm_status arm_mat_trans_q15(
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   const arm_matrix_instance_q15 * pSrc,
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         arm_matrix_instance_q15 * pDst)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** {
 6629              		.loc 32 102 1 is_stmt 1 view -0
 6630              		.cfi_startproc
 6631              		@ args = 0, pretend = 0, frame = 0
 6632              		@ frame_needed = 0, uses_anonymous_args = 0
 6633              		.loc 32 102 1 is_stmt 0 view .LVU2502
 6634 0000 70B5     		push	{r4, r5, r6, lr}
 6635              	.LCFI51:
 6636              		.cfi_def_cfa_offset 16
 6637              		.cfi_offset 4, -16
 6638              		.cfi_offset 5, -12
 6639              		.cfi_offset 6, -8
 6640              		.cfi_offset 14, -4
 6641 0002 0D46     		mov	r5, r1
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         q15_t *pIn = pSrc->pData;                      /* input data matrix pointer */
 6642              		.loc 32 103 9 is_stmt 1 view .LVU2503
 6643              		.loc 32 103 16 is_stmt 0 view .LVU2504
 6644 0004 4368     		ldr	r3, [r0, #4]
 6645              	.LVL1008:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
 6646              		.loc 32 104 9 is_stmt 1 view .LVU2505
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         uint16_t nRows = pSrc->numRows;                /* number of rows */
 6647              		.loc 32 105 9 view .LVU2506
 6648              		.loc 32 105 18 is_stmt 0 view .LVU2507
 6649 0006 B0F800E0 		ldrh	lr, [r0]
 6650              	.LVL1009:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         uint16_t nCols = pSrc->numCols;                /* number of columns */
 6651              		.loc 32 106 9 is_stmt 1 view .LVU2508
 6652              		.loc 32 106 18 is_stmt 0 view .LVU2509
 6653 000a 4688     		ldrh	r6, [r0, #2]
 6654              	.LVL1010:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 6655              		.loc 32 107 9 is_stmt 1 view .LVU2510
 6656              		.loc 32 107 23 is_stmt 0 view .LVU2511
 6657 000c 7446     		mov	r4, lr
 6658              		.loc 32 107 36 view .LVU2512
 6659 000e 0021     		movs	r1, #0
 6660              	.LVL1011:
 6661              		.loc 32 107 36 view .LVU2513
 6662 0010 0BE0     		b	.L308
 6663              	.LVL1012:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 399


 6664              	.L307:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         arm_status status;                             /* status of matrix transpose */
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         q31_t in;                                      /* variable to hold temporary output  */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   /* Check for matrix mismatch condition */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   if ((pSrc->numRows != pDst->numCols) ||
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       (pSrc->numCols != pDst->numRows)   )
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   }
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   else
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     /* Matrix transpose by exchanging the rows with columns */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     /* row loop */
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     do
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     {
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Pointer pOut is set to starting address of column being processed */
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       pOut = pDst->pData + i;
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #if defined (ARM_MATH_LOOPUNROLL)
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Loop unrolling: Compute 4 outputs at a time */
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       col = nCols >> 2U;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       while (col > 0U)        /* column loop */
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       {
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Read two elements from row */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         in = read_q15x2_ia ((q15_t **) &pIn);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Unpack and store one element in  destination */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) in;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Update pointer pOut to point to next row of transposed matrix */
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         pOut += nRows;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Unpack and store second element in destination */
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) in;
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Update  pointer pOut to point to next row of transposed matrix */
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         pOut += nRows;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 400


 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Read two elements from row */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         in = read_q15x2_ia ((q15_t **) &pIn);
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Unpack and store one element in destination */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) in;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Update pointer pOut to point to next row of transposed matrix */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         pOut += nRows;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Unpack and store second element in destination */
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #ifndef ARM_MATH_BIG_ENDIAN
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) ((in & (q31_t) 0xffff0000) >> 16);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = (q15_t) in;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #ifndef ARM_MATH_BIG_ENDIAN */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Update pointer pOut to point to next row of transposed matrix */
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         pOut += nRows;
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Decrement column loop counter */
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         col--;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       }
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Loop unrolling: Compute remaining outputs */
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       col = nCols % 0x4U;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #else
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Initialize col with number of samples */
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       col = nCols;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       while (col > 0U)
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       {
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Read and store input element in destination */
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         *pOut = *pIn++;
 6665              		.loc 32 206 9 is_stmt 1 view .LVU2514
 6666              		.loc 32 206 17 is_stmt 0 view .LVU2515
 6667 0012 33F902CB 		ldrsh	ip, [r3], #2
 6668              	.LVL1013:
 6669              		.loc 32 206 15 view .LVU2516
 6670 0016 A2F800C0 		strh	ip, [r2]	@ movhi
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Update pointer pOut to point to next row of transposed matrix */
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         pOut += nRows;
 6671              		.loc 32 209 9 is_stmt 1 view .LVU2517
 6672              		.loc 32 209 14 is_stmt 0 view .LVU2518
 6673 001a 02EB4E02 		add	r2, r2, lr, lsl #1
 6674              	.LVL1014:
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 401


 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         /* Decrement column loop counter */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****         col--;
 6675              		.loc 32 212 9 is_stmt 1 view .LVU2519
 6676              		.loc 32 212 12 is_stmt 0 view .LVU2520
 6677 001e 0138     		subs	r0, r0, #1
 6678              	.LVL1015:
 6679              	.L306:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       {
 6680              		.loc 32 203 13 is_stmt 1 view .LVU2521
 6681 0020 0028     		cmp	r0, #0
 6682 0022 F6D1     		bne	.L307
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       i++;
 6683              		.loc 32 215 7 view .LVU2522
 6684              		.loc 32 215 8 is_stmt 0 view .LVU2523
 6685 0024 0131     		adds	r1, r1, #1
 6686              	.LVL1016:
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       /* Decrement row loop counter */
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       row--;
 6687              		.loc 32 218 7 is_stmt 1 view .LVU2524
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     } while (row > 0U);          /* row loop end */
 6688              		.loc 32 220 13 view .LVU2525
 6689              		.loc 32 220 5 is_stmt 0 view .LVU2526
 6690 0026 013C     		subs	r4, r4, #1
 6691              	.LVL1017:
 6692              		.loc 32 220 5 view .LVU2527
 6693 0028 04D0     		beq	.L310
 6694              	.LVL1018:
 6695              	.L308:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6696              		.loc 32 108 9 is_stmt 1 view .LVU2528
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     {
 6697              		.loc 32 130 5 view .LVU2529
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6698              		.loc 32 133 7 view .LVU2530
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6699              		.loc 32 133 18 is_stmt 0 view .LVU2531
 6700 002a 6A68     		ldr	r2, [r5, #4]
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6701              		.loc 32 133 12 view .LVU2532
 6702 002c 02EB4102 		add	r2, r2, r1, lsl #1
 6703              	.LVL1019:
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6704              		.loc 32 199 7 is_stmt 1 view .LVU2533
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 6705              		.loc 32 199 11 is_stmt 0 view .LVU2534
 6706 0030 3046     		mov	r0, r6
 6707              	.LVL1020:
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       {
 6708              		.loc 32 203 7 is_stmt 1 view .LVU2535
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****       {
 6709              		.loc 32 203 13 is_stmt 0 view .LVU2536
 6710 0032 F5E7     		b	.L306
 6711              	.L310:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 402


 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     /* Set status as ARM_MATH_SUCCESS */
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****     status = ARM_MATH_SUCCESS;
 6712              		.loc 32 223 5 is_stmt 1 view .LVU2537
 6713              	.LVL1021:
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   }
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   /* Return to application */
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c ****   return (status);
 6714              		.loc 32 227 3 view .LVU2538
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q15.c **** }
 6715              		.loc 32 228 1 is_stmt 0 view .LVU2539
 6716 0034 70BD     		pop	{r4, r5, r6, pc}
 6717              		.loc 32 228 1 view .LVU2540
 6718              		.cfi_endproc
 6719              	.LFE147:
 6721              		.section	.text.arm_mat_trans_q31,"ax",%progbits
 6722              		.align	1
 6723              		.global	arm_mat_trans_q31
 6724              		.syntax unified
 6725              		.thumb
 6726              		.thumb_func
 6728              	arm_mat_trans_q31:
 6729              	.LVL1022:
 6730              	.LFB148:
 6731              		.file 33 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Title:        arm_mat_trans_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Description:  Q31 matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 403


  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @addtogroup MatrixTrans
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @brief         Q31 matrix transpose.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @param[in]     pSrc      points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @param[out]    pDst      points to output matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   @return        execution status
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #include "arm_helium_utils.h"
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** arm_status arm_mat_trans_q31(
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   const arm_matrix_instance_q31 * pSrc,
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         arm_matrix_instance_q31 * pDst)
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** {
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   arm_status status;                             /* status of matrix transpose */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   #ifdef ARM_MATH_MATRIX_CHECK
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   /* Check for matrix mismatch condition */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   if ((pSrc->numRows != pDst->numCols) ||
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       (pSrc->numCols != pDst->numRows)   )
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   else
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     if (pDst->numRows == pDst->numCols)
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     {
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         if (pDst->numCols == 2)
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****             return arm_mat_trans_32bit_2x2_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         if (pDst->numCols == 3)
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****             return arm_mat_trans_32bit_3x3_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         if (pDst->numCols == 4)
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****             return arm_mat_trans_32bit_4x4_mve((uint32_t *)pSrc->pData, (uint32_t *)pDst->pData);
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     arm_mat_trans_32bit_generic_mve(pSrc->numRows, pSrc->numCols, (uint32_t *)pSrc->pData, (uint32_
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     status = ARM_MATH_SUCCESS;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     status = ARM_MATH_SUCCESS;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   }
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 404


  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   /* Return to application */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   return (status);
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** }
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #else
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** arm_status arm_mat_trans_q31(
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   const arm_matrix_instance_q31 * pSrc,
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         arm_matrix_instance_q31 * pDst)
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** {
 6732              		.loc 33 96 1 is_stmt 1 view -0
 6733              		.cfi_startproc
 6734              		@ args = 0, pretend = 0, frame = 0
 6735              		@ frame_needed = 0, uses_anonymous_args = 0
 6736              		.loc 33 96 1 is_stmt 0 view .LVU2542
 6737 0000 70B5     		push	{r4, r5, r6, lr}
 6738              	.LCFI52:
 6739              		.cfi_def_cfa_offset 16
 6740              		.cfi_offset 4, -16
 6741              		.cfi_offset 5, -12
 6742              		.cfi_offset 6, -8
 6743              		.cfi_offset 14, -4
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   q31_t *pIn = pSrc->pData;                      /* input data matrix pointer */
 6744              		.loc 33 97 3 is_stmt 1 view .LVU2543
 6745              		.loc 33 97 10 is_stmt 0 view .LVU2544
 6746 0002 4368     		ldr	r3, [r0, #4]
 6747              	.LVL1023:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   q31_t *pOut = pDst->pData;                     /* output data matrix pointer */
 6748              		.loc 33 98 3 is_stmt 1 view .LVU2545
 6749              		.loc 33 98 10 is_stmt 0 view .LVU2546
 6750 0004 4E68     		ldr	r6, [r1, #4]
 6751              	.LVL1024:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   q31_t *px;                                     /* Temporary output data matrix pointer */
 6752              		.loc 33 99 3 is_stmt 1 view .LVU2547
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   uint16_t nRows = pSrc->numRows;                /* number of rows */
 6753              		.loc 33 100 3 view .LVU2548
 6754              		.loc 33 100 12 is_stmt 0 view .LVU2549
 6755 0006 B0F800C0 		ldrh	ip, [r0]
 6756              	.LVL1025:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   uint16_t nCols = pSrc->numCols;                /* number of columns */
 6757              		.loc 33 101 3 is_stmt 1 view .LVU2550
 6758              		.loc 33 101 12 is_stmt 0 view .LVU2551
 6759 000a 4588     		ldrh	r5, [r0, #2]
 6760              	.LVL1026:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   uint32_t col, row = nRows, i = 0U;             /* Loop counters */
 6761              		.loc 33 102 3 is_stmt 1 view .LVU2552
 6762              		.loc 33 102 17 is_stmt 0 view .LVU2553
 6763 000c 6446     		mov	r4, ip
 6764              		.loc 33 102 30 view .LVU2554
 6765 000e 4FF0000E 		mov	lr, #0
 6766 0012 0BE0     		b	.L314
 6767              	.LVL1027:
 6768              	.L313:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   arm_status status;                             /* status of matrix transpose */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   /* Check for matrix mismatch condition */
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   if ((pSrc->numRows != pDst->numCols) ||
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 405


 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       (pSrc->numCols != pDst->numRows)   )
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   }
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   else
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   {
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Matrix transpose by exchanging the rows with columns */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* row loop */
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     do
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     {
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       /* Pointer px is set to starting address of column being processed */
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       px = pOut + i;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #if defined (ARM_MATH_LOOPUNROLL)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       /* Loop unrolling: Compute 4 outputs at a time */
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       col = nCols >> 2U;
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       while (col > 0U)        /* column loop */
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       {
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Read and store input element in destination */
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         *px = *pIn++;
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Update pointer px to point to next row of transposed matrix */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         px += nRows;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         *px = *pIn++;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         px += nRows;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         *px = *pIn++;
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         px += nRows;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         *px = *pIn++;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         px += nRows;
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Decrement column loop counter */
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         col--;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       }
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       /* Loop unrolling: Compute remaining outputs */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       col = nCols % 0x4U;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #else
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       /* Initialize col with number of samples */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       col = nCols;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** #endif /* #if defined (ARM_MATH_LOOPUNROLL) */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       while (col > 0U)
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       {
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Read and store input element in destination */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         *px = *pIn++;
 6769              		.loc 33 164 9 is_stmt 1 view .LVU2555
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 406


 6770              		.loc 33 164 15 is_stmt 0 view .LVU2556
 6771 0014 53F8040B 		ldr	r0, [r3], #4
 6772              	.LVL1028:
 6773              		.loc 33 164 13 view .LVU2557
 6774 0018 0860     		str	r0, [r1]
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Update pointer px to point to next row of transposed matrix */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         px += nRows;
 6775              		.loc 33 167 9 is_stmt 1 view .LVU2558
 6776              		.loc 33 167 12 is_stmt 0 view .LVU2559
 6777 001a 01EB8C01 		add	r1, r1, ip, lsl #2
 6778              	.LVL1029:
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         /* Decrement column loop counter */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****         col--;
 6779              		.loc 33 170 9 is_stmt 1 view .LVU2560
 6780              		.loc 33 170 12 is_stmt 0 view .LVU2561
 6781 001e 013A     		subs	r2, r2, #1
 6782              	.LVL1030:
 6783              	.L312:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       {
 6784              		.loc 33 161 13 is_stmt 1 view .LVU2562
 6785 0020 002A     		cmp	r2, #0
 6786 0022 F7D1     		bne	.L313
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       }
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       i++;
 6787              		.loc 33 173 7 view .LVU2563
 6788              		.loc 33 173 8 is_stmt 0 view .LVU2564
 6789 0024 0EF1010E 		add	lr, lr, #1
 6790              	.LVL1031:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       /* Decrement row loop counter */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       row--;
 6791              		.loc 33 176 7 is_stmt 1 view .LVU2565
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     } while (row > 0U);          /* row loop end */
 6792              		.loc 33 178 13 view .LVU2566
 6793              		.loc 33 178 5 is_stmt 0 view .LVU2567
 6794 0028 013C     		subs	r4, r4, #1
 6795              	.LVL1032:
 6796              		.loc 33 178 5 view .LVU2568
 6797 002a 03D0     		beq	.L316
 6798              	.LVL1033:
 6799              	.L314:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 6800              		.loc 33 103 3 is_stmt 1 view .LVU2569
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     {
 6801              		.loc 33 121 5 view .LVU2570
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 6802              		.loc 33 124 7 view .LVU2571
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 6803              		.loc 33 124 10 is_stmt 0 view .LVU2572
 6804 002c 06EB8E01 		add	r1, r6, lr, lsl #2
 6805              	.LVL1034:
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 6806              		.loc 33 157 7 is_stmt 1 view .LVU2573
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 407


 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 6807              		.loc 33 157 11 is_stmt 0 view .LVU2574
 6808 0030 2A46     		mov	r2, r5
 6809              	.LVL1035:
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       {
 6810              		.loc 33 161 7 is_stmt 1 view .LVU2575
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****       {
 6811              		.loc 33 161 13 is_stmt 0 view .LVU2576
 6812 0032 F5E7     		b	.L312
 6813              	.L316:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     /* Set status as ARM_MATH_SUCCESS */
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****     status = ARM_MATH_SUCCESS;
 6814              		.loc 33 181 5 is_stmt 1 view .LVU2577
 6815              	.LVL1036:
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   }
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   /* Return to application */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c ****   return (status);
 6816              		.loc 33 185 3 view .LVU2578
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_trans_q31.c **** }
 6817              		.loc 33 186 1 is_stmt 0 view .LVU2579
 6818 0034 0020     		movs	r0, #0
 6819 0036 70BD     		pop	{r4, r5, r6, pc}
 6820              		.loc 33 186 1 view .LVU2580
 6821              		.cfi_endproc
 6822              	.LFE148:
 6824              		.section	.text.arm_mat_vec_mult_f32,"ax",%progbits
 6825              		.align	1
 6826              		.global	arm_mat_vec_mult_f32
 6827              		.syntax unified
 6828              		.thumb
 6829              		.thumb_func
 6831              	arm_mat_vec_mult_f32:
 6832              	.LVL1037:
 6833              	.LFB149:
 6834              		.file 34 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Title:        arm_mat_vec_mult_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Description:  Floating-point matrix and vector multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 408


  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** #include "dsp/matrix_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /**
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @ingroup groupMatrix
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  */
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @defgroup MatrixVectMult Matrix Vector Multiplication
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * Multiplies a matrix and a vector.
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  *
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @addtogroup MatrixVectMult
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @{
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @brief Floating-point matrix and vector multiplication.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @param[in]       *pSrcMat points to the input matrix structure
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @param[in]       *pVec points to input vector
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  * @param[out]      *pDst points to output vector
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****  */
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** #include "arm_helium_utils.h"
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** void arm_mat_vec_mult_f32(
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const arm_matrix_instance_f32   *pSrcMat,
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t                 *pSrcVec,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     float32_t                       *pDstVec)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint32_t         numRows = pSrcMat->numRows;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint32_t         numCols = pSrcMat->numCols;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pSrcA = pSrcMat->pData;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA0;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA1;
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     float32_t       *px;
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     int32_t          row;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint32_t         blkCnt;           /* loop counters */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     row = numRows;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     px = pDstVec;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /*
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****      * compute 4 rows in parallel
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 409


  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****      */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     while (row >= 4)
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         const float32_t     *pInA2, *pInA3;
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const    *pSrcA0Vec, *pSrcA1Vec, *pSrcA2Vec, *pSrcA3Vec, *pInVec;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         f32x4_t            vecIn, acc0, acc1, acc2, acc3;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const     *pSrcVecPtr = pSrcVec;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the pointers to 4 consecutive MatrixA rows
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA0 = pSrcA;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pInA0 + numCols;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA2 = pInA1 + numCols;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA3 = pInA2 + numCols;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the vector pointer
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec =  pSrcVecPtr;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * reset accumulators
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc0 = vdupq_n_f32(0.0f);
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc1 = vdupq_n_f32(0.0f);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc2 = vdupq_n_f32(0.0f);
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc3 = vdupq_n_f32(0.0f);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA0Vec = pInA0;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA1Vec = pInA1;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA2Vec = pInA2;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA3Vec = pInA3;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols >> 2;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (blkCnt > 0U)
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vld1q(pInVec);      
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pInVec += 4;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);    
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA0Vec += 4;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA1Vec);  
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA1Vec += 4;
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc1 = vfmaq(acc1, vecIn, vecA);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA2Vec);  
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA2Vec += 4;
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc2 = vfmaq(acc2, vecIn, vecA);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA3Vec);  
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA3Vec += 4;
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc3 = vfmaq(acc3, vecIn, vecA);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             blkCnt--;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * tail
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * (will be merged thru tail predication)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 410


 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols & 3;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         if (blkCnt > 0U)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vldrwq_z_f32(pInVec, p0);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA1Vec);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc1 = vfmaq(acc1, vecIn, vecA);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA2Vec);
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc2 = vfmaq(acc2, vecIn, vecA);
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA3Vec);
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc3 = vfmaq(acc3, vecIn, vecA);
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Sum the partial parts
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc0);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc1);
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc2);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc3);
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA += numCols * 4;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Decrement the row loop counter
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         row -= 4;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     }
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /*
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****      * compute 2 rows in parrallel
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****      */
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     if (row >= 2)
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     {
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const    *pSrcA0Vec, *pSrcA1Vec, *pInVec;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         f32x4_t            vecIn, acc0, acc1;
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const     *pSrcVecPtr = pSrcVec;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the pointers to 2 consecutive MatrixA rows
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA0 = pSrcA;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pInA0 + numCols;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the vector pointer
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pSrcVecPtr;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * reset accumulators
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc0 = vdupq_n_f32(0.0f);
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc1 = vdupq_n_f32(0.0f);
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA0Vec = pInA0;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA1Vec = pInA1;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 411


 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols >> 2;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (blkCnt > 0U)
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vld1q(pInVec);      
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pInVec += 4;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);    
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA0Vec += 4;
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA1Vec);    
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA1Vec += 4;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc1 = vfmaq(acc1, vecIn, vecA);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             blkCnt--;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * tail
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * (will be merged thru tail predication)
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols & 3;
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         if (blkCnt > 0U)
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vldrwq_z_f32(pInVec, p0);
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA1Vec);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc1 = vfmaq(acc1, vecIn, vecA);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Sum the partial parts
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc0);
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc1);
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA += numCols * 2;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         row -= 2;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     }
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     if (row >= 1)
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     {
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         f32x4_t             vecIn, acc0;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const     *pSrcA0Vec, *pInVec;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t const      *pSrcVecPtr = pSrcVec;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the pointers to last MatrixA row
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA0 = pSrcA;
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Initialize the vector pointer
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pSrcVecPtr;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 412


 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * reset accumulators
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         acc0 = vdupq_n_f32(0.0f);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pSrcA0Vec = pInA0;
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols >> 2;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (blkCnt > 0U)
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vld1q(pInVec);      
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pInVec += 4;
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);    
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             pSrcA0Vec += 4;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             blkCnt--;
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * tail
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * (will be merged thru tail predication)
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         blkCnt = numCols & 3;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         if (blkCnt > 0U)
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         {
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             f32x4_t vecA;
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecIn = vldrwq_z_f32(pInVec, p0);
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecA = vld1q(pSrcA0Vec);
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             acc0 = vfmaq(acc0, vecIn, vecA);
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /*
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          * Sum the partial parts
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = vecAddAcrossF32Mve(acc0);
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     }
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** }
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** #else
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** void arm_mat_vec_mult_f32(const arm_matrix_instance_f32 *pSrcMat, const float32_t *pVec, float32_t 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** {
 6835              		.loc 34 291 1 is_stmt 1 view -0
 6836              		.cfi_startproc
 6837              		@ args = 0, pretend = 0, frame = 0
 6838              		@ frame_needed = 0, uses_anonymous_args = 0
 6839              		.loc 34 291 1 is_stmt 0 view .LVU2582
 6840 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 6841              	.LCFI53:
 6842              		.cfi_def_cfa_offset 36
 6843              		.cfi_offset 4, -36
 6844              		.cfi_offset 5, -32
 6845              		.cfi_offset 6, -28
 6846              		.cfi_offset 7, -24
 6847              		.cfi_offset 8, -20
 6848              		.cfi_offset 9, -16
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 413


 6849              		.cfi_offset 10, -12
 6850              		.cfi_offset 11, -8
 6851              		.cfi_offset 14, -4
 6852 0004 8B46     		mov	fp, r1
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint32_t numRows = pSrcMat->numRows;
 6853              		.loc 34 292 5 is_stmt 1 view .LVU2583
 6854              		.loc 34 292 31 is_stmt 0 view .LVU2584
 6855 0006 B0F800A0 		ldrh	r10, [r0]
 6856              	.LVL1038:
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint32_t numCols = pSrcMat->numCols;
 6857              		.loc 34 293 5 is_stmt 1 view .LVU2585
 6858              		.loc 34 293 31 is_stmt 0 view .LVU2586
 6859 000a 4188     		ldrh	r1, [r0, #2]
 6860              	.LVL1039:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pSrcA = pSrcMat->pData;
 6861              		.loc 34 294 5 is_stmt 1 view .LVU2587
 6862              		.loc 34 294 22 is_stmt 0 view .LVU2588
 6863 000c 4668     		ldr	r6, [r0, #4]
 6864              	.LVL1040:
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA1;      /* input data matrix pointer A of Q31 type */
 6865              		.loc 34 295 5 is_stmt 1 view .LVU2589
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA2;      /* input data matrix pointer A of Q31 type */
 6866              		.loc 34 296 5 view .LVU2590
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA3;      /* input data matrix pointer A of Q31 type */
 6867              		.loc 34 297 5 view .LVU2591
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInA4;      /* input data matrix pointer A of Q31 type */
 6868              		.loc 34 298 5 view .LVU2592
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     const float32_t *pInVec;     /* input data matrix pointer B of Q31 type */
 6869              		.loc 34 299 5 view .LVU2593
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     float32_t *px;               /* Temporary output data matrix pointer */
 6870              		.loc 34 300 5 view .LVU2594
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     uint16_t i, row, colCnt; /* loop counters */
 6871              		.loc 34 301 5 view .LVU2595
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     float32_t matData, matData2, vecData, vecData2;
 6872              		.loc 34 302 5 view .LVU2596
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /* Process 4 rows at a time */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     row = numRows >> 2;
 6873              		.loc 34 306 5 view .LVU2597
 6874              		.loc 34 306 9 is_stmt 0 view .LVU2598
 6875 000e 4FEA9A09 		lsr	r9, r10, #2
 6876              	.LVL1041:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     i = 0u;
 6877              		.loc 34 307 5 is_stmt 1 view .LVU2599
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     px = pDst;
 6878              		.loc 34 308 5 view .LVU2600
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /* The following loop performs the dot-product of each row in pSrcA with the vector */
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /* row loop */
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     while (row > 0) {
 6879              		.loc 34 312 5 view .LVU2601
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     px = pDst;
 6880              		.loc 34 307 7 is_stmt 0 view .LVU2602
 6881 0012 0024     		movs	r4, #0
 6882              		.loc 34 312 11 view .LVU2603
 6883 0014 30E0     		b	.L318
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 414


 6884              	.LVL1042:
 6885              	.L320:
 6886              	.LBB336:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* For every row wise process, the pInVec pointer is set
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****          ** to the starting address of the vector */
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pVec;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* Initialize accumulators */
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum1 = 0.0f;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum2 = 0.0f;
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum3 = 0.0f;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum4 = 0.0f;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* Loop unrolling: process 2 columns per iteration */
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         colCnt = numCols;
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* Initialize pointers to the starting address of the column being processed */
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pSrcA + i;
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA2 = pInA1 + numCols;
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA3 = pInA2 + numCols;
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA4 = pInA3 + numCols;
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         // Main loop: matrix-vector multiplication
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (colCnt > 0u) {
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 2 values from vector
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 6887              		.loc 34 336 13 is_stmt 1 view .LVU2604
 6888              		.loc 34 336 21 is_stmt 0 view .LVU2605
 6889 0016 FCEC017A 		vldmia.32	ip!, {s15}
 6890              	.LVL1043:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 8 values from the matrix - 2 values from each of 4 rows, and do multiply accumu
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA1)++;
 6891              		.loc 34 338 13 is_stmt 1 view .LVU2606
 6892              		.loc 34 338 21 is_stmt 0 view .LVU2607
 6893 001a B3EC017A 		vldmia.32	r3!, {s14}
 6894              	.LVL1044:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum1 += matData * vecData;
 6895              		.loc 34 339 13 is_stmt 1 view .LVU2608
 6896              		.loc 34 339 29 is_stmt 0 view .LVU2609
 6897 001e 27EE877A 		vmul.f32	s14, s15, s14
 6898              	.LVL1045:
 6899              		.loc 34 339 18 view .LVU2610
 6900 0022 35EE075A 		vadd.f32	s10, s10, s14
 6901              	.LVL1046:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA2)++;
 6902              		.loc 34 340 13 is_stmt 1 view .LVU2611
 6903              		.loc 34 340 21 is_stmt 0 view .LVU2612
 6904 0026 B7EC017A 		vldmia.32	r7!, {s14}
 6905              	.LVL1047:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum2 += matData * vecData;
 6906              		.loc 34 341 13 is_stmt 1 view .LVU2613
 6907              		.loc 34 341 29 is_stmt 0 view .LVU2614
 6908 002a 27EE877A 		vmul.f32	s14, s15, s14
 6909              	.LVL1048:
 6910              		.loc 34 341 18 view .LVU2615
 6911 002e 75EE875A 		vadd.f32	s11, s11, s14
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 415


 6912              	.LVL1049:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA3)++;
 6913              		.loc 34 342 13 is_stmt 1 view .LVU2616
 6914              		.loc 34 342 21 is_stmt 0 view .LVU2617
 6915 0032 B0EC017A 		vldmia.32	r0!, {s14}
 6916              	.LVL1050:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum3 += matData * vecData;
 6917              		.loc 34 343 13 is_stmt 1 view .LVU2618
 6918              		.loc 34 343 29 is_stmt 0 view .LVU2619
 6919 0036 27EE877A 		vmul.f32	s14, s15, s14
 6920              	.LVL1051:
 6921              		.loc 34 343 18 view .LVU2620
 6922 003a 36EE076A 		vadd.f32	s12, s12, s14
 6923              	.LVL1052:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA4)++;
 6924              		.loc 34 344 13 is_stmt 1 view .LVU2621
 6925              		.loc 34 344 21 is_stmt 0 view .LVU2622
 6926 003e BEEC017A 		vldmia.32	lr!, {s14}
 6927              	.LVL1053:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum4 += matData * vecData;
 6928              		.loc 34 345 13 is_stmt 1 view .LVU2623
 6929              		.loc 34 345 29 is_stmt 0 view .LVU2624
 6930 0042 67EE877A 		vmul.f32	s15, s15, s14
 6931              	.LVL1054:
 6932              		.loc 34 345 18 view .LVU2625
 6933 0046 76EEA76A 		vadd.f32	s13, s13, s15
 6934              	.LVL1055:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Decrement the loop counter
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             colCnt--;
 6935              		.loc 34 348 13 is_stmt 1 view .LVU2626
 6936              		.loc 34 348 19 is_stmt 0 view .LVU2627
 6937 004a 05F1FF38 		add	r8, r5, #-1
 6938 004e 1FFA88F5 		uxth	r5, r8
 6939              	.LVL1056:
 6940              	.L319:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 2 values from vector
 6941              		.loc 34 334 15 is_stmt 1 view .LVU2628
 6942 0052 002D     		cmp	r5, #0
 6943 0054 DFD1     		bne	.L320
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* Saturate and store the result in the destination buffer */
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = sum1;
 6944              		.loc 34 352 9 view .LVU2629
 6945              	.LVL1057:
 6946              		.loc 34 352 15 is_stmt 0 view .LVU2630
 6947 0056 82ED005A 		vstr.32	s10, [r2]
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = sum2;
 6948              		.loc 34 353 9 is_stmt 1 view .LVU2631
 6949              	.LVL1058:
 6950              		.loc 34 353 15 is_stmt 0 view .LVU2632
 6951 005a C2ED015A 		vstr.32	s11, [r2, #4]
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = sum3;
 6952              		.loc 34 354 9 is_stmt 1 view .LVU2633
 6953              	.LVL1059:
 6954              		.loc 34 354 15 is_stmt 0 view .LVU2634
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 416


 6955 005e 82ED026A 		vstr.32	s12, [r2, #8]
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = sum4;
 6956              		.loc 34 355 9 is_stmt 1 view .LVU2635
 6957              	.LVL1060:
 6958              		.loc 34 355 15 is_stmt 0 view .LVU2636
 6959 0062 C2ED036A 		vstr.32	s13, [r2, #12]
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         i = i + numCols * 4;
 6960              		.loc 34 357 9 is_stmt 1 view .LVU2637
 6961              		.loc 34 357 15 is_stmt 0 view .LVU2638
 6962 0066 8B00     		lsls	r3, r1, #2
 6963              	.LVL1061:
 6964              		.loc 34 357 15 view .LVU2639
 6965 0068 9BB2     		uxth	r3, r3
 6966              		.loc 34 357 11 view .LVU2640
 6967 006a 1C44     		add	r4, r4, r3
 6968              	.LVL1062:
 6969              		.loc 34 357 11 view .LVU2641
 6970 006c A4B2     		uxth	r4, r4
 6971              	.LVL1063:
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* Decrement the row loop counter */
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         row--;
 6972              		.loc 34 360 9 is_stmt 1 view .LVU2642
 6973              		.loc 34 360 12 is_stmt 0 view .LVU2643
 6974 006e 09F1FF39 		add	r9, r9, #-1
 6975              	.LVL1064:
 6976              		.loc 34 360 12 view .LVU2644
 6977 0072 1FFA89F9 		uxth	r9, r9
 6978              	.LVL1065:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 6979              		.loc 34 355 12 view .LVU2645
 6980 0076 1032     		adds	r2, r2, #16
 6981              	.LVL1066:
 6982              	.L318:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 6983              		.loc 34 355 12 view .LVU2646
 6984              	.LBE336:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         /* For every row wise process, the pInVec pointer is set
 6985              		.loc 34 312 11 is_stmt 1 view .LVU2647
 6986 0078 B9F1000F 		cmp	r9, #0
 6987 007c 12D0     		beq	.L329
 6988              	.LBB337:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 6989              		.loc 34 315 9 view .LVU2648
 6990              	.LVL1067:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum2 = 0.0f;
 6991              		.loc 34 318 9 view .LVU2649
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum3 = 0.0f;
 6992              		.loc 34 319 9 view .LVU2650
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum4 = 0.0f;
 6993              		.loc 34 320 9 view .LVU2651
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 6994              		.loc 34 321 9 view .LVU2652
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 6995              		.loc 34 324 9 view .LVU2653
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA2 = pInA1 + numCols;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 417


 6996              		.loc 34 327 9 view .LVU2654
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA2 = pInA1 + numCols;
 6997              		.loc 34 327 15 is_stmt 0 view .LVU2655
 6998 007e 06EB8403 		add	r3, r6, r4, lsl #2
 6999              	.LVL1068:
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA3 = pInA2 + numCols;
 7000              		.loc 34 328 9 is_stmt 1 view .LVU2656
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA3 = pInA2 + numCols;
 7001              		.loc 34 328 15 is_stmt 0 view .LVU2657
 7002 0082 03EB8107 		add	r7, r3, r1, lsl #2
 7003              	.LVL1069:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA4 = pInA3 + numCols;
 7004              		.loc 34 329 9 is_stmt 1 view .LVU2658
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA4 = pInA3 + numCols;
 7005              		.loc 34 329 15 is_stmt 0 view .LVU2659
 7006 0086 03EBC100 		add	r0, r3, r1, lsl #3
 7007              	.LVL1070:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7008              		.loc 34 330 9 is_stmt 1 view .LVU2660
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7009              		.loc 34 330 15 is_stmt 0 view .LVU2661
 7010 008a 00EB810E 		add	lr, r0, r1, lsl #2
 7011              	.LVL1071:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 2 values from vector
 7012              		.loc 34 334 9 is_stmt 1 view .LVU2662
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7013              		.loc 34 324 16 is_stmt 0 view .LVU2663
 7014 008e 0D46     		mov	r5, r1
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7015              		.loc 34 315 16 view .LVU2664
 7016 0090 DC46     		mov	ip, fp
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7017              		.loc 34 321 19 view .LVU2665
 7018 0092 DFED246A 		vldr.32	s13, .L331
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum4 = 0.0f;
 7019              		.loc 34 320 19 view .LVU2666
 7020 0096 B0EE666A 		vmov.f32	s12, s13
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum3 = 0.0f;
 7021              		.loc 34 319 19 view .LVU2667
 7022 009a F0EE665A 		vmov.f32	s11, s13
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum2 = 0.0f;
 7023              		.loc 34 318 19 view .LVU2668
 7024 009e B0EE665A 		vmov.f32	s10, s13
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 2 values from vector
 7025              		.loc 34 334 15 view .LVU2669
 7026 00a2 D6E7     		b	.L319
 7027              	.LVL1072:
 7028              	.L329:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             // Read 2 values from vector
 7029              		.loc 34 334 15 view .LVU2670
 7030              	.LBE337:
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     }
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     /* process any remaining rows */
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     row = numRows & 3u;
 7031              		.loc 34 364 5 is_stmt 1 view .LVU2671
 7032              		.loc 34 364 9 is_stmt 0 view .LVU2672
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 418


 7033 00a4 0AF0030C 		and	ip, r10, #3
 7034              	.LVL1073:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     while (row > 0) {
 7035              		.loc 34 365 5 is_stmt 1 view .LVU2673
 7036              		.loc 34 365 11 is_stmt 0 view .LVU2674
 7037 00a8 30E0     		b	.L322
 7038              	.LVL1074:
 7039              	.L324:
 7040              	.LBB338:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         float32_t sum = 0.0f;
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pVec;
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pSrcA + i;
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         colCnt = numCols >> 1;
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (colCnt > 0) {
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 7041              		.loc 34 373 13 is_stmt 1 view .LVU2675
 7042              		.loc 34 373 21 is_stmt 0 view .LVU2676
 7043 00aa 00F10808 		add	r8, r0, #8
 7044 00ae D0ED006A 		vldr.32	s13, [r0]
 7045              	.LVL1075:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData2 = *(pInVec)++;
 7046              		.loc 34 374 13 is_stmt 1 view .LVU2677
 7047              		.loc 34 374 22 is_stmt 0 view .LVU2678
 7048 00b2 90ED017A 		vldr.32	s14, [r0, #4]
 7049              	.LVL1076:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA1)++;
 7050              		.loc 34 375 13 is_stmt 1 view .LVU2679
 7051              		.loc 34 375 21 is_stmt 0 view .LVU2680
 7052 00b6 03F1080E 		add	lr, r3, #8
 7053 00ba D3ED005A 		vldr.32	s11, [r3]
 7054              	.LVL1077:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData2 = *(pInA1)++;
 7055              		.loc 34 376 13 is_stmt 1 view .LVU2681
 7056              		.loc 34 376 22 is_stmt 0 view .LVU2682
 7057 00be 93ED016A 		vldr.32	s12, [r3, #4]
 7058              	.LVL1078:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum += matData * vecData;
 7059              		.loc 34 377 13 is_stmt 1 view .LVU2683
 7060              		.loc 34 377 28 is_stmt 0 view .LVU2684
 7061 00c2 66EEA56A 		vmul.f32	s13, s13, s11
 7062              	.LVL1079:
 7063              		.loc 34 377 17 view .LVU2685
 7064 00c6 76EEA77A 		vadd.f32	s15, s13, s15
 7065              	.LVL1080:
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum += matData2 * vecData2;
 7066              		.loc 34 378 13 is_stmt 1 view .LVU2686
 7067              		.loc 34 378 29 is_stmt 0 view .LVU2687
 7068 00ca 27EE067A 		vmul.f32	s14, s14, s12
 7069              	.LVL1081:
 7070              		.loc 34 378 17 view .LVU2688
 7071 00ce 77EE277A 		vadd.f32	s15, s14, s15
 7072              	.LVL1082:
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             colCnt--;
 7073              		.loc 34 379 13 is_stmt 1 view .LVU2689
 7074              		.loc 34 379 19 is_stmt 0 view .LVU2690
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 419


 7075 00d2 013F     		subs	r7, r7, #1
 7076              	.LVL1083:
 7077              		.loc 34 379 19 view .LVU2691
 7078 00d4 BFB2     		uxth	r7, r7
 7079              	.LVL1084:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             matData = *(pInA1)++;
 7080              		.loc 34 374 33 view .LVU2692
 7081 00d6 4046     		mov	r0, r8
 7082              	.LVL1085:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum += matData * vecData;
 7083              		.loc 34 376 32 view .LVU2693
 7084 00d8 7346     		mov	r3, lr
 7085              	.LVL1086:
 7086              	.L323:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 7087              		.loc 34 372 15 is_stmt 1 view .LVU2694
 7088 00da 002F     		cmp	r7, #0
 7089 00dc E5D1     		bne	.L324
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         // process remainder of row
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         colCnt = numCols & 1u;
 7090              		.loc 34 382 9 view .LVU2695
 7091              		.loc 34 382 16 is_stmt 0 view .LVU2696
 7092 00de 01F00107 		and	r7, r1, #1
 7093              	.LVL1087:
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (colCnt > 0) {
 7094              		.loc 34 385 9 is_stmt 1 view .LVU2697
 7095              		.loc 34 385 15 is_stmt 0 view .LVU2698
 7096 00e2 09E0     		b	.L325
 7097              	.L326:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum += *pInA1++ * *pInVec++;
 7098              		.loc 34 386 13 is_stmt 1 view .LVU2699
 7099              	.LVL1088:
 7100              		.loc 34 386 20 is_stmt 0 view .LVU2700
 7101 00e4 B3EC017A 		vldmia.32	r3!, {s14}
 7102              	.LVL1089:
 7103              		.loc 34 386 31 view .LVU2701
 7104 00e8 F0EC016A 		vldmia.32	r0!, {s13}
 7105              	.LVL1090:
 7106              		.loc 34 386 29 view .LVU2702
 7107 00ec 27EE267A 		vmul.f32	s14, s14, s13
 7108              		.loc 34 386 17 view .LVU2703
 7109 00f0 77EE877A 		vadd.f32	s15, s15, s14
 7110              	.LVL1091:
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             colCnt--;
 7111              		.loc 34 387 13 is_stmt 1 view .LVU2704
 7112              		.loc 34 387 19 is_stmt 0 view .LVU2705
 7113 00f4 013F     		subs	r7, r7, #1
 7114              	.LVL1092:
 7115              		.loc 34 387 19 view .LVU2706
 7116 00f6 BFB2     		uxth	r7, r7
 7117              	.LVL1093:
 7118              	.L325:
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             sum += *pInA1++ * *pInVec++;
 7119              		.loc 34 385 15 is_stmt 1 view .LVU2707
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 420


 7120 00f8 002F     		cmp	r7, #0
 7121 00fa F3D1     		bne	.L326
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         }
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         *px++ = sum;
 7122              		.loc 34 390 9 view .LVU2708
 7123              	.LVL1094:
 7124              		.loc 34 390 15 is_stmt 0 view .LVU2709
 7125 00fc E2EC017A 		vstmia.32	r2!, {s15}
 7126              	.LVL1095:
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         i = i + numCols;
 7127              		.loc 34 391 9 is_stmt 1 view .LVU2710
 7128              		.loc 34 391 11 is_stmt 0 view .LVU2711
 7129 0100 0C44     		add	r4, r4, r1
 7130              	.LVL1096:
 7131              		.loc 34 391 11 view .LVU2712
 7132 0102 A4B2     		uxth	r4, r4
 7133              	.LVL1097:
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         row--;
 7134              		.loc 34 392 9 is_stmt 1 view .LVU2713
 7135              		.loc 34 392 12 is_stmt 0 view .LVU2714
 7136 0104 0CF1FF3C 		add	ip, ip, #-1
 7137              	.LVL1098:
 7138              		.loc 34 392 12 view .LVU2715
 7139 0108 1FFA8CFC 		uxth	ip, ip
 7140              	.LVL1099:
 7141              	.L322:
 7142              		.loc 34 392 12 view .LVU2716
 7143              	.LBE338:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7144              		.loc 34 365 11 is_stmt 1 view .LVU2717
 7145 010c BCF1000F 		cmp	ip, #0
 7146 0110 06D0     		beq	.L330
 7147              	.LBB339:
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pVec;
 7148              		.loc 34 367 9 view .LVU2718
 7149              	.LVL1100:
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pSrcA + i;
 7150              		.loc 34 368 9 view .LVU2719
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7151              		.loc 34 369 9 view .LVU2720
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** 
 7152              		.loc 34 369 15 is_stmt 0 view .LVU2721
 7153 0112 06EB8403 		add	r3, r6, r4, lsl #2
 7154              	.LVL1101:
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (colCnt > 0) {
 7155              		.loc 34 371 9 is_stmt 1 view .LVU2722
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         while (colCnt > 0) {
 7156              		.loc 34 371 16 is_stmt 0 view .LVU2723
 7157 0116 4F08     		lsrs	r7, r1, #1
 7158              	.LVL1102:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 7159              		.loc 34 372 9 is_stmt 1 view .LVU2724
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInA1 = pSrcA + i;
 7160              		.loc 34 368 16 is_stmt 0 view .LVU2725
 7161 0118 5846     		mov	r0, fp
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****         pInVec = pVec;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 421


 7162              		.loc 34 367 19 view .LVU2726
 7163 011a DFED027A 		vldr.32	s15, .L331
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 7164              		.loc 34 372 15 view .LVU2727
 7165 011e DCE7     		b	.L323
 7166              	.LVL1103:
 7167              	.L330:
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****             vecData = *(pInVec)++;
 7168              		.loc 34 372 15 view .LVU2728
 7169              	.LBE339:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c ****     }
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_f32.c **** }
 7170              		.loc 34 394 1 view .LVU2729
 7171 0120 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 7172              	.LVL1104:
 7173              	.L332:
 7174              		.loc 34 394 1 view .LVU2730
 7175              		.align	2
 7176              	.L331:
 7177 0124 00000000 		.word	0
 7178              		.cfi_endproc
 7179              	.LFE149:
 7181              		.section	.text.arm_mat_vec_mult_q31,"ax",%progbits
 7182              		.align	1
 7183              		.global	arm_mat_vec_mult_q31
 7184              		.syntax unified
 7185              		.thumb
 7186              		.thumb_func
 7188              	arm_mat_vec_mult_q31:
 7189              	.LVL1105:
 7190              	.LFB150:
 7191              		.file 35 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Title:        arm_mat_vec_mult_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Description:  Q31 matrix and vector multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 422


  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** #include "dsp/matrix_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @addtogroup MatrixVectMult
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @{
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @brief Q31 matrix and vector multiplication.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @param[in]       *pSrcMat points to the input matrix structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @param[in]       *pVec points to the input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  * @param[out]      *pDst points to the output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** void arm_mat_vec_mult_q31(
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const arm_matrix_instance_q31 * pSrcMat,
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t     *pSrcVec,
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     q31_t           *pDstVec)
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** {
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pMatSrc = pSrcMat->pData;
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pMat0, *pMat1;
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint32_t     numRows = pSrcMat->numRows;
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint32_t     numCols = pSrcMat->numCols;
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     q31_t       *px;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     int32_t      row;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint16_t     blkCnt;           /* loop counters */
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     row = numRows;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     px = pDstVec;
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /*
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****      * compute 3x64-bit accumulators per loop
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****      */
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     while (row >= 3)
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     {
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const *pMat0Vec, *pMat1Vec, *pMat2Vec, *pVec;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         const q31_t  *pMat2;
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const  *pSrcVecPtr = pSrcVec;
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t         acc0, acc1, acc2;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31x4_t     vecMatA0, vecMatA1, vecMatA2, vecIn;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVec;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0 = pMatSrc;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 423


  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat1 = pMat0 + numCols;
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat2 = pMat1 + numCols;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc0 = 0LL;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc1 = 0LL;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc2 = 0LL;
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0Vec = pMat0;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat1Vec = pMat1;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat2Vec = pMat2;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVecPtr;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols >> 2;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (blkCnt > 0U)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec); 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat0Vec += 4;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA1 = vld1q(pMat1Vec); 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat1Vec += 4;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA2 = vld1q(pMat2Vec); 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat2Vec += 4;
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vld1q(pVec);        
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pVec += 4;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             blkCnt--;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * tail
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * (will be merged thru tail predication)
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols & 3;
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         if (blkCnt > 0U)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec);
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA1 = vld1q(pMat1Vec);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA2 = vld1q(pMat2Vec);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vldrwq_z_s32(pVec, p0);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc0, 31);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc1, 31);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc2, 31);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMatSrc += numCols * 3;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * Decrement the row loop counter
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 424


 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         row -= 3;
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /*
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****      * process any remaining rows pair
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****      */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     if (row >= 2)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     {
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const *pMat0Vec, *pMat1Vec, *pVec;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const  *pSrcVecPtr = pSrcVec;
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t         acc0, acc1;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31x4_t     vecMatA0, vecMatA1, vecIn;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * For every row wise process, the pInVec pointer is set
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * to the starting address of the vector
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVec;
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0 = pMatSrc;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat1 = pMat0 + numCols;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc0 = 0LL;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc1 = 0LL;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0Vec = pMat0;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat1Vec = pMat1;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVecPtr;
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols >> 2;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (blkCnt > 0U)
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec); 
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat0Vec += 4;
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA1 = vld1q(pMat1Vec); 
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat1Vec += 4;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vld1q(pVec);        
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pVec += 4;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             blkCnt--;
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * tail
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * (will be merged thru tail predication)
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols & 3;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         if (blkCnt > 0U)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 425


 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA1 = vld1q(pMat1Vec);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vldrwq_z_s32(pVec, p0);
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc0, 31);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc1, 31);
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMatSrc += numCols * 2;
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * Decrement the row loop counter
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         row -= 2;
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     if (row >= 1)
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const *pMat0Vec, *pVec;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31_t const  *pSrcVecPtr = pSrcVec;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t         acc0;
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q31x4_t     vecMatA0, vecIn;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * For every row wise process, the pInVec pointer is set
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * to the starting address of the vector
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVec;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0 = pMatSrc;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         acc0 = 0LL;
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pMat0Vec = pMat0;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pVec = pSrcVecPtr;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols >> 2;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (blkCnt > 0U)
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec); 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pMat0Vec += 4;
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vld1q(pVec);        
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             pVec += 4;
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             blkCnt--;
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /*
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * tail
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          * (will be merged thru tail predication)
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         blkCnt = numCols & 3;
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         if (blkCnt > 0U)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 426


 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         {
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             mve_pred16_t p0 = vctp32q(blkCnt);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecMatA0 = vld1q(pMat0Vec);
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecIn = vldrwq_z_s32(pVec, p0);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = asrl(acc0, 31);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     }
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** }
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** #else
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** void arm_mat_vec_mult_q31(const arm_matrix_instance_q31 *pSrcMat, const q31_t *pVec, q31_t *pDst)
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** {
 7192              		.loc 35 267 1 is_stmt 1 view -0
 7193              		.cfi_startproc
 7194              		@ args = 0, pretend = 0, frame = 48
 7195              		@ frame_needed = 0, uses_anonymous_args = 0
 7196              		.loc 35 267 1 is_stmt 0 view .LVU2732
 7197 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7198              	.LCFI54:
 7199              		.cfi_def_cfa_offset 36
 7200              		.cfi_offset 4, -36
 7201              		.cfi_offset 5, -32
 7202              		.cfi_offset 6, -28
 7203              		.cfi_offset 7, -24
 7204              		.cfi_offset 8, -20
 7205              		.cfi_offset 9, -16
 7206              		.cfi_offset 10, -12
 7207              		.cfi_offset 11, -8
 7208              		.cfi_offset 14, -4
 7209 0004 8DB0     		sub	sp, sp, #52
 7210              	.LCFI55:
 7211              		.cfi_def_cfa_offset 88
 7212 0006 0A91     		str	r1, [sp, #40]
 7213 0008 0592     		str	r2, [sp, #20]
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint32_t numRows = pSrcMat->numRows;
 7214              		.loc 35 268 5 is_stmt 1 view .LVU2733
 7215              		.loc 35 268 31 is_stmt 0 view .LVU2734
 7216 000a 0388     		ldrh	r3, [r0]
 7217 000c 0B93     		str	r3, [sp, #44]
 7218              	.LVL1106:
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint32_t numCols = pSrcMat->numCols;
 7219              		.loc 35 269 5 is_stmt 1 view .LVU2735
 7220              		.loc 35 269 31 is_stmt 0 view .LVU2736
 7221 000e 4288     		ldrh	r2, [r0, #2]
 7222              	.LVL1107:
 7223              		.loc 35 269 31 view .LVU2737
 7224 0010 0892     		str	r2, [sp, #32]
 7225              	.LVL1108:
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pSrcA = pSrcMat->pData;
 7226              		.loc 35 270 5 is_stmt 1 view .LVU2738
 7227              		.loc 35 270 18 is_stmt 0 view .LVU2739
 7228 0012 4268     		ldr	r2, [r0, #4]
 7229              	.LVL1109:
 7230              		.loc 35 270 18 view .LVU2740
 7231 0014 0992     		str	r2, [sp, #36]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 427


 7232              	.LVL1110:
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pInA1;      /* input data matrix pointer A of Q31 type */
 7233              		.loc 35 271 5 is_stmt 1 view .LVU2741
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pInA2;      /* input data matrix pointer A of Q31 type */
 7234              		.loc 35 272 5 view .LVU2742
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pInA3;      /* input data matrix pointer A of Q31 type */
 7235              		.loc 35 273 5 view .LVU2743
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pInA4;      /* input data matrix pointer A of Q31 type */
 7236              		.loc 35 274 5 view .LVU2744
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     const q31_t *pInVec;     /* input data matrix pointer B of Q31 type */
 7237              		.loc 35 275 5 view .LVU2745
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     q31_t *px;               /* Temporary output data matrix pointer */
 7238              		.loc 35 276 5 view .LVU2746
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     uint16_t i, row, colCnt; /* loop counters */
 7239              		.loc 35 277 5 view .LVU2747
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     q31_t matData, matData2, vecData, vecData2;
 7240              		.loc 35 278 5 view .LVU2748
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /* Process 4 rows at a time */
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     row = numRows >> 2;
 7241              		.loc 35 282 5 view .LVU2749
 7242              		.loc 35 282 9 is_stmt 0 view .LVU2750
 7243 0016 9B08     		lsrs	r3, r3, #2
 7244              	.LVL1111:
 7245              		.loc 35 282 9 view .LVU2751
 7246 0018 0793     		str	r3, [sp, #28]
 7247              	.LVL1112:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     i = 0u;
 7248              		.loc 35 283 5 is_stmt 1 view .LVU2752
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     px = pDst;
 7249              		.loc 35 284 5 view .LVU2753
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /* The following loop performs the dot-product of each row in pSrcA with the vector */
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /* row loop */
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     while (row > 0) {
 7250              		.loc 35 288 5 view .LVU2754
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     px = pDst;
 7251              		.loc 35 283 7 is_stmt 0 view .LVU2755
 7252 001a 0023     		movs	r3, #0
 7253 001c 0693     		str	r3, [sp, #24]
 7254              		.loc 35 288 11 view .LVU2756
 7255 001e 68E0     		b	.L334
 7256              	.LVL1113:
 7257              	.L336:
 7258              	.LBB340:
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* For every row wise process, the pInVec pointer is set
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****          ** to the starting address of the vector */
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInVec = pVec;
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* Initialize accumulators */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum1 = 0;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum2 = 0;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum3 = 0;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum4 = 0;
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* Loop unrolling: process 2 columns per iteration */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 428


 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         colCnt = numCols;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* Initialize pointers to the starting address of the column being processed */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA1 = pSrcA + i;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA2 = pInA1 + numCols;
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA3 = pInA2 + numCols;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA4 = pInA3 + numCols;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         // Main loop: matrix-vector multiplication
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (colCnt > 0u) {
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 2 values from vector
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7259              		.loc 35 312 13 is_stmt 1 view .LVU2757
 7260              		.loc 35 312 21 is_stmt 0 view .LVU2758
 7261 0020 54F8043B 		ldr	r3, [r4], #4
 7262              	.LVL1114:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 8 values from the matrix - 2 values from each of 4 rows, and do multiply accumu
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA1)++;
 7263              		.loc 35 315 13 is_stmt 1 view .LVU2759
 7264              		.loc 35 315 21 is_stmt 0 view .LVU2760
 7265 0024 50F8042B 		ldr	r2, [r0], #4
 7266              	.LVL1115:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum1 += (q63_t)matData * vecData;
 7267              		.loc 35 316 13 is_stmt 1 view .LVU2761
 7268              		.loc 35 316 21 is_stmt 0 view .LVU2762
 7269 0028 D717     		asrs	r7, r2, #31
 7270              		.loc 35 316 36 view .LVU2763
 7271 002a D917     		asrs	r1, r3, #31
 7272 002c 02FB01F6 		mul	r6, r2, r1
 7273 0030 03FB0766 		mla	r6, r3, r7, r6
 7274 0034 A2FB0327 		umull	r2, r7, r2, r3
 7275              	.LVL1116:
 7276              		.loc 35 316 36 view .LVU2764
 7277 0038 3E44     		add	r6, r6, r7
 7278              		.loc 35 316 18 view .LVU2765
 7279 003a 009F     		ldr	r7, [sp]
 7280 003c D219     		adds	r2, r2, r7
 7281 003e 0092     		str	r2, [sp]
 7282              	.LVL1117:
 7283              		.loc 35 316 18 view .LVU2766
 7284 0040 46EB0A0A 		adc	r10, r6, r10
 7285              	.LVL1118:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA2)++;
 7286              		.loc 35 317 13 is_stmt 1 view .LVU2767
 7287              		.loc 35 317 21 is_stmt 0 view .LVU2768
 7288 0044 5CF8042B 		ldr	r2, [ip], #4
 7289              	.LVL1119:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum2 += (q63_t)matData * vecData;
 7290              		.loc 35 318 13 is_stmt 1 view .LVU2769
 7291              		.loc 35 318 21 is_stmt 0 view .LVU2770
 7292 0048 D617     		asrs	r6, r2, #31
 7293              		.loc 35 318 36 view .LVU2771
 7294 004a 03FB06F6 		mul	r6, r3, r6
 7295 004e 02FB0166 		mla	r6, r2, r1, r6
 7296 0052 A3FB0227 		umull	r2, r7, r3, r2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 429


 7297              	.LVL1120:
 7298              		.loc 35 318 36 view .LVU2772
 7299 0056 3E44     		add	r6, r6, r7
 7300              		.loc 35 318 18 view .LVU2773
 7301 0058 019F     		ldr	r7, [sp, #4]
 7302 005a D219     		adds	r2, r2, r7
 7303 005c 0192     		str	r2, [sp, #4]
 7304              	.LVL1121:
 7305              		.loc 35 318 18 view .LVU2774
 7306 005e 46EB0909 		adc	r9, r6, r9
 7307              	.LVL1122:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA3)++;
 7308              		.loc 35 319 13 is_stmt 1 view .LVU2775
 7309              		.loc 35 319 21 is_stmt 0 view .LVU2776
 7310 0062 5BF8042B 		ldr	r2, [fp], #4
 7311              	.LVL1123:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum3 += (q63_t)matData * vecData;
 7312              		.loc 35 320 13 is_stmt 1 view .LVU2777
 7313              		.loc 35 320 21 is_stmt 0 view .LVU2778
 7314 0066 D617     		asrs	r6, r2, #31
 7315              		.loc 35 320 36 view .LVU2779
 7316 0068 03FB06F6 		mul	r6, r3, r6
 7317 006c 02FB0166 		mla	r6, r2, r1, r6
 7318 0070 A3FB0227 		umull	r2, r7, r3, r2
 7319              	.LVL1124:
 7320              		.loc 35 320 36 view .LVU2780
 7321 0074 3E44     		add	r6, r6, r7
 7322              		.loc 35 320 18 view .LVU2781
 7323 0076 029F     		ldr	r7, [sp, #8]
 7324 0078 D219     		adds	r2, r2, r7
 7325 007a 0292     		str	r2, [sp, #8]
 7326              	.LVL1125:
 7327              		.loc 35 320 18 view .LVU2782
 7328 007c 46EB0808 		adc	r8, r6, r8
 7329              	.LVL1126:
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA4)++;
 7330              		.loc 35 321 13 is_stmt 1 view .LVU2783
 7331              		.loc 35 321 31 is_stmt 0 view .LVU2784
 7332 0080 049F     		ldr	r7, [sp, #16]
 7333              	.LVL1127:
 7334              		.loc 35 321 21 view .LVU2785
 7335 0082 57F8046B 		ldr	r6, [r7], #4
 7336              	.LVL1128:
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum4 += (q63_t)matData * vecData;
 7337              		.loc 35 322 13 is_stmt 1 view .LVU2786
 7338              		.loc 35 322 21 is_stmt 0 view .LVU2787
 7339 0086 F217     		asrs	r2, r6, #31
 7340              	.LVL1129:
 7341              		.loc 35 322 36 view .LVU2788
 7342 0088 03FB02F2 		mul	r2, r3, r2
 7343 008c 06FB0122 		mla	r2, r6, r1, r2
 7344 0090 A3FB0636 		umull	r3, r6, r3, r6
 7345              	.LVL1130:
 7346              		.loc 35 322 36 view .LVU2789
 7347 0094 3244     		add	r2, r2, r6
 7348              		.loc 35 322 18 view .LVU2790
 7349 0096 0399     		ldr	r1, [sp, #12]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 430


 7350 0098 5B18     		adds	r3, r3, r1
 7351 009a 0393     		str	r3, [sp, #12]
 7352              	.LVL1131:
 7353              		.loc 35 322 18 view .LVU2791
 7354 009c 42EB0E0E 		adc	lr, r2, lr
 7355              	.LVL1132:
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Decrement the loop counter
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             colCnt--;
 7356              		.loc 35 325 13 is_stmt 1 view .LVU2792
 7357              		.loc 35 325 19 is_stmt 0 view .LVU2793
 7358 00a0 013D     		subs	r5, r5, #1
 7359              	.LVL1133:
 7360              		.loc 35 325 19 view .LVU2794
 7361 00a2 ADB2     		uxth	r5, r5
 7362              	.LVL1134:
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum4 += (q63_t)matData * vecData;
 7363              		.loc 35 321 31 view .LVU2795
 7364 00a4 0497     		str	r7, [sp, #16]
 7365              	.LVL1135:
 7366              	.L335:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 2 values from vector
 7367              		.loc 35 310 15 is_stmt 1 view .LVU2796
 7368 00a6 002D     		cmp	r5, #0
 7369 00a8 BAD1     		bne	.L336
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* Saturate and store the result in the destination buffer */
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = (q31_t)(sum1 >> 31);
 7370              		.loc 35 329 9 view .LVU2797
 7371              		.loc 35 329 30 is_stmt 0 view .LVU2798
 7372 00aa 009B     		ldr	r3, [sp]
 7373 00ac DB0F     		lsrs	r3, r3, #31
 7374 00ae 43EA4A03 		orr	r3, r3, r10, lsl #1
 7375              	.LVL1136:
 7376              		.loc 35 329 15 view .LVU2799
 7377 00b2 0599     		ldr	r1, [sp, #20]
 7378 00b4 0B60     		str	r3, [r1]
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = (q31_t)(sum2 >> 31);
 7379              		.loc 35 330 9 is_stmt 1 view .LVU2800
 7380              		.loc 35 330 30 is_stmt 0 view .LVU2801
 7381 00b6 019B     		ldr	r3, [sp, #4]
 7382 00b8 DB0F     		lsrs	r3, r3, #31
 7383 00ba 43EA4903 		orr	r3, r3, r9, lsl #1
 7384              	.LVL1137:
 7385              		.loc 35 330 15 view .LVU2802
 7386 00be 4B60     		str	r3, [r1, #4]
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = (q31_t)(sum3 >> 31);
 7387              		.loc 35 331 9 is_stmt 1 view .LVU2803
 7388              		.loc 35 331 30 is_stmt 0 view .LVU2804
 7389 00c0 029B     		ldr	r3, [sp, #8]
 7390 00c2 DA0F     		lsrs	r2, r3, #31
 7391 00c4 42EA4802 		orr	r2, r2, r8, lsl #1
 7392              	.LVL1138:
 7393              		.loc 35 331 15 view .LVU2805
 7394 00c8 8A60     		str	r2, [r1, #8]
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = (q31_t)(sum4 >> 31);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 431


 7395              		.loc 35 332 9 is_stmt 1 view .LVU2806
 7396              		.loc 35 332 30 is_stmt 0 view .LVU2807
 7397 00ca 039B     		ldr	r3, [sp, #12]
 7398 00cc DB0F     		lsrs	r3, r3, #31
 7399 00ce 43EA4E03 		orr	r3, r3, lr, lsl #1
 7400              	.LVL1139:
 7401              		.loc 35 332 15 view .LVU2808
 7402 00d2 0A46     		mov	r2, r1
 7403 00d4 CB60     		str	r3, [r1, #12]
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         i = i + numCols * 4;
 7404              		.loc 35 334 9 is_stmt 1 view .LVU2809
 7405              		.loc 35 334 15 is_stmt 0 view .LVU2810
 7406 00d6 089B     		ldr	r3, [sp, #32]
 7407 00d8 9B00     		lsls	r3, r3, #2
 7408 00da 9BB2     		uxth	r3, r3
 7409              		.loc 35 334 11 view .LVU2811
 7410 00dc 0699     		ldr	r1, [sp, #24]
 7411 00de 0B44     		add	r3, r3, r1
 7412 00e0 9BB2     		uxth	r3, r3
 7413 00e2 0693     		str	r3, [sp, #24]
 7414              	.LVL1140:
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* Decrement the row loop counter */
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         row--;
 7415              		.loc 35 337 9 is_stmt 1 view .LVU2812
 7416              		.loc 35 337 12 is_stmt 0 view .LVU2813
 7417 00e4 079B     		ldr	r3, [sp, #28]
 7418 00e6 013B     		subs	r3, r3, #1
 7419 00e8 9BB2     		uxth	r3, r3
 7420 00ea 0793     		str	r3, [sp, #28]
 7421              	.LVL1141:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7422              		.loc 35 332 12 view .LVU2814
 7423 00ec 02F11003 		add	r3, r2, #16
 7424              	.LVL1142:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7425              		.loc 35 332 12 view .LVU2815
 7426 00f0 0593     		str	r3, [sp, #20]
 7427              	.LVL1143:
 7428              	.L334:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7429              		.loc 35 332 12 view .LVU2816
 7430              	.LBE340:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         /* For every row wise process, the pInVec pointer is set
 7431              		.loc 35 288 11 is_stmt 1 view .LVU2817
 7432 00f2 079B     		ldr	r3, [sp, #28]
 7433 00f4 B3B1     		cbz	r3, .L345
 7434              	.LBB341:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7435              		.loc 35 291 9 view .LVU2818
 7436              	.LVL1144:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum2 = 0;
 7437              		.loc 35 294 9 view .LVU2819
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum3 = 0;
 7438              		.loc 35 295 9 view .LVU2820
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum4 = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 432


 7439              		.loc 35 296 9 view .LVU2821
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7440              		.loc 35 297 9 view .LVU2822
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7441              		.loc 35 300 9 view .LVU2823
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA2 = pInA1 + numCols;
 7442              		.loc 35 303 9 view .LVU2824
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA2 = pInA1 + numCols;
 7443              		.loc 35 303 15 is_stmt 0 view .LVU2825
 7444 00f6 099B     		ldr	r3, [sp, #36]
 7445 00f8 069A     		ldr	r2, [sp, #24]
 7446 00fa 03EB8200 		add	r0, r3, r2, lsl #2
 7447              	.LVL1145:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA3 = pInA2 + numCols;
 7448              		.loc 35 304 9 is_stmt 1 view .LVU2826
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA3 = pInA2 + numCols;
 7449              		.loc 35 304 15 is_stmt 0 view .LVU2827
 7450 00fe 089D     		ldr	r5, [sp, #32]
 7451 0100 00EB850C 		add	ip, r0, r5, lsl #2
 7452              	.LVL1146:
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA4 = pInA3 + numCols;
 7453              		.loc 35 305 9 is_stmt 1 view .LVU2828
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA4 = pInA3 + numCols;
 7454              		.loc 35 305 15 is_stmt 0 view .LVU2829
 7455 0104 00EBC50B 		add	fp, r0, r5, lsl #3
 7456              	.LVL1147:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7457              		.loc 35 306 9 is_stmt 1 view .LVU2830
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7458              		.loc 35 306 15 is_stmt 0 view .LVU2831
 7459 0108 0BEB8503 		add	r3, fp, r5, lsl #2
 7460 010c 0493     		str	r3, [sp, #16]
 7461              	.LVL1148:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 2 values from vector
 7462              		.loc 35 310 9 is_stmt 1 view .LVU2832
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7463              		.loc 35 291 16 is_stmt 0 view .LVU2833
 7464 010e 0A9C     		ldr	r4, [sp, #40]
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7465              		.loc 35 297 15 view .LVU2834
 7466 0110 0023     		movs	r3, #0
 7467              	.LVL1149:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7468              		.loc 35 297 15 view .LVU2835
 7469 0112 0393     		str	r3, [sp, #12]
 7470 0114 9E46     		mov	lr, r3
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum4 = 0;
 7471              		.loc 35 296 15 view .LVU2836
 7472 0116 0293     		str	r3, [sp, #8]
 7473 0118 9846     		mov	r8, r3
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum3 = 0;
 7474              		.loc 35 295 15 view .LVU2837
 7475 011a 0193     		str	r3, [sp, #4]
 7476 011c 9946     		mov	r9, r3
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum2 = 0;
 7477              		.loc 35 294 15 view .LVU2838
 7478 011e 0093     		str	r3, [sp]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 433


 7479 0120 9A46     		mov	r10, r3
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 2 values from vector
 7480              		.loc 35 310 15 view .LVU2839
 7481 0122 C0E7     		b	.L335
 7482              	.LVL1150:
 7483              	.L345:
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             // Read 2 values from vector
 7484              		.loc 35 310 15 view .LVU2840
 7485              	.LBE341:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     }
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     /* process any remaining rows */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     row = numRows & 3u;
 7486              		.loc 35 341 5 is_stmt 1 view .LVU2841
 7487              		.loc 35 341 9 is_stmt 0 view .LVU2842
 7488 0124 0B9B     		ldr	r3, [sp, #44]
 7489 0126 03F00309 		and	r9, r3, #3
 7490              	.LVL1151:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     while (row > 0) {
 7491              		.loc 35 342 5 is_stmt 1 view .LVU2843
 7492 012a DDF820B0 		ldr	fp, [sp, #32]
 7493 012e DDF818A0 		ldr	r10, [sp, #24]
 7494              		.loc 35 342 11 is_stmt 0 view .LVU2844
 7495 0132 4EE0     		b	.L338
 7496              	.LVL1152:
 7497              	.L340:
 7498              	.LBB342:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         q63_t sum = 0;
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInVec = pVec;
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA1 = pSrcA + i;
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         colCnt = numCols >> 1;
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (colCnt > 0) {
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7499              		.loc 35 351 13 is_stmt 1 view .LVU2845
 7500              		.loc 35 351 21 is_stmt 0 view .LVU2846
 7501 0134 8C46     		mov	ip, r1
 7502 0136 5CF8084B 		ldr	r4, [ip], #8
 7503              	.LVL1153:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData2 = *(pInVec)++;
 7504              		.loc 35 352 13 is_stmt 1 view .LVU2847
 7505              		.loc 35 352 22 is_stmt 0 view .LVU2848
 7506 013a 4A68     		ldr	r2, [r1, #4]
 7507              	.LVL1154:
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA1)++;
 7508              		.loc 35 353 13 is_stmt 1 view .LVU2849
 7509              		.loc 35 353 21 is_stmt 0 view .LVU2850
 7510 013c 2E46     		mov	r6, r5
 7511 013e 56F808EB 		ldr	lr, [r6], #8
 7512              	.LVL1155:
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData2 = *(pInA1)++;
 7513              		.loc 35 354 13 is_stmt 1 view .LVU2851
 7514              		.loc 35 354 22 is_stmt 0 view .LVU2852
 7515 0142 6968     		ldr	r1, [r5, #4]
 7516              	.LVL1156:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 434


 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum += (q63_t)matData * vecData;
 7517              		.loc 35 355 13 is_stmt 1 view .LVU2853
 7518              		.loc 35 355 20 is_stmt 0 view .LVU2854
 7519 0144 4FEAEE75 		asr	r5, lr, #31
 7520              		.loc 35 355 35 view .LVU2855
 7521 0148 4FEAE478 		asr	r8, r4, #31
 7522 014c 04FB05F5 		mul	r5, r4, r5
 7523 0150 0EFB0855 		mla	r5, lr, r8, r5
 7524 0154 A4FB0E4E 		umull	r4, lr, r4, lr
 7525              	.LVL1157:
 7526              		.loc 35 355 35 view .LVU2856
 7527 0158 7544     		add	r5, r5, lr
 7528              		.loc 35 355 17 view .LVU2857
 7529 015a E418     		adds	r4, r4, r3
 7530 015c 45EB0005 		adc	r5, r5, r0
 7531              	.LVL1158:
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum += (q63_t)matData2 * vecData2;
 7532              		.loc 35 356 13 is_stmt 1 view .LVU2858
 7533              		.loc 35 356 20 is_stmt 0 view .LVU2859
 7534 0160 C817     		asrs	r0, r1, #31
 7535              		.loc 35 356 36 view .LVU2860
 7536 0162 D317     		asrs	r3, r2, #31
 7537 0164 02FB00F0 		mul	r0, r2, r0
 7538 0168 01FB0300 		mla	r0, r1, r3, r0
 7539 016c A2FB0121 		umull	r2, r1, r2, r1
 7540              	.LVL1159:
 7541              		.loc 35 356 36 view .LVU2861
 7542 0170 0844     		add	r0, r0, r1
 7543              		.loc 35 356 17 view .LVU2862
 7544 0172 1319     		adds	r3, r2, r4
 7545 0174 40EB0500 		adc	r0, r0, r5
 7546              	.LVL1160:
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             colCnt--;
 7547              		.loc 35 357 13 is_stmt 1 view .LVU2863
 7548              		.loc 35 357 19 is_stmt 0 view .LVU2864
 7549 0178 013F     		subs	r7, r7, #1
 7550              	.LVL1161:
 7551              		.loc 35 357 19 view .LVU2865
 7552 017a BFB2     		uxth	r7, r7
 7553              	.LVL1162:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             matData = *(pInA1)++;
 7554              		.loc 35 352 33 view .LVU2866
 7555 017c 6146     		mov	r1, ip
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum += (q63_t)matData * vecData;
 7556              		.loc 35 354 32 view .LVU2867
 7557 017e 3546     		mov	r5, r6
 7558              	.LVL1163:
 7559              	.L339:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7560              		.loc 35 350 15 is_stmt 1 view .LVU2868
 7561 0180 002F     		cmp	r7, #0
 7562 0182 D7D1     		bne	.L340
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         // process remainder of row
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         colCnt = numCols & 1u;
 7563              		.loc 35 361 9 view .LVU2869
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 435


 7564              		.loc 35 361 16 is_stmt 0 view .LVU2870
 7565 0184 0BF00106 		and	r6, fp, #1
 7566              	.LVL1164:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (colCnt > 0) {
 7567              		.loc 35 362 9 is_stmt 1 view .LVU2871
 7568              		.loc 35 362 15 is_stmt 0 view .LVU2872
 7569 0188 13E0     		b	.L341
 7570              	.L342:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             sum += (q63_t)*pInA1++ * *pInVec++;
 7571              		.loc 35 363 13 is_stmt 1 view .LVU2873
 7572              	.LVL1165:
 7573              		.loc 35 363 27 is_stmt 0 view .LVU2874
 7574 018a 55F8042B 		ldr	r2, [r5], #4
 7575              	.LVL1166:
 7576              		.loc 35 363 20 view .LVU2875
 7577 018e 4FEAE27C 		asr	ip, r2, #31
 7578              	.LVL1167:
 7579              		.loc 35 363 38 view .LVU2876
 7580 0192 51F8047B 		ldr	r7, [r1], #4
 7581              	.LVL1168:
 7582              		.loc 35 363 38 view .LVU2877
 7583 0196 FC17     		asrs	r4, r7, #31
 7584              		.loc 35 363 36 view .LVU2878
 7585 0198 02FB04F4 		mul	r4, r2, r4
 7586 019c 07FB0C44 		mla	r4, r7, ip, r4
 7587 01a0 A2FB0727 		umull	r2, r7, r2, r7
 7588 01a4 3C44     		add	r4, r4, r7
 7589              		.loc 35 363 17 view .LVU2879
 7590 01a6 9A18     		adds	r2, r3, r2
 7591 01a8 1346     		mov	r3, r2
 7592              	.LVL1169:
 7593              		.loc 35 363 17 view .LVU2880
 7594 01aa 44EB0000 		adc	r0, r4, r0
 7595              	.LVL1170:
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             colCnt--;
 7596              		.loc 35 364 13 is_stmt 1 view .LVU2881
 7597              		.loc 35 364 19 is_stmt 0 view .LVU2882
 7598 01ae 013E     		subs	r6, r6, #1
 7599              	.LVL1171:
 7600              		.loc 35 364 19 view .LVU2883
 7601 01b0 B6B2     		uxth	r6, r6
 7602              	.LVL1172:
 7603              	.L341:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         while (colCnt > 0) {
 7604              		.loc 35 362 15 is_stmt 1 view .LVU2884
 7605 01b2 002E     		cmp	r6, #0
 7606 01b4 E9D1     		bne	.L342
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         }
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         *px++ = (q31_t)(sum >> 31);
 7607              		.loc 35 367 9 view .LVU2885
 7608              		.loc 35 367 29 is_stmt 0 view .LVU2886
 7609 01b6 DB0F     		lsrs	r3, r3, #31
 7610              	.LVL1173:
 7611              		.loc 35 367 29 view .LVU2887
 7612 01b8 43EA4003 		orr	r3, r3, r0, lsl #1
 7613              		.loc 35 367 12 view .LVU2888
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 436


 7614 01bc 059A     		ldr	r2, [sp, #20]
 7615              	.LVL1174:
 7616              		.loc 35 367 15 view .LVU2889
 7617 01be 42F8043B 		str	r3, [r2], #4
 7618              	.LVL1175:
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         i = i + numCols;
 7619              		.loc 35 368 9 is_stmt 1 view .LVU2890
 7620              		.loc 35 368 11 is_stmt 0 view .LVU2891
 7621 01c2 DA44     		add	r10, r10, fp
 7622              	.LVL1176:
 7623              		.loc 35 368 11 view .LVU2892
 7624 01c4 1FFA8AFA 		uxth	r10, r10
 7625              	.LVL1177:
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         row--;
 7626              		.loc 35 369 9 is_stmt 1 view .LVU2893
 7627              		.loc 35 369 12 is_stmt 0 view .LVU2894
 7628 01c8 09F1FF39 		add	r9, r9, #-1
 7629              	.LVL1178:
 7630              		.loc 35 369 12 view .LVU2895
 7631 01cc 1FFA89F9 		uxth	r9, r9
 7632              	.LVL1179:
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         i = i + numCols;
 7633              		.loc 35 367 12 view .LVU2896
 7634 01d0 0592     		str	r2, [sp, #20]
 7635              	.LVL1180:
 7636              	.L338:
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         i = i + numCols;
 7637              		.loc 35 367 12 view .LVU2897
 7638              	.LBE342:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7639              		.loc 35 342 11 is_stmt 1 view .LVU2898
 7640 01d2 B9F1000F 		cmp	r9, #0
 7641 01d6 08D0     		beq	.L346
 7642              	.LBB343:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInVec = pVec;
 7643              		.loc 35 344 9 view .LVU2899
 7644              	.LVL1181:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA1 = pSrcA + i;
 7645              		.loc 35 345 9 view .LVU2900
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7646              		.loc 35 346 9 view .LVU2901
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7647              		.loc 35 346 15 is_stmt 0 view .LVU2902
 7648 01d8 099B     		ldr	r3, [sp, #36]
 7649 01da 03EB8A05 		add	r5, r3, r10, lsl #2
 7650              	.LVL1182:
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7651              		.loc 35 348 9 is_stmt 1 view .LVU2903
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** 
 7652              		.loc 35 348 16 is_stmt 0 view .LVU2904
 7653 01de 4FEA5B07 		lsr	r7, fp, #1
 7654              	.LVL1183:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7655              		.loc 35 350 9 is_stmt 1 view .LVU2905
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInA1 = pSrcA + i;
 7656              		.loc 35 345 16 is_stmt 0 view .LVU2906
 7657 01e2 0A99     		ldr	r1, [sp, #40]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 437


 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****         pInVec = pVec;
 7658              		.loc 35 344 15 view .LVU2907
 7659 01e4 0023     		movs	r3, #0
 7660 01e6 1846     		mov	r0, r3
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7661              		.loc 35 350 15 view .LVU2908
 7662 01e8 CAE7     		b	.L339
 7663              	.LVL1184:
 7664              	.L346:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****             vecData = *(pInVec)++;
 7665              		.loc 35 350 15 view .LVU2909
 7666              	.LBE343:
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c ****     }
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q31.c **** }
 7667              		.loc 35 371 1 view .LVU2910
 7668 01ea 0DB0     		add	sp, sp, #52
 7669              	.LCFI56:
 7670              		.cfi_def_cfa_offset 36
 7671              		@ sp needed
 7672 01ec BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 7673              		.loc 35 371 1 view .LVU2911
 7674              		.cfi_endproc
 7675              	.LFE150:
 7677              		.section	.text.arm_mat_vec_mult_q15,"ax",%progbits
 7678              		.align	1
 7679              		.global	arm_mat_vec_mult_q15
 7680              		.syntax unified
 7681              		.thumb
 7682              		.thumb_func
 7684              	arm_mat_vec_mult_q15:
 7685              	.LVL1185:
 7686              	.LFB151:
 7687              		.file 36 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Title:        arm_mat_vec_mult_q15.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Description:  Q15 matrix and vector multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 438


  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** #include "dsp/matrix_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @addtogroup MatrixVectMult
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @{
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @brief Q15 matrix and vector multiplication.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @param[in]       *pSrcMat points to the input matrix structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @param[in]       *pVec points to input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  * @param[out]      *pDst points to output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** #include "arm_helium_utils.h"
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** void arm_mat_vec_mult_q15(
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const arm_matrix_instance_q15 * pSrcMat,
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t     *pSrcVec,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     q15_t           *pDstVec)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** {
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pMatSrc = pSrcMat->pData;
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pMat0, *pMat1;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint32_t     numRows = pSrcMat->numRows;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint32_t     numCols = pSrcMat->numCols;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     q15_t       *px;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     int32_t      row;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint16_t     blkCnt;           /* loop counters */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     row = numRows;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     px = pDstVec;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /*
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****      * compute 3x64-bit accumulators per loop
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****      */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     while (row >= 3)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const *pMat0Vec, *pMat1Vec, *pMat2Vec, *pVec;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         const q15_t  *pMat2;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const  *pSrcVecPtr = pSrcVec;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t         acc0, acc1, acc2;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15x8_t     vecMatA0, vecMatA1, vecMatA2, vecIn;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVec;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 439


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0 = pMatSrc;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat1 = pMat0 + numCols;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat2 = pMat1 + numCols;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc0 = 0LL;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc1 = 0LL;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc2 = 0LL;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0Vec = pMat0;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat1Vec = pMat1;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat2Vec = pMat2;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVecPtr;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols >> 3;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (blkCnt > 0U)
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec); 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat0Vec += 8;
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA1 = vld1q(pMat1Vec); 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat1Vec += 8;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA2 = vld1q(pMat2Vec); 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat2Vec += 8;
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vld1q(pVec);        
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pVec += 8;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             blkCnt--;
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * tail
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * (will be merged thru tail predication)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols & 7;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         if (blkCnt > 0U)
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             mve_pred16_t p0 = vctp16q(blkCnt);
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec);
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA1 = vld1q(pMat1Vec);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA2 = vld1q(pMat2Vec);
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vldrhq_z_s16(pVec, p0);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc2 = vmlaldavaq(acc2, vecIn, vecMatA2);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc0, 15);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc1, 15);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc2, 15);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 440


 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMatSrc += numCols * 3;
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * Decrement the row loop counter
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         row -= 3;
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     }
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /*
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****      * process any remaining rows pair
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****      */
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     if (row >= 2)
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     {
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const *pMat0Vec, *pMat1Vec, *pVec;
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const  *pSrcVecPtr = pSrcVec;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t         acc0, acc1;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15x8_t     vecMatA0, vecMatA1, vecIn;
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * For every row wise process, the pInVec pointer is set
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * to the starting address of the vector
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVec;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0 = pMatSrc;
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat1 = pMat0 + numCols;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc0 = 0LL;
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc1 = 0LL;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0Vec = pMat0;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat1Vec = pMat1;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVecPtr;
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols >> 3;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (blkCnt > 0U)
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec); 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat0Vec += 8;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA1 = vld1q(pMat1Vec); 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat1Vec += 8;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vld1q(pVec);        
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pVec += 8;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             blkCnt--;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * tail
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * (will be merged thru tail predication)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols & 7;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 441


 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         if (blkCnt > 0U)
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             mve_pred16_t p0 = vctp16q(blkCnt);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA1 = vld1q(pMat1Vec);
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vldrhq_z_s16(pVec, p0);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc1 = vmlaldavaq(acc1, vecIn, vecMatA1);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc0, 15);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc1, 15);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMatSrc += numCols * 2;
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * Decrement the row loop counter
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         row -= 2;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     }
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     if (row >= 1)
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     {
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const *pMat0Vec, *pVec;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15_t const  *pSrcVecPtr = pSrcVec;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t         acc0;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q15x8_t     vecMatA0, vecIn;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * For every row wise process, the pInVec pointer is set
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * to the starting address of the vector
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVec;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0 = pMatSrc;
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         acc0 = 0LL;
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pMat0Vec = pMat0;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pVec = pSrcVecPtr;
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols >> 3;
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (blkCnt > 0U)
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec); 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pMat0Vec += 8;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vld1q(pVec);        
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             pVec += 8;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             blkCnt--;
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /*
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * tail
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 442


 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          * (will be merged thru tail predication)
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          */
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         blkCnt = numCols & 7;
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         if (blkCnt > 0U)
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         {
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             mve_pred16_t p0 = vctp16q(blkCnt);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecMatA0 = vld1q(pMat0Vec);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecIn = vldrhq_z_s16(pVec, p0);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             acc0 = vmlaldavaq(acc0, vecIn, vecMatA0);
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = MVE_ASRL_SAT16(acc0, 15);
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     }
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** }
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** #else
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** void arm_mat_vec_mult_q15(const arm_matrix_instance_q15 *pSrcMat, const q15_t *pVec, q15_t *pDst)
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** {
 7688              		.loc 36 270 1 is_stmt 1 view -0
 7689              		.cfi_startproc
 7690              		@ args = 0, pretend = 0, frame = 48
 7691              		@ frame_needed = 0, uses_anonymous_args = 0
 7692              		.loc 36 270 1 is_stmt 0 view .LVU2913
 7693 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 7694              	.LCFI57:
 7695              		.cfi_def_cfa_offset 36
 7696              		.cfi_offset 4, -36
 7697              		.cfi_offset 5, -32
 7698              		.cfi_offset 6, -28
 7699              		.cfi_offset 7, -24
 7700              		.cfi_offset 8, -20
 7701              		.cfi_offset 9, -16
 7702              		.cfi_offset 10, -12
 7703              		.cfi_offset 11, -8
 7704              		.cfi_offset 14, -4
 7705 0004 8DB0     		sub	sp, sp, #52
 7706              	.LCFI58:
 7707              		.cfi_def_cfa_offset 88
 7708 0006 0891     		str	r1, [sp, #32]
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint32_t numRows = pSrcMat->numRows;
 7709              		.loc 36 271 5 is_stmt 1 view .LVU2914
 7710              		.loc 36 271 31 is_stmt 0 view .LVU2915
 7711 0008 0388     		ldrh	r3, [r0]
 7712 000a 0A93     		str	r3, [sp, #40]
 7713              	.LVL1186:
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint32_t numCols = pSrcMat->numCols;
 7714              		.loc 36 272 5 is_stmt 1 view .LVU2916
 7715              		.loc 36 272 31 is_stmt 0 view .LVU2917
 7716 000c 4188     		ldrh	r1, [r0, #2]
 7717              	.LVL1187:
 7718              		.loc 36 272 31 view .LVU2918
 7719 000e 0B91     		str	r1, [sp, #44]
 7720              	.LVL1188:
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pSrcA = pSrcMat->pData;
 7721              		.loc 36 273 5 is_stmt 1 view .LVU2919
 7722              		.loc 36 273 18 is_stmt 0 view .LVU2920
 7723 0010 4068     		ldr	r0, [r0, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 443


 7724              	.LVL1189:
 7725              		.loc 36 273 18 view .LVU2921
 7726 0012 0990     		str	r0, [sp, #36]
 7727              	.LVL1190:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pInA1;      /* input data matrix pointer A of Q15 type */
 7728              		.loc 36 274 5 is_stmt 1 view .LVU2922
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pInA2;      /* input data matrix pointer A of Q15 type */
 7729              		.loc 36 275 5 view .LVU2923
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pInA3;      /* input data matrix pointer A of Q15 type */
 7730              		.loc 36 276 5 view .LVU2924
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pInA4;      /* input data matrix pointer A of Q15 type */
 7731              		.loc 36 277 5 view .LVU2925
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     const q15_t *pInVec;     /* input data matrix pointer B of Q15 type */
 7732              		.loc 36 278 5 view .LVU2926
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     q15_t *px;               /* Temporary output data matrix pointer */
 7733              		.loc 36 279 5 view .LVU2927
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     uint16_t i, row, colCnt; /* loop counters */
 7734              		.loc 36 280 5 view .LVU2928
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     q31_t matData, matData2, vecData, vecData2;
 7735              		.loc 36 281 5 view .LVU2929
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /* Process 4 rows at a time */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     row = numRows >> 2;
 7736              		.loc 36 285 5 view .LVU2930
 7737              		.loc 36 285 9 is_stmt 0 view .LVU2931
 7738 0014 9B08     		lsrs	r3, r3, #2
 7739              	.LVL1191:
 7740              		.loc 36 285 9 view .LVU2932
 7741 0016 0793     		str	r3, [sp, #28]
 7742              	.LVL1192:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     i = 0u;
 7743              		.loc 36 286 5 is_stmt 1 view .LVU2933
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     px = pDst;
 7744              		.loc 36 287 5 view .LVU2934
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /* The following loop performs the dot-product of each row in pSrcA with the vector */
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /* row loop */
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     while (row > 0) {
 7745              		.loc 36 291 5 view .LVU2935
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     px = pDst;
 7746              		.loc 36 286 7 is_stmt 0 view .LVU2936
 7747 0018 0023     		movs	r3, #0
 7748 001a 0693     		str	r3, [sp, #24]
 7749 001c 8946     		mov	r9, r1
 7750 001e 9246     		mov	r10, r2
 7751              		.loc 36 291 11 view .LVU2937
 7752 0020 96E0     		b	.L348
 7753              	.LVL1193:
 7754              	.L350:
 7755              	.LBB344:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* For every row wise process, the pInVec pointer is set
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****          ** to the starting address of the vector */
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInVec = pVec;
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* Initialize accumulators */
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum1 = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 444


 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum2 = 0;
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum3 = 0;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum4 = 0;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* Loop unrolling: process 2 columns per iteration */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         colCnt = numCols >> 1;
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* Initialize pointers to the starting address of the column being processed */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA1 = pSrcA + i;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA2 = pInA1 + numCols;
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA3 = pInA2 + numCols;
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA4 = pInA3 + numCols;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         // Main loop: matrix-vector multiplication
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (colCnt > 0u) {
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 2 values from vector
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 7756              		.loc 36 314 13 is_stmt 1 view .LVU2938
 7757              	.LBB345:
 7758              	.LBI345:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 7759              		.loc 7 95 28 view .LVU2939
 7760              	.LBB346:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 7761              		.loc 7 98 3 view .LVU2940
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 7762              		.loc 7 101 3 view .LVU2941
 7763 0022 58F8042B 		ldr	r2, [r8], #4	@ unaligned
 7764              	.LVL1194:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 7765              		.loc 7 106 2 view .LVU2942
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7766              		.loc 7 107 2 view .LVU2943
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7767              		.loc 7 107 2 is_stmt 0 view .LVU2944
 7768              	.LBE346:
 7769              	.LBE345:
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 8 values from the matrix - 2 values from each of 4 rows, and do multiply accumu
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData =  read_q15x2_ia ((q15_t **) &pInA1);
 7770              		.loc 36 317 13 is_stmt 1 view .LVU2945
 7771              	.LBB347:
 7772              	.LBI347:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 7773              		.loc 7 95 28 view .LVU2946
 7774              	.LBB348:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 7775              		.loc 7 98 3 view .LVU2947
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 7776              		.loc 7 101 3 view .LVU2948
 7777 0026 56F804BB 		ldr	fp, [r6], #4	@ unaligned
 7778              	.LVL1195:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 7779              		.loc 7 106 2 view .LVU2949
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7780              		.loc 7 107 2 view .LVU2950
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 445


 7781              		.loc 7 107 2 is_stmt 0 view .LVU2951
 7782              	.LBE348:
 7783              	.LBE347:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum1 = __SMLALD(matData, vecData, sum1);
 7784              		.loc 36 318 13 is_stmt 1 view .LVU2952
 7785              	.LBB349:
 7786              	.LBI349:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 7787              		.loc 3 1922 31 view .LVU2953
 7788              	.LBB350:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 7789              		.loc 3 1924 3 view .LVU2954
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 7790              		.loc 3 1928 3 view .LVU2955
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7791              		.loc 3 1931 3 view .LVU2956
 7792 002a 009D     		ldr	r5, [sp]
 7793 002c 019C     		ldr	r4, [sp, #4]
 7794              		.syntax unified
 7795              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 7796 002e CBFBC254 		smlald r5, r4, fp, r2
 7797              	@ 0 "" 2
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7798              		.loc 3 1936 3 view .LVU2957
 7799              	.LVL1196:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7800              		.loc 3 1936 3 is_stmt 0 view .LVU2958
 7801              		.thumb
 7802              		.syntax unified
 7803              	.LBE350:
 7804              	.LBE349:
 7805              		.loc 36 318 18 view .LVU2959
 7806 0032 0095     		str	r5, [sp]
 7807              	.LVL1197:
 7808              		.loc 36 318 18 view .LVU2960
 7809 0034 0194     		str	r4, [sp, #4]
 7810              	.LVL1198:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData = read_q15x2_ia ((q15_t **) &pInA2);
 7811              		.loc 36 319 13 is_stmt 1 view .LVU2961
 7812              	.LBB351:
 7813              	.LBI351:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 7814              		.loc 7 95 28 view .LVU2962
 7815              	.LBB352:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 7816              		.loc 7 98 3 view .LVU2963
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 7817              		.loc 7 101 3 view .LVU2964
 7818 0036 5EF804BB 		ldr	fp, [lr], #4	@ unaligned
 7819              	.LVL1199:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 7820              		.loc 7 106 2 view .LVU2965
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7821              		.loc 7 107 2 view .LVU2966
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7822              		.loc 7 107 2 is_stmt 0 view .LVU2967
 7823              	.LBE352:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 446


 7824              	.LBE351:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum2 = __SMLALD(matData, vecData, sum2);
 7825              		.loc 36 320 13 is_stmt 1 view .LVU2968
 7826              	.LBB353:
 7827              	.LBI353:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 7828              		.loc 3 1922 31 view .LVU2969
 7829              	.LBB354:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 7830              		.loc 3 1924 3 view .LVU2970
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 7831              		.loc 3 1928 3 view .LVU2971
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7832              		.loc 3 1931 3 view .LVU2972
 7833 003a 029D     		ldr	r5, [sp, #8]
 7834              	.LVL1200:
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7835              		.loc 3 1931 3 is_stmt 0 view .LVU2973
 7836 003c 039C     		ldr	r4, [sp, #12]
 7837              	.LVL1201:
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7838              		.loc 3 1931 3 view .LVU2974
 7839              		.syntax unified
 7840              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 7841 003e CBFBC254 		smlald r5, r4, fp, r2
 7842              	@ 0 "" 2
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7843              		.loc 3 1936 3 is_stmt 1 view .LVU2975
 7844              	.LVL1202:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7845              		.loc 3 1936 3 is_stmt 0 view .LVU2976
 7846              		.thumb
 7847              		.syntax unified
 7848              	.LBE354:
 7849              	.LBE353:
 7850              		.loc 36 320 18 view .LVU2977
 7851 0042 0295     		str	r5, [sp, #8]
 7852              	.LVL1203:
 7853              		.loc 36 320 18 view .LVU2978
 7854 0044 0394     		str	r4, [sp, #12]
 7855              	.LVL1204:
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData = read_q15x2_ia ((q15_t **) &pInA3);
 7856              		.loc 36 321 13 is_stmt 1 view .LVU2979
 7857              	.LBB355:
 7858              	.LBI355:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 7859              		.loc 7 95 28 view .LVU2980
 7860              	.LBB356:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 7861              		.loc 7 98 3 view .LVU2981
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 7862              		.loc 7 101 3 view .LVU2982
 7863 0046 57F804BB 		ldr	fp, [r7], #4	@ unaligned
 7864              	.LVL1205:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 7865              		.loc 7 106 2 view .LVU2983
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 447


 7866              		.loc 7 107 2 view .LVU2984
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7867              		.loc 7 107 2 is_stmt 0 view .LVU2985
 7868              	.LBE356:
 7869              	.LBE355:
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum3 = __SMLALD(matData, vecData, sum3);
 7870              		.loc 36 322 13 is_stmt 1 view .LVU2986
 7871              	.LBB357:
 7872              	.LBI357:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 7873              		.loc 3 1922 31 view .LVU2987
 7874              	.LBB358:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 7875              		.loc 3 1924 3 view .LVU2988
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 7876              		.loc 3 1928 3 view .LVU2989
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7877              		.loc 3 1931 3 view .LVU2990
 7878 004a 049D     		ldr	r5, [sp, #16]
 7879              	.LVL1206:
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7880              		.loc 3 1931 3 is_stmt 0 view .LVU2991
 7881 004c 059C     		ldr	r4, [sp, #20]
 7882              	.LVL1207:
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7883              		.loc 3 1931 3 view .LVU2992
 7884              		.syntax unified
 7885              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 7886 004e CBFBC254 		smlald r5, r4, fp, r2
 7887              	@ 0 "" 2
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7888              		.loc 3 1936 3 is_stmt 1 view .LVU2993
 7889              	.LVL1208:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7890              		.loc 3 1936 3 is_stmt 0 view .LVU2994
 7891              		.thumb
 7892              		.syntax unified
 7893              	.LBE358:
 7894              	.LBE357:
 7895              		.loc 36 322 18 view .LVU2995
 7896 0052 0495     		str	r5, [sp, #16]
 7897              	.LVL1209:
 7898              		.loc 36 322 18 view .LVU2996
 7899 0054 0594     		str	r4, [sp, #20]
 7900              	.LVL1210:
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData = read_q15x2_ia ((q15_t **) &pInA4);
 7901              		.loc 36 323 13 is_stmt 1 view .LVU2997
 7902              	.LBB359:
 7903              	.LBI359:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 7904              		.loc 7 95 28 view .LVU2998
 7905              	.LBB360:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 7906              		.loc 7 98 3 view .LVU2999
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 7907              		.loc 7 101 3 view .LVU3000
 7908 0056 5CF8044B 		ldr	r4, [ip], #4	@ unaligned
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 448


 7909              	.LVL1211:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 7910              		.loc 7 106 2 view .LVU3001
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7911              		.loc 7 107 2 view .LVU3002
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 7912              		.loc 7 107 2 is_stmt 0 view .LVU3003
 7913              	.LBE360:
 7914              	.LBE359:
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum4 = __SMLALD(matData, vecData, sum4);
 7915              		.loc 36 324 13 is_stmt 1 view .LVU3004
 7916              	.LBB361:
 7917              	.LBI361:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 7918              		.loc 3 1922 31 view .LVU3005
 7919              	.LBB362:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 7920              		.loc 3 1924 3 view .LVU3006
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 7921              		.loc 3 1928 3 view .LVU3007
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 7922              		.loc 3 1931 3 view .LVU3008
 7923              		.syntax unified
 7924              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 7925 005a C4FBC231 		smlald r3, r1, r4, r2
 7926              	@ 0 "" 2
 7927              	.LVL1212:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7928              		.loc 3 1936 3 view .LVU3009
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 7929              		.loc 3 1936 3 is_stmt 0 view .LVU3010
 7930              		.thumb
 7931              		.syntax unified
 7932              	.LBE362:
 7933              	.LBE361:
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Decrement the loop counter
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             colCnt--;
 7934              		.loc 36 327 13 is_stmt 1 view .LVU3011
 7935              		.loc 36 327 19 is_stmt 0 view .LVU3012
 7936 005e 0138     		subs	r0, r0, #1
 7937              	.LVL1213:
 7938              		.loc 36 327 19 view .LVU3013
 7939 0060 80B2     		uxth	r0, r0
 7940              	.LVL1214:
 7941              	.L349:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 2 values from vector
 7942              		.loc 36 312 15 is_stmt 1 view .LVU3014
 7943 0062 0028     		cmp	r0, #0
 7944 0064 DDD1     		bne	.L350
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* process any remaining columns */
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         colCnt = numCols & 1u;
 7945              		.loc 36 331 9 view .LVU3015
 7946              	.LVL1215:
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         if (numCols & 1u) {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 449


 7947              		.loc 36 332 9 view .LVU3016
 7948              		.loc 36 332 12 is_stmt 0 view .LVU3017
 7949 0066 19F0010F 		tst	r9, #1
 7950 006a 42D0     		beq	.L351
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = *pInVec++;
 7951              		.loc 36 333 13 is_stmt 1 view .LVU3018
 7952              	.LVL1216:
 7953              		.loc 36 333 23 is_stmt 0 view .LVU3019
 7954 006c B8F90020 		ldrsh	r2, [r8]
 7955              	.LVL1217:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum1 += (q63_t)*pInA1++ * vecData;
 7956              		.loc 36 334 13 is_stmt 1 view .LVU3020
 7957              		.loc 36 334 28 is_stmt 0 view .LVU3021
 7958 0070 B6F90000 		ldrsh	r0, [r6]
 7959              		.loc 36 334 21 view .LVU3022
 7960 0074 C517     		asrs	r5, r0, #31
 7961              		.loc 36 334 37 view .LVU3023
 7962 0076 D617     		asrs	r6, r2, #31
 7963              	.LVL1218:
 7964              		.loc 36 334 37 view .LVU3024
 7965 0078 00FB06F4 		mul	r4, r0, r6
 7966 007c 02FB0544 		mla	r4, r2, r5, r4
 7967 0080 A0FB0205 		umull	r0, r5, r0, r2
 7968 0084 2C44     		add	r4, r4, r5
 7969              		.loc 36 334 18 view .LVU3025
 7970 0086 009D     		ldr	r5, [sp]
 7971 0088 2818     		adds	r0, r5, r0
 7972 008a 0090     		str	r0, [sp]
 7973              	.LVL1219:
 7974              		.loc 36 334 18 view .LVU3026
 7975 008c 0198     		ldr	r0, [sp, #4]
 7976 008e 44EB0000 		adc	r0, r4, r0
 7977 0092 0190     		str	r0, [sp, #4]
 7978              	.LVL1220:
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum2 += (q63_t)*pInA2++ * vecData;
 7979              		.loc 36 335 13 is_stmt 1 view .LVU3027
 7980              		.loc 36 335 28 is_stmt 0 view .LVU3028
 7981 0094 BEF90000 		ldrsh	r0, [lr]
 7982              	.LVL1221:
 7983              		.loc 36 335 21 view .LVU3029
 7984 0098 C417     		asrs	r4, r0, #31
 7985              		.loc 36 335 37 view .LVU3030
 7986 009a 02FB04F4 		mul	r4, r2, r4
 7987 009e 00FB0644 		mla	r4, r0, r6, r4
 7988 00a2 A2FB0005 		umull	r0, r5, r2, r0
 7989 00a6 2C44     		add	r4, r4, r5
 7990              		.loc 36 335 18 view .LVU3031
 7991 00a8 029D     		ldr	r5, [sp, #8]
 7992 00aa 2D18     		adds	r5, r5, r0
 7993 00ac 0295     		str	r5, [sp, #8]
 7994              	.LVL1222:
 7995              		.loc 36 335 18 view .LVU3032
 7996 00ae 0398     		ldr	r0, [sp, #12]
 7997 00b0 44EB0000 		adc	r0, r4, r0
 7998 00b4 0390     		str	r0, [sp, #12]
 7999              	.LVL1223:
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum3 += (q63_t)*pInA3++ * vecData;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 450


 8000              		.loc 36 336 13 is_stmt 1 view .LVU3033
 8001              		.loc 36 336 28 is_stmt 0 view .LVU3034
 8002 00b6 B7F90000 		ldrsh	r0, [r7]
 8003              	.LVL1224:
 8004              		.loc 36 336 21 view .LVU3035
 8005 00ba C417     		asrs	r4, r0, #31
 8006              		.loc 36 336 37 view .LVU3036
 8007 00bc 02FB04F4 		mul	r4, r2, r4
 8008 00c0 00FB0644 		mla	r4, r0, r6, r4
 8009 00c4 A2FB0005 		umull	r0, r5, r2, r0
 8010              	.LVL1225:
 8011              		.loc 36 336 37 view .LVU3037
 8012 00c8 2C44     		add	r4, r4, r5
 8013              		.loc 36 336 18 view .LVU3038
 8014 00ca 049D     		ldr	r5, [sp, #16]
 8015 00cc 2D18     		adds	r5, r5, r0
 8016 00ce 0495     		str	r5, [sp, #16]
 8017              	.LVL1226:
 8018              		.loc 36 336 18 view .LVU3039
 8019 00d0 0598     		ldr	r0, [sp, #20]
 8020 00d2 44EB0000 		adc	r0, r4, r0
 8021 00d6 0590     		str	r0, [sp, #20]
 8022              	.LVL1227:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum4 += (q63_t)*pInA4++ * vecData;
 8023              		.loc 36 337 13 is_stmt 1 view .LVU3040
 8024              		.loc 36 337 28 is_stmt 0 view .LVU3041
 8025 00d8 BCF90040 		ldrsh	r4, [ip]
 8026              		.loc 36 337 21 view .LVU3042
 8027 00dc E017     		asrs	r0, r4, #31
 8028              	.LVL1228:
 8029              		.loc 36 337 37 view .LVU3043
 8030 00de 02FB00F0 		mul	r0, r2, r0
 8031 00e2 04FB0600 		mla	r0, r4, r6, r0
 8032 00e6 A2FB0424 		umull	r2, r4, r2, r4
 8033              	.LVL1229:
 8034              		.loc 36 337 37 view .LVU3044
 8035 00ea 2044     		add	r0, r0, r4
 8036              		.loc 36 337 18 view .LVU3045
 8037 00ec 9B18     		adds	r3, r3, r2
 8038              	.LVL1230:
 8039              		.loc 36 337 18 view .LVU3046
 8040 00ee 40EB0101 		adc	r1, r0, r1
 8041              	.LVL1231:
 8042              	.L351:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* Saturate and store the result in the destination buffer */
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = (q15_t)(__SSAT((sum1 >> 15), 16));
 8043              		.loc 36 341 9 is_stmt 1 view .LVU3047
 8044              	.LBB363:
 8045              		.loc 36 341 25 view .LVU3048
 8046 00f2 009A     		ldr	r2, [sp]
 8047 00f4 D20B     		lsrs	r2, r2, #15
 8048 00f6 0198     		ldr	r0, [sp, #4]
 8049 00f8 42EA4042 		orr	r2, r2, r0, lsl #17
 8050              	.LVL1232:
 8051              		.loc 36 341 25 view .LVU3049
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 451


 8052              		.syntax unified
 8053              	@ 341 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c" 1
 8054 00fc 02F30F02 		ssat r2, #16, r2
 8055              	@ 0 "" 2
 8056              	.LVL1233:
 8057              		.loc 36 341 25 view .LVU3050
 8058              		.loc 36 341 25 is_stmt 0 view .LVU3051
 8059              		.thumb
 8060              		.syntax unified
 8061              	.LBE363:
 8062              		.loc 36 341 15 view .LVU3052
 8063 0100 AAF80020 		strh	r2, [r10]	@ movhi
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = (q15_t)(__SSAT((sum2 >> 15), 16));
 8064              		.loc 36 342 9 is_stmt 1 view .LVU3053
 8065              	.LBB364:
 8066              		.loc 36 342 25 view .LVU3054
 8067 0104 029A     		ldr	r2, [sp, #8]
 8068              	.LVL1234:
 8069              		.loc 36 342 25 is_stmt 0 view .LVU3055
 8070 0106 D50B     		lsrs	r5, r2, #15
 8071 0108 039A     		ldr	r2, [sp, #12]
 8072 010a 45EA4245 		orr	r5, r5, r2, lsl #17
 8073              	.LVL1235:
 8074              		.loc 36 342 25 is_stmt 1 view .LVU3056
 8075              		.syntax unified
 8076              	@ 342 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c" 1
 8077 010e 05F30F05 		ssat r5, #16, r5
 8078              	@ 0 "" 2
 8079              	.LVL1236:
 8080              		.loc 36 342 25 view .LVU3057
 8081              		.loc 36 342 25 is_stmt 0 view .LVU3058
 8082              		.thumb
 8083              		.syntax unified
 8084              	.LBE364:
 8085              		.loc 36 342 15 view .LVU3059
 8086 0112 AAF80250 		strh	r5, [r10, #2]	@ movhi
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = (q15_t)(__SSAT((sum3 >> 15), 16));
 8087              		.loc 36 343 9 is_stmt 1 view .LVU3060
 8088              	.LBB365:
 8089              		.loc 36 343 25 view .LVU3061
 8090 0116 049A     		ldr	r2, [sp, #16]
 8091 0118 D50B     		lsrs	r5, r2, #15
 8092              	.LVL1237:
 8093              		.loc 36 343 25 is_stmt 0 view .LVU3062
 8094 011a 059A     		ldr	r2, [sp, #20]
 8095 011c 45EA4245 		orr	r5, r5, r2, lsl #17
 8096              	.LVL1238:
 8097              		.loc 36 343 25 is_stmt 1 view .LVU3063
 8098              		.syntax unified
 8099              	@ 343 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c" 1
 8100 0120 05F30F05 		ssat r5, #16, r5
 8101              	@ 0 "" 2
 8102              	.LVL1239:
 8103              		.loc 36 343 25 view .LVU3064
 8104              		.loc 36 343 25 is_stmt 0 view .LVU3065
 8105              		.thumb
 8106              		.syntax unified
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 452


 8107              	.LBE365:
 8108              		.loc 36 343 15 view .LVU3066
 8109 0124 AAF80450 		strh	r5, [r10, #4]	@ movhi
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = (q15_t)(__SSAT((sum4 >> 15), 16));
 8110              		.loc 36 344 9 is_stmt 1 view .LVU3067
 8111              	.LBB366:
 8112              		.loc 36 344 25 view .LVU3068
 8113 0128 DB0B     		lsrs	r3, r3, #15
 8114              	.LVL1240:
 8115              		.loc 36 344 25 is_stmt 0 view .LVU3069
 8116 012a 43EA4143 		orr	r3, r3, r1, lsl #17
 8117              	.LVL1241:
 8118              		.loc 36 344 25 is_stmt 1 view .LVU3070
 8119              		.syntax unified
 8120              	@ 344 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c" 1
 8121 012e 03F30F03 		ssat r3, #16, r3
 8122              	@ 0 "" 2
 8123              	.LVL1242:
 8124              		.loc 36 344 25 view .LVU3071
 8125              		.loc 36 344 25 is_stmt 0 view .LVU3072
 8126              		.thumb
 8127              		.syntax unified
 8128              	.LBE366:
 8129              		.loc 36 344 15 view .LVU3073
 8130 0132 AAF80630 		strh	r3, [r10, #6]	@ movhi
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         i = i + numCols * 4;
 8131              		.loc 36 346 9 is_stmt 1 view .LVU3074
 8132              		.loc 36 346 15 is_stmt 0 view .LVU3075
 8133 0136 4FEA8903 		lsl	r3, r9, #2
 8134              	.LVL1243:
 8135              		.loc 36 346 15 view .LVU3076
 8136 013a 9BB2     		uxth	r3, r3
 8137              		.loc 36 346 11 view .LVU3077
 8138 013c 069A     		ldr	r2, [sp, #24]
 8139 013e 1344     		add	r3, r3, r2
 8140 0140 9BB2     		uxth	r3, r3
 8141 0142 0693     		str	r3, [sp, #24]
 8142              	.LVL1244:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* Decrement the row loop counter */
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         row--;
 8143              		.loc 36 349 9 is_stmt 1 view .LVU3078
 8144              		.loc 36 349 12 is_stmt 0 view .LVU3079
 8145 0144 079B     		ldr	r3, [sp, #28]
 8146 0146 013B     		subs	r3, r3, #1
 8147 0148 9BB2     		uxth	r3, r3
 8148 014a 0793     		str	r3, [sp, #28]
 8149              	.LVL1245:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8150              		.loc 36 344 12 view .LVU3080
 8151 014c 0AF1080A 		add	r10, r10, #8
 8152              	.LVL1246:
 8153              	.L348:
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8154              		.loc 36 344 12 view .LVU3081
 8155              	.LBE344:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 453


 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         /* For every row wise process, the pInVec pointer is set
 8156              		.loc 36 291 11 is_stmt 1 view .LVU3082
 8157 0150 079B     		ldr	r3, [sp, #28]
 8158 0152 B3B1     		cbz	r3, .L360
 8159              	.LBB367:
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8160              		.loc 36 294 9 view .LVU3083
 8161              	.LVL1247:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum2 = 0;
 8162              		.loc 36 297 9 view .LVU3084
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum3 = 0;
 8163              		.loc 36 298 9 view .LVU3085
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum4 = 0;
 8164              		.loc 36 299 9 view .LVU3086
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8165              		.loc 36 300 9 view .LVU3087
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8166              		.loc 36 303 9 view .LVU3088
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8167              		.loc 36 303 16 is_stmt 0 view .LVU3089
 8168 0154 4FEA5900 		lsr	r0, r9, #1
 8169              	.LVL1248:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA2 = pInA1 + numCols;
 8170              		.loc 36 306 9 is_stmt 1 view .LVU3090
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA2 = pInA1 + numCols;
 8171              		.loc 36 306 23 is_stmt 0 view .LVU3091
 8172 0158 099B     		ldr	r3, [sp, #36]
 8173 015a 069A     		ldr	r2, [sp, #24]
 8174 015c 03EB4206 		add	r6, r3, r2, lsl #1
 8175              	.LVL1249:
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA3 = pInA2 + numCols;
 8176              		.loc 36 307 9 is_stmt 1 view .LVU3092
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA3 = pInA2 + numCols;
 8177              		.loc 36 307 23 is_stmt 0 view .LVU3093
 8178 0160 06EB490E 		add	lr, r6, r9, lsl #1
 8179              	.LVL1250:
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA4 = pInA3 + numCols;
 8180              		.loc 36 308 9 is_stmt 1 view .LVU3094
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA4 = pInA3 + numCols;
 8181              		.loc 36 308 23 is_stmt 0 view .LVU3095
 8182 0164 06EB8907 		add	r7, r6, r9, lsl #2
 8183              	.LVL1251:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8184              		.loc 36 309 9 is_stmt 1 view .LVU3096
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8185              		.loc 36 309 23 is_stmt 0 view .LVU3097
 8186 0168 07EB490C 		add	ip, r7, r9, lsl #1
 8187              	.LVL1252:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 2 values from vector
 8188              		.loc 36 312 9 is_stmt 1 view .LVU3098
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8189              		.loc 36 294 16 is_stmt 0 view .LVU3099
 8190 016c DDF82080 		ldr	r8, [sp, #32]
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8191              		.loc 36 300 15 view .LVU3100
 8192 0170 0023     		movs	r3, #0
 8193 0172 1946     		mov	r1, r3
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 454


 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum4 = 0;
 8194              		.loc 36 299 15 view .LVU3101
 8195 0174 0493     		str	r3, [sp, #16]
 8196 0176 0593     		str	r3, [sp, #20]
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum3 = 0;
 8197              		.loc 36 298 15 view .LVU3102
 8198 0178 0293     		str	r3, [sp, #8]
 8199 017a 0393     		str	r3, [sp, #12]
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum2 = 0;
 8200              		.loc 36 297 15 view .LVU3103
 8201 017c 0093     		str	r3, [sp]
 8202 017e 0193     		str	r3, [sp, #4]
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 2 values from vector
 8203              		.loc 36 312 15 view .LVU3104
 8204 0180 6FE7     		b	.L349
 8205              	.LVL1253:
 8206              	.L360:
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             // Read 2 values from vector
 8207              		.loc 36 312 15 view .LVU3105
 8208              	.LBE367:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     }
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     /* process any remaining rows */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     row = numRows & 3u;
 8209              		.loc 36 353 9 view .LVU3106
 8210 0182 D346     		mov	fp, r10
 8211              		.loc 36 353 5 is_stmt 1 view .LVU3107
 8212              		.loc 36 353 9 is_stmt 0 view .LVU3108
 8213 0184 0A9B     		ldr	r3, [sp, #40]
 8214 0186 03F0030C 		and	ip, r3, #3
 8215              	.LVL1254:
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     while (row > 0) {
 8216              		.loc 36 354 5 is_stmt 1 view .LVU3109
 8217 018a DDF82CE0 		ldr	lr, [sp, #44]
 8218 018e 6746     		mov	r7, ip
 8219 0190 DDF818C0 		ldr	ip, [sp, #24]
 8220              	.LVL1255:
 8221              		.loc 36 354 5 is_stmt 0 view .LVU3110
 8222 0194 DDF82480 		ldr	r8, [sp, #36]
 8223              		.loc 36 354 11 view .LVU3111
 8224 0198 37E0     		b	.L353
 8225              	.LVL1256:
 8226              	.L355:
 8227              	.LBB368:
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         q63_t sum = 0;
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInVec = pVec;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA1 = pSrcA + i;
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         // loop unrolling - process 4 elements at a time
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         colCnt = numCols >> 2;
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (colCnt > 0) {
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 8228              		.loc 36 364 13 is_stmt 1 view .LVU3112
 8229              		.loc 36 364 13 is_stmt 0 view .LVU3113
 8230              	.LBE368:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 455


  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8231              		.loc 7 98 3 is_stmt 1 view .LVU3114
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8232              		.loc 7 101 3 view .LVU3115
 8233 019a D1F800A0 		ldr	r10, [r1]	@ unaligned
 8234              	.LVL1257:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8235              		.loc 7 106 2 view .LVU3116
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8236              		.loc 7 107 2 view .LVU3117
 8237              	.LBB378:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData2 = read_q15x2_ia ((q15_t **) &pInVec);
 8238              		.loc 36 365 13 view .LVU3118
 8239              	.LBB369:
 8240              	.LBI369:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 8241              		.loc 7 95 28 view .LVU3119
 8242              	.LBB370:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8243              		.loc 7 98 3 view .LVU3120
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8244              		.loc 7 101 3 view .LVU3121
 8245 019e 4E68     		ldr	r6, [r1, #4]	@ unaligned
 8246              	.LVL1258:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8247              		.loc 7 106 2 view .LVU3122
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8248              		.loc 7 106 8 is_stmt 0 view .LVU3123
 8249 01a0 0831     		adds	r1, r1, #8
 8250              	.LVL1259:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8251              		.loc 7 107 2 is_stmt 1 view .LVU3124
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8252              		.loc 7 107 2 is_stmt 0 view .LVU3125
 8253              	.LBE370:
 8254              	.LBE369:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData = read_q15x2_ia ((q15_t **) &pInA1);
 8255              		.loc 36 366 13 is_stmt 1 view .LVU3126
 8256              		.loc 36 366 13 is_stmt 0 view .LVU3127
 8257              	.LBE378:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8258              		.loc 7 98 3 is_stmt 1 view .LVU3128
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8259              		.loc 7 101 3 view .LVU3129
 8260 01a2 D2F80090 		ldr	r9, [r2]	@ unaligned
 8261              	.LVL1260:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8262              		.loc 7 106 2 view .LVU3130
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8263              		.loc 7 107 2 view .LVU3131
 8264              	.LBB379:
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             matData2 = read_q15x2_ia ((q15_t **) &pInA1);
 8265              		.loc 36 367 13 view .LVU3132
 8266              	.LBB371:
 8267              	.LBI371:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q15_t ** pQ15)
 8268              		.loc 7 95 28 view .LVU3133
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 456


 8269              	.LBB372:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8270              		.loc 7 98 3 view .LVU3134
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8271              		.loc 7 101 3 view .LVU3135
 8272 01a6 5068     		ldr	r0, [r2, #4]	@ unaligned
 8273              	.LVL1261:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8274              		.loc 7 106 2 view .LVU3136
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  return (val);
 8275              		.loc 7 106 8 is_stmt 0 view .LVU3137
 8276 01a8 0832     		adds	r2, r2, #8
 8277              	.LVL1262:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8278              		.loc 7 107 2 is_stmt 1 view .LVU3138
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 8279              		.loc 7 107 2 is_stmt 0 view .LVU3139
 8280              	.LBE372:
 8281              	.LBE371:
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum = __SMLALD(matData, vecData, sum);
 8282              		.loc 36 368 13 is_stmt 1 view .LVU3140
 8283              	.LBB373:
 8284              	.LBI373:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8285              		.loc 3 1922 31 view .LVU3141
 8286              	.LBB374:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 8287              		.loc 3 1924 3 view .LVU3142
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8288              		.loc 3 1928 3 view .LVU3143
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
 8289              		.loc 3 1931 3 view .LVU3144
 8290              		.syntax unified
 8291              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8292 01aa C9FBCA34 		smlald r3, r4, r9, r10
 8293              	@ 0 "" 2
 8294              	.LVL1263:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8295              		.loc 3 1936 3 view .LVU3145
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8296              		.loc 3 1936 3 is_stmt 0 view .LVU3146
 8297              		.thumb
 8298              		.syntax unified
 8299              	.LBE374:
 8300              	.LBE373:
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum = __SMLALD(matData2, vecData2, sum);
 8301              		.loc 36 369 13 is_stmt 1 view .LVU3147
 8302              	.LBB375:
 8303              	.LBI375:
1922:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8304              		.loc 3 1922 31 view .LVU3148
 8305              	.LBB376:
1924:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t w32[2];
 8306              		.loc 3 1924 3 view .LVU3149
1928:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8307              		.loc 3 1928 3 view .LVU3150
1931:Drivers/CMSIS/Include/cmsis_gcc.h **** #else               /* Big endian */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 457


 8308              		.loc 3 1931 3 view .LVU3151
 8309              		.syntax unified
 8310              	@ 1931 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8311 01ae C0FBC634 		smlald r3, r4, r0, r6
 8312              	@ 0 "" 2
 8313              	.LVL1264:
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8314              		.loc 3 1936 3 view .LVU3152
1936:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8315              		.loc 3 1936 3 is_stmt 0 view .LVU3153
 8316              		.thumb
 8317              		.syntax unified
 8318              	.LBE376:
 8319              	.LBE375:
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             colCnt--;
 8320              		.loc 36 370 13 is_stmt 1 view .LVU3154
 8321              		.loc 36 370 19 is_stmt 0 view .LVU3155
 8322 01b2 013D     		subs	r5, r5, #1
 8323              	.LVL1265:
 8324              		.loc 36 370 19 view .LVU3156
 8325 01b4 ADB2     		uxth	r5, r5
 8326              	.LVL1266:
 8327              	.L354:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 8328              		.loc 36 363 15 is_stmt 1 view .LVU3157
 8329 01b6 002D     		cmp	r5, #0
 8330 01b8 EFD1     		bne	.L355
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         // process remainder of row
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         colCnt = numCols & 3u;
 8331              		.loc 36 374 9 view .LVU3158
 8332              		.loc 36 374 16 is_stmt 0 view .LVU3159
 8333 01ba 0EF00306 		and	r6, lr, #3
 8334              	.LVL1267:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (colCnt > 0) {
 8335              		.loc 36 375 9 is_stmt 1 view .LVU3160
 8336              		.loc 36 375 15 is_stmt 0 view .LVU3161
 8337 01be 14E0     		b	.L356
 8338              	.L357:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             sum += (q63_t)*pInA1++ * *pInVec++;
 8339              		.loc 36 376 13 is_stmt 1 view .LVU3162
 8340              	.LVL1268:
 8341              		.loc 36 376 27 is_stmt 0 view .LVU3163
 8342 01c0 32F9020B 		ldrsh	r0, [r2], #2
 8343              	.LVL1269:
 8344              		.loc 36 376 20 view .LVU3164
 8345 01c4 4FEAE07A 		asr	r10, r0, #31
 8346              	.LVL1270:
 8347              		.loc 36 376 38 view .LVU3165
 8348 01c8 31F9029B 		ldrsh	r9, [r1], #2
 8349              	.LVL1271:
 8350              		.loc 36 376 38 view .LVU3166
 8351 01cc 4FEAE975 		asr	r5, r9, #31
 8352              		.loc 36 376 36 view .LVU3167
 8353 01d0 00FB05F5 		mul	r5, r0, r5
 8354 01d4 09FB0A55 		mla	r5, r9, r10, r5
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 458


 8355 01d8 A0FB0909 		umull	r0, r9, r0, r9
 8356 01dc 4D44     		add	r5, r5, r9
 8357              		.loc 36 376 17 view .LVU3168
 8358 01de 1818     		adds	r0, r3, r0
 8359 01e0 0346     		mov	r3, r0
 8360              	.LVL1272:
 8361              		.loc 36 376 17 view .LVU3169
 8362 01e2 45EB0404 		adc	r4, r5, r4
 8363              	.LVL1273:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             colCnt--;
 8364              		.loc 36 377 13 is_stmt 1 view .LVU3170
 8365              		.loc 36 377 19 is_stmt 0 view .LVU3171
 8366 01e6 013E     		subs	r6, r6, #1
 8367              	.LVL1274:
 8368              		.loc 36 377 19 view .LVU3172
 8369 01e8 B6B2     		uxth	r6, r6
 8370              	.LVL1275:
 8371              	.L356:
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         while (colCnt > 0) {
 8372              		.loc 36 375 15 is_stmt 1 view .LVU3173
 8373 01ea 002E     		cmp	r6, #0
 8374 01ec E8D1     		bne	.L357
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         }
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         *px++ = (q15_t)(__SSAT((sum >> 15), 16));
 8375              		.loc 36 379 9 view .LVU3174
 8376              	.LBB377:
 8377              		.loc 36 379 25 view .LVU3175
 8378 01ee DB0B     		lsrs	r3, r3, #15
 8379              	.LVL1276:
 8380              		.loc 36 379 25 is_stmt 0 view .LVU3176
 8381 01f0 43EA4443 		orr	r3, r3, r4, lsl #17
 8382              	.LVL1277:
 8383              		.loc 36 379 25 is_stmt 1 view .LVU3177
 8384              		.syntax unified
 8385              	@ 379 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c" 1
 8386 01f4 03F30F03 		ssat r3, #16, r3
 8387              	@ 0 "" 2
 8388              	.LVL1278:
 8389              		.loc 36 379 25 view .LVU3178
 8390              		.thumb
 8391              		.syntax unified
 8392              	.LBE377:
 8393              		.loc 36 379 12 is_stmt 0 view .LVU3179
 8394 01f8 5E46     		mov	r6, fp
 8395              	.LVL1279:
 8396              		.loc 36 379 15 view .LVU3180
 8397 01fa 26F8023B 		strh	r3, [r6], #2	@ movhi
 8398              	.LVL1280:
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         i = i + numCols;
 8399              		.loc 36 380 9 is_stmt 1 view .LVU3181
 8400              		.loc 36 380 11 is_stmt 0 view .LVU3182
 8401 01fe F444     		add	ip, ip, lr
 8402              	.LVL1281:
 8403              		.loc 36 380 11 view .LVU3183
 8404 0200 1FFA8CFC 		uxth	ip, ip
 8405              	.LVL1282:
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         row--;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 459


 8406              		.loc 36 381 9 is_stmt 1 view .LVU3184
 8407              		.loc 36 381 12 is_stmt 0 view .LVU3185
 8408 0204 013F     		subs	r7, r7, #1
 8409              	.LVL1283:
 8410              		.loc 36 381 12 view .LVU3186
 8411 0206 BFB2     		uxth	r7, r7
 8412              	.LVL1284:
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         i = i + numCols;
 8413              		.loc 36 379 12 view .LVU3187
 8414 0208 B346     		mov	fp, r6
 8415              	.LVL1285:
 8416              	.L353:
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         i = i + numCols;
 8417              		.loc 36 379 12 view .LVU3188
 8418              	.LBE379:
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8419              		.loc 36 354 11 is_stmt 1 view .LVU3189
 8420 020a 3FB1     		cbz	r7, .L361
 8421              	.LBB380:
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInVec = pVec;
 8422              		.loc 36 356 9 view .LVU3190
 8423              	.LVL1286:
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA1 = pSrcA + i;
 8424              		.loc 36 357 9 view .LVU3191
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8425              		.loc 36 358 9 view .LVU3192
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8426              		.loc 36 358 23 is_stmt 0 view .LVU3193
 8427 020c 08EB4C02 		add	r2, r8, ip, lsl #1
 8428              	.LVL1287:
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8429              		.loc 36 361 9 is_stmt 1 view .LVU3194
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** 
 8430              		.loc 36 361 16 is_stmt 0 view .LVU3195
 8431 0210 4FEA9E05 		lsr	r5, lr, #2
 8432              	.LVL1288:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 8433              		.loc 36 363 9 is_stmt 1 view .LVU3196
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInA1 = pSrcA + i;
 8434              		.loc 36 357 16 is_stmt 0 view .LVU3197
 8435 0214 0899     		ldr	r1, [sp, #32]
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****         pInVec = pVec;
 8436              		.loc 36 356 15 view .LVU3198
 8437 0216 0023     		movs	r3, #0
 8438 0218 1C46     		mov	r4, r3
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 8439              		.loc 36 363 15 view .LVU3199
 8440 021a CCE7     		b	.L354
 8441              	.LVL1289:
 8442              	.L361:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****             vecData = read_q15x2_ia ((q15_t **) &pInVec);
 8443              		.loc 36 363 15 view .LVU3200
 8444              	.LBE380:
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c ****     }
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q15.c **** }
 8445              		.loc 36 383 1 view .LVU3201
 8446 021c 0DB0     		add	sp, sp, #52
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 460


 8447              	.LCFI59:
 8448              		.cfi_def_cfa_offset 36
 8449              		@ sp needed
 8450 021e BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 8451              		.loc 36 383 1 view .LVU3202
 8452              		.cfi_endproc
 8453              	.LFE151:
 8455              		.section	.text.arm_mat_vec_mult_q7,"ax",%progbits
 8456              		.align	1
 8457              		.global	arm_mat_vec_mult_q7
 8458              		.syntax unified
 8459              		.thumb
 8460              		.thumb_func
 8462              	arm_mat_vec_mult_q7:
 8463              	.LVL1290:
 8464              	.LFB152:
 8465              		.file 37 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Title:        arm_mat_vec_mult_q7.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Description:  Q7 matrix and vector multiplication
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * $Revision:    V1.9.0
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Target Processor: Cortex-M and Cortex-A cores
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * -------------------------------------------------------------------- */
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** /*
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * SPDX-License-Identifier: Apache-2.0
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * not use this file except in compliance with the License.
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * You may obtain a copy of the License at
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * www.apache.org/licenses/LICENSE-2.0
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  *
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * Unless required by applicable law or agreed to in writing, software
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * See the License for the specific language governing permissions and
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * limitations under the License.
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  */
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** #include "dsp/matrix_functions.h"
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** /**
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @addtogroup MatrixVectMult
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @{
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 461


  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  */
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** /**
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @brief Q7 matrix and vector multiplication.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @param[in]       *pSrcMat points to the input matrix structure
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @param[in]       *pVec points to the input vector
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  * @param[out]      *pDst points to the output vector
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** #include "arm_helium_utils.h"
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** void arm_mat_vec_mult_q7(
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const arm_matrix_instance_q7 * pSrcMat,
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t     *pSrcVec,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     q7_t           *pDstVec)
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** {
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pMatSrc = pSrcMat->pData;
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pMat0, *pMat1;
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint32_t     numRows = pSrcMat->numRows;
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint32_t     numCols = pSrcMat->numCols;
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     q7_t       *px;
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     int32_t      row;
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint16_t     blkCnt;           /* loop counters */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     row = numRows;
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     px = pDstVec;
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     /*
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****      * compute 4x64-bit accumulators per loop
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****      */
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     while (row >= 4)
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     {
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const *pMat0Vec, *pMat1Vec, *pMat2Vec, *pMat3Vec, *pVec;
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         const q7_t  *pMat2, *pMat3;
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const  *pSrcVecPtr = pSrcVec;
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t        acc0, acc1, acc2, acc3;
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7x16_t      vecMatA0, vecMatA1, vecMatA2, vecMatA3, vecIn;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVec;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0 = pMatSrc;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat1 = pMat0 + numCols;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat2 = pMat1 + numCols;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat3 = pMat2 + numCols;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc0 = 0L;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc1 = 0L;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc2 = 0L;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc3 = 0L;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0Vec = pMat0;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat1Vec = pMat1;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat2Vec = pMat2;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat3Vec = pMat3;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 462


  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVecPtr;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols >> 4;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (blkCnt > 0U)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec); 
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat0Vec += 16;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA1 = vld1q(pMat1Vec); 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat1Vec += 16;
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA2 = vld1q(pMat2Vec); 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat2Vec += 16;
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA3 = vld1q(pMat3Vec); 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat3Vec += 16;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vld1q(pVec);        
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pVec += 16;
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc1 = vmladavaq(acc1, vecIn, vecMatA1);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc2 = vmladavaq(acc2, vecIn, vecMatA2);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc3 = vmladavaq(acc3, vecIn, vecMatA3);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             blkCnt--;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * tail
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * (will be merged thru tail predication)
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols & 0xF;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         if (blkCnt > 0U)
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             mve_pred16_t p0 = vctp8q(blkCnt);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA1 = vld1q(pMat1Vec);
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA2 = vld1q(pMat2Vec);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA3 = vld1q(pMat3Vec);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vldrbq_z_s8(pVec, p0);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc1 = vmladavaq(acc1, vecIn, vecMatA1);
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc2 = vmladavaq(acc2, vecIn, vecMatA2);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc3 = vmladavaq(acc3, vecIn, vecMatA3);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc0 >> 7, 8);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc1 >> 7, 8);
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc2 >> 7, 8);
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc3 >> 7, 8);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMatSrc += numCols * 4;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * Decrement the row loop counter
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         row -= 4;
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     }
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 463


 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     /*
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****      * process any remaining rows pair
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****      */
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     if (row >= 2)
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     {
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const  *pMat0Vec, *pMat1Vec, *pVec;
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const  *pSrcVecPtr = pSrcVec;
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t         acc0, acc1;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7x16_t     vecMatA0, vecMatA1, vecIn;
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * For every row wise process, the pInVec pointer is set
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * to the starting address of the vector
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVec;
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0 = pMatSrc;
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat1 = pMat0 + numCols;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc0 = 0;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc1 = 0;
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0Vec = pMat0;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat1Vec = pMat1;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVecPtr;
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols >> 4;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (blkCnt > 0U)
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec); 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat0Vec += 16;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA1 = vld1q(pMat1Vec); 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat1Vec += 16;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vld1q(pVec);        
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pVec += 16;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc1 = vmladavaq(acc1, vecIn, vecMatA1);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             blkCnt--;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * tail
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * (will be merged thru tail predication)
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols & 0xF;
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         if (blkCnt > 0U)
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             mve_pred16_t p0 = vctp8q(blkCnt);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec);
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA1 = vld1q(pMat1Vec);
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vldrbq_z_s8(pVec, p0);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 464


 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc1 = vmladavaq(acc1, vecIn, vecMatA1);
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc0 >> 7, 8);
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc1 >> 7, 8);
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMatSrc += numCols * 2;
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * Decrement the row loop counter
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         row -= 2;
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     }
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     if (row >= 1)
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     {
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const  *pMat0Vec, *pVec;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7_t const  *pSrcVecPtr = pSrcVec;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t         acc0;
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q7x16_t     vecMatA0, vecIn;
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * For every row wise process, the pInVec pointer is set
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * to the starting address of the vector
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVec;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * Initialize the pointer pIn1 to point to the starting address of the column being process
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0 = pMatSrc;
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         acc0 = 0LL;
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pMat0Vec = pMat0;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pVec = pSrcVecPtr;
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols >> 4;
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (blkCnt > 0U)
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec); 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pMat0Vec += 16;
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vld1q(pVec);        
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             pVec += 16;
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             blkCnt--;
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /*
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * tail
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          * (will be merged thru tail predication)
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          */
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         blkCnt = numCols & 0xF;
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         if (blkCnt > 0U)
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         {
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             mve_pred16_t p0 = vctp8q(blkCnt);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 465


 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecMatA0 = vld1q(pMat0Vec);
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecIn = vldrbq_z_s8(pVec, p0);
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             acc0 = vmladavaq(acc0, vecIn, vecMatA0);
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = __SSAT(acc0 >> 7, 8);
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     }
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** }
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** #else
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** void arm_mat_vec_mult_q7(const arm_matrix_instance_q7 *pSrcMat, const q7_t *pVec, q7_t *pDst)
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** {
 8466              		.loc 37 280 1 is_stmt 1 view -0
 8467              		.cfi_startproc
 8468              		@ args = 0, pretend = 0, frame = 32
 8469              		@ frame_needed = 0, uses_anonymous_args = 0
 8470              		.loc 37 280 1 is_stmt 0 view .LVU3204
 8471 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 8472              	.LCFI60:
 8473              		.cfi_def_cfa_offset 36
 8474              		.cfi_offset 4, -36
 8475              		.cfi_offset 5, -32
 8476              		.cfi_offset 6, -28
 8477              		.cfi_offset 7, -24
 8478              		.cfi_offset 8, -20
 8479              		.cfi_offset 9, -16
 8480              		.cfi_offset 10, -12
 8481              		.cfi_offset 11, -8
 8482              		.cfi_offset 14, -4
 8483 0004 89B0     		sub	sp, sp, #36
 8484              	.LCFI61:
 8485              		.cfi_def_cfa_offset 72
 8486 0006 0591     		str	r1, [sp, #20]
 8487 0008 0492     		str	r2, [sp, #16]
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint32_t numRows = pSrcMat->numRows;
 8488              		.loc 37 281 5 is_stmt 1 view .LVU3205
 8489              		.loc 37 281 31 is_stmt 0 view .LVU3206
 8490 000a 0388     		ldrh	r3, [r0]
 8491 000c 0793     		str	r3, [sp, #28]
 8492              	.LVL1291:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint32_t numCols = pSrcMat->numCols;
 8493              		.loc 37 282 5 is_stmt 1 view .LVU3207
 8494              		.loc 37 282 31 is_stmt 0 view .LVU3208
 8495 000e 4288     		ldrh	r2, [r0, #2]
 8496              	.LVL1292:
 8497              		.loc 37 282 31 view .LVU3209
 8498 0010 0192     		str	r2, [sp, #4]
 8499              	.LVL1293:
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pSrcA = pSrcMat->pData;
 8500              		.loc 37 283 5 is_stmt 1 view .LVU3210
 8501              		.loc 37 283 17 is_stmt 0 view .LVU3211
 8502 0012 4268     		ldr	r2, [r0, #4]
 8503              	.LVL1294:
 8504              		.loc 37 283 17 view .LVU3212
 8505 0014 0692     		str	r2, [sp, #24]
 8506              	.LVL1295:
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pInA1;       /* input data matrix pointer of Q7 type */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 466


 8507              		.loc 37 284 5 is_stmt 1 view .LVU3213
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pInA2;       /* input data matrix pointer of Q7 type */
 8508              		.loc 37 285 5 view .LVU3214
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pInA3;       /* input data matrix pointer of Q7 type */
 8509              		.loc 37 286 5 view .LVU3215
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pInA4;       /* input data matrix pointer of Q7 type */
 8510              		.loc 37 287 5 view .LVU3216
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     const q7_t *pInVec;      /* input data vector pointer of Q7 type */
 8511              		.loc 37 288 5 view .LVU3217
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     q7_t *px;                /* output data pointer */
 8512              		.loc 37 289 5 view .LVU3218
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     uint32_t i, row, colCnt; /* loop counters */
 8513              		.loc 37 290 5 view .LVU3219
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     q31_t matData, matData2, vecData, vecData2;
 8514              		.loc 37 292 5 view .LVU3220
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     /* Process 4 rows at a time */
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     row = numRows >> 2;
 8515              		.loc 37 296 5 view .LVU3221
 8516              		.loc 37 296 9 is_stmt 0 view .LVU3222
 8517 0016 9B08     		lsrs	r3, r3, #2
 8518              	.LVL1296:
 8519              		.loc 37 296 9 view .LVU3223
 8520 0018 0393     		str	r3, [sp, #12]
 8521              	.LVL1297:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     i = 0u;
 8522              		.loc 37 297 5 is_stmt 1 view .LVU3224
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     px = pDst;
 8523              		.loc 37 298 5 view .LVU3225
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     /* The following loop performs the dot-product of each row in pSrcA with the vector */
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     while (row > 0) {
 8524              		.loc 37 303 5 view .LVU3226
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     px = pDst;
 8525              		.loc 37 297 7 is_stmt 0 view .LVU3227
 8526 001a 0023     		movs	r3, #0
 8527              	.LVL1298:
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     px = pDst;
 8528              		.loc 37 297 7 view .LVU3228
 8529 001c 0293     		str	r3, [sp, #8]
 8530              		.loc 37 303 11 view .LVU3229
 8531 001e 72E0     		b	.L363
 8532              	.LVL1299:
 8533              	.L365:
 8534              	.LBB381:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* For every row wise process, the pInVec pointer is set
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****          ** to the starting address of the vector */
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInVec = pVec;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* Initialize accumulators */
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum1 = 0;
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum2 = 0;
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum3 = 0;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 467


 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum4 = 0;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* Loop unrolling: process 4 columns per iteration */
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         colCnt = numCols >> 2;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* Initialize row pointers so we can track 4 rows at once */
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA1 = pSrcA + i;
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA2 = pInA1 + numCols;
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA3 = pInA2 + numCols;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA4 = pInA3 + numCols;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         // Inner loop: matrix-vector multiplication
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (colCnt > 0u) {
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 4 values from vector
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 8535              		.loc 37 328 13 is_stmt 1 view .LVU3230
 8536              	.LBB382:
 8537              	.LBI382:
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   pQ15[0] = val & 0x0FFFF;
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   pQ15[1] = val >> 16;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** }
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** /**
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @brief         Read 4 Q7 from Q7 pointer and increment pointer afterwards.
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @param[in]     pQ7       points to input value
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   @return        Q31 value
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****  */
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** __STATIC_FORCEINLINE q31_t read_q7x4_ia (
 8538              		.loc 7 177 28 view .LVU3231
 8539              	.LBB383:
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** {
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q31_t val;
 8540              		.loc 7 180 3 view .LVU3232
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #ifdef __ARM_FEATURE_UNALIGNED
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   memcpy (&val, *pQ7, 4);
 8541              		.loc 7 184 3 view .LVU3233
 8542 0020 5EF8044B 		ldr	r4, [lr], #4	@ unaligned
 8543              	.LVL1300:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   val =(((*pQ7)[3] & 0x0FF) << 24)  | (((*pQ7)[2] & 0x0FF) << 16)  | (((*pQ7)[1] & 0x0FF) << 8)  | 
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #endif 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   *pQ7 += 4;
 8544              		.loc 7 189 3 view .LVU3234
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   return (val);
 8545              		.loc 7 191 3 view .LVU3235
 8546              		.loc 7 191 3 is_stmt 0 view .LVU3236
 8547              	.LBE383:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 468


 8548              	.LBE382:
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData2 = __SXTB16(__ROR(vecData, 8));
 8549              		.loc 37 329 13 is_stmt 1 view .LVU3237
 8550              	.LBB384:
 8551              	.LBI384:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8552              		.loc 3 954 31 view .LVU3238
 8553              	.LBB385:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 8554              		.loc 3 956 3 view .LVU3239
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 8555              		.loc 3 957 3 view .LVU3240
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8556              		.loc 3 961 3 view .LVU3241
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8557              		.loc 3 961 23 is_stmt 0 view .LVU3242
 8558 0024 4FEA3428 		ror	r8, r4, #8
 8559              	.LVL1301:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8560              		.loc 3 961 23 view .LVU3243
 8561              	.LBE385:
 8562              	.LBE384:
 8563              	.LBB386:
 8564              	.LBI386:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8565              		.loc 3 1874 31 is_stmt 1 view .LVU3244
 8566              	.LBB387:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8567              		.loc 3 1876 3 view .LVU3245
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8568              		.loc 3 1878 3 view .LVU3246
 8569              		.syntax unified
 8570              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8571 0028 2FFA88F8 		sxtb16 r8, r8
 8572              	@ 0 "" 2
 8573              	.LVL1302:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8574              		.loc 3 1879 3 view .LVU3247
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8575              		.loc 3 1879 3 is_stmt 0 view .LVU3248
 8576              		.thumb
 8577              		.syntax unified
 8578              	.LBE387:
 8579              	.LBE386:
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = __SXTB16(vecData);
 8580              		.loc 37 330 13 is_stmt 1 view .LVU3249
 8581              	.LBB388:
 8582              	.LBI388:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8583              		.loc 3 1874 31 view .LVU3250
 8584              	.LBB389:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8585              		.loc 3 1876 3 view .LVU3251
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8586              		.loc 3 1878 3 view .LVU3252
 8587              		.syntax unified
 8588              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 469


 8589 002c 2FFA84F4 		sxtb16 r4, r4
 8590              	@ 0 "" 2
 8591              	.LVL1303:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8592              		.loc 3 1879 3 view .LVU3253
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8593              		.loc 3 1879 3 is_stmt 0 view .LVU3254
 8594              		.thumb
 8595              		.syntax unified
 8596              	.LBE389:
 8597              	.LBE388:
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 16 values from the matrix - 4 values from each of 4 rows, and do multiply accum
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = read_q7x4_ia ((q7_t **) &pInA1);
 8598              		.loc 37 332 13 is_stmt 1 view .LVU3255
 8599              	.LBB390:
 8600              	.LBI390:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 8601              		.loc 7 177 28 view .LVU3256
 8602              	.LBB391:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8603              		.loc 7 180 3 view .LVU3257
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8604              		.loc 7 184 3 view .LVU3258
 8605 0030 5BF8049B 		ldr	r9, [fp], #4	@ unaligned
 8606              	.LVL1304:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8607              		.loc 7 189 3 view .LVU3259
 8608              		.loc 7 191 3 view .LVU3260
 8609              		.loc 7 191 3 is_stmt 0 view .LVU3261
 8610              	.LBE391:
 8611              	.LBE390:
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData2 = __SXTB16(__ROR(matData, 8));
 8612              		.loc 37 333 13 is_stmt 1 view .LVU3262
 8613              	.LBB392:
 8614              	.LBI392:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8615              		.loc 3 954 31 view .LVU3263
 8616              	.LBB393:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 8617              		.loc 3 956 3 view .LVU3264
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 8618              		.loc 3 957 3 view .LVU3265
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8619              		.loc 3 961 3 view .LVU3266
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8620              		.loc 3 961 23 is_stmt 0 view .LVU3267
 8621 0034 4FEA392A 		ror	r10, r9, #8
 8622              	.LVL1305:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8623              		.loc 3 961 23 view .LVU3268
 8624              	.LBE393:
 8625              	.LBE392:
 8626              	.LBB394:
 8627              	.LBI394:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8628              		.loc 3 1874 31 is_stmt 1 view .LVU3269
 8629              	.LBB395:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 470


1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8630              		.loc 3 1876 3 view .LVU3270
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8631              		.loc 3 1878 3 view .LVU3271
 8632              		.syntax unified
 8633              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8634 0038 2FFA8AFA 		sxtb16 r10, r10
 8635              	@ 0 "" 2
 8636              	.LVL1306:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8637              		.loc 3 1879 3 view .LVU3272
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8638              		.loc 3 1879 3 is_stmt 0 view .LVU3273
 8639              		.thumb
 8640              		.syntax unified
 8641              	.LBE395:
 8642              	.LBE394:
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = __SXTB16(matData);
 8643              		.loc 37 334 13 is_stmt 1 view .LVU3274
 8644              	.LBB396:
 8645              	.LBI396:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8646              		.loc 3 1874 31 view .LVU3275
 8647              	.LBB397:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8648              		.loc 3 1876 3 view .LVU3276
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8649              		.loc 3 1878 3 view .LVU3277
 8650              		.syntax unified
 8651              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8652 003c 2FFA89F9 		sxtb16 r9, r9
 8653              	@ 0 "" 2
 8654              	.LVL1307:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8655              		.loc 3 1879 3 view .LVU3278
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8656              		.loc 3 1879 3 is_stmt 0 view .LVU3279
 8657              		.thumb
 8658              		.syntax unified
 8659              	.LBE397:
 8660              	.LBE396:
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum1 = __SMLAD(matData, vecData, sum1);
 8661              		.loc 37 335 13 is_stmt 1 view .LVU3280
 8662              	.LBB398:
 8663              	.LBI398:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8664              		.loc 3 1906 31 view .LVU3281
 8665              	.LBB399:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8666              		.loc 3 1908 3 view .LVU3282
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8667              		.loc 3 1910 3 view .LVU3283
 8668              		.syntax unified
 8669              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8670 0040 29FB0411 		smlad r1, r9, r4, r1
 8671              	@ 0 "" 2
 8672              	.LVL1308:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 471


1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8673              		.loc 3 1911 3 view .LVU3284
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8674              		.loc 3 1911 3 is_stmt 0 view .LVU3285
 8675              		.thumb
 8676              		.syntax unified
 8677              	.LBE399:
 8678              	.LBE398:
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum1 = __SMLAD(matData2, vecData2, sum1);
 8679              		.loc 37 336 13 is_stmt 1 view .LVU3286
 8680              	.LBB400:
 8681              	.LBI400:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8682              		.loc 3 1906 31 view .LVU3287
 8683              	.LBB401:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8684              		.loc 3 1908 3 view .LVU3288
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8685              		.loc 3 1910 3 view .LVU3289
 8686              		.syntax unified
 8687              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8688 0044 2AFB0811 		smlad r1, r10, r8, r1
 8689              	@ 0 "" 2
 8690              	.LVL1309:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8691              		.loc 3 1911 3 view .LVU3290
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8692              		.loc 3 1911 3 is_stmt 0 view .LVU3291
 8693              		.thumb
 8694              		.syntax unified
 8695              	.LBE401:
 8696              	.LBE400:
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = read_q7x4_ia ((q7_t **) &pInA2);
 8697              		.loc 37 337 13 is_stmt 1 view .LVU3292
 8698              	.LBB402:
 8699              	.LBI402:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 8700              		.loc 7 177 28 view .LVU3293
 8701              	.LBB403:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8702              		.loc 7 180 3 view .LVU3294
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8703              		.loc 7 184 3 view .LVU3295
 8704 0048 5CF8049B 		ldr	r9, [ip], #4	@ unaligned
 8705              	.LVL1310:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8706              		.loc 7 189 3 view .LVU3296
 8707              		.loc 7 191 3 view .LVU3297
 8708              		.loc 7 191 3 is_stmt 0 view .LVU3298
 8709              	.LBE403:
 8710              	.LBE402:
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData2 = __SXTB16(__ROR(matData, 8));
 8711              		.loc 37 338 13 is_stmt 1 view .LVU3299
 8712              	.LBB404:
 8713              	.LBI404:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8714              		.loc 3 954 31 view .LVU3300
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 472


 8715              	.LBB405:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 8716              		.loc 3 956 3 view .LVU3301
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 8717              		.loc 3 957 3 view .LVU3302
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8718              		.loc 3 961 3 view .LVU3303
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8719              		.loc 3 961 23 is_stmt 0 view .LVU3304
 8720 004c 4FEA392A 		ror	r10, r9, #8
 8721              	.LVL1311:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8722              		.loc 3 961 23 view .LVU3305
 8723              	.LBE405:
 8724              	.LBE404:
 8725              	.LBB406:
 8726              	.LBI406:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8727              		.loc 3 1874 31 is_stmt 1 view .LVU3306
 8728              	.LBB407:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8729              		.loc 3 1876 3 view .LVU3307
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8730              		.loc 3 1878 3 view .LVU3308
 8731              		.syntax unified
 8732              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8733 0050 2FFA8AFA 		sxtb16 r10, r10
 8734              	@ 0 "" 2
 8735              	.LVL1312:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8736              		.loc 3 1879 3 view .LVU3309
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8737              		.loc 3 1879 3 is_stmt 0 view .LVU3310
 8738              		.thumb
 8739              		.syntax unified
 8740              	.LBE407:
 8741              	.LBE406:
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = __SXTB16(matData);
 8742              		.loc 37 339 13 is_stmt 1 view .LVU3311
 8743              	.LBB408:
 8744              	.LBI408:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8745              		.loc 3 1874 31 view .LVU3312
 8746              	.LBB409:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8747              		.loc 3 1876 3 view .LVU3313
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8748              		.loc 3 1878 3 view .LVU3314
 8749              		.syntax unified
 8750              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8751 0054 2FFA89F9 		sxtb16 r9, r9
 8752              	@ 0 "" 2
 8753              	.LVL1313:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8754              		.loc 3 1879 3 view .LVU3315
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8755              		.loc 3 1879 3 is_stmt 0 view .LVU3316
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 473


 8756              		.thumb
 8757              		.syntax unified
 8758              	.LBE409:
 8759              	.LBE408:
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum2 = __SMLAD(matData, vecData, sum2);
 8760              		.loc 37 340 13 is_stmt 1 view .LVU3317
 8761              	.LBB410:
 8762              	.LBI410:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8763              		.loc 3 1906 31 view .LVU3318
 8764              	.LBB411:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8765              		.loc 3 1908 3 view .LVU3319
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8766              		.loc 3 1910 3 view .LVU3320
 8767              		.syntax unified
 8768              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8769 0058 29FB0422 		smlad r2, r9, r4, r2
 8770              	@ 0 "" 2
 8771              	.LVL1314:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8772              		.loc 3 1911 3 view .LVU3321
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8773              		.loc 3 1911 3 is_stmt 0 view .LVU3322
 8774              		.thumb
 8775              		.syntax unified
 8776              	.LBE411:
 8777              	.LBE410:
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum2 = __SMLAD(matData2, vecData2, sum2);
 8778              		.loc 37 341 13 is_stmt 1 view .LVU3323
 8779              	.LBB412:
 8780              	.LBI412:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8781              		.loc 3 1906 31 view .LVU3324
 8782              	.LBB413:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8783              		.loc 3 1908 3 view .LVU3325
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8784              		.loc 3 1910 3 view .LVU3326
 8785              		.syntax unified
 8786              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8787 005c 2AFB0822 		smlad r2, r10, r8, r2
 8788              	@ 0 "" 2
 8789              	.LVL1315:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8790              		.loc 3 1911 3 view .LVU3327
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8791              		.loc 3 1911 3 is_stmt 0 view .LVU3328
 8792              		.thumb
 8793              		.syntax unified
 8794              	.LBE413:
 8795              	.LBE412:
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = read_q7x4_ia ((q7_t **) &pInA3);
 8796              		.loc 37 342 13 is_stmt 1 view .LVU3329
 8797              	.LBB414:
 8798              	.LBI414:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 474


 8799              		.loc 7 177 28 view .LVU3330
 8800              	.LBB415:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8801              		.loc 7 180 3 view .LVU3331
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8802              		.loc 7 184 3 view .LVU3332
 8803 0060 56F8049B 		ldr	r9, [r6], #4	@ unaligned
 8804              	.LVL1316:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8805              		.loc 7 189 3 view .LVU3333
 8806              		.loc 7 191 3 view .LVU3334
 8807              		.loc 7 191 3 is_stmt 0 view .LVU3335
 8808              	.LBE415:
 8809              	.LBE414:
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData2 = __SXTB16(__ROR(matData, 8));
 8810              		.loc 37 343 13 is_stmt 1 view .LVU3336
 8811              	.LBB416:
 8812              	.LBI416:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8813              		.loc 3 954 31 view .LVU3337
 8814              	.LBB417:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 8815              		.loc 3 956 3 view .LVU3338
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 8816              		.loc 3 957 3 view .LVU3339
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8817              		.loc 3 961 3 view .LVU3340
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8818              		.loc 3 961 23 is_stmt 0 view .LVU3341
 8819 0064 4FEA392A 		ror	r10, r9, #8
 8820              	.LVL1317:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8821              		.loc 3 961 23 view .LVU3342
 8822              	.LBE417:
 8823              	.LBE416:
 8824              	.LBB418:
 8825              	.LBI418:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8826              		.loc 3 1874 31 is_stmt 1 view .LVU3343
 8827              	.LBB419:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8828              		.loc 3 1876 3 view .LVU3344
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8829              		.loc 3 1878 3 view .LVU3345
 8830              		.syntax unified
 8831              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8832 0068 2FFA8AFA 		sxtb16 r10, r10
 8833              	@ 0 "" 2
 8834              	.LVL1318:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8835              		.loc 3 1879 3 view .LVU3346
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8836              		.loc 3 1879 3 is_stmt 0 view .LVU3347
 8837              		.thumb
 8838              		.syntax unified
 8839              	.LBE419:
 8840              	.LBE418:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 475


 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = __SXTB16(matData);
 8841              		.loc 37 344 13 is_stmt 1 view .LVU3348
 8842              	.LBB420:
 8843              	.LBI420:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8844              		.loc 3 1874 31 view .LVU3349
 8845              	.LBB421:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8846              		.loc 3 1876 3 view .LVU3350
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8847              		.loc 3 1878 3 view .LVU3351
 8848              		.syntax unified
 8849              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8850 006c 2FFA89F9 		sxtb16 r9, r9
 8851              	@ 0 "" 2
 8852              	.LVL1319:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8853              		.loc 3 1879 3 view .LVU3352
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8854              		.loc 3 1879 3 is_stmt 0 view .LVU3353
 8855              		.thumb
 8856              		.syntax unified
 8857              	.LBE421:
 8858              	.LBE420:
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum3 = __SMLAD(matData, vecData, sum3);
 8859              		.loc 37 345 13 is_stmt 1 view .LVU3354
 8860              	.LBB422:
 8861              	.LBI422:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8862              		.loc 3 1906 31 view .LVU3355
 8863              	.LBB423:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8864              		.loc 3 1908 3 view .LVU3356
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8865              		.loc 3 1910 3 view .LVU3357
 8866              		.syntax unified
 8867              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8868 0070 29FB0433 		smlad r3, r9, r4, r3
 8869              	@ 0 "" 2
 8870              	.LVL1320:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8871              		.loc 3 1911 3 view .LVU3358
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8872              		.loc 3 1911 3 is_stmt 0 view .LVU3359
 8873              		.thumb
 8874              		.syntax unified
 8875              	.LBE423:
 8876              	.LBE422:
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum3 = __SMLAD(matData2, vecData2, sum3);
 8877              		.loc 37 346 13 is_stmt 1 view .LVU3360
 8878              	.LBB424:
 8879              	.LBI424:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8880              		.loc 3 1906 31 view .LVU3361
 8881              	.LBB425:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8882              		.loc 3 1908 3 view .LVU3362
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 476


1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8883              		.loc 3 1910 3 view .LVU3363
 8884              		.syntax unified
 8885              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8886 0074 2AFB0833 		smlad r3, r10, r8, r3
 8887              	@ 0 "" 2
 8888              	.LVL1321:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8889              		.loc 3 1911 3 view .LVU3364
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8890              		.loc 3 1911 3 is_stmt 0 view .LVU3365
 8891              		.thumb
 8892              		.syntax unified
 8893              	.LBE425:
 8894              	.LBE424:
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = read_q7x4_ia ((q7_t **) &pInA4);
 8895              		.loc 37 347 13 is_stmt 1 view .LVU3366
 8896              	.LBB426:
 8897              	.LBI426:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 8898              		.loc 7 177 28 view .LVU3367
 8899              	.LBB427:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8900              		.loc 7 180 3 view .LVU3368
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 8901              		.loc 7 184 3 view .LVU3369
 8902 0078 57F8049B 		ldr	r9, [r7], #4	@ unaligned
 8903              	.LVL1322:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 8904              		.loc 7 189 3 view .LVU3370
 8905              		.loc 7 191 3 view .LVU3371
 8906              		.loc 7 191 3 is_stmt 0 view .LVU3372
 8907              	.LBE427:
 8908              	.LBE426:
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData2 = __SXTB16(__ROR(matData, 8));
 8909              		.loc 37 348 13 is_stmt 1 view .LVU3373
 8910              	.LBB428:
 8911              	.LBI428:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8912              		.loc 3 954 31 view .LVU3374
 8913              	.LBB429:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 8914              		.loc 3 956 3 view .LVU3375
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 8915              		.loc 3 957 3 view .LVU3376
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8916              		.loc 3 961 3 view .LVU3377
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8917              		.loc 3 961 23 is_stmt 0 view .LVU3378
 8918 007c 4FEA392A 		ror	r10, r9, #8
 8919              	.LVL1323:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8920              		.loc 3 961 23 view .LVU3379
 8921              	.LBE429:
 8922              	.LBE428:
 8923              	.LBB430:
 8924              	.LBI430:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 477


1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8925              		.loc 3 1874 31 is_stmt 1 view .LVU3380
 8926              	.LBB431:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8927              		.loc 3 1876 3 view .LVU3381
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8928              		.loc 3 1878 3 view .LVU3382
 8929              		.syntax unified
 8930              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8931 0080 2FFA8AFA 		sxtb16 r10, r10
 8932              	@ 0 "" 2
 8933              	.LVL1324:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8934              		.loc 3 1879 3 view .LVU3383
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8935              		.loc 3 1879 3 is_stmt 0 view .LVU3384
 8936              		.thumb
 8937              		.syntax unified
 8938              	.LBE431:
 8939              	.LBE430:
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = __SXTB16(matData);
 8940              		.loc 37 349 13 is_stmt 1 view .LVU3385
 8941              	.LBB432:
 8942              	.LBI432:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8943              		.loc 3 1874 31 view .LVU3386
 8944              	.LBB433:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8945              		.loc 3 1876 3 view .LVU3387
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8946              		.loc 3 1878 3 view .LVU3388
 8947              		.syntax unified
 8948              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8949 0084 2FFA89F9 		sxtb16 r9, r9
 8950              	@ 0 "" 2
 8951              	.LVL1325:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8952              		.loc 3 1879 3 view .LVU3389
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8953              		.loc 3 1879 3 is_stmt 0 view .LVU3390
 8954              		.thumb
 8955              		.syntax unified
 8956              	.LBE433:
 8957              	.LBE432:
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum4 = __SMLAD(matData, vecData, sum4);
 8958              		.loc 37 350 13 is_stmt 1 view .LVU3391
 8959              	.LBB434:
 8960              	.LBI434:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8961              		.loc 3 1906 31 view .LVU3392
 8962              	.LBB435:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8963              		.loc 3 1908 3 view .LVU3393
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8964              		.loc 3 1910 3 view .LVU3394
 8965              		.syntax unified
 8966              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 478


 8967 0088 29FB0404 		smlad r4, r9, r4, r0
 8968              	@ 0 "" 2
 8969              	.LVL1326:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8970              		.loc 3 1911 3 view .LVU3395
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8971              		.loc 3 1911 3 is_stmt 0 view .LVU3396
 8972              		.thumb
 8973              		.syntax unified
 8974              	.LBE435:
 8975              	.LBE434:
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum4 = __SMLAD(matData2, vecData2, sum4);
 8976              		.loc 37 351 13 is_stmt 1 view .LVU3397
 8977              	.LBB436:
 8978              	.LBI436:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 8979              		.loc 3 1906 31 view .LVU3398
 8980              	.LBB437:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 8981              		.loc 3 1908 3 view .LVU3399
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 8982              		.loc 3 1910 3 view .LVU3400
 8983              		.syntax unified
 8984              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 8985 008c 2AFB0844 		smlad r4, r10, r8, r4
 8986              	@ 0 "" 2
 8987              	.LVL1327:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8988              		.loc 3 1911 3 view .LVU3401
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 8989              		.loc 3 1911 3 is_stmt 0 view .LVU3402
 8990              		.thumb
 8991              		.syntax unified
 8992              	.LBE437:
 8993              	.LBE436:
 8994              		.loc 37 351 18 view .LVU3403
 8995 0090 2046     		mov	r0, r4
 8996              	.LVL1328:
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Decrement the loop counter
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             colCnt--;
 8997              		.loc 37 354 13 is_stmt 1 view .LVU3404
 8998              		.loc 37 354 19 is_stmt 0 view .LVU3405
 8999 0092 013D     		subs	r5, r5, #1
 9000              	.LVL1329:
 9001              	.L364:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 4 values from vector
 9002              		.loc 37 326 15 is_stmt 1 view .LVU3406
 9003 0094 002D     		cmp	r5, #0
 9004 0096 C3D1     		bne	.L365
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* process any remaining columns */
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         colCnt = numCols & 3u;
 9005              		.loc 37 359 16 is_stmt 0 view .LVU3407
 9006 0098 5D46     		mov	r5, fp
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 479


 9007              	.LVL1330:
 9008              		.loc 37 359 9 is_stmt 1 view .LVU3408
 9009              		.loc 37 359 16 is_stmt 0 view .LVU3409
 9010 009a 019C     		ldr	r4, [sp, #4]
 9011 009c 04F00308 		and	r8, r4, #3
 9012              	.LVL1331:
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (colCnt > 0) {
 9013              		.loc 37 361 9 is_stmt 1 view .LVU3410
 9014 00a0 4446     		mov	r4, r8
 9015              		.loc 37 361 15 is_stmt 0 view .LVU3411
 9016 00a2 12E0     		b	.L366
 9017              	.LVL1332:
 9018              	.L367:
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = *pInVec++;
 9019              		.loc 37 362 13 is_stmt 1 view .LVU3412
 9020              		.loc 37 362 23 is_stmt 0 view .LVU3413
 9021 00a4 1EF9018B 		ldrsb	r8, [lr], #1
 9022              	.LVL1333:
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum1 += *pInA1++ * vecData;
 9023              		.loc 37 363 13 is_stmt 1 view .LVU3414
 9024              		.loc 37 363 21 is_stmt 0 view .LVU3415
 9025 00a8 15F9019B 		ldrsb	r9, [r5], #1
 9026              	.LVL1334:
 9027              		.loc 37 363 18 view .LVU3416
 9028 00ac 08FB0911 		mla	r1, r8, r9, r1
 9029              	.LVL1335:
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum2 += *pInA2++ * vecData;
 9030              		.loc 37 364 13 is_stmt 1 view .LVU3417
 9031              		.loc 37 364 21 is_stmt 0 view .LVU3418
 9032 00b0 1CF9019B 		ldrsb	r9, [ip], #1
 9033              	.LVL1336:
 9034              		.loc 37 364 18 view .LVU3419
 9035 00b4 08FB0922 		mla	r2, r8, r9, r2
 9036              	.LVL1337:
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum3 += *pInA3++ * vecData;
 9037              		.loc 37 365 13 is_stmt 1 view .LVU3420
 9038              		.loc 37 365 21 is_stmt 0 view .LVU3421
 9039 00b8 16F9019B 		ldrsb	r9, [r6], #1
 9040              	.LVL1338:
 9041              		.loc 37 365 18 view .LVU3422
 9042 00bc 08FB0933 		mla	r3, r8, r9, r3
 9043              	.LVL1339:
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum4 += *pInA4++ * vecData;
 9044              		.loc 37 366 13 is_stmt 1 view .LVU3423
 9045              		.loc 37 366 21 is_stmt 0 view .LVU3424
 9046 00c0 17F9019B 		ldrsb	r9, [r7], #1
 9047              	.LVL1340:
 9048              		.loc 37 366 18 view .LVU3425
 9049 00c4 08FB0900 		mla	r0, r8, r9, r0
 9050              	.LVL1341:
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             colCnt--;
 9051              		.loc 37 367 13 is_stmt 1 view .LVU3426
 9052              		.loc 37 367 19 is_stmt 0 view .LVU3427
 9053 00c8 013C     		subs	r4, r4, #1
 9054              	.LVL1342:
 9055              	.L366:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 480


 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = *pInVec++;
 9056              		.loc 37 361 15 is_stmt 1 view .LVU3428
 9057 00ca 002C     		cmp	r4, #0
 9058 00cc EAD1     		bne	.L367
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* Saturate and store the result in the destination buffer */
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = (q7_t)(__SSAT((sum1 >> 7), 8));
 9059              		.loc 37 371 9 view .LVU3429
 9060              	.LBB438:
 9061              		.loc 37 371 24 view .LVU3430
 9062 00ce C911     		asrs	r1, r1, #7
 9063              	.LVL1343:
 9064              		.loc 37 371 24 view .LVU3431
 9065              		.syntax unified
 9066              	@ 371 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c" 1
 9067 00d0 01F30701 		ssat r1, #8, r1
 9068              	@ 0 "" 2
 9069              	.LVL1344:
 9070              		.loc 37 371 24 view .LVU3432
 9071              		.loc 37 371 24 is_stmt 0 view .LVU3433
 9072              		.thumb
 9073              		.syntax unified
 9074              	.LBE438:
 9075              		.loc 37 371 15 view .LVU3434
 9076 00d4 049C     		ldr	r4, [sp, #16]
 9077              	.LVL1345:
 9078              		.loc 37 371 15 view .LVU3435
 9079 00d6 2170     		strb	r1, [r4]
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = (q7_t)(__SSAT((sum2 >> 7), 8));
 9080              		.loc 37 372 9 is_stmt 1 view .LVU3436
 9081              	.LBB439:
 9082              		.loc 37 372 24 view .LVU3437
 9083 00d8 D211     		asrs	r2, r2, #7
 9084              	.LVL1346:
 9085              		.loc 37 372 24 view .LVU3438
 9086              		.syntax unified
 9087              	@ 372 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c" 1
 9088 00da 02F30702 		ssat r2, #8, r2
 9089              	@ 0 "" 2
 9090              	.LVL1347:
 9091              		.loc 37 372 24 view .LVU3439
 9092              		.loc 37 372 24 is_stmt 0 view .LVU3440
 9093              		.thumb
 9094              		.syntax unified
 9095              	.LBE439:
 9096              		.loc 37 372 15 view .LVU3441
 9097 00de 6270     		strb	r2, [r4, #1]
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = (q7_t)(__SSAT((sum3 >> 7), 8));
 9098              		.loc 37 373 9 is_stmt 1 view .LVU3442
 9099              	.LBB440:
 9100              		.loc 37 373 24 view .LVU3443
 9101 00e0 DB11     		asrs	r3, r3, #7
 9102              	.LVL1348:
 9103              		.loc 37 373 24 view .LVU3444
 9104              		.syntax unified
 9105              	@ 373 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c" 1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 481


 9106 00e2 03F30703 		ssat r3, #8, r3
 9107              	@ 0 "" 2
 9108              	.LVL1349:
 9109              		.loc 37 373 24 view .LVU3445
 9110              		.loc 37 373 24 is_stmt 0 view .LVU3446
 9111              		.thumb
 9112              		.syntax unified
 9113              	.LBE440:
 9114              		.loc 37 373 15 view .LVU3447
 9115 00e6 A370     		strb	r3, [r4, #2]
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = (q7_t)(__SSAT((sum4 >> 7), 8));
 9116              		.loc 37 374 9 is_stmt 1 view .LVU3448
 9117              	.LBB441:
 9118              		.loc 37 374 24 view .LVU3449
 9119 00e8 C011     		asrs	r0, r0, #7
 9120              	.LVL1350:
 9121              		.loc 37 374 24 view .LVU3450
 9122              		.syntax unified
 9123              	@ 374 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c" 1
 9124 00ea 00F30700 		ssat r0, #8, r0
 9125              	@ 0 "" 2
 9126              	.LVL1351:
 9127              		.loc 37 374 24 view .LVU3451
 9128              		.loc 37 374 24 is_stmt 0 view .LVU3452
 9129              		.thumb
 9130              		.syntax unified
 9131              	.LBE441:
 9132              		.loc 37 374 15 view .LVU3453
 9133 00ee 2346     		mov	r3, r4
 9134              	.LVL1352:
 9135              		.loc 37 374 15 view .LVU3454
 9136 00f0 E070     		strb	r0, [r4, #3]
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         i = i + numCols * 4;
 9137              		.loc 37 376 9 is_stmt 1 view .LVU3455
 9138              		.loc 37 376 11 is_stmt 0 view .LVU3456
 9139 00f2 029A     		ldr	r2, [sp, #8]
 9140              	.LVL1353:
 9141              		.loc 37 376 11 view .LVU3457
 9142 00f4 0199     		ldr	r1, [sp, #4]
 9143              	.LVL1354:
 9144              		.loc 37 376 11 view .LVU3458
 9145 00f6 02EB8102 		add	r2, r2, r1, lsl #2
 9146 00fa 0292     		str	r2, [sp, #8]
 9147              	.LVL1355:
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* Decrement the row loop counter */
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         row--;
 9148              		.loc 37 379 9 is_stmt 1 view .LVU3459
 9149              		.loc 37 379 12 is_stmt 0 view .LVU3460
 9150 00fc 039A     		ldr	r2, [sp, #12]
 9151              	.LVL1356:
 9152              		.loc 37 379 12 view .LVU3461
 9153 00fe 013A     		subs	r2, r2, #1
 9154 0100 0392     		str	r2, [sp, #12]
 9155              	.LVL1357:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 482


 9156              		.loc 37 374 12 view .LVU3462
 9157 0102 0433     		adds	r3, r3, #4
 9158              	.LVL1358:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9159              		.loc 37 374 12 view .LVU3463
 9160 0104 0493     		str	r3, [sp, #16]
 9161              	.LVL1359:
 9162              	.L363:
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9163              		.loc 37 374 12 view .LVU3464
 9164              	.LBE381:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         /* For every row wise process, the pInVec pointer is set
 9165              		.loc 37 303 11 is_stmt 1 view .LVU3465
 9166 0106 039B     		ldr	r3, [sp, #12]
 9167 0108 A3B1     		cbz	r3, .L376
 9168              	.LBB442:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9169              		.loc 37 306 9 view .LVU3466
 9170              	.LVL1360:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum2 = 0;
 9171              		.loc 37 309 9 view .LVU3467
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum3 = 0;
 9172              		.loc 37 310 9 view .LVU3468
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum4 = 0;
 9173              		.loc 37 311 9 view .LVU3469
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9174              		.loc 37 312 9 view .LVU3470
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9175              		.loc 37 315 9 view .LVU3471
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9176              		.loc 37 315 16 is_stmt 0 view .LVU3472
 9177 010a 019B     		ldr	r3, [sp, #4]
 9178 010c 4FEA930B 		lsr	fp, r3, #2
 9179              	.LVL1361:
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA2 = pInA1 + numCols;
 9180              		.loc 37 318 9 is_stmt 1 view .LVU3473
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA2 = pInA1 + numCols;
 9181              		.loc 37 318 23 is_stmt 0 view .LVU3474
 9182 0110 069A     		ldr	r2, [sp, #24]
 9183 0112 0299     		ldr	r1, [sp, #8]
 9184 0114 5518     		adds	r5, r2, r1
 9185              	.LVL1362:
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA3 = pInA2 + numCols;
 9186              		.loc 37 319 9 is_stmt 1 view .LVU3475
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA3 = pInA2 + numCols;
 9187              		.loc 37 319 23 is_stmt 0 view .LVU3476
 9188 0116 05EB030C 		add	ip, r5, r3
 9189              	.LVL1363:
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA4 = pInA3 + numCols;
 9190              		.loc 37 320 9 is_stmt 1 view .LVU3477
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA4 = pInA3 + numCols;
 9191              		.loc 37 320 23 is_stmt 0 view .LVU3478
 9192 011a 05EB4306 		add	r6, r5, r3, lsl #1
 9193              	.LVL1364:
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9194              		.loc 37 321 9 is_stmt 1 view .LVU3479
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 483


 9195              		.loc 37 321 23 is_stmt 0 view .LVU3480
 9196 011e F718     		adds	r7, r6, r3
 9197              	.LVL1365:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 4 values from vector
 9198              		.loc 37 326 9 is_stmt 1 view .LVU3481
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9199              		.loc 37 306 16 is_stmt 0 view .LVU3482
 9200 0120 DDF814E0 		ldr	lr, [sp, #20]
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9201              		.loc 37 312 15 view .LVU3483
 9202 0124 0020     		movs	r0, #0
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum4 = 0;
 9203              		.loc 37 311 15 view .LVU3484
 9204 0126 0346     		mov	r3, r0
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum3 = 0;
 9205              		.loc 37 310 15 view .LVU3485
 9206 0128 0246     		mov	r2, r0
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum2 = 0;
 9207              		.loc 37 309 15 view .LVU3486
 9208 012a 0146     		mov	r1, r0
 9209 012c 2C46     		mov	r4, r5
 9210 012e 5D46     		mov	r5, fp
 9211              	.LVL1366:
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum2 = 0;
 9212              		.loc 37 309 15 view .LVU3487
 9213 0130 A346     		mov	fp, r4
 9214              	.LVL1367:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 4 values from vector
 9215              		.loc 37 326 15 view .LVU3488
 9216 0132 AFE7     		b	.L364
 9217              	.LVL1368:
 9218              	.L376:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             // Read 4 values from vector
 9219              		.loc 37 326 15 view .LVU3489
 9220              	.LBE442:
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     }
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     /* process any remaining rows */
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     row = numRows & 3u;
 9221              		.loc 37 383 5 is_stmt 1 view .LVU3490
 9222              		.loc 37 383 9 is_stmt 0 view .LVU3491
 9223 0134 079B     		ldr	r3, [sp, #28]
 9224              	.LVL1369:
 9225              		.loc 37 383 9 view .LVU3492
 9226 0136 03F00307 		and	r7, r3, #3
 9227              	.LVL1370:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     while (row > 0) {
 9228              		.loc 37 384 5 is_stmt 1 view .LVU3493
 9229 013a 019C     		ldr	r4, [sp, #4]
 9230 013c 029D     		ldr	r5, [sp, #8]
 9231 013e 069E     		ldr	r6, [sp, #24]
 9232 0140 DDF810B0 		ldr	fp, [sp, #16]
 9233              		.loc 37 384 11 is_stmt 0 view .LVU3494
 9234 0144 2DE0     		b	.L369
 9235              	.LVL1371:
 9236              	.L371:
 9237              	.LBB443:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 484


 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         q31_t sum = 0;
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInVec = pVec;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA1 = pSrcA + i;
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         // loop unrolling - process 4 elements at a time
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         colCnt = numCols >> 2;
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (colCnt > 0) {
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 9238              		.loc 37 394 13 is_stmt 1 view .LVU3495
 9239              	.LBB444:
 9240              	.LBI444:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 9241              		.loc 7 177 28 view .LVU3496
 9242              	.LBB445:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9243              		.loc 7 180 3 view .LVU3497
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9244              		.loc 7 184 3 view .LVU3498
 9245 0146 51F804CB 		ldr	ip, [r1], #4	@ unaligned
 9246              	.LVL1372:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9247              		.loc 7 189 3 view .LVU3499
 9248              		.loc 7 191 3 view .LVU3500
 9249              		.loc 7 191 3 is_stmt 0 view .LVU3501
 9250              	.LBE445:
 9251              	.LBE444:
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData2 = __SXTB16(__ROR(vecData, 8));
 9252              		.loc 37 395 13 is_stmt 1 view .LVU3502
 9253              	.LBB446:
 9254              	.LBI446:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9255              		.loc 3 954 31 view .LVU3503
 9256              	.LBB447:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 9257              		.loc 3 956 3 view .LVU3504
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 9258              		.loc 3 957 3 view .LVU3505
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9259              		.loc 3 961 3 view .LVU3506
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9260              		.loc 3 961 23 is_stmt 0 view .LVU3507
 9261 014a 4FEA3C22 		ror	r2, ip, #8
 9262              	.LVL1373:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9263              		.loc 3 961 23 view .LVU3508
 9264              	.LBE447:
 9265              	.LBE446:
 9266              	.LBB448:
 9267              	.LBI448:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9268              		.loc 3 1874 31 is_stmt 1 view .LVU3509
 9269              	.LBB449:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9270              		.loc 3 1876 3 view .LVU3510
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 485


 9271              		.loc 3 1878 3 view .LVU3511
 9272              		.syntax unified
 9273              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9274 014e 2FFA82F9 		sxtb16 r9, r2
 9275              	@ 0 "" 2
 9276              	.LVL1374:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9277              		.loc 3 1879 3 view .LVU3512
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9278              		.loc 3 1879 3 is_stmt 0 view .LVU3513
 9279              		.thumb
 9280              		.syntax unified
 9281              	.LBE449:
 9282              	.LBE448:
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = __SXTB16(vecData);
 9283              		.loc 37 396 13 is_stmt 1 view .LVU3514
 9284              	.LBB450:
 9285              	.LBI450:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9286              		.loc 3 1874 31 view .LVU3515
 9287              	.LBB451:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9288              		.loc 3 1876 3 view .LVU3516
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9289              		.loc 3 1878 3 view .LVU3517
 9290              		.syntax unified
 9291              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9292 0152 2FFA8CFA 		sxtb16 r10, ip
 9293              	@ 0 "" 2
 9294              	.LVL1375:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9295              		.loc 3 1879 3 view .LVU3518
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9296              		.loc 3 1879 3 is_stmt 0 view .LVU3519
 9297              		.thumb
 9298              		.syntax unified
 9299              	.LBE451:
 9300              	.LBE450:
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = read_q7x4_ia ((q7_t **) &pInA1);
 9301              		.loc 37 397 13 is_stmt 1 view .LVU3520
 9302              	.LBB452:
 9303              	.LBI452:
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h ****   q7_t ** pQ7)
 9304              		.loc 7 177 28 view .LVU3521
 9305              	.LBB453:
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9306              		.loc 7 180 3 view .LVU3522
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** #else
 9307              		.loc 7 184 3 view .LVU3523
 9308 0156 53F8042B 		ldr	r2, [r3], #4	@ unaligned
 9309              	.LVL1376:
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_memory.h **** 
 9310              		.loc 7 189 3 view .LVU3524
 9311              		.loc 7 191 3 view .LVU3525
 9312              		.loc 7 191 3 is_stmt 0 view .LVU3526
 9313              	.LBE453:
 9314              	.LBE452:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 486


 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData2 = __SXTB16(__ROR(matData, 8));
 9315              		.loc 37 398 13 is_stmt 1 view .LVU3527
 9316              	.LBB454:
 9317              	.LBI454:
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9318              		.loc 3 954 31 view .LVU3528
 9319              	.LBB455:
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 9320              		.loc 3 956 3 view .LVU3529
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 9321              		.loc 3 957 3 view .LVU3530
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9322              		.loc 3 961 3 view .LVU3531
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9323              		.loc 3 961 23 is_stmt 0 view .LVU3532
 9324 015a 4FEA322C 		ror	ip, r2, #8
 9325              	.LVL1377:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9326              		.loc 3 961 23 view .LVU3533
 9327              	.LBE455:
 9328              	.LBE454:
 9329              	.LBB456:
 9330              	.LBI456:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9331              		.loc 3 1874 31 is_stmt 1 view .LVU3534
 9332              	.LBB457:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9333              		.loc 3 1876 3 view .LVU3535
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9334              		.loc 3 1878 3 view .LVU3536
 9335              		.syntax unified
 9336              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9337 015e 2FFA8CFC 		sxtb16 ip, ip
 9338              	@ 0 "" 2
 9339              	.LVL1378:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9340              		.loc 3 1879 3 view .LVU3537
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9341              		.loc 3 1879 3 is_stmt 0 view .LVU3538
 9342              		.thumb
 9343              		.syntax unified
 9344              	.LBE457:
 9345              	.LBE456:
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             matData = __SXTB16(matData);
 9346              		.loc 37 399 13 is_stmt 1 view .LVU3539
 9347              	.LBB458:
 9348              	.LBI458:
1874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9349              		.loc 3 1874 31 view .LVU3540
 9350              	.LBB459:
1876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9351              		.loc 3 1876 3 view .LVU3541
1878:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9352              		.loc 3 1878 3 view .LVU3542
 9353              		.syntax unified
 9354              	@ 1878 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9355 0162 2FFA82F2 		sxtb16 r2, r2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 487


 9356              	@ 0 "" 2
 9357              	.LVL1379:
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9358              		.loc 3 1879 3 view .LVU3543
1879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9359              		.loc 3 1879 3 is_stmt 0 view .LVU3544
 9360              		.thumb
 9361              		.syntax unified
 9362              	.LBE459:
 9363              	.LBE458:
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum = __SMLAD(matData, vecData, sum);
 9364              		.loc 37 400 13 is_stmt 1 view .LVU3545
 9365              	.LBB460:
 9366              	.LBI460:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9367              		.loc 3 1906 31 view .LVU3546
 9368              	.LBB461:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9369              		.loc 3 1908 3 view .LVU3547
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9370              		.loc 3 1910 3 view .LVU3548
 9371              		.syntax unified
 9372              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9373 0166 22FB0AE2 		smlad r2, r2, r10, lr
 9374              	@ 0 "" 2
 9375              	.LVL1380:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9376              		.loc 3 1911 3 view .LVU3549
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9377              		.loc 3 1911 3 is_stmt 0 view .LVU3550
 9378              		.thumb
 9379              		.syntax unified
 9380              	.LBE461:
 9381              	.LBE460:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum = __SMLAD(matData2, vecData2, sum);
 9382              		.loc 37 401 13 is_stmt 1 view .LVU3551
 9383              	.LBB462:
 9384              	.LBI462:
1906:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 9385              		.loc 3 1906 31 view .LVU3552
 9386              	.LBB463:
1908:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 9387              		.loc 3 1908 3 view .LVU3553
1910:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 9388              		.loc 3 1910 3 view .LVU3554
 9389              		.syntax unified
 9390              	@ 1910 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 9391 016a 2CFB0922 		smlad r2, ip, r9, r2
 9392              	@ 0 "" 2
 9393              	.LVL1381:
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9394              		.loc 3 1911 3 view .LVU3555
1911:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 9395              		.loc 3 1911 3 is_stmt 0 view .LVU3556
 9396              		.thumb
 9397              		.syntax unified
 9398              	.LBE463:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 488


 9399              	.LBE462:
 9400              		.loc 37 401 17 view .LVU3557
 9401 016e 9646     		mov	lr, r2
 9402              	.LVL1382:
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             colCnt--;
 9403              		.loc 37 402 13 is_stmt 1 view .LVU3558
 9404              		.loc 37 402 19 is_stmt 0 view .LVU3559
 9405 0170 0138     		subs	r0, r0, #1
 9406              	.LVL1383:
 9407              	.L370:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 9408              		.loc 37 393 15 is_stmt 1 view .LVU3560
 9409 0172 0028     		cmp	r0, #0
 9410 0174 E7D1     		bne	.L371
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         // process remainder of row
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         colCnt = numCols & 3u;
 9411              		.loc 37 406 9 view .LVU3561
 9412              		.loc 37 406 16 is_stmt 0 view .LVU3562
 9413 0176 04F00302 		and	r2, r4, #3
 9414              	.LVL1384:
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (colCnt > 0) {
 9415              		.loc 37 407 9 is_stmt 1 view .LVU3563
 9416              		.loc 37 407 15 is_stmt 0 view .LVU3564
 9417 017a 06E0     		b	.L372
 9418              	.L373:
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             sum += *pInA1++ * *pInVec++;
 9419              		.loc 37 408 13 is_stmt 1 view .LVU3565
 9420              	.LVL1385:
 9421              		.loc 37 408 20 is_stmt 0 view .LVU3566
 9422 017c 13F901CB 		ldrsb	ip, [r3], #1
 9423              	.LVL1386:
 9424              		.loc 37 408 31 view .LVU3567
 9425 0180 11F9018B 		ldrsb	r8, [r1], #1
 9426              	.LVL1387:
 9427              		.loc 37 408 17 view .LVU3568
 9428 0184 08FB0CEE 		mla	lr, r8, ip, lr
 9429              	.LVL1388:
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             colCnt--;
 9430              		.loc 37 409 13 is_stmt 1 view .LVU3569
 9431              		.loc 37 409 19 is_stmt 0 view .LVU3570
 9432 0188 013A     		subs	r2, r2, #1
 9433              	.LVL1389:
 9434              	.L372:
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         while (colCnt > 0) {
 9435              		.loc 37 407 15 is_stmt 1 view .LVU3571
 9436 018a 002A     		cmp	r2, #0
 9437 018c F6D1     		bne	.L373
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         }
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         *px++ = (q7_t)(__SSAT((sum >> 7), 8));
 9438              		.loc 37 411 9 view .LVU3572
 9439              	.LBB464:
 9440              		.loc 37 411 24 view .LVU3573
 9441 018e 4FEAEE12 		asr	r2, lr, #7
 9442              	.LVL1390:
 9443              		.loc 37 411 24 view .LVU3574
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 489


 9444              		.syntax unified
 9445              	@ 411 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c" 1
 9446 0192 02F30702 		ssat r2, #8, r2
 9447              	@ 0 "" 2
 9448              	.LVL1391:
 9449              		.loc 37 411 24 view .LVU3575
 9450              		.thumb
 9451              		.syntax unified
 9452              	.LBE464:
 9453              		.loc 37 411 12 is_stmt 0 view .LVU3576
 9454 0196 5846     		mov	r0, fp
 9455              	.LVL1392:
 9456              		.loc 37 411 15 view .LVU3577
 9457 0198 00F8012B 		strb	r2, [r0], #1
 9458              	.LVL1393:
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         i = i + numCols;
 9459              		.loc 37 412 9 is_stmt 1 view .LVU3578
 9460              		.loc 37 412 11 is_stmt 0 view .LVU3579
 9461 019c 2544     		add	r5, r5, r4
 9462              	.LVL1394:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         row--;
 9463              		.loc 37 413 9 is_stmt 1 view .LVU3580
 9464              		.loc 37 413 12 is_stmt 0 view .LVU3581
 9465 019e 013F     		subs	r7, r7, #1
 9466              	.LVL1395:
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         i = i + numCols;
 9467              		.loc 37 411 12 view .LVU3582
 9468 01a0 8346     		mov	fp, r0
 9469              	.LVL1396:
 9470              	.L369:
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         i = i + numCols;
 9471              		.loc 37 411 12 view .LVU3583
 9472              	.LBE443:
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9473              		.loc 37 384 11 is_stmt 1 view .LVU3584
 9474 01a2 2FB1     		cbz	r7, .L377
 9475              	.LBB465:
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInVec = pVec;
 9476              		.loc 37 386 9 view .LVU3585
 9477              	.LVL1397:
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA1 = pSrcA + i;
 9478              		.loc 37 387 9 view .LVU3586
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9479              		.loc 37 388 9 view .LVU3587
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9480              		.loc 37 388 23 is_stmt 0 view .LVU3588
 9481 01a4 7319     		adds	r3, r6, r5
 9482              	.LVL1398:
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9483              		.loc 37 391 9 is_stmt 1 view .LVU3589
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** 
 9484              		.loc 37 391 16 is_stmt 0 view .LVU3590
 9485 01a6 A008     		lsrs	r0, r4, #2
 9486              	.LVL1399:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 9487              		.loc 37 393 9 is_stmt 1 view .LVU3591
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInA1 = pSrcA + i;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 490


 9488              		.loc 37 387 16 is_stmt 0 view .LVU3592
 9489 01a8 0599     		ldr	r1, [sp, #20]
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****         pInVec = pVec;
 9490              		.loc 37 386 15 view .LVU3593
 9491 01aa 4FF0000E 		mov	lr, #0
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 9492              		.loc 37 393 15 view .LVU3594
 9493 01ae E0E7     		b	.L370
 9494              	.LVL1400:
 9495              	.L377:
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****             vecData = read_q7x4_ia ((q7_t **) &pInVec);
 9496              		.loc 37 393 15 view .LVU3595
 9497              	.LBE465:
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c ****     }
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_vec_mult_q7.c **** }
 9498              		.loc 37 415 1 view .LVU3596
 9499 01b0 09B0     		add	sp, sp, #36
 9500              	.LCFI62:
 9501              		.cfi_def_cfa_offset 36
 9502              		@ sp needed
 9503 01b2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 9504              		.loc 37 415 1 view .LVU3597
 9505              		.cfi_endproc
 9506              	.LFE152:
 9508              		.section	.text.arm_mat_cmplx_trans_f32,"ax",%progbits
 9509              		.align	1
 9510              		.global	arm_mat_cmplx_trans_f32
 9511              		.syntax unified
 9512              		.thumb
 9513              		.thumb_func
 9515              	arm_mat_cmplx_trans_f32:
 9516              	.LVL1401:
 9517              	.LFB153:
 9518              		.file 38 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Title:        arm_mat_cmplx_trans_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Description:  Floating-point complex matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 491


  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @defgroup MatrixComplexTrans Complex Matrix Transpose
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   Tranposes a complex matrix.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   Transposing an <code>M x N</code> matrix flips it around the center diagonal and results in an <c
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   \image html MatrixTranspose.gif "Transpose of a 3 x 3 matrix"
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  */
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /**
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @addtogroup MatrixComplexTrans
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @{
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** /**
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @brief         Floating-point matrix transpose.
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @param[in]     pSrc      points to input matrix
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @param[out]    pDst      points to output matrix
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   @return        execution status
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****  */
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #include "arm_helium_utils.h"
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** arm_status arm_mat_cmplx_trans_f32(const arm_matrix_instance_f32 * pSrc, arm_matrix_instance_f32 * 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** {
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     return arm_mat_cmplx_trans_32bit(pSrc->numRows, pSrc->numCols, (uint32_t *) pSrc->pData,
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****                                    pDst->numRows, pDst->numCols, (uint32_t *) pDst->pData);
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** }
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #else
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** arm_status arm_mat_cmplx_trans_f32(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   arm_matrix_instance_f32 * pDst)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** {
 9519              		.loc 38 71 1 is_stmt 1 view -0
 9520              		.cfi_startproc
 9521              		@ args = 0, pretend = 0, frame = 0
 9522              		@ frame_needed = 0, uses_anonymous_args = 0
 9523              		.loc 38 71 1 is_stmt 0 view .LVU3599
 9524 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 9525              	.LCFI63:
 9526              		.cfi_def_cfa_offset 20
 9527              		.cfi_offset 4, -20
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 492


 9528              		.cfi_offset 5, -16
 9529              		.cfi_offset 6, -12
 9530              		.cfi_offset 7, -8
 9531              		.cfi_offset 14, -4
 9532 0002 0346     		mov	r3, r0
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   float32_t *pIn = pSrc->pData;                  /* input data matrix pointer */
 9533              		.loc 38 72 3 is_stmt 1 view .LVU3600
 9534              		.loc 38 72 14 is_stmt 0 view .LVU3601
 9535 0004 4068     		ldr	r0, [r0, #4]
 9536              	.LVL1402:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   float32_t *pOut = pDst->pData;                 /* output data matrix pointer */
 9537              		.loc 38 73 3 is_stmt 1 view .LVU3602
 9538              		.loc 38 73 14 is_stmt 0 view .LVU3603
 9539 0006 4F68     		ldr	r7, [r1, #4]
 9540              	.LVL1403:
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   float32_t *px;                                 /* Temporary output data matrix pointer */
 9541              		.loc 38 74 3 is_stmt 1 view .LVU3604
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   uint16_t nRows = pSrc->numRows;                /* number of rows */
 9542              		.loc 38 75 3 view .LVU3605
 9543              		.loc 38 75 12 is_stmt 0 view .LVU3606
 9544 0008 B3F800E0 		ldrh	lr, [r3]
 9545              	.LVL1404:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   uint16_t nColumns = pSrc->numCols;             /* number of columns */
 9546              		.loc 38 76 3 is_stmt 1 view .LVU3607
 9547              		.loc 38 76 12 is_stmt 0 view .LVU3608
 9548 000c 5E88     		ldrh	r6, [r3, #2]
 9549              	.LVL1405:
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   uint16_t col, i = 0U, row = nRows;             /* loop counters */
 9550              		.loc 38 77 3 is_stmt 1 view .LVU3609
 9551              		.loc 38 77 25 is_stmt 0 view .LVU3610
 9552 000e 7546     		mov	r5, lr
 9553              		.loc 38 77 17 view .LVU3611
 9554 0010 0024     		movs	r4, #0
 9555 0012 12E0     		b	.L381
 9556              	.LVL1406:
 9557              	.L380:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   arm_status status;                             /* status of matrix transpose  */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   /* Check for matrix mismatch condition */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   }
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   else
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** #endif /*      #ifdef ARM_MATH_MATRIX_CHECK    */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   {
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     /* Matrix transpose by exchanging the rows with columns */
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     /* row loop     */
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     do
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       /* The pointer px is set to starting address of the column being processed */
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       px = pOut + CMPLX_DIM * i;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 493


  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       /* Initialize column loop counter */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       col = nColumns;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       while (col > 0U)
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       {
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         /* Read and store the input element in the destination */
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         px[0] = *pIn++; // real
 9558              		.loc 38 106 9 is_stmt 1 view .LVU3612
 9559              		.loc 38 106 17 is_stmt 0 view .LVU3613
 9560 0014 0146     		mov	r1, r0
 9561 0016 51F808CB 		ldr	ip, [r1], #8	@ float
 9562              		.loc 38 106 15 view .LVU3614
 9563 001a C2F800C0 		str	ip, [r2]	@ float
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         px[1] = *pIn++; // imag
 9564              		.loc 38 107 9 is_stmt 1 view .LVU3615
 9565              	.LVL1407:
 9566              		.loc 38 107 17 is_stmt 0 view .LVU3616
 9567 001e 4068     		ldr	r0, [r0, #4]	@ float
 9568              		.loc 38 107 15 view .LVU3617
 9569 0020 5060     		str	r0, [r2, #4]	@ float
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         px += CMPLX_DIM * nRows;
 9570              		.loc 38 110 9 is_stmt 1 view .LVU3618
 9571              		.loc 38 110 12 is_stmt 0 view .LVU3619
 9572 0022 02EBCE02 		add	r2, r2, lr, lsl #3
 9573              	.LVL1408:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         /* Decrement the column loop counter */
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****         col--;
 9574              		.loc 38 113 9 is_stmt 1 view .LVU3620
 9575              		.loc 38 113 12 is_stmt 0 view .LVU3621
 9576 0026 013B     		subs	r3, r3, #1
 9577              	.LVL1409:
 9578              		.loc 38 113 12 view .LVU3622
 9579 0028 9BB2     		uxth	r3, r3
 9580              	.LVL1410:
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9581              		.loc 38 107 21 view .LVU3623
 9582 002a 0846     		mov	r0, r1
 9583              	.LVL1411:
 9584              	.L379:
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       {
 9585              		.loc 38 103 13 is_stmt 1 view .LVU3624
 9586 002c 002B     		cmp	r3, #0
 9587 002e F1D1     		bne	.L380
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       i++;
 9588              		.loc 38 115 7 view .LVU3625
 9589              		.loc 38 115 8 is_stmt 0 view .LVU3626
 9590 0030 0134     		adds	r4, r4, #1
 9591              	.LVL1412:
 9592              		.loc 38 115 8 view .LVU3627
 9593 0032 A4B2     		uxth	r4, r4
 9594              	.LVL1413:
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 494


 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       /* Decrement the row loop counter */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       row--;
 9595              		.loc 38 118 7 is_stmt 1 view .LVU3628
 9596              		.loc 38 118 10 is_stmt 0 view .LVU3629
 9597 0034 013D     		subs	r5, r5, #1
 9598              	.LVL1414:
 9599              		.loc 38 118 10 view .LVU3630
 9600 0036 ADB2     		uxth	r5, r5
 9601              	.LVL1415:
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     } while (row > 0U);          /* row loop end  */
 9602              		.loc 38 120 13 is_stmt 1 view .LVU3631
 9603              		.loc 38 120 5 is_stmt 0 view .LVU3632
 9604 0038 1DB1     		cbz	r5, .L383
 9605              	.LVL1416:
 9606              	.L381:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9607              		.loc 38 78 3 is_stmt 1 view .LVU3633
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     {
 9608              		.loc 38 95 5 view .LVU3634
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9609              		.loc 38 98 7 view .LVU3635
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9610              		.loc 38 98 10 is_stmt 0 view .LVU3636
 9611 003a 07EBC402 		add	r2, r7, r4, lsl #3
 9612              	.LVL1417:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9613              		.loc 38 101 7 is_stmt 1 view .LVU3637
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       {
 9614              		.loc 38 103 7 view .LVU3638
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 9615              		.loc 38 101 11 is_stmt 0 view .LVU3639
 9616 003e 3346     		mov	r3, r6
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****       {
 9617              		.loc 38 103 13 view .LVU3640
 9618 0040 F4E7     		b	.L379
 9619              	.LVL1418:
 9620              	.L383:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     /* Set status as ARM_MATH_SUCCESS */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****     status = ARM_MATH_SUCCESS;
 9621              		.loc 38 123 5 is_stmt 1 view .LVU3641
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   }
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   /* Return to application */
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c ****   return (status);
 9622              		.loc 38 127 3 view .LVU3642
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_f32.c **** }
 9623              		.loc 38 128 1 is_stmt 0 view .LVU3643
 9624 0042 0020     		movs	r0, #0
 9625              	.LVL1419:
 9626              		.loc 38 128 1 view .LVU3644
 9627 0044 F0BD     		pop	{r4, r5, r6, r7, pc}
 9628              		.loc 38 128 1 view .LVU3645
 9629              		.cfi_endproc
 9630              	.LFE153:
 9632              		.section	.text.arm_mat_cmplx_trans_q31,"ax",%progbits
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 495


 9633              		.align	1
 9634              		.global	arm_mat_cmplx_trans_q31
 9635              		.syntax unified
 9636              		.thumb
 9637              		.thumb_func
 9639              	arm_mat_cmplx_trans_q31:
 9640              	.LVL1420:
 9641              	.LFB154:
 9642              		.file 39 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Title:        arm_mat_cmplx_trans_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Description:  Q31 complex matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @addtogroup MatrixComplexTrans
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @{
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @brief         Q31 complex matrix transpose.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @param[in]     pSrc      points to input matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @param[out]    pDst      points to output matrix
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   @return        execution status
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 496


  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****  */
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #include "arm_helium_utils.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** arm_status arm_mat_cmplx_trans_q31(const arm_matrix_instance_q31 * pSrc, arm_matrix_instance_q31 * 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** {
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     return arm_mat_cmplx_trans_32bit(pSrc->numRows, pSrc->numCols, (uint32_t *) pSrc->pData,
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****                                    pDst->numRows, pDst->numCols, (uint32_t *) pDst->pData);
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** }
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #else
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** arm_status arm_mat_cmplx_trans_q31(
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   const arm_matrix_instance_q31 * pSrc,
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   arm_matrix_instance_q31 * pDst)
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** {
 9643              		.loc 39 66 1 is_stmt 1 view -0
 9644              		.cfi_startproc
 9645              		@ args = 0, pretend = 0, frame = 0
 9646              		@ frame_needed = 0, uses_anonymous_args = 0
 9647              		.loc 39 66 1 is_stmt 0 view .LVU3647
 9648 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 9649              	.LCFI64:
 9650              		.cfi_def_cfa_offset 20
 9651              		.cfi_offset 4, -20
 9652              		.cfi_offset 5, -16
 9653              		.cfi_offset 6, -12
 9654              		.cfi_offset 7, -8
 9655              		.cfi_offset 14, -4
 9656 0002 0346     		mov	r3, r0
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   q31_t *pIn = pSrc->pData;                      /* input data matrix pointer  */
 9657              		.loc 39 67 3 is_stmt 1 view .LVU3648
 9658              		.loc 39 67 10 is_stmt 0 view .LVU3649
 9659 0004 4068     		ldr	r0, [r0, #4]
 9660              	.LVL1421:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   q31_t *pOut = pDst->pData;                     /* output data matrix pointer  */
 9661              		.loc 39 68 3 is_stmt 1 view .LVU3650
 9662              		.loc 39 68 10 is_stmt 0 view .LVU3651
 9663 0006 4F68     		ldr	r7, [r1, #4]
 9664              	.LVL1422:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   q31_t *px;                                     /* Temporary output data matrix pointer */
 9665              		.loc 39 69 3 is_stmt 1 view .LVU3652
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   uint16_t nRows = pSrc->numRows;                /* number of nRows */
 9666              		.loc 39 70 3 view .LVU3653
 9667              		.loc 39 70 12 is_stmt 0 view .LVU3654
 9668 0008 B3F800C0 		ldrh	ip, [r3]
 9669              	.LVL1423:
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   uint16_t nColumns = pSrc->numCols;             /* number of nColumns  */
 9670              		.loc 39 71 3 is_stmt 1 view .LVU3655
 9671              		.loc 39 71 12 is_stmt 0 view .LVU3656
 9672 000c 5E88     		ldrh	r6, [r3, #2]
 9673              	.LVL1424:
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   uint16_t col, i = 0U, row = nRows;             /* loop counters */
 9674              		.loc 39 72 3 is_stmt 1 view .LVU3657
 9675              		.loc 39 72 25 is_stmt 0 view .LVU3658
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 497


 9676 000e 6546     		mov	r5, ip
 9677              		.loc 39 72 17 view .LVU3659
 9678 0010 4FF0000E 		mov	lr, #0
 9679 0014 13E0     		b	.L387
 9680              	.LVL1425:
 9681              	.L386:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   arm_status status;                             /* status of matrix transpose */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #ifdef ARM_MATH_MATRIX_CHECK
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   /* Check for matrix mismatch condition */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   {
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     status = ARM_MATH_SIZE_MISMATCH;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   }
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   else
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     /* Matrix transpose by exchanging the rows with columns */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     /* row loop     */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     do
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     {
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       /* The pointer px is set to starting address of the column being processed */
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       px = pOut + CMPLX_DIM * i;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       /* Initialize column loop counter */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       col = nColumns;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       while (col > 0U)
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       {
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         /* Read and store the input element in the destination */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         px[0] = *pIn++; // real
 9682              		.loc 39 101 9 is_stmt 1 view .LVU3660
 9683              		.loc 39 101 17 is_stmt 0 view .LVU3661
 9684 0016 0146     		mov	r1, r0
 9685 0018 51F8084B 		ldr	r4, [r1], #8
 9686              		.loc 39 101 15 view .LVU3662
 9687 001c 1460     		str	r4, [r2]
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         px[1] = *pIn++; // imag
 9688              		.loc 39 102 9 is_stmt 1 view .LVU3663
 9689              	.LVL1426:
 9690              		.loc 39 102 17 is_stmt 0 view .LVU3664
 9691 001e 4068     		ldr	r0, [r0, #4]
 9692              		.loc 39 102 15 view .LVU3665
 9693 0020 5060     		str	r0, [r2, #4]
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         /* Update the pointer px to point to the next row of the transposed matrix */
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         px += CMPLX_DIM * nRows;
 9694              		.loc 39 105 9 is_stmt 1 view .LVU3666
 9695              		.loc 39 105 12 is_stmt 0 view .LVU3667
 9696 0022 02EBCC02 		add	r2, r2, ip, lsl #3
 9697              	.LVL1427:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         /* Decrement the column loop counter */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 498


 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****         col--;
 9698              		.loc 39 108 9 is_stmt 1 view .LVU3668
 9699              		.loc 39 108 12 is_stmt 0 view .LVU3669
 9700 0026 013B     		subs	r3, r3, #1
 9701              	.LVL1428:
 9702              		.loc 39 108 12 view .LVU3670
 9703 0028 9BB2     		uxth	r3, r3
 9704              	.LVL1429:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9705              		.loc 39 102 21 view .LVU3671
 9706 002a 0846     		mov	r0, r1
 9707              	.LVL1430:
 9708              	.L385:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       {
 9709              		.loc 39 98 13 is_stmt 1 view .LVU3672
 9710 002c 002B     		cmp	r3, #0
 9711 002e F2D1     		bne	.L386
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       i++;
 9712              		.loc 39 111 7 view .LVU3673
 9713              		.loc 39 111 8 is_stmt 0 view .LVU3674
 9714 0030 0EF1010E 		add	lr, lr, #1
 9715              	.LVL1431:
 9716              		.loc 39 111 8 view .LVU3675
 9717 0034 1FFA8EFE 		uxth	lr, lr
 9718              	.LVL1432:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       /* Decrement the row loop counter */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       row--;
 9719              		.loc 39 114 7 is_stmt 1 view .LVU3676
 9720              		.loc 39 114 10 is_stmt 0 view .LVU3677
 9721 0038 013D     		subs	r5, r5, #1
 9722              	.LVL1433:
 9723              		.loc 39 114 10 view .LVU3678
 9724 003a ADB2     		uxth	r5, r5
 9725              	.LVL1434:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     while (row > 0U);            /* row loop end */
 9726              		.loc 39 117 11 is_stmt 1 view .LVU3679
 9727              		.loc 39 117 5 is_stmt 0 view .LVU3680
 9728 003c 1DB1     		cbz	r5, .L389
 9729              	.LVL1435:
 9730              	.L387:
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9731              		.loc 39 73 3 is_stmt 1 view .LVU3681
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     {
 9732              		.loc 39 90 5 view .LVU3682
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9733              		.loc 39 93 7 view .LVU3683
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9734              		.loc 39 93 10 is_stmt 0 view .LVU3684
 9735 003e 07EBCE02 		add	r2, r7, lr, lsl #3
 9736              	.LVL1436:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9737              		.loc 39 96 7 is_stmt 1 view .LVU3685
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 499


  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       {
 9738              		.loc 39 98 7 view .LVU3686
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 9739              		.loc 39 96 11 is_stmt 0 view .LVU3687
 9740 0042 3346     		mov	r3, r6
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****       {
 9741              		.loc 39 98 13 view .LVU3688
 9742 0044 F2E7     		b	.L385
 9743              	.LVL1437:
 9744              	.L389:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     /* set status as ARM_MATH_SUCCESS */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****     status = ARM_MATH_SUCCESS;
 9745              		.loc 39 120 5 is_stmt 1 view .LVU3689
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   }
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   /* Return to application */
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c ****   return (status);
 9746              		.loc 39 123 3 view .LVU3690
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q31.c **** }
 9747              		.loc 39 124 1 is_stmt 0 view .LVU3691
 9748 0046 0020     		movs	r0, #0
 9749              	.LVL1438:
 9750              		.loc 39 124 1 view .LVU3692
 9751 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 9752              		.loc 39 124 1 view .LVU3693
 9753              		.cfi_endproc
 9754              	.LFE154:
 9756              		.section	.text.arm_mat_cmplx_trans_q15,"ax",%progbits
 9757              		.align	1
 9758              		.global	arm_mat_cmplx_trans_q15
 9759              		.syntax unified
 9760              		.thumb
 9761              		.thumb_func
 9763              	arm_mat_cmplx_trans_q15:
 9764              	.LVL1439:
 9765              	.LFB155:
 9766              		.file 40 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Title:        arm_mat_cmplx_trans_q31.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Description:  Q15 complex matrix transpose
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 500


  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @addtogroup MatrixComplexTrans
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @brief         Q15 complex matrix transpose.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @param[in]     pSrc      points to input matrix
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @param[out]    pDst      points to output matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   @return        execution status
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****  */
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #if defined(ARM_MATH_MVEI) && !defined(ARM_MATH_AUTOVECTORIZE)
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #include "arm_helium_utils.h"
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** arm_status arm_mat_cmplx_trans_q15(const arm_matrix_instance_q15 * pSrc, arm_matrix_instance_q15 * 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** {
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     return arm_mat_cmplx_trans_16bit(pSrc->numRows, pSrc->numCols, (uint16_t *) pSrc->pData,
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****                                    pDst->numRows, pDst->numCols, (uint16_t *) pDst->pData);
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** }
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #else
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** arm_status arm_mat_cmplx_trans_q15(
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   const arm_matrix_instance_q15 * pSrc,
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   arm_matrix_instance_q15 * pDst)
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** {
 9767              		.loc 40 63 1 is_stmt 1 view -0
 9768              		.cfi_startproc
 9769              		@ args = 0, pretend = 0, frame = 0
 9770              		@ frame_needed = 0, uses_anonymous_args = 0
 9771              		.loc 40 63 1 is_stmt 0 view .LVU3695
 9772 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 9773              	.LCFI65:
 9774              		.cfi_def_cfa_offset 20
 9775              		.cfi_offset 4, -20
 9776              		.cfi_offset 5, -16
 9777              		.cfi_offset 6, -12
 9778              		.cfi_offset 7, -8
 9779              		.cfi_offset 14, -4
 9780 0002 0E46     		mov	r6, r1
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 501


  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   q15_t *pSrcA = pSrc->pData;                    /* input data matrix pointer */
 9781              		.loc 40 64 3 is_stmt 1 view .LVU3696
 9782              		.loc 40 64 10 is_stmt 0 view .LVU3697
 9783 0004 4168     		ldr	r1, [r0, #4]
 9784              	.LVL1440:
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   q15_t *pOut = pDst->pData;                     /* output data matrix pointer */
 9785              		.loc 40 65 3 is_stmt 1 view .LVU3698
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   uint16_t nRows = pSrc->numRows;                /* number of nRows */
 9786              		.loc 40 66 3 view .LVU3699
 9787              		.loc 40 66 12 is_stmt 0 view .LVU3700
 9788 0006 B0F800E0 		ldrh	lr, [r0]
 9789              	.LVL1441:
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   uint16_t nColumns = pSrc->numCols;             /* number of nColumns */
 9790              		.loc 40 67 3 is_stmt 1 view .LVU3701
 9791              		.loc 40 67 12 is_stmt 0 view .LVU3702
 9792 000a 4788     		ldrh	r7, [r0, #2]
 9793              	.LVL1442:
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   uint16_t col, row = nRows, i = 0U;             /* row and column loop counters */
 9794              		.loc 40 68 3 is_stmt 1 view .LVU3703
 9795              		.loc 40 68 17 is_stmt 0 view .LVU3704
 9796 000c 7546     		mov	r5, lr
 9797              		.loc 40 68 30 view .LVU3705
 9798 000e 0024     		movs	r4, #0
 9799 0010 14E0     		b	.L393
 9800              	.LVL1443:
 9801              	.L392:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   arm_status status;                             /* status of matrix transpose */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #ifdef ARM_MATH_MATRIX_CHECK
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   /* Check for matrix mismatch condition */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   if ((pSrc->numRows != pDst->numCols) || (pSrc->numCols != pDst->numRows))
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     status = ARM_MATH_SIZE_MISMATCH;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   }
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   else
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** #endif /*    #ifdef ARM_MATH_MATRIX_CHECK    */
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   {
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     /* Matrix transpose by exchanging the rows with columns */
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     /* row loop     */
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     do
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     {
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       /* The pointer pOut is set to starting address of the column being processed */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       pOut = pDst->pData + CMPLX_DIM * i;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       /* Initialize column loop counter */
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       col = nColumns;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       while (col > 0U)
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       {
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         /* Read and store the input element in the destination */
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         pOut[0] = *pSrcA++; //real
 9802              		.loc 40 97 9 is_stmt 1 view .LVU3706
 9803              		.loc 40 97 19 is_stmt 0 view .LVU3707
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 502


 9804 0012 0846     		mov	r0, r1
 9805 0014 30F904CB 		ldrsh	ip, [r0], #4
 9806              		.loc 40 97 17 view .LVU3708
 9807 0018 A2F800C0 		strh	ip, [r2]	@ movhi
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         pOut[1] = *pSrcA++; //imag
 9808              		.loc 40 98 9 is_stmt 1 view .LVU3709
 9809              	.LVL1444:
 9810              		.loc 40 98 19 is_stmt 0 view .LVU3710
 9811 001c B1F902C0 		ldrsh	ip, [r1, #2]
 9812              		.loc 40 98 17 view .LVU3711
 9813 0020 A2F802C0 		strh	ip, [r2, #2]	@ movhi
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         /* Update the pointer pOut to point to the next row of the transposed matrix */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         pOut += CMPLX_DIM *nRows;
 9814              		.loc 40 101 9 is_stmt 1 view .LVU3712
 9815              		.loc 40 101 14 is_stmt 0 view .LVU3713
 9816 0024 02EB8E02 		add	r2, r2, lr, lsl #2
 9817              	.LVL1445:
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         /* Decrement the column loop counter */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****         col--;
 9818              		.loc 40 104 9 is_stmt 1 view .LVU3714
 9819              		.loc 40 104 12 is_stmt 0 view .LVU3715
 9820 0028 013B     		subs	r3, r3, #1
 9821              	.LVL1446:
 9822              		.loc 40 104 12 view .LVU3716
 9823 002a 9BB2     		uxth	r3, r3
 9824              	.LVL1447:
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9825              		.loc 40 98 25 view .LVU3717
 9826 002c 0146     		mov	r1, r0
 9827              	.LVL1448:
 9828              	.L391:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       {
 9829              		.loc 40 94 13 is_stmt 1 view .LVU3718
 9830 002e 002B     		cmp	r3, #0
 9831 0030 EFD1     		bne	.L392
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       i++;
 9832              		.loc 40 107 7 view .LVU3719
 9833              		.loc 40 107 8 is_stmt 0 view .LVU3720
 9834 0032 0134     		adds	r4, r4, #1
 9835              	.LVL1449:
 9836              		.loc 40 107 8 view .LVU3721
 9837 0034 A4B2     		uxth	r4, r4
 9838              	.LVL1450:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       /* Decrement the row loop counter */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       row--;
 9839              		.loc 40 110 7 is_stmt 1 view .LVU3722
 9840              		.loc 40 110 10 is_stmt 0 view .LVU3723
 9841 0036 013D     		subs	r5, r5, #1
 9842              	.LVL1451:
 9843              		.loc 40 110 10 view .LVU3724
 9844 0038 ADB2     		uxth	r5, r5
 9845              	.LVL1452:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 503


 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     } while (row > 0U);
 9846              		.loc 40 112 13 is_stmt 1 view .LVU3725
 9847              		.loc 40 112 5 is_stmt 0 view .LVU3726
 9848 003a 25B1     		cbz	r5, .L395
 9849              	.LVL1453:
 9850              	.L393:
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9851              		.loc 40 69 3 is_stmt 1 view .LVU3727
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     {
 9852              		.loc 40 86 5 view .LVU3728
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9853              		.loc 40 89 7 view .LVU3729
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9854              		.loc 40 89 18 is_stmt 0 view .LVU3730
 9855 003c 7268     		ldr	r2, [r6, #4]
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9856              		.loc 40 89 12 view .LVU3731
 9857 003e 02EB8402 		add	r2, r2, r4, lsl #2
 9858              	.LVL1454:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9859              		.loc 40 92 7 is_stmt 1 view .LVU3732
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       {
 9860              		.loc 40 94 7 view .LVU3733
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 9861              		.loc 40 92 11 is_stmt 0 view .LVU3734
 9862 0042 3B46     		mov	r3, r7
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****       {
 9863              		.loc 40 94 13 view .LVU3735
 9864 0044 F3E7     		b	.L391
 9865              	.LVL1455:
 9866              	.L395:
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     /* set status as ARM_MATH_SUCCESS */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****     status = ARM_MATH_SUCCESS;
 9867              		.loc 40 115 5 is_stmt 1 view .LVU3736
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   /* Return to application */
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c ****   return (status);
 9868              		.loc 40 118 3 view .LVU3737
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cmplx_trans_q15.c **** }
 9869              		.loc 40 119 1 is_stmt 0 view .LVU3738
 9870 0046 0020     		movs	r0, #0
 9871 0048 F0BD     		pop	{r4, r5, r6, r7, pc}
 9872              		.loc 40 119 1 view .LVU3739
 9873              		.cfi_endproc
 9874              	.LFE155:
 9876              		.global	__aeabi_dcmple
 9877              		.section	.text.arm_mat_cholesky_f64,"ax",%progbits
 9878              		.align	1
 9879              		.global	arm_mat_cholesky_f64
 9880              		.syntax unified
 9881              		.thumb
 9882              		.thumb_func
 9884              	arm_mat_cholesky_f64:
 9885              	.LVL1456:
 9886              	.LFB156:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 504


 9887              		.file 41 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Title:        arm_mat_cholesky_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Description:  Floating-point Cholesky decomposition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** /**
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   @addtogroup MatrixChol
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   @{
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****  */
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** /**
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @brief Floating-point Cholesky decomposition of positive-definite matrix.
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @param[in]  pSrc   points to the instance of the input floating-point matrix structure.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @param[out] pDst   points to the instance of the output floating-point matrix structure.
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @return        execution status
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****                    - \ref ARM_MATH_DECOMPOSITION_FAILURE      : Input matrix cannot be decomposed
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * @par
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * If the matrix is ill conditioned or only semi-definite, then it is better using the LDL^t deco
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    * The decomposition of A is returning a lower triangular matrix U such that A = U U^t
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****    */
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** arm_status arm_mat_cholesky_f64(
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   const arm_matrix_instance_f64 * pSrc,
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 505


  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****         arm_matrix_instance_f64 * pDst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** {
 9888              		.loc 41 58 1 is_stmt 1 view -0
 9889              		.cfi_startproc
 9890              		@ args = 0, pretend = 0, frame = 0
 9891              		@ frame_needed = 0, uses_anonymous_args = 0
 9892              		.loc 41 58 1 is_stmt 0 view .LVU3741
 9893 0000 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 9894              	.LCFI66:
 9895              		.cfi_def_cfa_offset 40
 9896              		.cfi_offset 3, -40
 9897              		.cfi_offset 4, -36
 9898              		.cfi_offset 5, -32
 9899              		.cfi_offset 6, -28
 9900              		.cfi_offset 7, -24
 9901              		.cfi_offset 8, -20
 9902              		.cfi_offset 9, -16
 9903              		.cfi_offset 10, -12
 9904              		.cfi_offset 11, -8
 9905              		.cfi_offset 14, -4
 9906 0004 2DED028B 		vpush.64	{d8}
 9907              	.LCFI67:
 9908              		.cfi_def_cfa_offset 48
 9909              		.cfi_offset 80, -48
 9910              		.cfi_offset 81, -44
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   arm_status status;                             /* status of matrix inverse */
 9911              		.loc 41 60 3 is_stmt 1 view .LVU3742
 9912              	.LBB466:
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   /* Check for matrix mismatch condition */
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   if ((pSrc->numRows != pSrc->numCols) ||
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****       (pDst->numRows != pDst->numCols) ||
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****       (pSrc->numRows != pDst->numRows)   )
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   {
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   }
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   else
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   {
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     int i,j,k;
 9913              		.loc 41 78 5 view .LVU3743
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     int n = pSrc->numRows;
 9914              		.loc 41 79 5 view .LVU3744
 9915              		.loc 41 79 17 is_stmt 0 view .LVU3745
 9916 0008 B0F800A0 		ldrh	r10, [r0]
 9917              	.LVL1457:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     float64_t invSqrtVj;
 9918              		.loc 41 80 5 is_stmt 1 view .LVU3746
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     float64_t *pA,*pG;
 9919              		.loc 41 81 5 view .LVU3747
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 506


  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     pA = pSrc->pData;
 9920              		.loc 41 83 5 view .LVU3748
 9921              		.loc 41 83 8 is_stmt 0 view .LVU3749
 9922 000c D0F804B0 		ldr	fp, [r0, #4]
 9923              	.LVL1458:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     pG = pDst->pData;
 9924              		.loc 41 84 5 is_stmt 1 view .LVU3750
 9925              		.loc 41 84 8 is_stmt 0 view .LVU3751
 9926 0010 4E68     		ldr	r6, [r1, #4]
 9927              	.LVL1459:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     for(i=0 ; i < n ; i++)
 9928              		.loc 41 87 5 is_stmt 1 view .LVU3752
 9929              		.loc 41 87 10 is_stmt 0 view .LVU3753
 9930 0012 0025     		movs	r5, #0
 9931              		.loc 41 87 5 view .LVU3754
 9932 0014 57E0     		b	.L397
 9933              	.LVL1460:
 9934              	.L399:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     {
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           pG[j * n + i] = pA[j * n + i];
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           for(k=0; k < i ; k++)
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****              pG[j * n + i] = pG[j * n + i] - pG[i * n + k] * pG[j * n + k];
 9935              		.loc 41 95 14 is_stmt 1 discriminator 3 view .LVU3755
 9936              		.loc 41 95 32 is_stmt 0 discriminator 3 view .LVU3756
 9937 0016 97ED008B 		vldr.64	d8, [r7]
 9938              		.loc 41 95 55 discriminator 3 view .LVU3757
 9939 001a 0AFB0541 		mla	r1, r10, r5, r4
 9940              		.loc 41 95 48 discriminator 3 view .LVU3758
 9941 001e 06EBC101 		add	r1, r6, r1, lsl #3
 9942              		.loc 41 95 71 discriminator 3 view .LVU3759
 9943 0022 08EB0403 		add	r3, r8, r4
 9944              		.loc 41 95 64 discriminator 3 view .LVU3760
 9945 0026 06EBC303 		add	r3, r6, r3, lsl #3
 9946              		.loc 41 95 60 discriminator 3 view .LVU3761
 9947 002a D3E90023 		ldrd	r2, [r3]
 9948 002e D1E90001 		ldrd	r0, [r1]
 9949 0032 FFF7FEFF 		bl	__aeabi_dmul
 9950              	.LVL1461:
 9951 0036 0246     		mov	r2, r0
 9952 0038 0B46     		mov	r3, r1
 9953              		.loc 41 95 44 discriminator 3 view .LVU3762
 9954 003a 51EC180B 		vmov	r0, r1, d8
 9955 003e FFF7FEFF 		bl	__aeabi_dsub
 9956              	.LVL1462:
 9957              		.loc 41 95 28 discriminator 3 view .LVU3763
 9958 0042 C7E90001 		strd	r0, [r7]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9959              		.loc 41 93 28 is_stmt 1 discriminator 3 view .LVU3764
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9960              		.loc 41 93 29 is_stmt 0 discriminator 3 view .LVU3765
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 507


 9961 0046 0134     		adds	r4, r4, #1
 9962              	.LVL1463:
 9963              	.L398:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9964              		.loc 41 93 20 is_stmt 1 discriminator 1 view .LVU3766
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9965              		.loc 41 93 11 is_stmt 0 discriminator 1 view .LVU3767
 9966 0048 A542     		cmp	r5, r4
 9967 004a E4DC     		bgt	.L399
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 9968              		.loc 41 89 26 is_stmt 1 discriminator 2 view .LVU3768
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 9969              		.loc 41 89 27 is_stmt 0 discriminator 2 view .LVU3769
 9970 004c 09F10109 		add	r9, r9, #1
 9971              	.LVL1464:
 9972              	.L404:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 9973              		.loc 41 89 18 is_stmt 1 discriminator 1 view .LVU3770
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 9974              		.loc 41 89 8 is_stmt 0 discriminator 1 view .LVU3771
 9975 0050 D145     		cmp	r9, r10
 9976 0052 0DDA     		bge	.L408
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9977              		.loc 41 91 11 is_stmt 1 view .LVU3772
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9978              		.loc 41 91 32 is_stmt 0 view .LVU3773
 9979 0054 0AFB09F8 		mul	r8, r10, r9
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9980              		.loc 41 91 36 view .LVU3774
 9981 0058 08EB0503 		add	r3, r8, r5
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9982              		.loc 41 91 13 view .LVU3775
 9983 005c 06EBC307 		add	r7, r6, r3, lsl #3
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9984              		.loc 41 91 29 view .LVU3776
 9985 0060 0BEBC303 		add	r3, fp, r3, lsl #3
 9986 0064 D3E90023 		ldrd	r2, [r3]
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 9987              		.loc 41 91 25 view .LVU3777
 9988 0068 C7E90023 		strd	r2, [r7]
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9989              		.loc 41 93 11 is_stmt 1 view .LVU3778
 9990              	.LVL1465:
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9991              		.loc 41 93 16 is_stmt 0 view .LVU3779
 9992 006c 0024     		movs	r4, #0
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           {
 9993              		.loc 41 93 11 view .LVU3780
 9994 006e EBE7     		b	.L398
 9995              	.LVL1466:
 9996              	.L408:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****           }
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        if (pG[i * n + i] <= 0.0f)
 9997              		.loc 41 99 8 is_stmt 1 view .LVU3781
 9998              		.loc 41 99 21 is_stmt 0 view .LVU3782
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 508


 9999 0070 0AFB0553 		mla	r3, r10, r5, r5
 10000              		.loc 41 99 14 view .LVU3783
 10001 0074 06EBC303 		add	r3, r6, r3, lsl #3
 10002 0078 D3E90089 		ldrd	r8, [r3]
 10003              		.loc 41 99 11 view .LVU3784
 10004 007c 0022     		movs	r2, #0
 10005 007e 0023     		movs	r3, #0
 10006 0080 4046     		mov	r0, r8
 10007 0082 4946     		mov	r1, r9
 10008 0084 FFF7FEFF 		bl	__aeabi_dcmple
 10009              	.LVL1467:
 10010 0088 30BB     		cbnz	r0, .L405
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****          return(ARM_MATH_DECOMPOSITION_FAILURE);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        }
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        invSqrtVj = 1.0/sqrt(pG[i * n + i]);
 10011              		.loc 41 104 8 is_stmt 1 view .LVU3785
 10012              		.loc 41 104 24 is_stmt 0 view .LVU3786
 10013 008a 49EC108B 		vmov	d0, r8, r9
 10014 008e FFF7FEFF 		bl	sqrt
 10015              	.LVL1468:
 10016 0092 53EC102B 		vmov	r2, r3, d0
 10017              		.loc 41 104 18 view .LVU3787
 10018 0096 0020     		movs	r0, #0
 10019 0098 1149     		ldr	r1, .L410
 10020 009a FFF7FEFF 		bl	__aeabi_ddiv
 10021              	.LVL1469:
 10022 009e 8046     		mov	r8, r0
 10023 00a0 8946     		mov	r9, r1
 10024              	.LVL1470:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
 10025              		.loc 41 105 8 is_stmt 1 view .LVU3788
 10026              		.loc 41 105 13 is_stmt 0 view .LVU3789
 10027 00a2 2F46     		mov	r7, r5
 10028              		.loc 41 105 8 view .LVU3790
 10029 00a4 0CE0     		b	.L402
 10030              	.LVL1471:
 10031              	.L403:
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****          pG[j * n + i] = pG[j * n + i] * invSqrtVj ;
 10032              		.loc 41 107 10 is_stmt 1 discriminator 3 view .LVU3791
 10033              		.loc 41 107 35 is_stmt 0 discriminator 3 view .LVU3792
 10034 00a6 0AFB0754 		mla	r4, r10, r7, r5
 10035              		.loc 41 107 28 discriminator 3 view .LVU3793
 10036 00aa 06EBC404 		add	r4, r6, r4, lsl #3
 10037              		.loc 41 107 40 discriminator 3 view .LVU3794
 10038 00ae 4246     		mov	r2, r8
 10039 00b0 4B46     		mov	r3, r9
 10040 00b2 D4E90001 		ldrd	r0, [r4]
 10041 00b6 FFF7FEFF 		bl	__aeabi_dmul
 10042              	.LVL1472:
 10043              		.loc 41 107 24 discriminator 3 view .LVU3795
 10044 00ba C4E90001 		strd	r0, [r4]
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
 10045              		.loc 41 105 26 is_stmt 1 discriminator 3 view .LVU3796
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 509


 10046              		.loc 41 105 27 is_stmt 0 discriminator 3 view .LVU3797
 10047 00be 0137     		adds	r7, r7, #1
 10048              	.LVL1473:
 10049              	.L402:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
 10050              		.loc 41 105 18 is_stmt 1 discriminator 1 view .LVU3798
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        for(j=i ; j < n ; j++)
 10051              		.loc 41 105 8 is_stmt 0 discriminator 1 view .LVU3799
 10052 00c0 5745     		cmp	r7, r10
 10053 00c2 F0DB     		blt	.L403
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     {
 10054              		.loc 41 87 23 is_stmt 1 discriminator 2 view .LVU3800
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     {
 10055              		.loc 41 87 24 is_stmt 0 discriminator 2 view .LVU3801
 10056 00c4 0135     		adds	r5, r5, #1
 10057              	.LVL1474:
 10058              	.L397:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     {
 10059              		.loc 41 87 15 is_stmt 1 discriminator 1 view .LVU3802
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     {
 10060              		.loc 41 87 5 is_stmt 0 discriminator 1 view .LVU3803
 10061 00c6 5545     		cmp	r5, r10
 10062 00c8 01DA     		bge	.L409
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 10063              		.loc 41 89 13 view .LVU3804
 10064 00ca A946     		mov	r9, r5
 10065 00cc C0E7     		b	.L404
 10066              	.L409:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        {
 10067              		.loc 41 89 13 view .LVU3805
 10068              	.LBE466:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        }
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****     status = ARM_MATH_SUCCESS;
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   }
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   /* Return to application */
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****   return (status);
 10069              		.loc 41 117 10 view .LVU3806
 10070 00ce 0020     		movs	r0, #0
 10071              	.L401:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c **** }
 10072              		.loc 41 118 1 view .LVU3807
 10073 00d0 BDEC028B 		vldm	sp!, {d8}
 10074              	.LCFI68:
 10075              		.cfi_remember_state
 10076              		.cfi_restore 80
 10077              		.cfi_restore 81
 10078              		.cfi_def_cfa_offset 40
 10079 00d4 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 10080              	.LVL1475:
 10081              	.L405:
 10082              	.LCFI69:
 10083              		.cfi_restore_state
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 510


 10084              	.LBB467:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f64.c ****        }
 10085              		.loc 41 101 16 view .LVU3808
 10086 00d8 6FF00600 		mvn	r0, #6
 10087 00dc F8E7     		b	.L401
 10088              	.L411:
 10089 00de 00BF     		.align	2
 10090              	.L410:
 10091 00e0 0000F03F 		.word	1072693248
 10092              	.LBE467:
 10093              		.cfi_endproc
 10094              	.LFE156:
 10096              		.section	.text.arm_mat_cholesky_f32,"ax",%progbits
 10097              		.align	1
 10098              		.global	arm_mat_cholesky_f32
 10099              		.syntax unified
 10100              		.thumb
 10101              		.thumb_func
 10103              	arm_mat_cholesky_f32:
 10104              	.LVL1476:
 10105              	.LFB157:
 10106              		.file 42 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Title:        arm_mat_cholesky_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Description:  Floating-point Cholesky decomposition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /**
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 511


  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   @defgroup MatrixChol Cholesky and LDLT decompositions
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   Computes the Cholesky or LDL^t decomposition of a matrix.
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   If the input matrix does not have a decomposition, then the 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   algorithm terminates and returns error status ARM_MATH_DECOMPOSITION_FAILURE.
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  */
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /**
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   @addtogroup MatrixChol
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   @{
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****  */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** /**
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @brief Floating-point Cholesky decomposition of positive-definite matrix.
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @param[in]  pSrc   points to the instance of the input floating-point matrix structure.
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @param[out] pDst   points to the instance of the output floating-point matrix structure.
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @return        execution status
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****                    - \ref ARM_MATH_DECOMPOSITION_FAILURE      : Input matrix cannot be decomposed
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * @par
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * If the matrix is ill conditioned or only semi-definite, then it is better using the LDL^t deco
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    * The decomposition of A is returning a lower triangular matrix U such that A = U U^t
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****    */
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #include "arm_helium_utils.h"
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** arm_status arm_mat_cholesky_f32(
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****         arm_matrix_instance_f32 * pDst)
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   arm_status status;                             /* status of matrix inverse */
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Check for matrix mismatch condition */
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pDst->numRows != pDst->numCols) ||
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pSrc->numRows != pDst->numRows)   )
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   else
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int i,j,k;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int n = pSrc->numRows;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 512


  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t invSqrtVj;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t *pA,*pG;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int kCnt;
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     mve_pred16_t p0;
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t acc, acc0, acc1, acc2, acc3;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t vecGi;
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t vecGj,vecGj0,vecGj1,vecGj2,vecGj3;
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pA = pSrc->pData;
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pG = pDst->pData;
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     for(i=0 ;i < n ; i++)
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j+3 < n ; j+=4)
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 0) * n + i] = pA[(j + 0) * n + i];
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 1) * n + i] = pA[(j + 1) * n + i];
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 2) * n + i] = pA[(j + 2) * n + i];
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 3) * n + i] = pA[(j + 3) * n + i];
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i;
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc0 = vdupq_n_f32(0.0f);
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc1 = vdupq_n_f32(0.0f);
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc2 = vdupq_n_f32(0.0f);
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc3 = vdupq_n_f32(0.0f);
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           for(k=0; k < i ; k+=4)
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              p0 = vctp32q(kCnt);
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGi=vldrwq_z_f32(&pG[i * n + k],p0);
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj0=vldrwq_z_f32(&pG[(j + 0) * n + k],p0);
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj1=vldrwq_z_f32(&pG[(j + 1) * n + k],p0);
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj2=vldrwq_z_f32(&pG[(j + 2) * n + k],p0);
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj3=vldrwq_z_f32(&pG[(j + 3) * n + k],p0);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc0 = vfmaq_m(acc0, vecGi, vecGj0, p0);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc1 = vfmaq_m(acc1, vecGi, vecGj1, p0);
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc2 = vfmaq_m(acc2, vecGi, vecGj2, p0);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc3 = vfmaq_m(acc3, vecGi, vecGj3, p0);
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt -= 4;
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 0) * n + i] -= vecAddAcrossF32Mve(acc0);
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 1) * n + i] -= vecAddAcrossF32Mve(acc1);
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 2) * n + i] -= vecAddAcrossF32Mve(acc2);
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 3) * n + i] -= vecAddAcrossF32Mve(acc3);
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(; j < n ; j++)
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[j * n + i] = pA[j * n + i];
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 513


 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i;
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc = vdupq_n_f32(0.0f);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           for(k=0; k < i ; k+=4)
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              p0 = vctp32q(kCnt);
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGi=vldrwq_z_f32(&pG[i * n + k],p0);
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj=vldrwq_z_f32(&pG[j * n + k],p0);
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc = vfmaq_m(acc, vecGi, vecGj,p0);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt -= 4;
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[j * n + i] -= vecAddAcrossF32Mve(acc);
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        if (pG[i * n + i] <= 0.0f)
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          return(ARM_MATH_DECOMPOSITION_FAILURE);
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        invSqrtVj = 1.0f/sqrtf(pG[i * n + i]);
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i; j < n ; j++)
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          pG[j * n + i] = pG[j * n + i] * invSqrtVj ;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     }
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SUCCESS;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Return to application */
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   return (status);
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** }
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #else
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #if defined(ARM_MATH_NEON) && !defined(ARM_MATH_AUTOVECTORIZE)
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** arm_status arm_mat_cholesky_f32(
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****         arm_matrix_instance_f32 * pDst)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   arm_status status;                             /* status of matrix inverse */
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Check for matrix mismatch condition */
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pDst->numRows != pDst->numCols) ||
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pSrc->numRows != pDst->numRows)   )
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 514


 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   else
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int i,j,k;
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int n = pSrc->numRows;
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t invSqrtVj;
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t *pA,*pG;
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int kCnt;
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t acc, acc0, acc1, acc2, acc3;
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t vecGi;
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x4_t vecGj,vecGj0,vecGj1,vecGj2,vecGj3;
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     f32x2_t tmp = vdup_n_f32(0);    
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t sum=0.0f;
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t sum0=0.0f,sum1=0.0f,sum2=0.0f,sum3=0.0f;
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pA = pSrc->pData;
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pG = pDst->pData;
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     for(i=0 ;i < n ; i++)
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j+3 < n ; j+=4)
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 0) * n + i] = pA[(j + 0) * n + i];
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 1) * n + i] = pA[(j + 1) * n + i];
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 2) * n + i] = pA[(j + 2) * n + i];
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 3) * n + i] = pA[(j + 3) * n + i];
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc0 = vdupq_n_f32(0.0f);
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc1 = vdupq_n_f32(0.0f);
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc2 = vdupq_n_f32(0.0f);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc3 = vdupq_n_f32(0.0f);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i >> 2;
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           k=0;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           while(kCnt > 0)
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGi=vld1q_f32(&pG[i * n + k]);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj0=vld1q_f32(&pG[(j + 0) * n + k]);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj1=vld1q_f32(&pG[(j + 1) * n + k]);
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj2=vld1q_f32(&pG[(j + 2) * n + k]);
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj3=vld1q_f32(&pG[(j + 3) * n + k]);
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc0 = vfmaq_f32(acc0, vecGi, vecGj0);
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc1 = vfmaq_f32(acc1, vecGi, vecGj1);
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc2 = vfmaq_f32(acc2, vecGi, vecGj2);
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc3 = vfmaq_f32(acc3, vecGi, vecGj3);
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt--;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 515


 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              k+=4;
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #if __aarch64__
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum0 = vpadds_f32(vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0)));
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum1 = vpadds_f32(vpadd_f32(vget_low_f32(acc1), vget_high_f32(acc1)));
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum2 = vpadds_f32(vpadd_f32(vget_low_f32(acc2), vget_high_f32(acc2)));
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum3 = vpadds_f32(vpadd_f32(vget_low_f32(acc3), vget_high_f32(acc3)));
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #else
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           tmp = vpadd_f32(vget_low_f32(acc0), vget_high_f32(acc0));
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum0 = vget_lane_f32(tmp, 0) + vget_lane_f32(tmp, 1);
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           tmp = vpadd_f32(vget_low_f32(acc1), vget_high_f32(acc1));
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum1 = vget_lane_f32(tmp, 0) + vget_lane_f32(tmp, 1);
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           tmp = vpadd_f32(vget_low_f32(acc2), vget_high_f32(acc2));
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum2 = vget_lane_f32(tmp, 0) + vget_lane_f32(tmp, 1);
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           tmp = vpadd_f32(vget_low_f32(acc3), vget_high_f32(acc3));
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum3 = vget_lane_f32(tmp, 0) + vget_lane_f32(tmp, 1);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #endif
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i & 3;
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           while(kCnt > 0)
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              sum0 = sum0 + pG[i * n + k] * pG[(j + 0) * n + k];
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              sum1 = sum1 + pG[i * n + k] * pG[(j + 1) * n + k];
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              sum2 = sum2 + pG[i * n + k] * pG[(j + 2) * n + k];
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              sum3 = sum3 + pG[i * n + k] * pG[(j + 3) * n + k];
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt--;
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              k++;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 0) * n + i] -= sum0;
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 1) * n + i] -= sum1;
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 2) * n + i] -= sum2;
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[(j + 3) * n + i] -= sum3;
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(; j < n ; j++)
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[j * n + i] = pA[j * n + i];
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           acc = vdupq_n_f32(0.0f);
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i >> 2;
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           k=0;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           while(kCnt > 0)
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGi=vld1q_f32(&pG[i * n + k]);
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              vecGj=vld1q_f32(&pG[j * n + k]);
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              acc = vfmaq_f32(acc, vecGi, vecGj);
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 516


 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt--;
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              k+=4;
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #if __aarch64__
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum = vpadds_f32(vpadd_f32(vget_low_f32(acc), vget_high_f32(acc)));
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #else
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           tmp = vpadd_f32(vget_low_f32(acc), vget_high_f32(acc));
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           sum = vget_lane_f32(tmp, 0) + vget_lane_f32(tmp, 1);
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #endif
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           kCnt = i & 3;
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           while(kCnt > 0)
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              sum = sum + pG[i * n + k] * pG[(j + 0) * n + k];
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****             
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              kCnt--;
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              k++;
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[j * n + i] -= sum;
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        if (pG[i * n + i] <= 0.0f)
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          return(ARM_MATH_DECOMPOSITION_FAILURE);
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        invSqrtVj = 1.0f/sqrtf(pG[i * n + i]);
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i; j < n ; j++)
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          pG[j * n + i] = pG[j * n + i] * invSqrtVj ;
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     }
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SUCCESS;
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Return to application */
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   return (status);
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** }
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #else
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** arm_status arm_mat_cholesky_f32(
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****         arm_matrix_instance_f32 * pDst)
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** {
 10107              		.loc 42 370 1 is_stmt 1 view -0
 10108              		.cfi_startproc
 10109              		@ args = 0, pretend = 0, frame = 0
 10110              		@ frame_needed = 0, uses_anonymous_args = 0
 10111              		.loc 42 370 1 is_stmt 0 view .LVU3810
 10112 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 10113              	.LCFI70:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 517


 10114              		.cfi_def_cfa_offset 24
 10115              		.cfi_offset 3, -24
 10116              		.cfi_offset 4, -20
 10117              		.cfi_offset 5, -16
 10118              		.cfi_offset 6, -12
 10119              		.cfi_offset 7, -8
 10120              		.cfi_offset 14, -4
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   arm_status status;                             /* status of matrix inverse */
 10121              		.loc 42 372 3 is_stmt 1 view .LVU3811
 10122              	.LBB468:
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Check for matrix mismatch condition */
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pDst->numRows != pDst->numCols) ||
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****       (pSrc->numRows != pDst->numRows)   )
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   else
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   {
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int i,j,k;
 10123              		.loc 42 390 5 view .LVU3812
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     int n = pSrc->numRows;
 10124              		.loc 42 391 5 view .LVU3813
 10125              		.loc 42 391 17 is_stmt 0 view .LVU3814
 10126 0002 0688     		ldrh	r6, [r0]
 10127              	.LVL1477:
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t invSqrtVj;
 10128              		.loc 42 392 5 is_stmt 1 view .LVU3815
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     float32_t *pA,*pG;
 10129              		.loc 42 393 5 view .LVU3816
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pA = pSrc->pData;
 10130              		.loc 42 395 5 view .LVU3817
 10131              		.loc 42 395 8 is_stmt 0 view .LVU3818
 10132 0004 4768     		ldr	r7, [r0, #4]
 10133              	.LVL1478:
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     pG = pDst->pData;
 10134              		.loc 42 396 5 is_stmt 1 view .LVU3819
 10135              		.loc 42 396 8 is_stmt 0 view .LVU3820
 10136 0006 4D68     		ldr	r5, [r1, #4]
 10137              	.LVL1479:
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     for(i=0 ; i < n ; i++)
 10138              		.loc 42 399 5 is_stmt 1 view .LVU3821
 10139              		.loc 42 399 10 is_stmt 0 view .LVU3822
 10140 0008 0024     		movs	r4, #0
 10141              		.loc 42 399 5 view .LVU3823
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 518


 10142 000a 45E0     		b	.L413
 10143              	.LVL1480:
 10144              	.L415:
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           pG[j * n + i] = pA[j * n + i];
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           for(k=0; k < i ; k++)
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****              pG[j * n + i] = pG[j * n + i] - pG[i * n + k] * pG[j * n + k];
 10145              		.loc 42 407 14 is_stmt 1 discriminator 3 view .LVU3824
 10146              		.loc 42 407 32 is_stmt 0 discriminator 3 view .LVU3825
 10147 000c D1ED007A 		vldr.32	s15, [r1]
 10148              		.loc 42 407 55 discriminator 3 view .LVU3826
 10149 0010 06FB0432 		mla	r2, r6, r4, r3
 10150              		.loc 42 407 48 discriminator 3 view .LVU3827
 10151 0014 05EB8202 		add	r2, r5, r2, lsl #2
 10152 0018 92ED007A 		vldr.32	s14, [r2]
 10153              		.loc 42 407 71 discriminator 3 view .LVU3828
 10154 001c C218     		adds	r2, r0, r3
 10155              		.loc 42 407 64 discriminator 3 view .LVU3829
 10156 001e 05EB8202 		add	r2, r5, r2, lsl #2
 10157 0022 D2ED006A 		vldr.32	s13, [r2]
 10158              		.loc 42 407 60 discriminator 3 view .LVU3830
 10159 0026 27EE267A 		vmul.f32	s14, s14, s13
 10160              		.loc 42 407 44 discriminator 3 view .LVU3831
 10161 002a 77EEC77A 		vsub.f32	s15, s15, s14
 10162              		.loc 42 407 28 discriminator 3 view .LVU3832
 10163 002e C1ED007A 		vstr.32	s15, [r1]
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10164              		.loc 42 405 28 is_stmt 1 discriminator 3 view .LVU3833
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10165              		.loc 42 405 29 is_stmt 0 discriminator 3 view .LVU3834
 10166 0032 0133     		adds	r3, r3, #1
 10167              	.LVL1481:
 10168              	.L414:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10169              		.loc 42 405 20 is_stmt 1 discriminator 1 view .LVU3835
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10170              		.loc 42 405 11 is_stmt 0 discriminator 1 view .LVU3836
 10171 0034 9C42     		cmp	r4, r3
 10172 0036 E9DC     		bgt	.L415
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10173              		.loc 42 401 26 is_stmt 1 discriminator 2 view .LVU3837
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10174              		.loc 42 401 27 is_stmt 0 discriminator 2 view .LVU3838
 10175 0038 0CF1010C 		add	ip, ip, #1
 10176              	.LVL1482:
 10177              	.L420:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10178              		.loc 42 401 18 is_stmt 1 discriminator 1 view .LVU3839
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10179              		.loc 42 401 8 is_stmt 0 discriminator 1 view .LVU3840
 10180 003c B445     		cmp	ip, r6
 10181 003e 0ADA     		bge	.L424
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 519


 10182              		.loc 42 403 11 is_stmt 1 view .LVU3841
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 10183              		.loc 42 403 32 is_stmt 0 view .LVU3842
 10184 0040 06FB0CF0 		mul	r0, r6, ip
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 10185              		.loc 42 403 36 view .LVU3843
 10186 0044 0319     		adds	r3, r0, r4
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 10187              		.loc 42 403 13 view .LVU3844
 10188 0046 05EB8301 		add	r1, r5, r3, lsl #2
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 10189              		.loc 42 403 29 view .LVU3845
 10190 004a 07EB8303 		add	r3, r7, r3, lsl #2
 10191 004e 1B68     		ldr	r3, [r3]	@ float
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 10192              		.loc 42 403 25 view .LVU3846
 10193 0050 0B60     		str	r3, [r1]	@ float
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10194              		.loc 42 405 11 is_stmt 1 view .LVU3847
 10195              	.LVL1483:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10196              		.loc 42 405 16 is_stmt 0 view .LVU3848
 10197 0052 0023     		movs	r3, #0
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           {
 10198              		.loc 42 405 11 view .LVU3849
 10199 0054 EEE7     		b	.L414
 10200              	.LVL1484:
 10201              	.L424:
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****           }
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        if (pG[i * n + i] <= 0.0f)
 10202              		.loc 42 411 8 is_stmt 1 view .LVU3850
 10203              		.loc 42 411 21 is_stmt 0 view .LVU3851
 10204 0056 06FB0443 		mla	r3, r6, r4, r4
 10205              		.loc 42 411 14 view .LVU3852
 10206 005a 05EB8303 		add	r3, r5, r3, lsl #2
 10207 005e 93ED000A 		vldr.32	s0, [r3]
 10208              		.loc 42 411 11 view .LVU3853
 10209 0062 B5EEC00A 		vcmpe.f32	s0, #0
 10210 0066 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10211 006a 1BD9     		bls	.L421
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          return(ARM_MATH_DECOMPOSITION_FAILURE);
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        invSqrtVj = 1.0f/sqrtf(pG[i * n + i]);
 10212              		.loc 42 416 8 is_stmt 1 view .LVU3854
 10213              		.loc 42 416 25 is_stmt 0 view .LVU3855
 10214 006c FFF7FEFF 		bl	sqrtf
 10215              	.LVL1485:
 10216              		.loc 42 416 18 view .LVU3856
 10217 0070 F7EE007A 		vmov.f32	s15, #1.0e+0
 10218 0074 87EE807A 		vdiv.f32	s14, s15, s0
 10219              	.LVL1486:
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 10220              		.loc 42 417 8 is_stmt 1 view .LVU3857
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 520


 10221              		.loc 42 417 13 is_stmt 0 view .LVU3858
 10222 0078 2246     		mov	r2, r4
 10223              		.loc 42 417 8 view .LVU3859
 10224 007a 0AE0     		b	.L418
 10225              	.LVL1487:
 10226              	.L419:
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****          pG[j * n + i] = pG[j * n + i] * invSqrtVj ;
 10227              		.loc 42 419 10 is_stmt 1 discriminator 3 view .LVU3860
 10228              		.loc 42 419 35 is_stmt 0 discriminator 3 view .LVU3861
 10229 007c 06FB0243 		mla	r3, r6, r2, r4
 10230              		.loc 42 419 28 discriminator 3 view .LVU3862
 10231 0080 05EB8303 		add	r3, r5, r3, lsl #2
 10232 0084 D3ED007A 		vldr.32	s15, [r3]
 10233              		.loc 42 419 40 discriminator 3 view .LVU3863
 10234 0088 67EE877A 		vmul.f32	s15, s15, s14
 10235              		.loc 42 419 24 discriminator 3 view .LVU3864
 10236 008c C3ED007A 		vstr.32	s15, [r3]
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 10237              		.loc 42 417 26 is_stmt 1 discriminator 3 view .LVU3865
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 10238              		.loc 42 417 27 is_stmt 0 discriminator 3 view .LVU3866
 10239 0090 0132     		adds	r2, r2, #1
 10240              	.LVL1488:
 10241              	.L418:
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 10242              		.loc 42 417 18 is_stmt 1 discriminator 1 view .LVU3867
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        for(j=i ; j < n ; j++)
 10243              		.loc 42 417 8 is_stmt 0 discriminator 1 view .LVU3868
 10244 0092 B242     		cmp	r2, r6
 10245 0094 F2DB     		blt	.L419
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 10246              		.loc 42 399 23 is_stmt 1 discriminator 2 view .LVU3869
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 10247              		.loc 42 399 24 is_stmt 0 discriminator 2 view .LVU3870
 10248 0096 0134     		adds	r4, r4, #1
 10249              	.LVL1489:
 10250              	.L413:
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 10251              		.loc 42 399 15 is_stmt 1 discriminator 1 view .LVU3871
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     {
 10252              		.loc 42 399 5 is_stmt 0 discriminator 1 view .LVU3872
 10253 0098 B442     		cmp	r4, r6
 10254 009a 01DA     		bge	.L425
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10255              		.loc 42 401 13 view .LVU3873
 10256 009c A446     		mov	ip, r4
 10257 009e CDE7     		b	.L420
 10258              	.L425:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        {
 10259              		.loc 42 401 13 view .LVU3874
 10260              	.LBE468:
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     }
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****     status = ARM_MATH_SUCCESS;
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 521


 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   }
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** 
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   
 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   /* Return to application */
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****   return (status);
 10261              		.loc 42 429 10 view .LVU3875
 10262 00a0 0020     		movs	r0, #0
 10263              	.L417:
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c **** }
 10264              		.loc 42 430 1 view .LVU3876
 10265 00a2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 10266              	.LVL1490:
 10267              	.L421:
 10268              	.LBB469:
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_cholesky_f32.c ****        }
 10269              		.loc 42 413 16 view .LVU3877
 10270 00a4 6FF00600 		mvn	r0, #6
 10271 00a8 FBE7     		b	.L417
 10272              	.LBE469:
 10273              		.cfi_endproc
 10274              	.LFE157:
 10276              		.section	.text.arm_mat_solve_upper_triangular_f32,"ax",%progbits
 10277              		.align	1
 10278              		.global	arm_mat_solve_upper_triangular_f32
 10279              		.syntax unified
 10280              		.thumb
 10281              		.thumb_func
 10283              	arm_mat_solve_upper_triangular_f32:
 10284              	.LVL1491:
 10285              	.LFB158:
 10286              		.file 43 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_t
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Title:        arm_mat_solve_upper_triangular_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Description:  Solve linear system UT X = A with UT upper triangular matrix
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  * limitations under the License.
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 522


  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   @addtogroup MatrixInv
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   @{
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****    * @brief Solve UT . X = A where UT is an upper triangular matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****    * @param[in]  ut  The upper triangular matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****    * @param[in]  a  The matrix a
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****    * @param[out] dst The solution X of UT . X = A
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****    * @return The function returns ARM_MATH_SINGULAR, if the system can't be solved.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #include "arm_helium_utils.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_status arm_mat_solve_upper_triangular_f32(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * ut,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** arm_status status;                             /* status of matrix inverse */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Check for matrix mismatch condition */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   if ((ut->numRows != ut->numCols) ||
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (a->numRows != a->numCols) ||
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (ut->numRows != a->numRows)   )
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   else
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     int i,j,k,n;
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     n = dst->numRows;
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pX = dst->pData;
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pUT = ut->pData;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 523


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pA = a->pData;
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *ut_row;
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *a_col;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t invUT;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     f32x4_t vecA;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     f32x4_t vecX;
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     for(i=n-1; i >= 0 ; i--)
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       for(j=0; j+3 < n; j +=4)
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       {
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vecA = vld1q_f32(&pA[i * n + j]);
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             for(k=n-1; k > i; k--)
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 vecX = vld1q_f32(&pX[n*k+j]);          
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 vecA = vfmsq(vecA,vdupq_n_f32(pUT[n*i + k]),vecX);
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             if (pUT[n*i + i]==0.0f)
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             invUT = 1.0f / pUT[n*i + i];
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vecA = vmulq(vecA,vdupq_n_f32(invUT));
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****            
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vst1q(&pX[i*n+j],vecA);
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       }
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       for(; j < n; j ++)
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       {
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             a_col = &pA[j];
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             ut_row = &pUT[n*i];
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             for(k=n-1; k > i; k--)
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 tmp -= ut_row[k] * pX[n*k+j];
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             if (ut_row[i]==0.0f)
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             tmp = tmp / ut_row[i];
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             pX[i*n+j] = tmp;
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        }
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     }
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 524


 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Return to application */
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   return (status);
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** }
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #else
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #if defined(ARM_MATH_NEON) && !defined(ARM_MATH_AUTOVECTORIZE)
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_status arm_mat_solve_upper_triangular_f32(
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * ut,
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** arm_status status;                             /* status of matrix inverse */
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Check for matrix mismatch condition */
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   if ((ut->numRows != ut->numCols) ||
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (a->numRows != a->numCols) ||
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (ut->numRows != a->numRows)   )
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   else
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     int i,j,k,n;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     n = dst->numRows;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pX = dst->pData;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pUT = ut->pData;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pA = a->pData;
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *ut_row;
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *a_col;
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t invUT;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     f32x4_t vecA;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     f32x4_t vecX;
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     for(i=n-1; i >= 0 ; i--)
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       for(j=0; j+3 < n; j +=4)
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       {
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vecA = vld1q_f32(&pA[i * n + j]);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             for(k=n-1; k > i; k--)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 525


 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 vecX = vld1q_f32(&pX[n*k+j]);          
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 vecA = vfmsq_f32(vecA,vdupq_n_f32(pUT[n*i + k]),vecX);
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             if (pUT[n*i + i]==0.0f)
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             invUT = 1.0f / pUT[n*i + i];
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vecA = vmulq_f32(vecA,vdupq_n_f32(invUT));
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****            
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             vst1q_f32(&pX[i*n+j],vecA);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       for(; j < n; j ++)
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             a_col = &pA[j];
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             ut_row = &pUT[n*i];
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             for(k=n-1; k > i; k--)
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 tmp -= ut_row[k] * pX[n*k+j];
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             if (ut_row[i]==0.0f)
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             tmp = tmp / ut_row[i];
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             pX[i*n+j] = tmp;
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        }
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Return to application */
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   return (status);
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** }
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #else
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_status arm_mat_solve_upper_triangular_f32(
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * ut,
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 10287              		.loc 43 251 3 is_stmt 1 view -0
 10288              		.cfi_startproc
 10289              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 526


 10290              		@ frame_needed = 0, uses_anonymous_args = 0
 10291              		.loc 43 251 3 is_stmt 0 view .LVU3879
 10292 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 10293              	.LCFI71:
 10294              		.cfi_def_cfa_offset 28
 10295              		.cfi_offset 4, -28
 10296              		.cfi_offset 5, -24
 10297              		.cfi_offset 6, -20
 10298              		.cfi_offset 7, -16
 10299              		.cfi_offset 8, -12
 10300              		.cfi_offset 9, -8
 10301              		.cfi_offset 14, -4
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** arm_status status;                             /* status of matrix inverse */
 10302              		.loc 43 252 1 is_stmt 1 view .LVU3880
 10303              	.LBB470:
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Check for matrix mismatch condition */
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   if ((ut->numRows != ut->numCols) ||
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (a->numRows != a->numCols) ||
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****       (ut->numRows != a->numRows)   )
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   else
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   {
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     int i,j,k,n;
 10304              		.loc 43 271 5 view .LVU3881
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     n = dst->numRows;
 10305              		.loc 43 273 5 view .LVU3882
 10306              		.loc 43 273 12 is_stmt 0 view .LVU3883
 10307 0004 B2F800C0 		ldrh	ip, [r2]
 10308              	.LVL1492:
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pX = dst->pData;
 10309              		.loc 43 275 5 is_stmt 1 view .LVU3884
 10310              		.loc 43 275 16 is_stmt 0 view .LVU3885
 10311 0008 D2F804E0 		ldr	lr, [r2, #4]
 10312              	.LVL1493:
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pUT = ut->pData;
 10313              		.loc 43 276 5 is_stmt 1 view .LVU3886
 10314              		.loc 43 276 16 is_stmt 0 view .LVU3887
 10315 000c D0F80490 		ldr	r9, [r0, #4]
 10316              	.LVL1494:
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *pA = a->pData;
 10317              		.loc 43 277 5 is_stmt 1 view .LVU3888
 10318              		.loc 43 277 16 is_stmt 0 view .LVU3889
 10319 0010 D1F80480 		ldr	r8, [r1, #4]
 10320              	.LVL1495:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 527


 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *ut_row;
 10321              		.loc 43 279 5 is_stmt 1 view .LVU3890
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     float32_t *a_col;
 10322              		.loc 43 280 5 view .LVU3891
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     for(j=0; j < n; j ++)
 10323              		.loc 43 282 5 view .LVU3892
 10324              		.loc 43 282 10 is_stmt 0 view .LVU3893
 10325 0014 0024     		movs	r4, #0
 10326              	.LVL1496:
 10327              	.L427:
 10328              		.loc 43 282 14 is_stmt 1 discriminator 1 view .LVU3894
 10329              		.loc 43 282 5 is_stmt 0 discriminator 1 view .LVU3895
 10330 0016 6445     		cmp	r4, ip
 10331 0018 34DA     		bge	.L436
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        a_col = &pA[j];
 10332              		.loc 43 284 8 is_stmt 1 view .LVU3896
 10333              		.loc 43 284 19 is_stmt 0 view .LVU3897
 10334 001a 2746     		mov	r7, r4
 10335              	.LVL1497:
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        for(i=n-1; i >= 0 ; i--)
 10336              		.loc 43 286 8 is_stmt 1 view .LVU3898
 10337              		.loc 43 286 13 is_stmt 0 view .LVU3899
 10338 001c 0CF1FF36 		add	r6, ip, #-1
 10339              	.LVL1498:
 10340              		.loc 43 286 13 view .LVU3900
 10341 0020 3146     		mov	r1, r6
 10342              		.loc 43 286 8 view .LVU3901
 10343 0022 1FE0     		b	.L428
 10344              	.LVL1499:
 10345              	.L430:
 10346              	.LBB471:
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        {
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             ut_row = &pUT[n*i];
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             for(k=n-1; k > i; k--)
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****                 tmp -= ut_row[k] * pX[n*k+j];
 10347              		.loc 43 294 17 is_stmt 1 discriminator 3 view .LVU3902
 10348              		.loc 43 294 30 is_stmt 0 discriminator 3 view .LVU3903
 10349 0024 00EB8302 		add	r2, r0, r3, lsl #2
 10350 0028 D2ED007A 		vldr.32	s15, [r2]
 10351              		.loc 43 294 42 discriminator 3 view .LVU3904
 10352 002c 0CFB0342 		mla	r2, ip, r3, r4
 10353              		.loc 43 294 38 discriminator 3 view .LVU3905
 10354 0030 0EEB8202 		add	r2, lr, r2, lsl #2
 10355 0034 D2ED006A 		vldr.32	s13, [r2]
 10356              		.loc 43 294 34 discriminator 3 view .LVU3906
 10357 0038 67EEA67A 		vmul.f32	s15, s15, s13
 10358              		.loc 43 294 21 discriminator 3 view .LVU3907
 10359 003c 37EE677A 		vsub.f32	s14, s14, s15
 10360              	.LVL1500:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 528


 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10361              		.loc 43 292 31 is_stmt 1 discriminator 3 view .LVU3908
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10362              		.loc 43 292 32 is_stmt 0 discriminator 3 view .LVU3909
 10363 0040 013B     		subs	r3, r3, #1
 10364              	.LVL1501:
 10365              	.L429:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10366              		.loc 43 292 24 is_stmt 1 discriminator 1 view .LVU3910
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10367              		.loc 43 292 13 is_stmt 0 discriminator 1 view .LVU3911
 10368 0042 9942     		cmp	r1, r3
 10369 0044 EEDB     		blt	.L430
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             if (ut_row[i]==0.0f)
 10370              		.loc 43 297 13 is_stmt 1 view .LVU3912
 10371              		.loc 43 297 23 is_stmt 0 view .LVU3913
 10372 0046 00EB8100 		add	r0, r0, r1, lsl #2
 10373              	.LVL1502:
 10374              		.loc 43 297 23 view .LVU3914
 10375 004a D0ED007A 		vldr.32	s15, [r0]
 10376              		.loc 43 297 16 view .LVU3915
 10377 004e F5EE407A 		vcmp.f32	s15, #0
 10378 0052 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10379 0056 17D0     		beq	.L434
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             tmp = tmp / ut_row[i];
 10380              		.loc 43 301 13 is_stmt 1 discriminator 2 view .LVU3916
 10381              		.loc 43 301 17 is_stmt 0 discriminator 2 view .LVU3917
 10382 0058 C7EE276A 		vdiv.f32	s13, s14, s15
 10383              	.LVL1503:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             pX[i*n+j] = tmp;
 10384              		.loc 43 302 13 is_stmt 1 discriminator 2 view .LVU3918
 10385              		.loc 43 302 15 is_stmt 0 discriminator 2 view .LVU3919
 10386 005c 7544     		add	r5, r5, lr
 10387              		.loc 43 302 23 discriminator 2 view .LVU3920
 10388 005e C5ED006A 		vstr.32	s13, [r5]
 10389              	.LBE471:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        {
 10390              		.loc 43 286 28 is_stmt 1 discriminator 2 view .LVU3921
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        {
 10391              		.loc 43 286 29 is_stmt 0 discriminator 2 view .LVU3922
 10392 0062 0139     		subs	r1, r1, #1
 10393              	.LVL1504:
 10394              	.L428:
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        {
 10395              		.loc 43 286 19 is_stmt 1 discriminator 1 view .LVU3923
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        {
 10396              		.loc 43 286 8 is_stmt 0 discriminator 1 view .LVU3924
 10397 0064 0029     		cmp	r1, #0
 10398 0066 0BDB     		blt	.L437
 10399              	.LBB472:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 10400              		.loc 43 288 13 is_stmt 1 view .LVU3925
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 529


 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 10401              		.loc 43 288 28 is_stmt 0 view .LVU3926
 10402 0068 0CFB01F3 		mul	r3, ip, r1
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 10403              		.loc 43 288 20 view .LVU3927
 10404 006c 09EB8300 		add	r0, r9, r3, lsl #2
 10405              	.LVL1505:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 10406              		.loc 43 290 13 is_stmt 1 view .LVU3928
 10407 0070 3B44     		add	r3, r3, r7
 10408 0072 9D00     		lsls	r5, r3, #2
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 10409              		.loc 43 290 32 is_stmt 0 view .LVU3929
 10410 0074 08EB8303 		add	r3, r8, r3, lsl #2
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             
 10411              		.loc 43 290 23 view .LVU3930
 10412 0078 93ED007A 		vldr.32	s14, [r3]
 10413              	.LVL1506:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10414              		.loc 43 292 13 is_stmt 1 view .LVU3931
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10415              		.loc 43 292 18 is_stmt 0 view .LVU3932
 10416 007c 3346     		mov	r3, r6
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10417              		.loc 43 292 13 view .LVU3933
 10418 007e E0E7     		b	.L429
 10419              	.LVL1507:
 10420              	.L437:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             {
 10421              		.loc 43 292 13 view .LVU3934
 10422              	.LBE472:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 10423              		.loc 43 282 21 is_stmt 1 discriminator 2 view .LVU3935
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 10424              		.loc 43 282 23 is_stmt 0 discriminator 2 view .LVU3936
 10425 0080 0134     		adds	r4, r4, #1
 10426              	.LVL1508:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 10427              		.loc 43 282 23 discriminator 2 view .LVU3937
 10428 0082 C8E7     		b	.L427
 10429              	.LVL1509:
 10430              	.L436:
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     {
 10431              		.loc 43 282 23 discriminator 2 view .LVU3938
 10432              	.LBE470:
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****        }
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     }
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   }
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** 
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   /* Return to application */
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****   return (status);
 10433              		.loc 43 312 10 view .LVU3939
 10434 0084 0020     		movs	r0, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 530


 10435              	.LBB474:
 10436 0086 01E0     		b	.L431
 10437              	.LVL1510:
 10438              	.L434:
 10439              	.LBB473:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 10440              		.loc 43 299 21 view .LVU3940
 10441 0088 6FF00400 		mvn	r0, #4
 10442              	.LVL1511:
 10443              	.L431:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c ****             }
 10444              		.loc 43 299 21 view .LVU3941
 10445              	.LBE473:
 10446              	.LBE474:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f32.c **** }
 10447              		.loc 43 313 1 view .LVU3942
 10448 008c BDE8F083 		pop	{r4, r5, r6, r7, r8, r9, pc}
 10449              		.loc 43 313 1 view .LVU3943
 10450              		.cfi_endproc
 10451              	.LFE158:
 10453              		.section	.text.arm_mat_solve_lower_triangular_f32,"ax",%progbits
 10454              		.align	1
 10455              		.global	arm_mat_solve_lower_triangular_f32
 10456              		.syntax unified
 10457              		.thumb
 10458              		.thumb_func
 10460              	arm_mat_solve_lower_triangular_f32:
 10461              	.LVL1512:
 10462              	.LFB159:
 10463              		.file 44 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_t
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Title:        arm_mat_solve_lower_triangular_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Description:  Solve linear system LT X = A with LT lower triangular matrix
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 531


  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   @addtogroup MatrixInv
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    * @brief Solve LT . X = A where LT is a lower triangular matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    * @param[in]  lt  The lower triangular matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    * @param[in]  a  The matrix a
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    * @param[out] dst The solution X of LT . X = A
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    * @return The function returns ARM_MATH_SINGULAR, if the system can't be solved.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****    */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #include "arm_helium_utils.h"
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status arm_mat_solve_lower_triangular_f32(
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * lt,
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status status;                             /* status of matrix inverse */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Check for matrix mismatch condition */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   if ((lt->numRows != lt->numCols) ||
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (a->numRows != a->numCols) ||
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (lt->numRows != a->numRows)   )
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   else
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* a1 b1 c1   x1 = a1
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****           b2 c2   x2   a2
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****              c3   x3   a3
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x3 = a3 / c3 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x2 = (a2 - c2 x3) / b2
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     */
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 532


  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     int i,j,k,n;
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     n = dst->numRows;
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pX = dst->pData;
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pLT = lt->pData;
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pA = a->pData;
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *lt_row;
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *a_col;
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t invLT;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     f32x4_t vecA;
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     f32x4_t vecX;
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     for(i=0; i < n ; i++)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       for(j=0; j+3 < n; j += 4)
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       {
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vecA = vld1q_f32(&pA[i * n + j]);
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             for(k=0; k < i; k++)
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 vecX = vld1q_f32(&pX[n*k+j]);
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 vecA = vfmsq(vecA,vdupq_n_f32(pLT[n*i + k]),vecX);
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             if (pLT[n*i + i]==0.0f)
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             invLT = 1.0f / pLT[n*i + i];
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vecA = vmulq(vecA,vdupq_n_f32(invLT));
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vst1q(&pX[i*n+j],vecA);
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        }
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        for(; j < n; j ++)
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             a_col = &pA[j];
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             lt_row = &pLT[n*i];
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             for(k=0; k < i; k++)
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 tmp -= lt_row[k] * pX[n*k+j];
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             if (lt_row[i]==0.0f)
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             tmp = tmp / lt_row[i];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 533


 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             pX[i*n+j] = tmp;
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****         }
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     }
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Return to application */
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   return (status);
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** }
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #else
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #if defined(ARM_MATH_NEON) && !defined(ARM_MATH_AUTOVECTORIZE)
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status arm_mat_solve_lower_triangular_f32(
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * lt,
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status status;                             /* status of matrix inverse */
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Check for matrix mismatch condition */
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   if ((lt->numRows != lt->numCols) ||
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (a->numRows != a->numCols) ||
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (lt->numRows != a->numRows)   )
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   else
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* a1 b1 c1   x1 = a1
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****           b2 c2   x2   a2
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****              c3   x3   a3
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x3 = a3 / c3 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x2 = (a2 - c2 x3) / b2
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     */
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     int i,j,k,n;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     n = dst->numRows;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pX = dst->pData;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pLT = lt->pData;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pA = a->pData;
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *lt_row;
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *a_col;
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t invLT;
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 534


 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     f32x4_t vecA;
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     f32x4_t vecX;
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     for(i=0; i < n ; i++)
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       for(j=0; j+3 < n; j += 4)
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       {
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vecA = vld1q_f32(&pA[i * n + j]);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             for(k=0; k < i; k++)
 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 vecX = vld1q_f32(&pX[n*k+j]);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 vecA = vfmsq_f32(vecA,vdupq_n_f32(pLT[n*i + k]),vecX);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             if (pLT[n*i + i]==0.0f)
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             invLT = 1.0f / pLT[n*i + i];
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vecA = vmulq_f32(vecA,vdupq_n_f32(invLT));
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             vst1q_f32(&pX[i*n+j],vecA);
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        }
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        for(; j < n; j ++)
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             a_col = &pA[j];
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             lt_row = &pLT[n*i];
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             for(k=0; k < i; k++)
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 tmp -= lt_row[k] * pX[n*k+j];
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             if (lt_row[i]==0.0f)
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             tmp = tmp / lt_row[i];
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             pX[i*n+j] = tmp;
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****         }
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     }
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Return to application */
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   return (status);
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** }
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #else
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status arm_mat_solve_lower_triangular_f32(
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 535


 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * lt,
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   const arm_matrix_instance_f32 * a,
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_matrix_instance_f32 * dst)
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 10464              		.loc 44 259 3 is_stmt 1 view -0
 10465              		.cfi_startproc
 10466              		@ args = 0, pretend = 0, frame = 0
 10467              		@ frame_needed = 0, uses_anonymous_args = 0
 10468              		.loc 44 259 3 is_stmt 0 view .LVU3945
 10469 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 10470              	.LCFI72:
 10471              		.cfi_def_cfa_offset 24
 10472              		.cfi_offset 4, -24
 10473              		.cfi_offset 5, -20
 10474              		.cfi_offset 6, -16
 10475              		.cfi_offset 7, -12
 10476              		.cfi_offset 8, -8
 10477              		.cfi_offset 14, -4
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   arm_status status;                             /* status of matrix inverse */
 10478              		.loc 44 260 3 is_stmt 1 view .LVU3946
 10479              	.LBB475:
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Check for matrix mismatch condition */
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   if ((lt->numRows != lt->numCols) ||
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (a->numRows != a->numCols) ||
 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****       (lt->numRows != a->numRows)   )
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   else
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   {
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     /* a1 b1 c1   x1 = a1
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****           b2 c2   x2   a2
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****              c3   x3   a3
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x3 = a3 / c3 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     x2 = (a2 - c2 x3) / b2
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     */
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     int i,j,k,n;
 10480              		.loc 44 285 5 view .LVU3947
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     n = dst->numRows;
 10481              		.loc 44 287 5 view .LVU3948
 10482              		.loc 44 287 12 is_stmt 0 view .LVU3949
 10483 0004 B2F800C0 		ldrh	ip, [r2]
 10484              	.LVL1513:
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pX = dst->pData;
 10485              		.loc 44 289 5 is_stmt 1 view .LVU3950
 10486              		.loc 44 289 16 is_stmt 0 view .LVU3951
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 536


 10487 0008 D2F804E0 		ldr	lr, [r2, #4]
 10488              	.LVL1514:
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pLT = lt->pData;
 10489              		.loc 44 290 5 is_stmt 1 view .LVU3952
 10490              		.loc 44 290 16 is_stmt 0 view .LVU3953
 10491 000c D0F80480 		ldr	r8, [r0, #4]
 10492              	.LVL1515:
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *pA = a->pData;
 10493              		.loc 44 291 5 is_stmt 1 view .LVU3954
 10494              		.loc 44 291 16 is_stmt 0 view .LVU3955
 10495 0010 4F68     		ldr	r7, [r1, #4]
 10496              	.LVL1516:
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *lt_row;
 10497              		.loc 44 293 5 is_stmt 1 view .LVU3956
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     float32_t *a_col;
 10498              		.loc 44 294 5 view .LVU3957
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     for(j=0; j < n; j ++)
 10499              		.loc 44 296 5 view .LVU3958
 10500              		.loc 44 296 10 is_stmt 0 view .LVU3959
 10501 0012 0024     		movs	r4, #0
 10502              	.LVL1517:
 10503              	.L439:
 10504              		.loc 44 296 14 is_stmt 1 discriminator 1 view .LVU3960
 10505              		.loc 44 296 5 is_stmt 0 discriminator 1 view .LVU3961
 10506 0014 6445     		cmp	r4, ip
 10507 0016 32DA     		bge	.L448
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        a_col = &pA[j];
 10508              		.loc 44 298 8 is_stmt 1 view .LVU3962
 10509              		.loc 44 298 19 is_stmt 0 view .LVU3963
 10510 0018 2646     		mov	r6, r4
 10511              	.LVL1518:
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        for(i=0; i < n ; i++)
 10512              		.loc 44 300 8 is_stmt 1 view .LVU3964
 10513              		.loc 44 300 13 is_stmt 0 view .LVU3965
 10514 001a 0021     		movs	r1, #0
 10515              		.loc 44 300 8 view .LVU3966
 10516 001c 1FE0     		b	.L440
 10517              	.LVL1519:
 10518              	.L442:
 10519              	.LBB476:
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             lt_row = &pLT[n*i];
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             float32_t tmp=a_col[i * n];
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             for(k=0; k < i; k++)
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****                 tmp -= lt_row[k] * pX[n*k+j];
 10520              		.loc 44 308 17 is_stmt 1 discriminator 3 view .LVU3967
 10521              		.loc 44 308 30 is_stmt 0 discriminator 3 view .LVU3968
 10522 001e 00EB8302 		add	r2, r0, r3, lsl #2
 10523 0022 D2ED007A 		vldr.32	s15, [r2]
 10524              		.loc 44 308 42 discriminator 3 view .LVU3969
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 537


 10525 0026 0CFB0342 		mla	r2, ip, r3, r4
 10526              		.loc 44 308 38 discriminator 3 view .LVU3970
 10527 002a 0EEB8202 		add	r2, lr, r2, lsl #2
 10528 002e D2ED006A 		vldr.32	s13, [r2]
 10529              		.loc 44 308 34 discriminator 3 view .LVU3971
 10530 0032 67EEA67A 		vmul.f32	s15, s15, s13
 10531              		.loc 44 308 21 discriminator 3 view .LVU3972
 10532 0036 37EE677A 		vsub.f32	s14, s14, s15
 10533              	.LVL1520:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10534              		.loc 44 306 29 is_stmt 1 discriminator 3 view .LVU3973
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10535              		.loc 44 306 30 is_stmt 0 discriminator 3 view .LVU3974
 10536 003a 0133     		adds	r3, r3, #1
 10537              	.LVL1521:
 10538              	.L441:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10539              		.loc 44 306 22 is_stmt 1 discriminator 1 view .LVU3975
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10540              		.loc 44 306 13 is_stmt 0 discriminator 1 view .LVU3976
 10541 003c 9942     		cmp	r1, r3
 10542 003e EEDC     		bgt	.L442
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             if (lt_row[i]==0.0f)
 10543              		.loc 44 311 13 is_stmt 1 view .LVU3977
 10544              		.loc 44 311 23 is_stmt 0 view .LVU3978
 10545 0040 00EB8100 		add	r0, r0, r1, lsl #2
 10546              	.LVL1522:
 10547              		.loc 44 311 23 view .LVU3979
 10548 0044 D0ED007A 		vldr.32	s15, [r0]
 10549              		.loc 44 311 16 view .LVU3980
 10550 0048 F5EE407A 		vcmp.f32	s15, #0
 10551 004c F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 10552 0050 17D0     		beq	.L446
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****               return(ARM_MATH_SINGULAR);
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             tmp = tmp / lt_row[i];
 10553              		.loc 44 315 13 is_stmt 1 discriminator 2 view .LVU3981
 10554              		.loc 44 315 17 is_stmt 0 discriminator 2 view .LVU3982
 10555 0052 C7EE276A 		vdiv.f32	s13, s14, s15
 10556              	.LVL1523:
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             pX[i*n+j] = tmp;
 10557              		.loc 44 316 13 is_stmt 1 discriminator 2 view .LVU3983
 10558              		.loc 44 316 15 is_stmt 0 discriminator 2 view .LVU3984
 10559 0056 7544     		add	r5, r5, lr
 10560              		.loc 44 316 23 discriminator 2 view .LVU3985
 10561 0058 C5ED006A 		vstr.32	s13, [r5]
 10562              	.LBE476:
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 10563              		.loc 44 300 25 is_stmt 1 discriminator 2 view .LVU3986
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 10564              		.loc 44 300 26 is_stmt 0 discriminator 2 view .LVU3987
 10565 005c 0131     		adds	r1, r1, #1
 10566              	.LVL1524:
 10567              	.L440:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 538


 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 10568              		.loc 44 300 17 is_stmt 1 discriminator 1 view .LVU3988
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        {
 10569              		.loc 44 300 8 is_stmt 0 discriminator 1 view .LVU3989
 10570 005e 6145     		cmp	r1, ip
 10571 0060 0BDA     		bge	.L449
 10572              	.LBB477:
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 10573              		.loc 44 302 13 is_stmt 1 view .LVU3990
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 10574              		.loc 44 302 28 is_stmt 0 view .LVU3991
 10575 0062 0CFB01F3 		mul	r3, ip, r1
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 10576              		.loc 44 302 20 view .LVU3992
 10577 0066 08EB8300 		add	r0, r8, r3, lsl #2
 10578              	.LVL1525:
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 10579              		.loc 44 304 13 is_stmt 1 view .LVU3993
 10580 006a 3344     		add	r3, r3, r6
 10581 006c 9D00     		lsls	r5, r3, #2
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 10582              		.loc 44 304 32 is_stmt 0 view .LVU3994
 10583 006e 07EB8303 		add	r3, r7, r3, lsl #2
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             
 10584              		.loc 44 304 23 view .LVU3995
 10585 0072 93ED007A 		vldr.32	s14, [r3]
 10586              	.LVL1526:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10587              		.loc 44 306 13 is_stmt 1 view .LVU3996
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10588              		.loc 44 306 18 is_stmt 0 view .LVU3997
 10589 0076 0023     		movs	r3, #0
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10590              		.loc 44 306 13 view .LVU3998
 10591 0078 E0E7     		b	.L441
 10592              	.LVL1527:
 10593              	.L449:
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             {
 10594              		.loc 44 306 13 view .LVU3999
 10595              	.LBE477:
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 10596              		.loc 44 296 21 is_stmt 1 discriminator 2 view .LVU4000
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 10597              		.loc 44 296 23 is_stmt 0 discriminator 2 view .LVU4001
 10598 007a 0134     		adds	r4, r4, #1
 10599              	.LVL1528:
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 10600              		.loc 44 296 23 discriminator 2 view .LVU4002
 10601 007c CAE7     		b	.L439
 10602              	.LVL1529:
 10603              	.L448:
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     {
 10604              		.loc 44 296 23 discriminator 2 view .LVU4003
 10605              	.LBE475:
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****        }
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 539


 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****     status = ARM_MATH_SUCCESS;
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   }
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** 
 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   /* Return to application */
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****   return (status);
 10606              		.loc 44 325 10 view .LVU4004
 10607 007e 0020     		movs	r0, #0
 10608              	.LBB479:
 10609 0080 01E0     		b	.L443
 10610              	.LVL1530:
 10611              	.L446:
 10612              	.LBB478:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 10613              		.loc 44 313 21 view .LVU4005
 10614 0082 6FF00400 		mvn	r0, #4
 10615              	.LVL1531:
 10616              	.L443:
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c ****             }
 10617              		.loc 44 313 21 view .LVU4006
 10618              	.LBE478:
 10619              	.LBE479:
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f32.c **** }
 10620              		.loc 44 326 1 view .LVU4007
 10621 0086 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 10622              		.loc 44 326 1 view .LVU4008
 10623              		.cfi_endproc
 10624              	.LFE159:
 10626              		.section	.text.arm_mat_solve_upper_triangular_f64,"ax",%progbits
 10627              		.align	1
 10628              		.global	arm_mat_solve_upper_triangular_f64
 10629              		.syntax unified
 10630              		.thumb
 10631              		.thumb_func
 10633              	arm_mat_solve_upper_triangular_f64:
 10634              	.LVL1532:
 10635              	.LFB160:
 10636              		.file 45 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_t
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Title:        arm_mat_solve_upper_triangular_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Description:  Solve linear system UT X = A with UT upper triangular matrix
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 540


  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** /**
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   @ingroup groupMatrix
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  */
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** /**
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   @addtogroup MatrixInv
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   @{
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****  */
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****    * @brief Solve UT . X = A where UT is an upper triangular matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****    * @param[in]  ut  The upper triangular matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****    * @param[in]  a  The matrix a
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****    * @param[out] dst The solution X of UT . X = A
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****    * @return The function returns ARM_MATH_SINGULAR, if the system can't be solved.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   arm_status arm_mat_solve_upper_triangular_f64(
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   const arm_matrix_instance_f64 * ut,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   const arm_matrix_instance_f64 * a,
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   arm_matrix_instance_f64 * dst)
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   {
 10637              		.loc 45 53 3 is_stmt 1 view -0
 10638              		.cfi_startproc
 10639              		@ args = 0, pretend = 0, frame = 24
 10640              		@ frame_needed = 0, uses_anonymous_args = 0
 10641              		.loc 45 53 3 is_stmt 0 view .LVU4010
 10642 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 10643              	.LCFI73:
 10644              		.cfi_def_cfa_offset 36
 10645              		.cfi_offset 4, -36
 10646              		.cfi_offset 5, -32
 10647              		.cfi_offset 6, -28
 10648              		.cfi_offset 7, -24
 10649              		.cfi_offset 8, -20
 10650              		.cfi_offset 9, -16
 10651              		.cfi_offset 10, -12
 10652              		.cfi_offset 11, -8
 10653              		.cfi_offset 14, -4
 10654 0004 2DED028B 		vpush.64	{d8}
 10655              	.LCFI74:
 10656              		.cfi_def_cfa_offset 44
 10657              		.cfi_offset 80, -44
 10658              		.cfi_offset 81, -40
 10659 0008 87B0     		sub	sp, sp, #28
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 541


 10660              	.LCFI75:
 10661              		.cfi_def_cfa_offset 72
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** arm_status status;                             /* status of matrix inverse */
 10662              		.loc 45 54 1 is_stmt 1 view .LVU4011
 10663              	.LBB480:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   /* Check for matrix mismatch condition */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   if ((ut->numRows != ut->numCols) ||
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****       (a->numRows != a->numCols) ||
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****       (ut->numRows != a->numRows)   )
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   }
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   else
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     int i,j,k,n;
 10664              		.loc 45 73 5 view .LVU4012
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     n = dst->numRows;
 10665              		.loc 45 75 5 view .LVU4013
 10666              		.loc 45 75 12 is_stmt 0 view .LVU4014
 10667 000a B2F80090 		ldrh	r9, [r2]
 10668              	.LVL1533:
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     float64_t *pX = dst->pData;
 10669              		.loc 45 77 5 is_stmt 1 view .LVU4015
 10670              		.loc 45 77 16 is_stmt 0 view .LVU4016
 10671 000e D2F804A0 		ldr	r10, [r2, #4]
 10672              	.LVL1534:
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     float64_t *pUT = ut->pData;
 10673              		.loc 45 78 5 is_stmt 1 view .LVU4017
 10674              		.loc 45 78 16 is_stmt 0 view .LVU4018
 10675 0012 4368     		ldr	r3, [r0, #4]
 10676 0014 0493     		str	r3, [sp, #16]
 10677              	.LVL1535:
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     float64_t *pA = a->pData;
 10678              		.loc 45 79 5 is_stmt 1 view .LVU4019
 10679              		.loc 45 79 16 is_stmt 0 view .LVU4020
 10680 0016 4B68     		ldr	r3, [r1, #4]
 10681              	.LVL1536:
 10682              		.loc 45 79 16 view .LVU4021
 10683 0018 0593     		str	r3, [sp, #20]
 10684              	.LVL1537:
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     float64_t *ut_row;
 10685              		.loc 45 81 5 is_stmt 1 view .LVU4022
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     float64_t *a_col;
 10686              		.loc 45 82 5 view .LVU4023
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 542


  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     for(j=0; j < n; j ++)
 10687              		.loc 45 84 5 view .LVU4024
 10688              		.loc 45 84 10 is_stmt 0 view .LVU4025
 10689 001a 4FF0000B 		mov	fp, #0
 10690              	.LVL1538:
 10691              	.L451:
 10692              		.loc 45 84 14 is_stmt 1 discriminator 1 view .LVU4026
 10693              		.loc 45 84 5 is_stmt 0 discriminator 1 view .LVU4027
 10694 001e CB45     		cmp	fp, r9
 10695 0020 48DA     		bge	.L460
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     {
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        a_col = &pA[j];
 10696              		.loc 45 86 8 is_stmt 1 view .LVU4028
 10697              		.loc 45 86 19 is_stmt 0 view .LVU4029
 10698 0022 CDF808B0 		str	fp, [sp, #8]
 10699              	.LVL1539:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        for(i=n-1; i >= 0 ; i--)
 10700              		.loc 45 88 8 is_stmt 1 view .LVU4030
 10701              		.loc 45 88 13 is_stmt 0 view .LVU4031
 10702 0026 09F1FF33 		add	r3, r9, #-1
 10703 002a 0393     		str	r3, [sp, #12]
 10704              	.LVL1540:
 10705              		.loc 45 88 13 view .LVU4032
 10706 002c 1D46     		mov	r5, r3
 10707              		.loc 45 88 8 view .LVU4033
 10708 002e 2CE0     		b	.L452
 10709              	.LVL1541:
 10710              	.L454:
 10711              	.LBB481:
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        {
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             ut_row = &pUT[n*i];
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             float64_t tmp=a_col[i * n];
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             for(k=n-1; k > i; k--)
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****                 tmp -= ut_row[k] * pX[n*k+j];
 10712              		.loc 45 96 17 is_stmt 1 discriminator 3 view .LVU4034
 10713              		.loc 45 96 30 is_stmt 0 discriminator 3 view .LVU4035
 10714 0030 08EBC401 		add	r1, r8, r4, lsl #3
 10715              		.loc 45 96 42 discriminator 3 view .LVU4036
 10716 0034 09FB04B3 		mla	r3, r9, r4, fp
 10717              		.loc 45 96 38 discriminator 3 view .LVU4037
 10718 0038 0AEBC303 		add	r3, r10, r3, lsl #3
 10719              		.loc 45 96 34 discriminator 3 view .LVU4038
 10720 003c D3E90023 		ldrd	r2, [r3]
 10721 0040 D1E90001 		ldrd	r0, [r1]
 10722 0044 FFF7FEFF 		bl	__aeabi_dmul
 10723              	.LVL1542:
 10724 0048 0246     		mov	r2, r0
 10725 004a 0B46     		mov	r3, r1
 10726              		.loc 45 96 21 discriminator 3 view .LVU4039
 10727 004c 3046     		mov	r0, r6
 10728 004e 3946     		mov	r1, r7
 10729 0050 FFF7FEFF 		bl	__aeabi_dsub
 10730              	.LVL1543:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 543


 10731 0054 0646     		mov	r6, r0
 10732              	.LVL1544:
 10733              		.loc 45 96 21 discriminator 3 view .LVU4040
 10734 0056 0F46     		mov	r7, r1
 10735              	.LVL1545:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10736              		.loc 45 94 31 is_stmt 1 discriminator 3 view .LVU4041
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10737              		.loc 45 94 32 is_stmt 0 discriminator 3 view .LVU4042
 10738 0058 013C     		subs	r4, r4, #1
 10739              	.LVL1546:
 10740              	.L453:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10741              		.loc 45 94 24 is_stmt 1 discriminator 1 view .LVU4043
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10742              		.loc 45 94 13 is_stmt 0 discriminator 1 view .LVU4044
 10743 005a A542     		cmp	r5, r4
 10744 005c E8DB     		blt	.L454
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             if (ut_row[i]==0.0f)
 10745              		.loc 45 99 13 is_stmt 1 view .LVU4045
 10746              		.loc 45 99 23 is_stmt 0 view .LVU4046
 10747 005e 08EBC508 		add	r8, r8, r5, lsl #3
 10748              	.LVL1547:
 10749              		.loc 45 99 23 view .LVU4047
 10750 0062 98ED008B 		vldr.64	d8, [r8]
 10751              		.loc 45 99 16 view .LVU4048
 10752 0066 0022     		movs	r2, #0
 10753 0068 0023     		movs	r3, #0
 10754 006a 51EC180B 		vmov	r0, r1, d8
 10755 006e FFF7FEFF 		bl	__aeabi_dcmpeq
 10756              	.LVL1548:
 10757 0072 08BB     		cbnz	r0, .L458
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****               return(ARM_MATH_SINGULAR);
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             }
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             tmp = tmp / ut_row[i];
 10758              		.loc 45 103 13 is_stmt 1 discriminator 2 view .LVU4049
 10759              		.loc 45 103 17 is_stmt 0 discriminator 2 view .LVU4050
 10760 0074 53EC182B 		vmov	r2, r3, d8
 10761 0078 3046     		mov	r0, r6
 10762 007a 3946     		mov	r1, r7
 10763 007c FFF7FEFF 		bl	__aeabi_ddiv
 10764              	.LVL1549:
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             pX[i*n+j] = tmp;
 10765              		.loc 45 104 13 is_stmt 1 discriminator 2 view .LVU4051
 10766              		.loc 45 104 15 is_stmt 0 discriminator 2 view .LVU4052
 10767 0080 019B     		ldr	r3, [sp, #4]
 10768 0082 5344     		add	r3, r3, r10
 10769              		.loc 45 104 23 discriminator 2 view .LVU4053
 10770 0084 C3E90001 		strd	r0, [r3]
 10771              	.LBE481:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        {
 10772              		.loc 45 88 28 is_stmt 1 discriminator 2 view .LVU4054
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        {
 10773              		.loc 45 88 29 is_stmt 0 discriminator 2 view .LVU4055
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 544


 10774 0088 013D     		subs	r5, r5, #1
 10775              	.LVL1550:
 10776              	.L452:
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        {
 10777              		.loc 45 88 19 is_stmt 1 discriminator 1 view .LVU4056
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        {
 10778              		.loc 45 88 8 is_stmt 0 discriminator 1 view .LVU4057
 10779 008a 002D     		cmp	r5, #0
 10780 008c 0FDB     		blt	.L461
 10781              	.LBB482:
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 10782              		.loc 45 90 13 is_stmt 1 view .LVU4058
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 10783              		.loc 45 90 28 is_stmt 0 view .LVU4059
 10784 008e 09FB05F3 		mul	r3, r9, r5
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 10785              		.loc 45 90 20 view .LVU4060
 10786 0092 049A     		ldr	r2, [sp, #16]
 10787 0094 02EBC308 		add	r8, r2, r3, lsl #3
 10788              	.LVL1551:
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             
 10789              		.loc 45 92 13 is_stmt 1 view .LVU4061
 10790 0098 029A     		ldr	r2, [sp, #8]
 10791 009a 1344     		add	r3, r3, r2
 10792 009c DA00     		lsls	r2, r3, #3
 10793 009e 0192     		str	r2, [sp, #4]
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             
 10794              		.loc 45 92 32 is_stmt 0 view .LVU4062
 10795 00a0 059A     		ldr	r2, [sp, #20]
 10796 00a2 02EBC303 		add	r3, r2, r3, lsl #3
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             
 10797              		.loc 45 92 23 view .LVU4063
 10798 00a6 D3E90067 		ldrd	r6, [r3]
 10799              	.LVL1552:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10800              		.loc 45 94 13 is_stmt 1 view .LVU4064
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10801              		.loc 45 94 18 is_stmt 0 view .LVU4065
 10802 00aa 039C     		ldr	r4, [sp, #12]
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10803              		.loc 45 94 13 view .LVU4066
 10804 00ac D5E7     		b	.L453
 10805              	.LVL1553:
 10806              	.L461:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             {
 10807              		.loc 45 94 13 view .LVU4067
 10808              	.LBE482:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     {
 10809              		.loc 45 84 21 is_stmt 1 discriminator 2 view .LVU4068
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     {
 10810              		.loc 45 84 23 is_stmt 0 discriminator 2 view .LVU4069
 10811 00ae 0BF1010B 		add	fp, fp, #1
 10812              	.LVL1554:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     {
 10813              		.loc 45 84 23 discriminator 2 view .LVU4070
 10814 00b2 B4E7     		b	.L451
 10815              	.LVL1555:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 545


 10816              	.L460:
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     {
 10817              		.loc 45 84 23 discriminator 2 view .LVU4071
 10818              	.LBE480:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****        }
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     }
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****     status = ARM_MATH_SUCCESS;
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   }
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** 
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   /* Return to application */
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****   return (status);
 10819              		.loc 45 114 10 view .LVU4072
 10820 00b4 0020     		movs	r0, #0
 10821              	.LBB484:
 10822 00b6 01E0     		b	.L455
 10823              	.LVL1556:
 10824              	.L458:
 10825              	.LBB483:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             }
 10826              		.loc 45 101 21 view .LVU4073
 10827 00b8 6FF00400 		mvn	r0, #4
 10828              	.LVL1557:
 10829              	.L455:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c ****             }
 10830              		.loc 45 101 21 view .LVU4074
 10831              	.LBE483:
 10832              	.LBE484:
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_upper_triangular_f64.c **** }
 10833              		.loc 45 115 1 view .LVU4075
 10834 00bc 07B0     		add	sp, sp, #28
 10835              	.LCFI76:
 10836              		.cfi_def_cfa_offset 44
 10837              		@ sp needed
 10838 00be BDEC028B 		vldm	sp!, {d8}
 10839              	.LCFI77:
 10840              		.cfi_restore 80
 10841              		.cfi_restore 81
 10842              		.cfi_def_cfa_offset 36
 10843 00c2 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 10844              		.loc 45 115 1 view .LVU4076
 10845              		.cfi_endproc
 10846              	.LFE160:
 10848              		.section	.text.arm_mat_solve_lower_triangular_f64,"ax",%progbits
 10849              		.align	1
 10850              		.global	arm_mat_solve_lower_triangular_f64
 10851              		.syntax unified
 10852              		.thumb
 10853              		.thumb_func
 10855              	arm_mat_solve_lower_triangular_f64:
 10856              	.LVL1558:
 10857              	.LFB161:
 10858              		.file 46 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_t
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Project:      CMSIS DSP Library
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 546


   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Title:        arm_mat_solve_lower_triangular_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Description:  Solve linear system LT X = A with LT lower triangular matrix
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** /**
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   @ingroup groupMatrix
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  */
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** /**
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   @addtogroup MatrixInv
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   @{
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****  */
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    /**
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    * @brief Solve LT . X = A where LT is a lower triangular matrix
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    * @param[in]  lt  The lower triangular matrix
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    * @param[in]  a  The matrix a
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    * @param[out] dst The solution X of LT . X = A
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    * @return The function returns ARM_MATH_SINGULAR, if the system can't be solved.
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****    */
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   arm_status arm_mat_solve_lower_triangular_f64(
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   const arm_matrix_instance_f64 * lt,
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   const arm_matrix_instance_f64 * a,
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   arm_matrix_instance_f64 * dst)
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   {
 10859              		.loc 46 53 3 is_stmt 1 view -0
 10860              		.cfi_startproc
 10861              		@ args = 0, pretend = 0, frame = 16
 10862              		@ frame_needed = 0, uses_anonymous_args = 0
 10863              		.loc 46 53 3 is_stmt 0 view .LVU4078
 10864 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 547


 10865              	.LCFI78:
 10866              		.cfi_def_cfa_offset 36
 10867              		.cfi_offset 4, -36
 10868              		.cfi_offset 5, -32
 10869              		.cfi_offset 6, -28
 10870              		.cfi_offset 7, -24
 10871              		.cfi_offset 8, -20
 10872              		.cfi_offset 9, -16
 10873              		.cfi_offset 10, -12
 10874              		.cfi_offset 11, -8
 10875              		.cfi_offset 14, -4
 10876 0004 2DED028B 		vpush.64	{d8}
 10877              	.LCFI79:
 10878              		.cfi_def_cfa_offset 44
 10879              		.cfi_offset 80, -44
 10880              		.cfi_offset 81, -40
 10881 0008 85B0     		sub	sp, sp, #20
 10882              	.LCFI80:
 10883              		.cfi_def_cfa_offset 64
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   arm_status status;                             /* status of matrix inverse */
 10884              		.loc 46 54 3 is_stmt 1 view .LVU4079
 10885              	.LBB485:
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   /* Check for matrix mismatch condition */
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   if ((lt->numRows != lt->numCols) ||
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****       (a->numRows != a->numCols) ||
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****       (lt->numRows != a->numRows)   )
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   {
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   }
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   else
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   {
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     /* a1 b1 c1   x1 = a1
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****           b2 c2   x2   a2
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****              c3   x3   a3
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     x3 = a3 / c3 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     x2 = (a2 - c2 x3) / b2
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     */
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     int i,j,k,n;
 10886              		.loc 46 80 5 view .LVU4080
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     n = dst->numRows;
 10887              		.loc 46 82 5 view .LVU4081
 10888              		.loc 46 82 12 is_stmt 0 view .LVU4082
 10889 000a B2F80090 		ldrh	r9, [r2]
 10890              	.LVL1559:
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     float64_t *pX = dst->pData;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 548


 10891              		.loc 46 84 5 is_stmt 1 view .LVU4083
 10892              		.loc 46 84 16 is_stmt 0 view .LVU4084
 10893 000e D2F804A0 		ldr	r10, [r2, #4]
 10894              	.LVL1560:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     float64_t *pLT = lt->pData;
 10895              		.loc 46 85 5 is_stmt 1 view .LVU4085
 10896              		.loc 46 85 16 is_stmt 0 view .LVU4086
 10897 0012 4368     		ldr	r3, [r0, #4]
 10898 0014 0293     		str	r3, [sp, #8]
 10899              	.LVL1561:
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     float64_t *pA = a->pData;
 10900              		.loc 46 86 5 is_stmt 1 view .LVU4087
 10901              		.loc 46 86 16 is_stmt 0 view .LVU4088
 10902 0016 4B68     		ldr	r3, [r1, #4]
 10903              	.LVL1562:
 10904              		.loc 46 86 16 view .LVU4089
 10905 0018 0393     		str	r3, [sp, #12]
 10906              	.LVL1563:
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     float64_t *lt_row;
 10907              		.loc 46 88 5 is_stmt 1 view .LVU4090
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     float64_t *a_col;
 10908              		.loc 46 89 5 view .LVU4091
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     for(j=0; j < n; j ++)
 10909              		.loc 46 91 5 view .LVU4092
 10910              		.loc 46 91 10 is_stmt 0 view .LVU4093
 10911 001a 4FF0000B 		mov	fp, #0
 10912              	.LVL1564:
 10913              	.L463:
 10914              		.loc 46 91 14 is_stmt 1 discriminator 1 view .LVU4094
 10915              		.loc 46 91 5 is_stmt 0 discriminator 1 view .LVU4095
 10916 001e CB45     		cmp	fp, r9
 10917 0020 45DA     		bge	.L472
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     {
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        a_col = &pA[j];
 10918              		.loc 46 93 8 is_stmt 1 view .LVU4096
 10919              		.loc 46 93 19 is_stmt 0 view .LVU4097
 10920 0022 CDF804B0 		str	fp, [sp, #4]
 10921              	.LVL1565:
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        for(i=0; i < n ; i++)
 10922              		.loc 46 95 8 is_stmt 1 view .LVU4098
 10923              		.loc 46 95 13 is_stmt 0 view .LVU4099
 10924 0026 0025     		movs	r5, #0
 10925              		.loc 46 95 8 view .LVU4100
 10926 0028 2CE0     		b	.L464
 10927              	.LVL1566:
 10928              	.L466:
 10929              	.LBB486:
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             lt_row = &pLT[n*i];
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             float64_t tmp=a_col[i * n];
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             for(k=0; k < i; k++)
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 549


 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****                 tmp -= lt_row[k] * pX[n*k+j];
 10930              		.loc 46 103 17 is_stmt 1 discriminator 3 view .LVU4101
 10931              		.loc 46 103 30 is_stmt 0 discriminator 3 view .LVU4102
 10932 002a 08EBC401 		add	r1, r8, r4, lsl #3
 10933              		.loc 46 103 42 discriminator 3 view .LVU4103
 10934 002e 09FB04B3 		mla	r3, r9, r4, fp
 10935              		.loc 46 103 38 discriminator 3 view .LVU4104
 10936 0032 0AEBC303 		add	r3, r10, r3, lsl #3
 10937              		.loc 46 103 34 discriminator 3 view .LVU4105
 10938 0036 D3E90023 		ldrd	r2, [r3]
 10939 003a D1E90001 		ldrd	r0, [r1]
 10940 003e FFF7FEFF 		bl	__aeabi_dmul
 10941              	.LVL1567:
 10942 0042 0246     		mov	r2, r0
 10943 0044 0B46     		mov	r3, r1
 10944              		.loc 46 103 21 discriminator 3 view .LVU4106
 10945 0046 3046     		mov	r0, r6
 10946 0048 3946     		mov	r1, r7
 10947 004a FFF7FEFF 		bl	__aeabi_dsub
 10948              	.LVL1568:
 10949 004e 0646     		mov	r6, r0
 10950              	.LVL1569:
 10951              		.loc 46 103 21 discriminator 3 view .LVU4107
 10952 0050 0F46     		mov	r7, r1
 10953              	.LVL1570:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 10954              		.loc 46 101 29 is_stmt 1 discriminator 3 view .LVU4108
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 10955              		.loc 46 101 30 is_stmt 0 discriminator 3 view .LVU4109
 10956 0052 0134     		adds	r4, r4, #1
 10957              	.LVL1571:
 10958              	.L465:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 10959              		.loc 46 101 22 is_stmt 1 discriminator 1 view .LVU4110
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 10960              		.loc 46 101 13 is_stmt 0 discriminator 1 view .LVU4111
 10961 0054 A542     		cmp	r5, r4
 10962 0056 E8DC     		bgt	.L466
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             }
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             if (lt_row[i]==0.0f)
 10963              		.loc 46 106 13 is_stmt 1 view .LVU4112
 10964              		.loc 46 106 23 is_stmt 0 view .LVU4113
 10965 0058 08EBC508 		add	r8, r8, r5, lsl #3
 10966              	.LVL1572:
 10967              		.loc 46 106 23 view .LVU4114
 10968 005c 98ED008B 		vldr.64	d8, [r8]
 10969              		.loc 46 106 16 view .LVU4115
 10970 0060 0022     		movs	r2, #0
 10971 0062 0023     		movs	r3, #0
 10972 0064 51EC180B 		vmov	r0, r1, d8
 10973 0068 FFF7FEFF 		bl	__aeabi_dcmpeq
 10974              	.LVL1573:
 10975 006c 08BB     		cbnz	r0, .L470
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****               return(ARM_MATH_SINGULAR);
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             }
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 550


 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             tmp = tmp / lt_row[i];
 10976              		.loc 46 110 13 is_stmt 1 discriminator 2 view .LVU4116
 10977              		.loc 46 110 17 is_stmt 0 discriminator 2 view .LVU4117
 10978 006e 53EC182B 		vmov	r2, r3, d8
 10979 0072 3046     		mov	r0, r6
 10980 0074 3946     		mov	r1, r7
 10981 0076 FFF7FEFF 		bl	__aeabi_ddiv
 10982              	.LVL1574:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             pX[i*n+j] = tmp;
 10983              		.loc 46 111 13 is_stmt 1 discriminator 2 view .LVU4118
 10984              		.loc 46 111 15 is_stmt 0 discriminator 2 view .LVU4119
 10985 007a 009B     		ldr	r3, [sp]
 10986 007c 5344     		add	r3, r3, r10
 10987              		.loc 46 111 23 discriminator 2 view .LVU4120
 10988 007e C3E90001 		strd	r0, [r3]
 10989              	.LBE486:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        {
 10990              		.loc 46 95 25 is_stmt 1 discriminator 2 view .LVU4121
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        {
 10991              		.loc 46 95 26 is_stmt 0 discriminator 2 view .LVU4122
 10992 0082 0135     		adds	r5, r5, #1
 10993              	.LVL1575:
 10994              	.L464:
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        {
 10995              		.loc 46 95 17 is_stmt 1 discriminator 1 view .LVU4123
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        {
 10996              		.loc 46 95 8 is_stmt 0 discriminator 1 view .LVU4124
 10997 0084 4D45     		cmp	r5, r9
 10998 0086 0FDA     		bge	.L473
 10999              	.LBB487:
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 11000              		.loc 46 97 13 is_stmt 1 view .LVU4125
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 11001              		.loc 46 97 28 is_stmt 0 view .LVU4126
 11002 0088 09FB05F3 		mul	r3, r9, r5
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 11003              		.loc 46 97 20 view .LVU4127
 11004 008c 029A     		ldr	r2, [sp, #8]
 11005 008e 02EBC308 		add	r8, r2, r3, lsl #3
 11006              	.LVL1576:
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             
 11007              		.loc 46 99 13 is_stmt 1 view .LVU4128
 11008 0092 019A     		ldr	r2, [sp, #4]
 11009 0094 1344     		add	r3, r3, r2
 11010 0096 DA00     		lsls	r2, r3, #3
 11011 0098 0092     		str	r2, [sp]
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             
 11012              		.loc 46 99 32 is_stmt 0 view .LVU4129
 11013 009a 039A     		ldr	r2, [sp, #12]
 11014 009c 02EBC303 		add	r3, r2, r3, lsl #3
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             
 11015              		.loc 46 99 23 view .LVU4130
 11016 00a0 D3E90067 		ldrd	r6, [r3]
 11017              	.LVL1577:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 11018              		.loc 46 101 13 is_stmt 1 view .LVU4131
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 551


 11019              		.loc 46 101 18 is_stmt 0 view .LVU4132
 11020 00a4 0024     		movs	r4, #0
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 11021              		.loc 46 101 13 view .LVU4133
 11022 00a6 D5E7     		b	.L465
 11023              	.LVL1578:
 11024              	.L473:
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             {
 11025              		.loc 46 101 13 view .LVU4134
 11026              	.LBE487:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     {
 11027              		.loc 46 91 21 is_stmt 1 discriminator 2 view .LVU4135
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     {
 11028              		.loc 46 91 23 is_stmt 0 discriminator 2 view .LVU4136
 11029 00a8 0BF1010B 		add	fp, fp, #1
 11030              	.LVL1579:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     {
 11031              		.loc 46 91 23 discriminator 2 view .LVU4137
 11032 00ac B7E7     		b	.L463
 11033              	.LVL1580:
 11034              	.L472:
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     {
 11035              		.loc 46 91 23 discriminator 2 view .LVU4138
 11036              	.LBE485:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****        }
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****     status = ARM_MATH_SUCCESS;
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   }
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** 
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   /* Return to application */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****   return (status);
 11037              		.loc 46 120 10 view .LVU4139
 11038 00ae 0020     		movs	r0, #0
 11039              	.LBB489:
 11040 00b0 01E0     		b	.L467
 11041              	.LVL1581:
 11042              	.L470:
 11043              	.LBB488:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             }
 11044              		.loc 46 108 21 view .LVU4140
 11045 00b2 6FF00400 		mvn	r0, #4
 11046              	.LVL1582:
 11047              	.L467:
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c ****             }
 11048              		.loc 46 108 21 view .LVU4141
 11049              	.LBE488:
 11050              	.LBE489:
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_solve_lower_triangular_f64.c **** }
 11051              		.loc 46 121 1 view .LVU4142
 11052 00b6 05B0     		add	sp, sp, #20
 11053              	.LCFI81:
 11054              		.cfi_def_cfa_offset 44
 11055              		@ sp needed
 11056 00b8 BDEC028B 		vldm	sp!, {d8}
 11057              	.LCFI82:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 552


 11058              		.cfi_restore 80
 11059              		.cfi_restore 81
 11060              		.cfi_def_cfa_offset 36
 11061 00bc BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 11062              		.loc 46 121 1 view .LVU4143
 11063              		.cfi_endproc
 11064              	.LFE161:
 11066              		.global	__aeabi_f2d
 11067              		.global	__aeabi_dcmplt
 11068              		.section	.text.arm_mat_ldlt_f32,"ax",%progbits
 11069              		.align	1
 11070              		.global	arm_mat_ldlt_f32
 11071              		.syntax unified
 11072              		.thumb
 11073              		.thumb_func
 11075              	arm_mat_ldlt_f32:
 11076              	.LVL1583:
 11077              	.LFB162:
 11078              		.file 47 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Title:        arm_mat_ldl_f32.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Description:  Floating-point LDL decomposition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #if defined(ARM_MATH_MVEF) && !defined(ARM_MATH_AUTOVECTORIZE)
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /// @private
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 553


  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #define SWAP_ROWS_F32(A,i,j)                 \
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {                                      \
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     int cnt = n;                         \
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                                          \
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int w=0;w < n; w+=4)             \
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {                                    \
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        f32x4_t tmpa,tmpb;                \
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        mve_pred16_t p0 = vctp32q(cnt);   \
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                                          \
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        tmpa=vldrwq_z_f32(&A[i*n + w],p0);\
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        tmpb=vldrwq_z_f32(&A[j*n + w],p0);\
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                                          \
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        vstrwq_p(&A[i*n + w], tmpb, p0);  \
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        vstrwq_p(&A[j*n + w], tmpa, p0);  \
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                                          \
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        cnt -= 4;                         \
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }                                    \
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /// @private
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #define SWAP_COLS_F32(A,i,j)     \
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   for(int w=0;w < n; w++)    \
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {                          \
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      float32_t tmp;          \
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      tmp = A[w*n + i];       \
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[w*n + i] = A[w*n + j];\
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[w*n + j] = tmp;       \
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @ingroup groupMatrix
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  */
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @addtogroup MatrixChol
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @{
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @brief Floating-point LDL^t decomposition of positive semi-definite matrix.
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[in]  pSrc   points to the instance of the input floating-point matrix structure.
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pl   points to the instance of the output floating-point triangular matrix structu
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pd   points to the instance of the output floating-point diagonal matrix structure
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pp   points to the instance of the output floating-point permutation vector.
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @return        execution status
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_DECOMPOSITION_FAILURE      : Input matrix cannot be decomposed
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @par
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    *  Computes the LDL^t decomposition of a matrix A such that P A P^t = L D L^t.
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    */
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** arm_status arm_mat_ldlt_f32(
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   const arm_matrix_instance_f32 * pSrc,
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_matrix_instance_f32 * pl,
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_matrix_instance_f32 * pd,
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   uint16_t * pp)
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 554


  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** {
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_status status;                             /* status of matrix inverse */
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   /* Check for matrix mismatch condition */
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pl->numRows != pl->numCols) ||
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pd->numRows != pd->numCols) ||
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pl->numRows != pd->numRows)   )
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   else
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     const int n=pSrc->numRows;
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     int fullRank = 1, diag,k;
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     float32_t *pA;
 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     memcpy(pl->pData,pSrc->pData,n*n*sizeof(float32_t));
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     pA = pl->pData;
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     int cnt = n;
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     uint16x8_t vecP;
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int k=0;k < n; k+=8)
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       mve_pred16_t p0;
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       p0 = vctp16q(cnt);
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       vecP = vidupq_u16((uint16_t)k, 1);
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       vstrhq_p(&pp[k], vecP, p0);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       cnt -= 8;
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(k=0;k < n; k++)
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         /* Find pivot */
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         float32_t m=F32_MIN,a;
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int j=k; 
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int r=k;r<n;r++)
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            if (pA[r*n+r] > m)
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            {
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              m = pA[r*n+r];
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 555


 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              j = r;
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            }
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         if(j != k)
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_ROWS_F32(pA,k,j);
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         pp[k] = j;
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         a = pA[k*n+k];
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         if (fabs(a) < 1.0e-8)
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             fullRank = 0;
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             break;
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         float32_t invA;
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         invA = 1.0f / a;
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int32x4_t vecOffs;
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int w;
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         vecOffs = vidupq_u32((uint32_t)0, 1);
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         vecOffs = vmulq_n_s32(vecOffs,n);
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(w=k+1; w<n; w+=4)
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           int cnt = n - k - 1;
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           f32x4_t vecX;
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           f32x4_t vecA;
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           f32x4_t vecW0,vecW1, vecW2, vecW3;
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           mve_pred16_t p0;
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           vecW0 = vdupq_n_f32(pA[(w + 0)*n+k]);
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           vecW1 = vdupq_n_f32(pA[(w + 1)*n+k]);
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           vecW2 = vdupq_n_f32(pA[(w + 2)*n+k]);
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           vecW3 = vdupq_n_f32(pA[(w + 3)*n+k]);
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           for(int x=k+1;x<n;x += 4)
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              p0 = vctp32q(cnt);
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              //pA[w*n+x] = pA[w*n+x] - pA[w*n+k] * (pA[x*n+k] * invA);
 205:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 206:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 207:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecX = vldrwq_gather_shifted_offset_z_f32(&pA[x*n+k], vecOffs, p0);
 208:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecX = vmulq_m_n_f32(vuninitializedq_f32(),vecX,invA,p0);
 209:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 556


 210:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              
 211:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vldrwq_z_f32(&pA[(w + 0)*n+x],p0);
 212:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vfmsq_m(vecA, vecW0, vecX, p0);
 213:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vstrwq_p(&pA[(w + 0)*n+x], vecA, p0);  
 214:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 215:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vldrwq_z_f32(&pA[(w + 1)*n+x],p0);
 216:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vfmsq_m(vecA, vecW1, vecX, p0);
 217:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vstrwq_p(&pA[(w + 1)*n+x], vecA, p0);  
 218:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 219:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vldrwq_z_f32(&pA[(w + 2)*n+x],p0);
 220:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vfmsq_m(vecA, vecW2, vecX, p0);
 221:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vstrwq_p(&pA[(w + 2)*n+x], vecA, p0);  
 222:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 223:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vldrwq_z_f32(&pA[(w + 3)*n+x],p0);
 224:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vfmsq_m(vecA, vecW3, vecX, p0);
 225:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vstrwq_p(&pA[(w + 3)*n+x], vecA, p0);  
 226:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 227:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              cnt -= 4;
 228:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           }
 229:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 230:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 231:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(; w<n; w++)
 232:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 233:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           int cnt = n - k - 1;
 234:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 235:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           f32x4_t vecA,vecX,vecW;
 236:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 237:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 238:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           mve_pred16_t p0;
 239:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 240:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           vecW = vdupq_n_f32(pA[w*n+k]);
 241:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 242:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           for(int x=k+1;x<n;x += 4)
 243:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 244:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              p0 = vctp32q(cnt);
 245:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 246:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              //pA[w*n+x] = pA[w*n+x] - pA[w*n+k] * (pA[x*n+k] * invA);
 247:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 248:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vldrwq_z_f32(&pA[w*n+x],p0);
 249:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              
 250:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecX = vldrwq_gather_shifted_offset_z_f32(&pA[x*n+k], vecOffs, p0);
 251:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecX = vmulq_m_n_f32(vuninitializedq_f32(),vecX,invA,p0);
 252:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 253:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vecA = vfmsq_m(vecA, vecW, vecX, p0);
 254:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 255:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              vstrwq_p(&pA[w*n+x], vecA, p0);  
 256:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 257:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              cnt -= 4;
 258:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           }
 259:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 260:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 261:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int w=k+1;w<n;w++)
 262:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 263:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                pA[w*n+k] = pA[w*n+k] * invA;
 264:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 265:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 266:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 557


 267:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 268:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 269:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 270:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 271:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 272:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     diag=k;
 273:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     if (!fullRank)
 274:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 275:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       diag--;
 276:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       for(int row=0; row < n;row++)
 277:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 278:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         mve_pred16_t p0; 
 279:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int cnt= n-k;
 280:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         f32x4_t zero=vdupq_n_f32(0.0f);
 281:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 282:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int col=k; col < n;col += 4)
 283:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 284:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            p0 = vctp32q(cnt);
 285:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          
 286:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            vstrwq_p(&pl->pData[row*n+col], zero, p0);  
 287:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 288:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            cnt -= 4;
 289:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 290:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       }
 291:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 292:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 293:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int row=0; row < n;row++)
 294:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 295:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        mve_pred16_t p0; 
 296:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        int cnt= n-row-1;
 297:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        f32x4_t zero=vdupq_n_f32(0.0f);
 298:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        
 299:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        for(int col=row+1; col < n;col+=4)
 300:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 301:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          p0 = vctp32q(cnt);
 302:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          
 303:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          vstrwq_p(&pl->pData[row*n+col], zero, p0);  
 304:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 305:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          cnt -= 4;
 306:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        }
 307:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 308:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 309:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int d=0; d < diag;d++)
 310:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 311:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       pd->pData[d*n+d] = pl->pData[d*n+d];
 312:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       pl->pData[d*n+d] = 1.0;
 313:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 314:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   
 315:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     status = ARM_MATH_SUCCESS;
 316:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 317:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 318:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 319:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   
 320:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   /* Return to application */
 321:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   return (status);
 322:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** }
 323:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #else
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 558


 324:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 325:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /// @private
 326:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #define SWAP_ROWS_F32(A,i,j)     \
 327:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   for(int w=0;w < n; w++)    \
 328:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {                          \
 329:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      float32_t tmp;          \
 330:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      tmp = A[i*n + w];       \
 331:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[i*n + w] = A[j*n + w];\
 332:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[j*n + w] = tmp;       \
 333:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 334:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 335:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /// @private
 336:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #define SWAP_COLS_F32(A,i,j)     \
 337:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   for(int w=0;w < n; w++)    \
 338:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {                          \
 339:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      float32_t tmp;          \
 340:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      tmp = A[w*n + i];       \
 341:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[w*n + i] = A[w*n + j];\
 342:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****      A[w*n + j] = tmp;       \
 343:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 344:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 345:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
 346:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @ingroup groupMatrix
 347:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  */
 348:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 349:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
 350:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @addtogroup MatrixChol
 351:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   @{
 352:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  */
 353:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   
 354:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** /**
 355:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @brief Floating-point LDL^t decomposition of positive semi-definite matrix.
 356:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[in]  pSrc   points to the instance of the input floating-point matrix structure.
 357:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pl   points to the instance of the output floating-point triangular matrix structu
 358:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pd   points to the instance of the output floating-point diagonal matrix structure
 359:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @param[out] pp   points to the instance of the output floating-point permutation vector.
 360:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
 361:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @return        execution status
 362:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
 363:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
 364:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                    - \ref ARM_MATH_DECOMPOSITION_FAILURE      : Input matrix cannot be decomposed
 365:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    * @par
 366:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    *  Computes the LDL^t decomposition of a matrix A such that P A P^t = L D L^t.
 367:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****    */
 368:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** arm_status arm_mat_ldlt_f32(
 369:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   const arm_matrix_instance_f32 * pSrc,
 370:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_matrix_instance_f32 * pl,
 371:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_matrix_instance_f32 * pd,
 372:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   uint16_t * pp)
 373:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** {
 11079              		.loc 47 373 1 is_stmt 1 view -0
 11080              		.cfi_startproc
 11081              		@ args = 0, pretend = 0, frame = 0
 11082              		@ frame_needed = 0, uses_anonymous_args = 0
 11083              		.loc 47 373 1 is_stmt 0 view .LVU4145
 11084 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
 11085              	.LCFI83:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 559


 11086              		.cfi_def_cfa_offset 32
 11087              		.cfi_offset 3, -32
 11088              		.cfi_offset 4, -28
 11089              		.cfi_offset 5, -24
 11090              		.cfi_offset 6, -20
 11091              		.cfi_offset 7, -16
 11092              		.cfi_offset 8, -12
 11093              		.cfi_offset 9, -8
 11094              		.cfi_offset 14, -4
 11095 0004 2DED028B 		vpush.64	{d8}
 11096              	.LCFI84:
 11097              		.cfi_def_cfa_offset 40
 11098              		.cfi_offset 80, -40
 11099              		.cfi_offset 81, -36
 11100 0008 0F46     		mov	r7, r1
 11101 000a 9146     		mov	r9, r2
 11102 000c 9846     		mov	r8, r3
 374:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 375:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   arm_status status;                             /* status of matrix inverse */
 11103              		.loc 47 375 3 is_stmt 1 view .LVU4146
 11104              	.LBB490:
 376:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****  
 377:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 378:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #ifdef ARM_MATH_MATRIX_CHECK
 379:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 380:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   /* Check for matrix mismatch condition */
 381:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   if ((pSrc->numRows != pSrc->numCols) ||
 382:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pl->numRows != pl->numCols) ||
 383:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pd->numRows != pd->numCols) ||
 384:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       (pl->numRows != pd->numRows)   )
 385:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {
 386:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
 387:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     status = ARM_MATH_SIZE_MISMATCH;
 388:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 389:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   else
 390:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 391:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 392:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 393:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   {
 394:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 395:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     const int n=pSrc->numRows;
 11105              		.loc 47 395 5 view .LVU4147
 11106              		.loc 47 395 21 is_stmt 0 view .LVU4148
 11107 000e 0488     		ldrh	r4, [r0]
 11108              	.LVL1584:
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     int fullRank = 1, diag,k;
 11109              		.loc 47 396 5 is_stmt 1 view .LVU4149
 397:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     float32_t *pA;
 11110              		.loc 47 397 5 view .LVU4150
 398:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 399:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     memcpy(pl->pData,pSrc->pData,n*n*sizeof(float32_t));
 11111              		.loc 47 399 5 view .LVU4151
 11112              		.loc 47 399 35 is_stmt 0 view .LVU4152
 11113 0010 04FB04F2 		mul	r2, r4, r4
 11114              	.LVL1585:
 11115              		.loc 47 399 5 view .LVU4153
 11116 0014 9200     		lsls	r2, r2, #2
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 560


 11117 0016 4168     		ldr	r1, [r0, #4]
 11118              	.LVL1586:
 11119              		.loc 47 399 5 view .LVU4154
 11120 0018 7868     		ldr	r0, [r7, #4]
 11121              	.LVL1587:
 11122              		.loc 47 399 5 view .LVU4155
 11123 001a FFF7FEFF 		bl	memcpy
 11124              	.LVL1588:
 400:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     pA = pl->pData;
 11125              		.loc 47 400 5 is_stmt 1 view .LVU4156
 11126              		.loc 47 400 8 is_stmt 0 view .LVU4157
 11127 001e 7D68     		ldr	r5, [r7, #4]
 11128              	.LVL1589:
 401:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int k=0;k < n; k++)
 11129              		.loc 47 402 5 is_stmt 1 view .LVU4158
 11130              	.LBB491:
 11131              		.loc 47 402 9 view .LVU4159
 11132              		.loc 47 402 13 is_stmt 0 view .LVU4160
 11133 0020 0023     		movs	r3, #0
 11134              		.loc 47 402 5 view .LVU4161
 11135 0022 02E0     		b	.L475
 11136              	.LVL1590:
 11137              	.L476:
 403:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 404:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       pp[k] = k;
 11138              		.loc 47 404 7 is_stmt 1 discriminator 3 view .LVU4162
 11139              		.loc 47 404 13 is_stmt 0 discriminator 3 view .LVU4163
 11140 0024 28F81330 		strh	r3, [r8, r3, lsl #1]	@ movhi
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11141              		.loc 47 402 24 is_stmt 1 discriminator 3 view .LVU4164
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11142              		.loc 47 402 25 is_stmt 0 discriminator 3 view .LVU4165
 11143 0028 0133     		adds	r3, r3, #1
 11144              	.LVL1591:
 11145              	.L475:
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11146              		.loc 47 402 17 is_stmt 1 discriminator 1 view .LVU4166
 402:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11147              		.loc 47 402 5 is_stmt 0 discriminator 1 view .LVU4167
 11148 002a A342     		cmp	r3, r4
 11149 002c FADB     		blt	.L476
 11150              	.LBE491:
 405:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 406:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 407:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(k=0;k < n; k++)
 11151              		.loc 47 408 10 view .LVU4168
 11152 002e 0026     		movs	r6, #0
 11153 0030 89E0     		b	.L477
 11154              	.LVL1592:
 11155              	.L478:
 11156              	.LBB492:
 11157              	.LBB493:
 409:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 410:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         /* Find pivot */
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         float32_t m=F32_MIN,a;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 561


 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int j=k; 
 413:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 414:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int r=k;r<n;r++)
 11158              		.loc 47 415 25 is_stmt 1 discriminator 2 view .LVU4169
 11159              		.loc 47 415 26 is_stmt 0 discriminator 2 view .LVU4170
 11160 0032 0133     		adds	r3, r3, #1
 11161              	.LVL1593:
 11162              	.L491:
 11163              		.loc 47 415 21 is_stmt 1 discriminator 1 view .LVU4171
 11164              		.loc 47 415 9 is_stmt 0 discriminator 1 view .LVU4172
 11165 0034 A342     		cmp	r3, r4
 11166 0036 0EDA     		bge	.L509
 416:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 417:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            if (pA[r*n+r] > m)
 11167              		.loc 47 417 12 is_stmt 1 view .LVU4173
 11168              		.loc 47 417 22 is_stmt 0 view .LVU4174
 11169 0038 04FB0332 		mla	r2, r4, r3, r3
 11170              		.loc 47 417 18 view .LVU4175
 11171 003c 05EB8202 		add	r2, r5, r2, lsl #2
 11172 0040 D2ED007A 		vldr.32	s15, [r2]
 11173              		.loc 47 417 15 view .LVU4176
 11174 0044 F4EEC77A 		vcmpe.f32	s15, s14
 11175 0048 F1EE10FA 		vmrs	APSR_nzcv, FPSCR
 11176 004c F1DD     		ble	.L478
 418:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            {
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              m = pA[r*n+r];
 420:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              j = r;
 11177              		.loc 47 420 16 view .LVU4177
 11178 004e 1946     		mov	r1, r3
 11179              	.LVL1594:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              j = r;
 11180              		.loc 47 419 16 view .LVU4178
 11181 0050 B0EE677A 		vmov.f32	s14, s15
 11182              	.LVL1595:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              j = r;
 11183              		.loc 47 419 16 view .LVU4179
 11184 0054 EDE7     		b	.L478
 11185              	.LVL1596:
 11186              	.L509:
 419:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              j = r;
 11187              		.loc 47 419 16 view .LVU4180
 11188              	.LBE493:
 421:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            }
 422:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 423:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 424:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         if(j != k)
 11189              		.loc 47 424 9 is_stmt 1 view .LVU4181
 11190              		.loc 47 424 11 is_stmt 0 view .LVU4182
 11191 0056 8E42     		cmp	r6, r1
 11192 0058 2DD1     		bne	.L510
 11193              	.LVL1597:
 11194              	.L481:
 425:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_ROWS_F32(pA,k,j);
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11195              		.loc 47 427 32 is_stmt 1 discriminator 4 view .LVU4183
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 562


 428:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 429:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 430:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 431:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         pp[k] = j;
 11196              		.loc 47 431 9 discriminator 4 view .LVU4184
 11197              		.loc 47 431 15 is_stmt 0 discriminator 4 view .LVU4185
 11198 005a 28F81610 		strh	r1, [r8, r6, lsl #1]	@ movhi
 432:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 433:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         a = pA[k*n+k];
 11199              		.loc 47 433 9 is_stmt 1 discriminator 4 view .LVU4186
 11200              		.loc 47 433 19 is_stmt 0 discriminator 4 view .LVU4187
 11201 005e 04FB0663 		mla	r3, r4, r6, r6
 11202              		.loc 47 433 15 discriminator 4 view .LVU4188
 11203 0062 05EB8303 		add	r3, r5, r3, lsl #2
 11204              		.loc 47 433 11 discriminator 4 view .LVU4189
 11205 0066 93ED008A 		vldr.32	s16, [r3]
 11206              	.LVL1598:
 434:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 435:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         if (fabs(a) < 1.0e-8)
 11207              		.loc 47 435 9 is_stmt 1 discriminator 4 view .LVU4190
 11208              		.loc 47 435 13 is_stmt 0 discriminator 4 view .LVU4191
 11209 006a F0EEC87A 		vabs.f32	s15, s16
 11210 006e 17EE900A 		vmov	r0, s15
 11211 0072 FFF7FEFF 		bl	__aeabi_f2d
 11212              	.LVL1599:
 11213              		.loc 47 435 12 discriminator 4 view .LVU4192
 11214 0076 5BA3     		adr	r3, .L516+4
 11215 0078 D3E90023 		ldrd	r2, [r3]
 11216 007c FFF7FEFF 		bl	__aeabi_dcmplt
 11217              	.LVL1600:
 11218 0080 0028     		cmp	r0, #0
 11219 0082 6BD1     		bne	.L504
 436:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 437:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             fullRank = 0;
 439:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             break;
 440:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 441:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int w=k+1;w<n;w++)
 11220              		.loc 47 442 9 is_stmt 1 view .LVU4193
 11221              	.LBB494:
 11222              		.loc 47 442 13 view .LVU4194
 11223              		.loc 47 442 17 is_stmt 0 view .LVU4195
 11224 0084 06F1010C 		add	ip, r6, #1
 11225              	.LVL1601:
 11226              		.loc 47 442 17 view .LVU4196
 11227 0088 6046     		mov	r0, ip
 11228              		.loc 47 442 9 view .LVU4197
 11229 008a 48E0     		b	.L486
 11230              	.LVL1602:
 11231              	.L482:
 11232              		.loc 47 442 9 view .LVU4198
 11233              	.LBE494:
 11234              	.LBB497:
 11235              	.LBB498:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11236              		.loc 47 426 11 is_stmt 1 discriminator 3 view .LVU4199
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 563


 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11237              		.loc 47 426 11 discriminator 3 view .LVU4200
 11238 008c 04FB0630 		mla	r0, r4, r6, r3
 11239 0090 05EB8000 		add	r0, r5, r0, lsl #2
 11240 0094 D0F800C0 		ldr	ip, [r0]	@ float
 11241              	.LVL1603:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11242              		.loc 47 426 11 discriminator 3 view .LVU4201
 11243 0098 04FB0132 		mla	r2, r4, r1, r3
 11244 009c 05EB8202 		add	r2, r5, r2, lsl #2
 11245 00a0 D2F800E0 		ldr	lr, [r2]	@ float
 11246 00a4 C0F800E0 		str	lr, [r0]	@ float
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11247              		.loc 47 426 11 discriminator 3 view .LVU4202
 11248 00a8 C2F800C0 		str	ip, [r2]	@ float
 11249              	.LBE498:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11250              		.loc 47 426 11 discriminator 3 view .LVU4203
 11251 00ac 0133     		adds	r3, r3, #1
 11252              	.LVL1604:
 11253              	.L480:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11254              		.loc 47 426 11 discriminator 1 view .LVU4204
 11255 00ae A342     		cmp	r3, r4
 11256 00b0 ECDB     		blt	.L482
 11257              	.LBE497:
 11258              	.LBB499:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11259              		.loc 47 427 11 is_stmt 0 view .LVU4205
 11260 00b2 0020     		movs	r0, #0
 11261 00b4 12E0     		b	.L483
 11262              	.LVL1605:
 11263              	.L510:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11264              		.loc 47 427 11 view .LVU4206
 11265              	.LBE499:
 11266              	.LBB501:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11267              		.loc 47 426 11 view .LVU4207
 11268 00b6 0023     		movs	r3, #0
 11269              	.LVL1606:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11270              		.loc 47 426 11 view .LVU4208
 11271 00b8 F9E7     		b	.L480
 11272              	.LVL1607:
 11273              	.L484:
 426:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           SWAP_COLS_F32(pA,k,j);
 11274              		.loc 47 426 11 view .LVU4209
 11275              	.LBE501:
 11276              	.LBB502:
 11277              	.LBB500:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11278              		.loc 47 427 11 is_stmt 1 discriminator 3 view .LVU4210
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11279              		.loc 47 427 11 discriminator 3 view .LVU4211
 11280 00ba 04FB00F3 		mul	r3, r4, r0
 11281 00be 9A19     		adds	r2, r3, r6
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 564


 11282 00c0 05EB8202 		add	r2, r5, r2, lsl #2
 11283 00c4 D2F800C0 		ldr	ip, [r2]	@ float
 11284              	.LVL1608:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11285              		.loc 47 427 11 discriminator 3 view .LVU4212
 11286 00c8 0B44     		add	r3, r3, r1
 11287 00ca 05EB8303 		add	r3, r5, r3, lsl #2
 11288 00ce D3F800E0 		ldr	lr, [r3]	@ float
 11289 00d2 C2F800E0 		str	lr, [r2]	@ float
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11290              		.loc 47 427 11 discriminator 3 view .LVU4213
 11291 00d6 C3F800C0 		str	ip, [r3]	@ float
 11292              	.LBE500:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11293              		.loc 47 427 11 discriminator 3 view .LVU4214
 11294 00da 0130     		adds	r0, r0, #1
 11295              	.LVL1609:
 11296              	.L483:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11297              		.loc 47 427 11 discriminator 1 view .LVU4215
 11298 00dc A042     		cmp	r0, r4
 11299 00de ECDB     		blt	.L484
 11300 00e0 BBE7     		b	.L481
 11301              	.LVL1610:
 11302              	.L487:
 427:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 11303              		.loc 47 427 11 is_stmt 0 discriminator 1 view .LVU4216
 11304              	.LBE502:
 11305              	.LBB503:
 11306              	.LBB495:
 443:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           for(int x=k+1;x<n;x++)
 445:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 446:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****              pA[w*n+x] = pA[w*n+x] - pA[w*n+k] * pA[x*n+k] / a;
 11307              		.loc 47 446 14 is_stmt 1 discriminator 3 view .LVU4217
 11308              		.loc 47 446 30 is_stmt 0 discriminator 3 view .LVU4218
 11309 00e2 04FB00F3 		mul	r3, r4, r0
 11310              		.loc 47 446 32 discriminator 3 view .LVU4219
 11311 00e6 9918     		adds	r1, r3, r2
 11312              		.loc 47 446 28 discriminator 3 view .LVU4220
 11313 00e8 05EB8101 		add	r1, r5, r1, lsl #2
 11314 00ec D1ED007A 		vldr.32	s15, [r1]
 11315              		.loc 47 446 44 discriminator 3 view .LVU4221
 11316 00f0 3344     		add	r3, r3, r6
 11317              		.loc 47 446 40 discriminator 3 view .LVU4222
 11318 00f2 05EB8303 		add	r3, r5, r3, lsl #2
 11319 00f6 93ED007A 		vldr.32	s14, [r3]
 11320              		.loc 47 446 56 discriminator 3 view .LVU4223
 11321 00fa 04FB0263 		mla	r3, r4, r2, r6
 11322              		.loc 47 446 52 discriminator 3 view .LVU4224
 11323 00fe 05EB8303 		add	r3, r5, r3, lsl #2
 11324 0102 D3ED006A 		vldr.32	s13, [r3]
 11325              		.loc 47 446 48 discriminator 3 view .LVU4225
 11326 0106 27EE267A 		vmul.f32	s14, s14, s13
 11327              		.loc 47 446 60 discriminator 3 view .LVU4226
 11328 010a C7EE086A 		vdiv.f32	s13, s14, s16
 11329              		.loc 47 446 36 discriminator 3 view .LVU4227
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 565


 11330 010e 77EEE67A 		vsub.f32	s15, s15, s13
 11331              		.loc 47 446 24 discriminator 3 view .LVU4228
 11332 0112 C1ED007A 		vstr.32	s15, [r1]
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 11333              		.loc 47 444 29 is_stmt 1 discriminator 3 view .LVU4229
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 11334              		.loc 47 444 30 is_stmt 0 discriminator 3 view .LVU4230
 11335 0116 0132     		adds	r2, r2, #1
 11336              	.LVL1611:
 11337              	.L488:
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 11338              		.loc 47 444 25 is_stmt 1 discriminator 1 view .LVU4231
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 11339              		.loc 47 444 11 is_stmt 0 discriminator 1 view .LVU4232
 11340 0118 A242     		cmp	r2, r4
 11341 011a E2DB     		blt	.L487
 11342              	.LBE495:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11343              		.loc 47 442 27 is_stmt 1 discriminator 2 view .LVU4233
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11344              		.loc 47 442 28 is_stmt 0 discriminator 2 view .LVU4234
 11345 011c 0130     		adds	r0, r0, #1
 11346              	.LVL1612:
 11347              	.L486:
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11348              		.loc 47 442 23 is_stmt 1 discriminator 1 view .LVU4235
 442:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11349              		.loc 47 442 9 is_stmt 0 discriminator 1 view .LVU4236
 11350 011e A042     		cmp	r0, r4
 11351 0120 01DA     		bge	.L511
 11352              	.LBB496:
 444:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           {
 11353              		.loc 47 444 19 view .LVU4237
 11354 0122 6246     		mov	r2, ip
 11355 0124 F8E7     		b	.L488
 11356              	.L511:
 11357              	.LBE496:
 11358              	.LBE503:
 11359              	.LBB504:
 447:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****           }
 448:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 449:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int w=k+1;w<n;w++)
 11360              		.loc 47 450 17 view .LVU4238
 11361 0126 6246     		mov	r2, ip
 11362 0128 0AE0     		b	.L489
 11363              	.LVL1613:
 11364              	.L490:
 451:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 452:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****                pA[w*n+k] = pA[w*n+k] / a;
 11365              		.loc 47 452 16 is_stmt 1 discriminator 3 view .LVU4239
 11366              		.loc 47 452 34 is_stmt 0 discriminator 3 view .LVU4240
 11367 012a 04FB0263 		mla	r3, r4, r2, r6
 11368              		.loc 47 452 30 discriminator 3 view .LVU4241
 11369 012e 05EB8303 		add	r3, r5, r3, lsl #2
 11370 0132 93ED007A 		vldr.32	s14, [r3]
 11371              		.loc 47 452 38 discriminator 3 view .LVU4242
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 566


 11372 0136 C7EE087A 		vdiv.f32	s15, s14, s16
 11373              		.loc 47 452 26 discriminator 3 view .LVU4243
 11374 013a C3ED007A 		vstr.32	s15, [r3]
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11375              		.loc 47 450 27 is_stmt 1 discriminator 3 view .LVU4244
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11376              		.loc 47 450 28 is_stmt 0 discriminator 3 view .LVU4245
 11377 013e 0132     		adds	r2, r2, #1
 11378              	.LVL1614:
 11379              	.L489:
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11380              		.loc 47 450 23 is_stmt 1 discriminator 1 view .LVU4246
 450:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11381              		.loc 47 450 9 is_stmt 0 discriminator 1 view .LVU4247
 11382 0140 A242     		cmp	r2, r4
 11383 0142 F2DB     		blt	.L490
 11384              	.LBE504:
 11385              	.LBE492:
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11386              		.loc 47 408 21 view .LVU4248
 11387 0144 6646     		mov	r6, ip
 11388              	.LVL1615:
 11389              	.L477:
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11390              		.loc 47 408 13 is_stmt 1 discriminator 1 view .LVU4249
 408:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11391              		.loc 47 408 5 is_stmt 0 discriminator 1 view .LVU4250
 11392 0146 A642     		cmp	r6, r4
 11393 0148 04DA     		bge	.L512
 11394              	.LBB506:
 11395              	.LBB505:
 415:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11396              		.loc 47 415 17 view .LVU4251
 11397 014a 3346     		mov	r3, r6
 11398              	.LBE505:
 412:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 11399              		.loc 47 412 13 view .LVU4252
 11400 014c 3146     		mov	r1, r6
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int j=k; 
 11401              		.loc 47 411 19 view .LVU4253
 11402 014e 9FED247A 		vldr.32	s14, .L516
 11403 0152 6FE7     		b	.L491
 11404              	.L512:
 411:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         int j=k; 
 11405              		.loc 47 411 19 view .LVU4254
 11406              	.LBE506:
 396:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     float32_t *pA;
 11407              		.loc 47 396 9 view .LVU4255
 11408 0154 0120     		movs	r0, #1
 11409              	.L485:
 11410              	.LVL1616:
 453:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 454:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 455:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         
 456:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 457:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 458:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 567


 459:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 460:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 461:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     diag=k;
 11411              		.loc 47 461 5 is_stmt 1 view .LVU4256
 462:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     if (!fullRank)
 11412              		.loc 47 462 5 view .LVU4257
 11413              		.loc 47 462 8 is_stmt 0 view .LVU4258
 11414 0156 98B9     		cbnz	r0, .L492
 463:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       diag--;
 11415              		.loc 47 464 7 is_stmt 1 view .LVU4259
 11416              		.loc 47 464 11 is_stmt 0 view .LVU4260
 11417 0158 751E     		subs	r5, r6, #1
 11418              	.LVL1617:
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       for(int row=0; row < n;row++)
 11419              		.loc 47 465 7 is_stmt 1 view .LVU4261
 11420              	.LBB507:
 11421              		.loc 47 465 11 view .LVU4262
 11422              		.loc 47 465 7 is_stmt 0 view .LVU4263
 11423 015a 0CE0     		b	.L493
 11424              	.LVL1618:
 11425              	.L504:
 11426              		.loc 47 465 7 view .LVU4264
 11427              	.LBE507:
 11428              	.LBB510:
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             break;
 11429              		.loc 47 438 22 view .LVU4265
 11430 015c 0020     		movs	r0, #0
 11431 015e FAE7     		b	.L485
 11432              	.LVL1619:
 11433              	.L494:
 438:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****             break;
 11434              		.loc 47 438 22 view .LVU4266
 11435              	.LBE510:
 11436              	.LBB511:
 11437              	.LBB508:
 466:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         for(int col=k; col < n;col++)
 468:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 469:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****            pl->pData[row*n+col]=0.0;
 11438              		.loc 47 469 12 is_stmt 1 discriminator 3 view .LVU4267
 11439              		.loc 47 469 14 is_stmt 0 discriminator 3 view .LVU4268
 11440 0160 7A68     		ldr	r2, [r7, #4]
 11441              		.loc 47 469 27 discriminator 3 view .LVU4269
 11442 0162 04FB0031 		mla	r1, r4, r0, r3
 11443              		.loc 47 469 21 discriminator 3 view .LVU4270
 11444 0166 02EB8102 		add	r2, r2, r1, lsl #2
 11445              		.loc 47 469 32 discriminator 3 view .LVU4271
 11446 016a 0021     		movs	r1, #0
 11447 016c 1160     		str	r1, [r2]	@ float
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11448              		.loc 47 467 32 is_stmt 1 discriminator 3 view .LVU4272
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11449              		.loc 47 467 35 is_stmt 0 discriminator 3 view .LVU4273
 11450 016e 0133     		adds	r3, r3, #1
 11451              	.LVL1620:
 11452              	.L495:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 568


 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11453              		.loc 47 467 24 is_stmt 1 discriminator 1 view .LVU4274
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11454              		.loc 47 467 9 is_stmt 0 discriminator 1 view .LVU4275
 11455 0170 A342     		cmp	r3, r4
 11456 0172 F5DB     		blt	.L494
 11457              	.LBE508:
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 11458              		.loc 47 465 30 is_stmt 1 discriminator 2 view .LVU4276
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 11459              		.loc 47 465 33 is_stmt 0 discriminator 2 view .LVU4277
 11460 0174 0130     		adds	r0, r0, #1
 11461              	.LVL1621:
 11462              	.L493:
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 11463              		.loc 47 465 22 is_stmt 1 discriminator 1 view .LVU4278
 465:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       {
 11464              		.loc 47 465 7 is_stmt 0 discriminator 1 view .LVU4279
 11465 0176 A042     		cmp	r0, r4
 11466 0178 01DA     		bge	.L513
 11467              	.LBB509:
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11468              		.loc 47 467 17 view .LVU4280
 11469 017a 3346     		mov	r3, r6
 11470 017c F8E7     		b	.L495
 11471              	.L513:
 467:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         {
 11472              		.loc 47 467 17 view .LVU4281
 11473              	.LBE509:
 11474              	.LBE511:
 464:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       for(int row=0; row < n;row++)
 11475              		.loc 47 464 11 view .LVU4282
 11476 017e 2E46     		mov	r6, r5
 11477              	.LVL1622:
 11478              	.L492:
 470:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****         }
 471:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       }
 472:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 473:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 474:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int row=0; row < n;row++)
 11479              		.loc 47 474 5 is_stmt 1 view .LVU4283
 11480              	.LBB512:
 11481              		.loc 47 474 9 view .LVU4284
 11482              		.loc 47 474 13 is_stmt 0 view .LVU4285
 11483 0180 0020     		movs	r0, #0
 11484              		.loc 47 474 5 view .LVU4286
 11485 0182 00E0     		b	.L496
 11486              	.LVL1623:
 11487              	.L515:
 11488              		.loc 47 474 31 view .LVU4287
 11489 0184 2846     		mov	r0, r5
 11490              	.LVL1624:
 11491              	.L496:
 11492              		.loc 47 474 20 is_stmt 1 discriminator 1 view .LVU4288
 11493              		.loc 47 474 5 is_stmt 0 discriminator 1 view .LVU4289
 11494 0186 A042     		cmp	r0, r4
 11495 0188 0CDA     		bge	.L514
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 569


 475:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        for(int col=row+1; col < n;col++)
 11496              		.loc 47 476 8 is_stmt 1 view .LVU4290
 11497              	.LBB513:
 11498              		.loc 47 476 12 view .LVU4291
 11499              		.loc 47 476 16 is_stmt 0 view .LVU4292
 11500 018a 451C     		adds	r5, r0, #1
 11501              	.LVL1625:
 11502              		.loc 47 476 16 view .LVU4293
 11503 018c 2B46     		mov	r3, r5
 11504              	.LVL1626:
 11505              	.L497:
 11506              		.loc 47 476 27 is_stmt 1 discriminator 1 view .LVU4294
 11507              		.loc 47 476 8 is_stmt 0 discriminator 1 view .LVU4295
 11508 018e A342     		cmp	r3, r4
 11509 0190 F8DA     		bge	.L515
 477:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 478:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****          pl->pData[row*n+col] = 0.0;
 11510              		.loc 47 478 10 is_stmt 1 discriminator 3 view .LVU4296
 11511              		.loc 47 478 12 is_stmt 0 discriminator 3 view .LVU4297
 11512 0192 7A68     		ldr	r2, [r7, #4]
 11513              		.loc 47 478 25 discriminator 3 view .LVU4298
 11514 0194 04FB0031 		mla	r1, r4, r0, r3
 11515              		.loc 47 478 19 discriminator 3 view .LVU4299
 11516 0198 02EB8102 		add	r2, r2, r1, lsl #2
 11517              		.loc 47 478 31 discriminator 3 view .LVU4300
 11518 019c 0021     		movs	r1, #0
 11519 019e 1160     		str	r1, [r2]	@ float
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 11520              		.loc 47 476 35 is_stmt 1 discriminator 3 view .LVU4301
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 11521              		.loc 47 476 38 is_stmt 0 discriminator 3 view .LVU4302
 11522 01a0 0133     		adds	r3, r3, #1
 11523              	.LVL1627:
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 11524              		.loc 47 476 38 discriminator 3 view .LVU4303
 11525 01a2 F4E7     		b	.L497
 11526              	.LVL1628:
 11527              	.L514:
 476:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        {
 11528              		.loc 47 476 38 discriminator 3 view .LVU4304
 11529              	.LBE513:
 11530              	.LBE512:
 11531              	.LBB514:
 479:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****        }
 480:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 481:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     for(int d=0; d < diag;d++)
 11532              		.loc 47 482 13 view .LVU4305
 11533 01a4 0023     		movs	r3, #0
 11534 01a6 11E0     		b	.L500
 11535              	.LVL1629:
 11536              	.L501:
 483:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 484:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       pd->pData[d*n+d] = pl->pData[d*n+d];
 11537              		.loc 47 484 7 is_stmt 1 discriminator 3 view .LVU4306
 11538              		.loc 47 484 28 is_stmt 0 discriminator 3 view .LVU4307
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 570


 11539 01a8 7868     		ldr	r0, [r7, #4]
 11540              		.loc 47 484 39 discriminator 3 view .LVU4308
 11541 01aa 04FB0331 		mla	r1, r4, r3, r3
 11542              		.loc 47 484 9 discriminator 3 view .LVU4309
 11543 01ae D9F80420 		ldr	r2, [r9, #4]
 11544              		.loc 47 484 16 discriminator 3 view .LVU4310
 11545 01b2 02EB8102 		add	r2, r2, r1, lsl #2
 11546              		.loc 47 484 35 discriminator 3 view .LVU4311
 11547 01b6 00EB8100 		add	r0, r0, r1, lsl #2
 11548 01ba 0068     		ldr	r0, [r0]	@ float
 11549              		.loc 47 484 24 discriminator 3 view .LVU4312
 11550 01bc 1060     		str	r0, [r2]	@ float
 485:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****       pl->pData[d*n+d] = 1.0;
 11551              		.loc 47 485 7 is_stmt 1 discriminator 3 view .LVU4313
 11552              		.loc 47 485 9 is_stmt 0 discriminator 3 view .LVU4314
 11553 01be 7A68     		ldr	r2, [r7, #4]
 11554              		.loc 47 485 16 discriminator 3 view .LVU4315
 11555 01c0 02EB8102 		add	r2, r2, r1, lsl #2
 11556              		.loc 47 485 24 discriminator 3 view .LVU4316
 11557 01c4 4FF07E51 		mov	r1, #1065353216
 11558 01c8 1160     		str	r1, [r2]	@ float
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11559              		.loc 47 482 27 is_stmt 1 discriminator 3 view .LVU4317
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11560              		.loc 47 482 28 is_stmt 0 discriminator 3 view .LVU4318
 11561 01ca 0133     		adds	r3, r3, #1
 11562              	.LVL1630:
 11563              	.L500:
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11564              		.loc 47 482 18 is_stmt 1 discriminator 1 view .LVU4319
 482:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     {
 11565              		.loc 47 482 5 is_stmt 0 discriminator 1 view .LVU4320
 11566 01cc 9E42     		cmp	r6, r3
 11567 01ce EBDC     		bgt	.L501
 11568              	.LBE514:
 486:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     }
 487:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   
 488:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****     status = ARM_MATH_SUCCESS;
 11569              		.loc 47 488 5 is_stmt 1 view .LVU4321
 11570              	.LVL1631:
 11571              		.loc 47 488 5 is_stmt 0 view .LVU4322
 11572              	.LBE490:
 489:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 490:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   }
 491:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** 
 492:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   
 493:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   /* Return to application */
 494:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c ****   return (status);
 11573              		.loc 47 494 3 is_stmt 1 view .LVU4323
 495:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f32.c **** }
 11574              		.loc 47 495 1 is_stmt 0 view .LVU4324
 11575 01d0 0020     		movs	r0, #0
 11576 01d2 BDEC028B 		vldm	sp!, {d8}
 11577              	.LCFI85:
 11578              		.cfi_restore 80
 11579              		.cfi_restore 81
 11580              		.cfi_def_cfa_offset 32
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 571


 11581 01d6 BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 11582              	.LVL1632:
 11583              	.L517:
 11584              		.loc 47 495 1 view .LVU4325
 11585 01da 00BFAFF3 		.align	3
 11585      0080
 11586              	.L516:
 11587 01e0 FFFF7FFF 		.word	-8388609
 11588 01e4 3A8C30E2 		.word	-500134854
 11589 01e8 8E79453E 		.word	1044740494
 11590              		.cfi_endproc
 11591              	.LFE162:
 11593              		.global	__aeabi_dcmpgt
 11594              		.section	.text.arm_mat_ldlt_f64,"ax",%progbits
 11595              		.align	1
 11596              		.global	arm_mat_ldlt_f64
 11597              		.syntax unified
 11598              		.thumb
 11599              		.thumb_func
 11601              	arm_mat_ldlt_f64:
 11602              	.LVL1633:
 11603              	.LFB163:
 11604              		.file 48 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c"
   1:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /* ----------------------------------------------------------------------
   2:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Project:      CMSIS DSP Library
   3:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Title:        arm_mat_ldl_f64.c
   4:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Description:  Floating-point LDL decomposition
   5:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
   6:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * $Date:        23 April 2021
   7:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * $Revision:    V1.9.0
   8:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
   9:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Target Processor: Cortex-M and Cortex-A cores
  10:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * -------------------------------------------------------------------- */
  11:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /*
  12:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Copyright (C) 2010-2021 ARM Limited or its affiliates. All rights reserved.
  13:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
  14:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
  16:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * not use this file except in compliance with the License.
  18:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * You may obtain a copy of the License at
  19:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
  20:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  *
  22:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * See the License for the specific language governing permissions and
  26:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  * limitations under the License.
  27:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  */
  28:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  29:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #include "dsp/matrix_functions.h"
  30:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #include <math.h>
  31:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  32:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  33:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  34:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /// @private
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 572


  35:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #define SWAP_ROWS_F64(A,i,j)     \
  36:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   for(int w=0;w < n; w++)    \
  37:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   {                          \
  38:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      float64_t tmp;          \
  39:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      tmp = A[i*n + w];       \
  40:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      A[i*n + w] = A[j*n + w];\
  41:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      A[j*n + w] = tmp;       \
  42:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   }
  43:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /// @private
  44:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #define SWAP_COLS_F64(A,i,j)     \
  45:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   for(int w=0;w < n; w++)    \
  46:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   {                          \
  47:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      float64_t tmp;          \
  48:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      tmp = A[w*n + i];       \
  49:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      A[w*n + i] = A[w*n + j];\
  50:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****      A[w*n + j] = tmp;       \
  51:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   }
  52:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  53:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /**
  54:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   @ingroup groupMatrix
  55:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  */
  56:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  57:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /**
  58:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   @addtogroup MatrixChol
  59:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   @{
  60:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  */
  61:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  62:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** /**
  63:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @brief Floating-point LDL^t decomposition of positive semi-definite matrix.
  64:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @param[in]  pSrc   points to the instance of the input floating-point matrix structure.
  65:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @param[out] pl   points to the instance of the output floating-point triangular matrix structu
  66:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @param[out] pd   points to the instance of the output floating-point diagonal matrix structure
  67:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @param[out] pp   points to the instance of the output floating-point permutation vector.
  68:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @return The function returns ARM_MATH_SIZE_MISMATCH, if the dimensions do not match.
  69:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @return        execution status
  70:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****                    - \ref ARM_MATH_SUCCESS       : Operation successful
  71:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****                    - \ref ARM_MATH_SIZE_MISMATCH : Matrix size check failed
  72:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****                    - \ref ARM_MATH_DECOMPOSITION_FAILURE      : Input matrix cannot be decomposed
  73:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    * @par
  74:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    *  Computes the LDL^t decomposition of a matrix A such that P A P^t = L D L^t.
  75:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****    */
  76:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  77:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** arm_status arm_mat_ldlt_f64(
  78:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   const arm_matrix_instance_f64 * pSrc,
  79:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   arm_matrix_instance_f64 * pl,
  80:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   arm_matrix_instance_f64 * pd,
  81:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   uint16_t * pp)
  82:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** {
 11605              		.loc 48 82 1 is_stmt 1 view -0
 11606              		.cfi_startproc
 11607              		@ args = 0, pretend = 0, frame = 32
 11608              		@ frame_needed = 0, uses_anonymous_args = 0
 11609              		.loc 48 82 1 is_stmt 0 view .LVU4327
 11610 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 11611              	.LCFI86:
 11612              		.cfi_def_cfa_offset 36
 11613              		.cfi_offset 4, -36
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 573


 11614              		.cfi_offset 5, -32
 11615              		.cfi_offset 6, -28
 11616              		.cfi_offset 7, -24
 11617              		.cfi_offset 8, -20
 11618              		.cfi_offset 9, -16
 11619              		.cfi_offset 10, -12
 11620              		.cfi_offset 11, -8
 11621              		.cfi_offset 14, -4
 11622 0004 89B0     		sub	sp, sp, #36
 11623              	.LCFI87:
 11624              		.cfi_def_cfa_offset 72
 11625 0006 0C46     		mov	r4, r1
 11626 0008 0691     		str	r1, [sp, #24]
 11627 000a 0792     		str	r2, [sp, #28]
 11628 000c 1F46     		mov	r7, r3
 11629 000e 0593     		str	r3, [sp, #20]
  83:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  84:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   arm_status status;                             /* status of matrix inverse */
 11630              		.loc 48 84 3 is_stmt 1 view .LVU4328
 11631              	.LBB515:
  85:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****  
  86:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  87:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #ifdef ARM_MATH_MATRIX_CHECK
  88:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
  89:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   /* Check for matrix mismatch condition */
  90:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   if ((pSrc->numRows != pSrc->numCols) ||
  91:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       (pl->numRows != pl->numCols) ||
  92:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       (pd->numRows != pd->numCols) ||
  93:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       (pl->numRows != pd->numRows)   )
  94:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   {
  95:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     /* Set status as ARM_MATH_SIZE_MISMATCH */
  96:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     status = ARM_MATH_SIZE_MISMATCH;
  97:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   }
  98:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   else
  99:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 100:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** #endif /* #ifdef ARM_MATH_MATRIX_CHECK */
 101:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 102:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   {
 103:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 104:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     const int n=pSrc->numRows;
 11632              		.loc 48 104 5 view .LVU4329
 11633              		.loc 48 104 21 is_stmt 0 view .LVU4330
 11634 0010 0588     		ldrh	r5, [r0]
 11635              	.LVL1634:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     int fullRank = 1, diag,k;
 11636              		.loc 48 105 5 is_stmt 1 view .LVU4331
 106:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     float64_t *pA;
 11637              		.loc 48 106 5 view .LVU4332
 107:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 108:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     memcpy(pl->pData,pSrc->pData,n*n*sizeof(float64_t));
 11638              		.loc 48 108 5 view .LVU4333
 11639              		.loc 48 108 35 is_stmt 0 view .LVU4334
 11640 0012 05FB05F2 		mul	r2, r5, r5
 11641              	.LVL1635:
 11642              		.loc 48 108 5 view .LVU4335
 11643 0016 D200     		lsls	r2, r2, #3
 11644 0018 4168     		ldr	r1, [r0, #4]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 574


 11645              	.LVL1636:
 11646              		.loc 48 108 5 view .LVU4336
 11647 001a 6068     		ldr	r0, [r4, #4]
 11648              	.LVL1637:
 11649              		.loc 48 108 5 view .LVU4337
 11650 001c FFF7FEFF 		bl	memcpy
 11651              	.LVL1638:
 109:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     pA = pl->pData;
 11652              		.loc 48 109 5 is_stmt 1 view .LVU4338
 11653              		.loc 48 109 8 is_stmt 0 view .LVU4339
 11654 0020 6668     		ldr	r6, [r4, #4]
 11655              	.LVL1639:
 110:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     for(int k=0;k < n; k++)
 11656              		.loc 48 111 5 is_stmt 1 view .LVU4340
 11657              	.LBB516:
 11658              		.loc 48 111 9 view .LVU4341
 11659              		.loc 48 111 13 is_stmt 0 view .LVU4342
 11660 0022 0023     		movs	r3, #0
 11661 0024 3A46     		mov	r2, r7
 11662              		.loc 48 111 5 view .LVU4343
 11663 0026 02E0     		b	.L519
 11664              	.LVL1640:
 11665              	.L520:
 112:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 113:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       pp[k] = k;
 11666              		.loc 48 113 7 is_stmt 1 discriminator 3 view .LVU4344
 11667              		.loc 48 113 13 is_stmt 0 discriminator 3 view .LVU4345
 11668 0028 22F81330 		strh	r3, [r2, r3, lsl #1]	@ movhi
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11669              		.loc 48 111 24 is_stmt 1 discriminator 3 view .LVU4346
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11670              		.loc 48 111 25 is_stmt 0 discriminator 3 view .LVU4347
 11671 002c 0133     		adds	r3, r3, #1
 11672              	.LVL1641:
 11673              	.L519:
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11674              		.loc 48 111 17 is_stmt 1 discriminator 1 view .LVU4348
 111:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11675              		.loc 48 111 5 is_stmt 0 discriminator 1 view .LVU4349
 11676 002e AB42     		cmp	r3, r5
 11677 0030 FADB     		blt	.L520
 11678              	.LBE516:
 114:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     }
 115:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 116:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     for(k=0;k < n; k++)
 11679              		.loc 48 117 10 view .LVU4350
 11680 0032 0027     		movs	r7, #0
 11681 0034 A3E0     		b	.L521
 11682              	.LVL1642:
 11683              	.L522:
 11684              	.LBB517:
 11685              	.LBB518:
 118:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 119:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         /* Find pivot */
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         float64_t m=F64_MIN,a;
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 575


 121:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         int j=k; 
 122:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 123:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         for(int r=k;r<n;r++)
 11686              		.loc 48 124 25 is_stmt 1 discriminator 2 view .LVU4351
 11687              		.loc 48 124 26 is_stmt 0 discriminator 2 view .LVU4352
 11688 0036 0134     		adds	r4, r4, #1
 11689              	.LVL1643:
 11690              	.L535:
 11691              		.loc 48 124 21 is_stmt 1 discriminator 1 view .LVU4353
 11692              		.loc 48 124 9 is_stmt 0 discriminator 1 view .LVU4354
 11693 0038 AC42     		cmp	r4, r5
 11694 003a 11DA     		bge	.L553
 125:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 126:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****            if (pA[r*n+r] > m)
 11695              		.loc 48 126 12 is_stmt 1 view .LVU4355
 11696              		.loc 48 126 22 is_stmt 0 view .LVU4356
 11697 003c 05FB0443 		mla	r3, r5, r4, r4
 11698              		.loc 48 126 18 view .LVU4357
 11699 0040 06EBC303 		add	r3, r6, r3, lsl #3
 11700 0044 D3E900AB 		ldrd	r10, [r3]
 11701              		.loc 48 126 15 view .LVU4358
 11702 0048 4246     		mov	r2, r8
 11703 004a 4B46     		mov	r3, r9
 11704 004c 5046     		mov	r0, r10
 11705 004e 5946     		mov	r1, fp
 11706 0050 FFF7FEFF 		bl	__aeabi_dcmpgt
 11707              	.LVL1644:
 11708 0054 0028     		cmp	r0, #0
 11709 0056 EED0     		beq	.L522
 127:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****            {
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              m = pA[r*n+r];
 129:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              j = r;
 11710              		.loc 48 129 16 view .LVU4359
 11711 0058 0094     		str	r4, [sp]
 11712              	.LVL1645:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              j = r;
 11713              		.loc 48 128 16 view .LVU4360
 11714 005a D046     		mov	r8, r10
 11715              	.LVL1646:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              j = r;
 11716              		.loc 48 128 16 view .LVU4361
 11717 005c D946     		mov	r9, fp
 11718 005e EAE7     		b	.L522
 11719              	.LVL1647:
 11720              	.L553:
 128:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              j = r;
 11721              		.loc 48 128 16 view .LVU4362
 11722              	.LBE518:
 130:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****            }
 131:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 132:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 133:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         if(j != k)
 11723              		.loc 48 133 11 view .LVU4363
 11724 0060 DDF800A0 		ldr	r10, [sp]
 11725              		.loc 48 133 9 is_stmt 1 view .LVU4364
 11726              		.loc 48 133 11 is_stmt 0 view .LVU4365
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 576


 11727 0064 5745     		cmp	r7, r10
 11728 0066 34D1     		bne	.L554
 11729              	.LVL1648:
 11730              	.L525:
 134:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_ROWS_F64(pA,k,j);
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11731              		.loc 48 136 32 is_stmt 1 discriminator 4 view .LVU4366
 137:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 138:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 139:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 140:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         pp[k] = j;
 11732              		.loc 48 140 9 discriminator 4 view .LVU4367
 11733              		.loc 48 140 15 is_stmt 0 discriminator 4 view .LVU4368
 11734 0068 059B     		ldr	r3, [sp, #20]
 11735 006a 23F817A0 		strh	r10, [r3, r7, lsl #1]	@ movhi
 141:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 142:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         a = pA[k*n+k];
 11736              		.loc 48 142 9 is_stmt 1 discriminator 4 view .LVU4369
 11737              		.loc 48 142 19 is_stmt 0 discriminator 4 view .LVU4370
 11738 006e 05FB0773 		mla	r3, r5, r7, r7
 11739              		.loc 48 142 15 discriminator 4 view .LVU4371
 11740 0072 06EBC303 		add	r3, r6, r3, lsl #3
 11741              		.loc 48 142 11 discriminator 4 view .LVU4372
 11742 0076 93ED007B 		vldr.64	d7, [r3]
 11743 007a 8DED007B 		vstr.64	d7, [sp]
 11744              	.LVL1649:
 143:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 144:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         if (fabs(a) < 1.0e-18)
 11745              		.loc 48 144 9 is_stmt 1 discriminator 4 view .LVU4373
 11746              		.loc 48 144 13 is_stmt 0 discriminator 4 view .LVU4374
 11747 007e 52EC171B 		vmov	r1, r2, d7
 11748 0082 8DED027A 		vstr.32	s14, [sp, #8]	@ int
 11749 0086 22F00043 		bic	r3, r2, #-2147483648
 11750 008a 0393     		str	r3, [sp, #12]
 11751              		.loc 48 144 12 discriminator 4 view .LVU4375
 11752 008c 6DA3     		adr	r3, .L560+12
 11753 008e D3E90023 		ldrd	r2, [r3]
 11754 0092 DDE90201 		ldrd	r0, [sp, #8]
 11755 0096 FFF7FEFF 		bl	__aeabi_dcmplt
 11756              	.LVL1650:
 11757              		.loc 48 144 12 discriminator 4 view .LVU4376
 11758 009a 0028     		cmp	r0, #0
 11759 009c 40F08180 		bne	.L548
 145:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 146:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****             fullRank = 0;
 148:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****             break;
 149:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 150:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         for(int w=k+1;w<n;w++)
 11760              		.loc 48 151 9 is_stmt 1 view .LVU4377
 11761              	.LBB519:
 11762              		.loc 48 151 13 view .LVU4378
 11763              		.loc 48 151 17 is_stmt 0 view .LVU4379
 11764 00a0 7B1C     		adds	r3, r7, #1
 11765 00a2 0493     		str	r3, [sp, #16]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 577


 11766              	.LVL1651:
 11767              		.loc 48 151 17 view .LVU4380
 11768 00a4 9946     		mov	r9, r3
 11769              		.loc 48 151 9 view .LVU4381
 11770 00a6 50E0     		b	.L530
 11771              	.LVL1652:
 11772              	.L526:
 11773              		.loc 48 151 9 view .LVU4382
 11774              	.LBE519:
 11775              	.LBB522:
 11776              	.LBB523:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11777              		.loc 48 135 11 is_stmt 1 discriminator 3 view .LVU4383
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11778              		.loc 48 135 11 discriminator 3 view .LVU4384
 11779 00a8 05FB0731 		mla	r1, r5, r7, r3
 11780 00ac 06EBC101 		add	r1, r6, r1, lsl #3
 11781 00b0 D1E90089 		ldrd	r8, [r1]
 11782              	.LVL1653:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11783              		.loc 48 135 11 discriminator 3 view .LVU4385
 11784 00b4 05FB0A32 		mla	r2, r5, r10, r3
 11785 00b8 06EBC202 		add	r2, r6, r2, lsl #3
 11786 00bc 92ED007B 		vldr.64	d7, [r2]
 11787 00c0 81ED007B 		vstr.64	d7, [r1]
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11788              		.loc 48 135 11 discriminator 3 view .LVU4386
 11789 00c4 C2E90089 		strd	r8, [r2]
 11790              	.LBE523:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11791              		.loc 48 135 11 discriminator 3 view .LVU4387
 11792 00c8 0133     		adds	r3, r3, #1
 11793              	.LVL1654:
 11794              	.L524:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11795              		.loc 48 135 11 discriminator 1 view .LVU4388
 11796 00ca AB42     		cmp	r3, r5
 11797 00cc ECDB     		blt	.L526
 11798              	.LBE522:
 11799              	.LBB524:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11800              		.loc 48 136 11 is_stmt 0 view .LVU4389
 11801 00ce 0021     		movs	r1, #0
 11802 00d0 12E0     		b	.L527
 11803              	.LVL1655:
 11804              	.L554:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11805              		.loc 48 136 11 view .LVU4390
 11806              	.LBE524:
 11807              	.LBB526:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
 11808              		.loc 48 135 11 view .LVU4391
 11809 00d2 0023     		movs	r3, #0
 11810 00d4 F9E7     		b	.L524
 11811              	.LVL1656:
 11812              	.L528:
 135:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           SWAP_COLS_F64(pA,k,j);
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 578


 11813              		.loc 48 135 11 view .LVU4392
 11814              	.LBE526:
 11815              	.LBB527:
 11816              	.LBB525:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11817              		.loc 48 136 11 is_stmt 1 discriminator 3 view .LVU4393
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11818              		.loc 48 136 11 discriminator 3 view .LVU4394
 11819 00d6 05FB01F3 		mul	r3, r5, r1
 11820 00da DA19     		adds	r2, r3, r7
 11821 00dc 06EBC202 		add	r2, r6, r2, lsl #3
 11822 00e0 D2E90089 		ldrd	r8, [r2]
 11823              	.LVL1657:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11824              		.loc 48 136 11 discriminator 3 view .LVU4395
 11825 00e4 5344     		add	r3, r3, r10
 11826 00e6 06EBC303 		add	r3, r6, r3, lsl #3
 11827 00ea 93ED007B 		vldr.64	d7, [r3]
 11828 00ee 82ED007B 		vstr.64	d7, [r2]
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11829              		.loc 48 136 11 discriminator 3 view .LVU4396
 11830 00f2 C3E90089 		strd	r8, [r3]
 11831              	.LBE525:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11832              		.loc 48 136 11 discriminator 3 view .LVU4397
 11833 00f6 0131     		adds	r1, r1, #1
 11834              	.LVL1658:
 11835              	.L527:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11836              		.loc 48 136 11 discriminator 1 view .LVU4398
 11837 00f8 A942     		cmp	r1, r5
 11838 00fa ECDB     		blt	.L528
 11839 00fc B4E7     		b	.L525
 11840              	.LVL1659:
 11841              	.L531:
 136:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 11842              		.loc 48 136 11 is_stmt 0 discriminator 1 view .LVU4399
 11843              	.LBE527:
 11844              	.LBB528:
 11845              	.LBB520:
 152:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           for(int x=k+1;x<n;x++)
 154:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 155:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****              pA[w*n+x] = pA[w*n+x] - pA[w*n+k] * pA[x*n+k] / a;
 11846              		.loc 48 155 14 is_stmt 1 discriminator 3 view .LVU4400
 11847              		.loc 48 155 30 is_stmt 0 discriminator 3 view .LVU4401
 11848 00fe 05FB09F3 		mul	r3, r5, r9
 11849              		.loc 48 155 32 discriminator 3 view .LVU4402
 11850 0102 03EB0408 		add	r8, r3, r4
 11851              		.loc 48 155 28 discriminator 3 view .LVU4403
 11852 0106 06EBC808 		add	r8, r6, r8, lsl #3
 11853 010a D8E900AB 		ldrd	r10, [r8]
 11854              		.loc 48 155 44 discriminator 3 view .LVU4404
 11855 010e 3B44     		add	r3, r3, r7
 11856              		.loc 48 155 40 discriminator 3 view .LVU4405
 11857 0110 06EBC301 		add	r1, r6, r3, lsl #3
 11858              		.loc 48 155 56 discriminator 3 view .LVU4406
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 579


 11859 0114 05FB0473 		mla	r3, r5, r4, r7
 11860              		.loc 48 155 52 discriminator 3 view .LVU4407
 11861 0118 06EBC303 		add	r3, r6, r3, lsl #3
 11862              		.loc 48 155 48 discriminator 3 view .LVU4408
 11863 011c D3E90023 		ldrd	r2, [r3]
 11864 0120 D1E90001 		ldrd	r0, [r1]
 11865 0124 FFF7FEFF 		bl	__aeabi_dmul
 11866              	.LVL1660:
 11867              		.loc 48 155 60 discriminator 3 view .LVU4409
 11868 0128 DDE90023 		ldrd	r2, [sp]
 11869 012c FFF7FEFF 		bl	__aeabi_ddiv
 11870              	.LVL1661:
 11871 0130 0246     		mov	r2, r0
 11872 0132 0B46     		mov	r3, r1
 11873              		.loc 48 155 36 discriminator 3 view .LVU4410
 11874 0134 5046     		mov	r0, r10
 11875 0136 5946     		mov	r1, fp
 11876 0138 FFF7FEFF 		bl	__aeabi_dsub
 11877              	.LVL1662:
 11878              		.loc 48 155 24 discriminator 3 view .LVU4411
 11879 013c C8E90001 		strd	r0, [r8]
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 11880              		.loc 48 153 29 is_stmt 1 discriminator 3 view .LVU4412
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 11881              		.loc 48 153 30 is_stmt 0 discriminator 3 view .LVU4413
 11882 0140 0134     		adds	r4, r4, #1
 11883              	.LVL1663:
 11884              	.L532:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 11885              		.loc 48 153 25 is_stmt 1 discriminator 1 view .LVU4414
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 11886              		.loc 48 153 11 is_stmt 0 discriminator 1 view .LVU4415
 11887 0142 AC42     		cmp	r4, r5
 11888 0144 DBDB     		blt	.L531
 11889              	.LBE520:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11890              		.loc 48 151 27 is_stmt 1 discriminator 2 view .LVU4416
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11891              		.loc 48 151 28 is_stmt 0 discriminator 2 view .LVU4417
 11892 0146 09F10109 		add	r9, r9, #1
 11893              	.LVL1664:
 11894              	.L530:
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11895              		.loc 48 151 23 is_stmt 1 discriminator 1 view .LVU4418
 151:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11896              		.loc 48 151 9 is_stmt 0 discriminator 1 view .LVU4419
 11897 014a A945     		cmp	r9, r5
 11898 014c 01DA     		bge	.L555
 11899              	.LBB521:
 153:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           {
 11900              		.loc 48 153 19 view .LVU4420
 11901 014e 049C     		ldr	r4, [sp, #16]
 11902 0150 F7E7     		b	.L532
 11903              	.L555:
 11904              	.LBE521:
 11905              	.LBE528:
 11906              	.LBB529:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 580


 156:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****           }
 157:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 158:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         for(int w=k+1;w<n;w++)
 11907              		.loc 48 159 17 view .LVU4421
 11908 0152 DDF810A0 		ldr	r10, [sp, #16]
 11909 0156 DDE90089 		ldrd	r8, [sp]
 11910 015a 0DE0     		b	.L533
 11911              	.LVL1665:
 11912              	.L534:
 160:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 161:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****                pA[w*n+k] = pA[w*n+k] / a;
 11913              		.loc 48 161 16 is_stmt 1 discriminator 3 view .LVU4422
 11914              		.loc 48 161 34 is_stmt 0 discriminator 3 view .LVU4423
 11915 015c 05FB0A74 		mla	r4, r5, r10, r7
 11916              		.loc 48 161 30 discriminator 3 view .LVU4424
 11917 0160 06EBC404 		add	r4, r6, r4, lsl #3
 11918              		.loc 48 161 38 discriminator 3 view .LVU4425
 11919 0164 4246     		mov	r2, r8
 11920 0166 4B46     		mov	r3, r9
 11921 0168 D4E90001 		ldrd	r0, [r4]
 11922 016c FFF7FEFF 		bl	__aeabi_ddiv
 11923              	.LVL1666:
 11924              		.loc 48 161 26 discriminator 3 view .LVU4426
 11925 0170 C4E90001 		strd	r0, [r4]
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11926              		.loc 48 159 27 is_stmt 1 discriminator 3 view .LVU4427
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11927              		.loc 48 159 28 is_stmt 0 discriminator 3 view .LVU4428
 11928 0174 0AF1010A 		add	r10, r10, #1
 11929              	.LVL1667:
 11930              	.L533:
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11931              		.loc 48 159 23 is_stmt 1 discriminator 1 view .LVU4429
 159:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11932              		.loc 48 159 9 is_stmt 0 discriminator 1 view .LVU4430
 11933 0178 AA45     		cmp	r10, r5
 11934 017a EFDB     		blt	.L534
 11935              	.LBE529:
 11936              	.LBE517:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11937              		.loc 48 117 21 view .LVU4431
 11938 017c 049F     		ldr	r7, [sp, #16]
 11939              	.LVL1668:
 11940              	.L521:
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11941              		.loc 48 117 13 is_stmt 1 discriminator 1 view .LVU4432
 117:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 11942              		.loc 48 117 5 is_stmt 0 discriminator 1 view .LVU4433
 11943 017e AF42     		cmp	r7, r5
 11944 0180 09DA     		bge	.L556
 11945              	.LBB531:
 11946              	.LBB530:
 124:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 11947              		.loc 48 124 17 view .LVU4434
 11948 0182 3C46     		mov	r4, r7
 11949              	.LBE530:
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 581


 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         int j=k; 
 11950              		.loc 48 120 19 view .LVU4435
 11951 0184 9FED2C7B 		vldr.64	d7, .L560
 11952 0188 53EC172B 		vmov	r2, r3, d7
 11953 018c 17EE108A 		vmov	r8, s14	@ int
 11954 0190 9946     		mov	r9, r3
 11955 0192 0097     		str	r7, [sp]
 11956 0194 50E7     		b	.L535
 11957              	.L556:
 120:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         int j=k; 
 11958              		.loc 48 120 19 view .LVU4436
 11959              	.LBE531:
 105:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     float64_t *pA;
 11960              		.loc 48 105 9 view .LVU4437
 11961 0196 0124     		movs	r4, #1
 11962              	.L529:
 11963              	.LVL1669:
 162:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 163:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 164:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         
 165:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 166:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     }
 167:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 168:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 169:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 170:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     diag=k;
 11964              		.loc 48 170 5 is_stmt 1 view .LVU4438
 171:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     if (!fullRank)
 11965              		.loc 48 171 5 view .LVU4439
 11966              		.loc 48 171 8 is_stmt 0 view .LVU4440
 11967 0198 C4B9     		cbnz	r4, .L536
 172:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       diag--;
 11968              		.loc 48 173 7 is_stmt 1 view .LVU4441
 11969              		.loc 48 173 11 is_stmt 0 view .LVU4442
 11970 019a 7E1E     		subs	r6, r7, #1
 11971              	.LVL1670:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       for(int row=0; row < n;row++)
 11972              		.loc 48 174 7 is_stmt 1 view .LVU4443
 11973              	.LBB532:
 11974              		.loc 48 174 11 view .LVU4444
 11975              		.loc 48 174 11 is_stmt 0 view .LVU4445
 11976 019c DDF818C0 		ldr	ip, [sp, #24]
 11977              		.loc 48 174 7 view .LVU4446
 11978 01a0 0FE0     		b	.L537
 11979              	.LVL1671:
 11980              	.L548:
 11981              		.loc 48 174 7 view .LVU4447
 11982              	.LBE532:
 11983              	.LBB535:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****             break;
 11984              		.loc 48 147 22 view .LVU4448
 11985 01a2 0024     		movs	r4, #0
 11986              	.LVL1672:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****             break;
 11987              		.loc 48 147 22 view .LVU4449
 11988 01a4 F8E7     		b	.L529
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 582


 11989              	.LVL1673:
 11990              	.L538:
 147:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****             break;
 11991              		.loc 48 147 22 view .LVU4450
 11992              	.LBE535:
 11993              	.LBB536:
 11994              	.LBB533:
 175:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       {
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         for(int col=k; col < n;col++)
 177:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 178:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****            pl->pData[row*n+col]=0.0;
 11995              		.loc 48 178 12 is_stmt 1 discriminator 3 view .LVU4451
 11996              		.loc 48 178 14 is_stmt 0 discriminator 3 view .LVU4452
 11997 01a6 DCF80420 		ldr	r2, [ip, #4]
 11998              		.loc 48 178 27 discriminator 3 view .LVU4453
 11999 01aa 05FB0431 		mla	r1, r5, r4, r3
 12000              		.loc 48 178 21 discriminator 3 view .LVU4454
 12001 01ae 02EBC102 		add	r2, r2, r1, lsl #3
 12002              		.loc 48 178 32 discriminator 3 view .LVU4455
 12003 01b2 0020     		movs	r0, #0
 12004 01b4 0021     		movs	r1, #0
 12005 01b6 C2E90001 		strd	r0, [r2]
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12006              		.loc 48 176 32 is_stmt 1 discriminator 3 view .LVU4456
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12007              		.loc 48 176 35 is_stmt 0 discriminator 3 view .LVU4457
 12008 01ba 0133     		adds	r3, r3, #1
 12009              	.LVL1674:
 12010              	.L539:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12011              		.loc 48 176 24 is_stmt 1 discriminator 1 view .LVU4458
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12012              		.loc 48 176 9 is_stmt 0 discriminator 1 view .LVU4459
 12013 01bc AB42     		cmp	r3, r5
 12014 01be F2DB     		blt	.L538
 12015              	.LBE533:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       {
 12016              		.loc 48 174 30 is_stmt 1 discriminator 2 view .LVU4460
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       {
 12017              		.loc 48 174 33 is_stmt 0 discriminator 2 view .LVU4461
 12018 01c0 0134     		adds	r4, r4, #1
 12019              	.LVL1675:
 12020              	.L537:
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       {
 12021              		.loc 48 174 22 is_stmt 1 discriminator 1 view .LVU4462
 174:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       {
 12022              		.loc 48 174 7 is_stmt 0 discriminator 1 view .LVU4463
 12023 01c2 AC42     		cmp	r4, r5
 12024 01c4 01DA     		bge	.L557
 12025              	.LBB534:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12026              		.loc 48 176 17 view .LVU4464
 12027 01c6 3B46     		mov	r3, r7
 12028 01c8 F8E7     		b	.L539
 12029              	.L557:
 176:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         {
 12030              		.loc 48 176 17 view .LVU4465
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 583


 12031              	.LBE534:
 12032              	.LBE536:
 173:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       for(int row=0; row < n;row++)
 12033              		.loc 48 173 11 view .LVU4466
 12034 01ca 3746     		mov	r7, r6
 12035              	.LVL1676:
 12036              	.L536:
 179:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****         }
 180:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       }
 181:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     }
 182:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 183:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     for(int row=0; row < n;row++)
 12037              		.loc 48 183 5 is_stmt 1 view .LVU4467
 12038              	.LBB537:
 12039              		.loc 48 183 9 view .LVU4468
 12040              		.loc 48 183 13 is_stmt 0 view .LVU4469
 12041 01cc 0024     		movs	r4, #0
 12042 01ce 069E     		ldr	r6, [sp, #24]
 12043              		.loc 48 183 5 view .LVU4470
 12044 01d0 00E0     		b	.L540
 12045              	.LVL1677:
 12046              	.L559:
 12047              		.loc 48 183 31 view .LVU4471
 12048 01d2 6446     		mov	r4, ip
 12049              	.LVL1678:
 12050              	.L540:
 12051              		.loc 48 183 20 is_stmt 1 discriminator 1 view .LVU4472
 12052              		.loc 48 183 5 is_stmt 0 discriminator 1 view .LVU4473
 12053 01d4 AC42     		cmp	r4, r5
 12054 01d6 0FDA     		bge	.L558
 184:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        for(int col=row+1; col < n;col++)
 12055              		.loc 48 185 8 is_stmt 1 view .LVU4474
 12056              	.LBB538:
 12057              		.loc 48 185 12 view .LVU4475
 12058              		.loc 48 185 16 is_stmt 0 view .LVU4476
 12059 01d8 04F1010C 		add	ip, r4, #1
 12060              	.LVL1679:
 12061              		.loc 48 185 16 view .LVU4477
 12062 01dc 6346     		mov	r3, ip
 12063              	.LVL1680:
 12064              	.L541:
 12065              		.loc 48 185 27 is_stmt 1 discriminator 1 view .LVU4478
 12066              		.loc 48 185 8 is_stmt 0 discriminator 1 view .LVU4479
 12067 01de AB42     		cmp	r3, r5
 12068 01e0 F7DA     		bge	.L559
 186:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        {
 187:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****          pl->pData[row*n+col] = 0.0;
 12069              		.loc 48 187 10 is_stmt 1 discriminator 3 view .LVU4480
 12070              		.loc 48 187 12 is_stmt 0 discriminator 3 view .LVU4481
 12071 01e2 7268     		ldr	r2, [r6, #4]
 12072              		.loc 48 187 25 discriminator 3 view .LVU4482
 12073 01e4 05FB0431 		mla	r1, r5, r4, r3
 12074              		.loc 48 187 19 discriminator 3 view .LVU4483
 12075 01e8 02EBC102 		add	r2, r2, r1, lsl #3
 12076              		.loc 48 187 31 discriminator 3 view .LVU4484
 12077 01ec 0020     		movs	r0, #0
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 584


 12078 01ee 0021     		movs	r1, #0
 12079 01f0 C2E90001 		strd	r0, [r2]
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        {
 12080              		.loc 48 185 35 is_stmt 1 discriminator 3 view .LVU4485
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        {
 12081              		.loc 48 185 38 is_stmt 0 discriminator 3 view .LVU4486
 12082 01f4 0133     		adds	r3, r3, #1
 12083              	.LVL1681:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        {
 12084              		.loc 48 185 38 discriminator 3 view .LVU4487
 12085 01f6 F2E7     		b	.L541
 12086              	.LVL1682:
 12087              	.L558:
 185:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        {
 12088              		.loc 48 185 38 discriminator 3 view .LVU4488
 12089              	.LBE538:
 12090              	.LBE537:
 12091              	.LBB539:
 188:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****        }
 189:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     }
 190:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     for(int d=0; d < diag;d++)
 12092              		.loc 48 191 13 view .LVU4489
 12093 01f8 0023     		movs	r3, #0
 12094 01fa 069C     		ldr	r4, [sp, #24]
 12095              	.LVL1683:
 12096              		.loc 48 191 13 view .LVU4490
 12097 01fc 079E     		ldr	r6, [sp, #28]
 12098 01fe 13E0     		b	.L544
 12099              	.LVL1684:
 12100              	.L545:
 192:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 193:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       pd->pData[d*n+d] = pl->pData[d*n+d];
 12101              		.loc 48 193 7 is_stmt 1 discriminator 3 view .LVU4491
 12102              		.loc 48 193 28 is_stmt 0 discriminator 3 view .LVU4492
 12103 0200 6068     		ldr	r0, [r4, #4]
 12104              		.loc 48 193 39 discriminator 3 view .LVU4493
 12105 0202 05FB0331 		mla	r1, r5, r3, r3
 12106              		.loc 48 193 9 discriminator 3 view .LVU4494
 12107 0206 7268     		ldr	r2, [r6, #4]
 12108              		.loc 48 193 16 discriminator 3 view .LVU4495
 12109 0208 02EBC102 		add	r2, r2, r1, lsl #3
 12110              		.loc 48 193 35 discriminator 3 view .LVU4496
 12111 020c 00EBC100 		add	r0, r0, r1, lsl #3
 12112 0210 D0E90089 		ldrd	r8, [r0]
 12113              		.loc 48 193 24 discriminator 3 view .LVU4497
 12114 0214 C2E90089 		strd	r8, [r2]
 194:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****       pl->pData[d*n+d] = 1.0;
 12115              		.loc 48 194 7 is_stmt 1 discriminator 3 view .LVU4498
 12116              		.loc 48 194 9 is_stmt 0 discriminator 3 view .LVU4499
 12117 0218 6268     		ldr	r2, [r4, #4]
 12118              		.loc 48 194 16 discriminator 3 view .LVU4500
 12119 021a 02EBC102 		add	r2, r2, r1, lsl #3
 12120              		.loc 48 194 24 discriminator 3 view .LVU4501
 12121 021e 0020     		movs	r0, #0
 12122 0220 0749     		ldr	r1, .L560+8
 12123 0222 C2E90001 		strd	r0, [r2]
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 585


 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 12124              		.loc 48 191 27 is_stmt 1 discriminator 3 view .LVU4502
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 12125              		.loc 48 191 28 is_stmt 0 discriminator 3 view .LVU4503
 12126 0226 0133     		adds	r3, r3, #1
 12127              	.LVL1685:
 12128              	.L544:
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 12129              		.loc 48 191 18 is_stmt 1 discriminator 1 view .LVU4504
 191:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     {
 12130              		.loc 48 191 5 is_stmt 0 discriminator 1 view .LVU4505
 12131 0228 9F42     		cmp	r7, r3
 12132 022a E9DC     		bgt	.L545
 12133              	.LBE539:
 195:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     }
 196:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   
 197:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****     status = ARM_MATH_SUCCESS;
 12134              		.loc 48 197 5 is_stmt 1 view .LVU4506
 12135              	.LVL1686:
 12136              		.loc 48 197 5 is_stmt 0 view .LVU4507
 12137              	.LBE515:
 198:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 199:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   }
 200:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** 
 201:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   
 202:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   /* Return to application */
 203:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c ****   return (status);
 12138              		.loc 48 203 3 is_stmt 1 view .LVU4508
 204:Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Source/MatrixFunctions/arm_mat_ldlt_f64.c **** }
 12139              		.loc 48 204 1 is_stmt 0 view .LVU4509
 12140 022c 0020     		movs	r0, #0
 12141 022e 09B0     		add	sp, sp, #36
 12142              	.LCFI88:
 12143              		.cfi_def_cfa_offset 36
 12144              		@ sp needed
 12145 0230 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 12146              	.LVL1687:
 12147              	.L561:
 12148              		.loc 48 204 1 view .LVU4510
 12149 0234 AFF30080 		.align	3
 12150              	.L560:
 12151 0238 FFFFFFFF 		.word	-1
 12152 023c FFFFEFFF 		.word	-1048577
 12153 0240 0000F03F 		.word	1072693248
 12154 0244 AC43D2D1 		.word	-774749268
 12155 0248 5D72323C 		.word	1009939037
 12156              		.cfi_endproc
 12157              	.LFE163:
 12159              		.text
 12160              	.Letext0:
 12161              		.file 49 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\machine\\_default_types.h"
 12162              		.file 50 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\sys\\_stdint.h"
 12163              		.file 51 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/arm_math_types.h"
 12164              		.file 52 "Middlewares/Third_Party/ARM_CMSIS/CMSIS/DSP/Include/dsp/matrix_functions.h"
 12165              		.file 53 "c:\\arm-none-eabi-gcc\\arm-none-eabi\\include\\math.h"
 12166              		.file 54 "<built-in>"
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 586


DEFINED SYMBOLS
                            *ABS*:00000000 MatrixFunctions.c
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:20     .text.arm_mat_add_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:26     .text.arm_mat_add_f32:00000000 arm_mat_add_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:98     .text.arm_mat_add_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:104    .text.arm_mat_add_q15:00000000 arm_mat_add_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:203    .text.arm_mat_add_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:209    .text.arm_mat_add_q31:00000000 arm_mat_add_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:309    .text.arm_mat_cmplx_mult_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:315    .text.arm_mat_cmplx_mult_f32:00000000 arm_mat_cmplx_mult_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:527    .text.arm_mat_cmplx_mult_f32:000000a4 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:532    .text.arm_mat_cmplx_mult_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:538    .text.arm_mat_cmplx_mult_q15:00000000 arm_mat_cmplx_mult_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1045   .text.arm_mat_cmplx_mult_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1051   .text.arm_mat_cmplx_mult_q31:00000000 arm_mat_cmplx_mult_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1420   .text.arm_mat_init_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1426   .text.arm_mat_init_f32:00000000 arm_mat_init_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1450   .text.arm_mat_init_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1456   .text.arm_mat_init_q15:00000000 arm_mat_init_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1480   .text.arm_mat_init_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1486   .text.arm_mat_init_q31:00000000 arm_mat_init_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1510   .text.arm_mat_inverse_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:1516   .text.arm_mat_inverse_f32:00000000 arm_mat_inverse_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2066   .text.arm_mat_inverse_f32:000001e8 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2075   .text.arm_mat_inverse_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2081   .text.arm_mat_inverse_f64:00000000 arm_mat_inverse_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2772   .text.arm_mat_inverse_f64:000002a4 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2778   .text.arm_mat_mult_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:2784   .text.arm_mat_mult_f64:00000000 arm_mat_mult_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:3025   .text.arm_mat_mult_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:3031   .text.arm_mat_mult_f32:00000000 arm_mat_mult_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:3195   .text.arm_mat_mult_f32:00000070 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:3200   .text.arm_mat_mult_fast_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:3206   .text.arm_mat_mult_fast_q15:00000000 arm_mat_mult_fast_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4193   .text.arm_mat_mult_fast_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4199   .text.arm_mat_mult_fast_q31:00000000 arm_mat_mult_fast_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4764   .text.arm_mat_mult_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4770   .text.arm_mat_mult_q7:00000000 arm_mat_mult_q7
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4971   .text.arm_mat_mult_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:4977   .text.arm_mat_mult_q15:00000000 arm_mat_mult_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5399   .text.arm_mat_mult_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5405   .text.arm_mat_mult_q31:00000000 arm_mat_mult_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5610   .text.arm_mat_scale_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5616   .text.arm_mat_scale_f32:00000000 arm_mat_scale_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5680   .text.arm_mat_scale_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5686   .text.arm_mat_scale_q15:00000000 arm_mat_scale_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5777   .text.arm_mat_scale_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5783   .text.arm_mat_scale_q31:00000000 arm_mat_scale_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5902   .text.arm_mat_sub_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5908   .text.arm_mat_sub_f64:00000000 arm_mat_sub_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5991   .text.arm_mat_sub_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:5997   .text.arm_mat_sub_f32:00000000 arm_mat_sub_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6069   .text.arm_mat_sub_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6075   .text.arm_mat_sub_q15:00000000 arm_mat_sub_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6173   .text.arm_mat_sub_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6179   .text.arm_mat_sub_q31:00000000 arm_mat_sub_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6279   .text.arm_mat_trans_f32:00000000 $t
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 587


C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6285   .text.arm_mat_trans_f32:00000000 arm_mat_trans_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6382   .text.arm_mat_trans_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6388   .text.arm_mat_trans_f64:00000000 arm_mat_trans_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6505   .text.arm_mat_trans_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6511   .text.arm_mat_trans_q7:00000000 arm_mat_trans_q7
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6619   .text.arm_mat_trans_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6625   .text.arm_mat_trans_q15:00000000 arm_mat_trans_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6722   .text.arm_mat_trans_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6728   .text.arm_mat_trans_q31:00000000 arm_mat_trans_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6825   .text.arm_mat_vec_mult_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:6831   .text.arm_mat_vec_mult_f32:00000000 arm_mat_vec_mult_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:7177   .text.arm_mat_vec_mult_f32:00000124 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:7182   .text.arm_mat_vec_mult_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:7188   .text.arm_mat_vec_mult_q31:00000000 arm_mat_vec_mult_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:7678   .text.arm_mat_vec_mult_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:7684   .text.arm_mat_vec_mult_q15:00000000 arm_mat_vec_mult_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:8456   .text.arm_mat_vec_mult_q7:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:8462   .text.arm_mat_vec_mult_q7:00000000 arm_mat_vec_mult_q7
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9509   .text.arm_mat_cmplx_trans_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9515   .text.arm_mat_cmplx_trans_f32:00000000 arm_mat_cmplx_trans_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9633   .text.arm_mat_cmplx_trans_q31:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9639   .text.arm_mat_cmplx_trans_q31:00000000 arm_mat_cmplx_trans_q31
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9757   .text.arm_mat_cmplx_trans_q15:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9763   .text.arm_mat_cmplx_trans_q15:00000000 arm_mat_cmplx_trans_q15
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9878   .text.arm_mat_cholesky_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:9884   .text.arm_mat_cholesky_f64:00000000 arm_mat_cholesky_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10091  .text.arm_mat_cholesky_f64:000000e0 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10097  .text.arm_mat_cholesky_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10103  .text.arm_mat_cholesky_f32:00000000 arm_mat_cholesky_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10277  .text.arm_mat_solve_upper_triangular_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10283  .text.arm_mat_solve_upper_triangular_f32:00000000 arm_mat_solve_upper_triangular_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10454  .text.arm_mat_solve_lower_triangular_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10460  .text.arm_mat_solve_lower_triangular_f32:00000000 arm_mat_solve_lower_triangular_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10627  .text.arm_mat_solve_upper_triangular_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10633  .text.arm_mat_solve_upper_triangular_f64:00000000 arm_mat_solve_upper_triangular_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10849  .text.arm_mat_solve_lower_triangular_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:10855  .text.arm_mat_solve_lower_triangular_f64:00000000 arm_mat_solve_lower_triangular_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:11069  .text.arm_mat_ldlt_f32:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:11075  .text.arm_mat_ldlt_f32:00000000 arm_mat_ldlt_f32
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:11587  .text.arm_mat_ldlt_f32:000001e0 $d
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:11595  .text.arm_mat_ldlt_f64:00000000 $t
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:11601  .text.arm_mat_ldlt_f64:00000000 arm_mat_ldlt_f64
C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s:12151  .text.arm_mat_ldlt_f64:00000238 $d

UNDEFINED SYMBOLS
__aeabi_dcmpeq
__aeabi_ddiv
__aeabi_dmul
__aeabi_dsub
__aeabi_dadd
__aeabi_dcmple
sqrt
sqrtf
__aeabi_f2d
__aeabi_dcmplt
memcpy
__aeabi_dcmpgt
ARM GAS  C:\Users\7636~1\AppData\Local\Temp\cctr7S2q.s 			page 588


