I"дц<h2 id="Е╝·И╙▄Г⌡╝Г └">Е╝·И╙▄Г⌡╝Г └</h2>

<ol>
  <li>Ф▌▄Ф▐║Е█∙Е▒╗Ф°÷CPUФ∙╟Ф█╝И─ Х╥╞Е⌡╬Г └Ф·└Ф┬░Ц─│Е▌÷Г░├Е▐┼Е┘╤Х╝╬Х╝║Ф√╧ФЁ∙О╪⌡</li>
  <li>Ф▌▄Ф▐║Е█∙Е▒╗Ф°÷CPUГ └Е╝·Г▌╟Ф√╧ФЁ∙О╪▄Д╩ёГ═│Е╝·Г▌╟Ф√╧ФЁ∙О╪⌡</li>
  <li>Х╝╓Х╞├Е▓▄Ф▌▄Ф▐║Ф▄┤Д╩╓Д╦▌CPUГ └Е┘ЁГЁ╩О╪⌡</li>
  <li>Ф▌▄Ф▐║Ф╣▀Х╞∙Е█∙Е▒╗Ф°÷CPUГ └Ф√╧ФЁ∙Ц─┌</li>
</ol>

<h2 id="Е╝·И╙▄Е├┘Е╝╧">Е╝·И╙▄Е├┘Е╝╧</h2>

<p>Х╝╬Х╝║Д╦─Д╦╙Е█∙Е▒╗Ф°÷CPUО╪▄Х╞╔CPUХ┤ЁЕ╟▒Х┐╫Е╝·Г▌╟Д╩╔Д╦▀Ф▄┤Д╩╓Е┼÷Х┐╫Ф⌠█Д╫°О╪▄Ф▄┤Д╩╓Д╦▌Ф═╪Е╪▐Е╕┌Д╦▀Ц─┌</p>

<h3 id="Г╝≈Ф°╞Х©░Г╝≈Ф▄┤Д╩╓">Г╝≈Ф°╞Х©░Г╝≈Ф▄┤Д╩╓</h3>

<h4 id="add-rd-rs-rt">add rd rs rt</h4>

<table>
  <thead>
    <tr>
      <th>000000</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>rd(5Д╫█)</th>
      <th>reserved</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rdБ├░rs + rtО╪⌡reservedД╦╨И╒└Г∙≥И┐╗Е┬├О╪▄Е█ЁФ°╙Г■╗О╪▄Д╦─Х┬╛Е║╚Б─°0Б─²Ц─┌</p>

<h4 id="sub-rd-rs-rt">sub rd rs rt</h4>

<table>
  <thead>
    <tr>
      <th>000001</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>rd(5Д╫█)</th>
      <th>reserved</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rdБ├░rs - rtЦ─┌</p>

<h4 id="addiu-rt-rs-immediate">addiu rt rs immediate</h4>

<table>
  <thead>
    <tr>
      <th>000010</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rtБ├░rs + (sign-extend)immediateО╪⌡immediateГ╛╕Е▐╥Ф┴╘Е╠∙Е├█Е▐┌Е┼═Б─°Е┼═Б─²Х©░Г╝≈Ц─┌</p>

<h3 id="И─╩Х╬▒Х©░Г╝≈Ф▄┤Д╩╓">И─╩Х╬▒Х©░Г╝≈Ф▄┤Д╩╓</h3>

<h4 id="andi-rt-rs-immediate">andi rt rs immediate</h4>

<table>
  <thead>
    <tr>
      <th>010000</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rtБ├░rs &amp; (zero-extend)immediateО╪⌡immediateЕ│ Б─°0Б─²Ф┴╘Е╠∙Е├█Е▐┌Е┼═Б─°Д╦▌Б─²Х©░Г╝≈Ц─┌</p>

<h4 id="and-rd-rs-rt">and rd rs rt</h4>

<table>
  <thead>
    <tr>
      <th>010001</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>rd(5Д╫█)</th>
      <th>reserved</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rdБ├░rs &amp; rtО╪⌡И─╩Х╬▒Д╦▌Х©░Г╝≈Ц─┌</p>

<h4 id="ori-rt-rs-immediate">ori rt rs immediate</h4>

<table>
  <thead>
    <tr>
      <th>010010</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>Е┼÷Х┐╫О╪ rtБ├░rs</td>
      <td>(zero-extend)immediateО╪⌡immediateЕ│ Б─°0Б─²Ф┴╘Е╠∙Е├█Е▐┌Е┼═Б─°Ф┬√Б─²Х©░Г╝≈Ц─┌</td>
    </tr>
  </tbody>
</table>

<h4 id="or-rd-rs-rt">or rd rs rt</h4>

<table>
  <thead>
    <tr>
      <th>010011</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>rd(5Д╫█)</th>
      <th>reserved</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<table>
  <tbody>
    <tr>
      <td>Е┼÷Х┐╫О╪ rdБ├░rs</td>
      <td>rtО╪⌡И─╩Х╬▒Ф┬√Х©░Г╝≈Ц─┌</td>
    </tr>
  </tbody>
</table>

<h3 id="Г╖╩Д╫█Ф▄┤Д╩╓">Г╖╩Д╫█Ф▄┤Д╩╓</h3>

<h4 id="sll-rd-rt-sa">sll rd rt sa</h4>

<table>
  <thead>
    <tr>
      <th>011000</th>
      <th>Ф°╙Г■╗</th>
      <th>rt(5Д╫█)</th>
      <th>rd(5Д╫█)</th>
      <th>sa(5Д╫█)</th>
      <th>reserved</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rd&lt;О╪█rtб╚(zero-extend)saО╪▄Е╥╕Г╖╩saД╫█ О╪▄(zero-extend)saЦ─┌</p>

<h3 id="Ф╞■Х╬┐Ф▄┤Д╩╓">Ф╞■Х╬┐Ф▄┤Д╩╓</h3>

<h4 id="slti-rt-rs-immediate">slti rt rs immediate</h4>

<table>
  <thead>
    <tr>
      <th>011100</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ if (rs&lt; (sign-extend)immediate)  rt =1 else  rt=0, Е╦╕Г╛╕Е▐╥Ф╞■Х╬┐О╪▄Х╞╕Х╖│ALUХ©░Г╝≈Е┼÷Х┐╫Х║╗Ц─┌</p>

<h3 id="Е╜≤Е┌╗Е≥╗Х╞╩Е├≥Ф▄┤Д╩╓">Е╜≤Е┌╗Е≥╗Х╞╩/Е├≥Ф▄┤Д╩╓</h3>

<h4 id="sw-rt-immediaters">sw rt immediate(rs)</h4>

<table>
  <thead>
    <tr>
      <th>100110</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ memory[rs+ (sign-extend)immediate]Б├░rtО╪⌡immediateГ╛╕Е▐╥Ф┴╘Е╠∙Е├█Г⌡╦Е┼═Ц─┌Е█ЁЕ╟├rtЕ╞└Е╜≤Е≥╗Г └Е├┘Е╝╧Д©²Е╜≤Е┬╟rsЕ╞└Е╜≤Е≥╗Е├┘Е╝╧Е▓▄Г╚▀Е█ЁФ∙╟Г╛╕Е▐╥Ф┴╘Е╠∙Е░▌Г └Ф∙╟Г⌡╦Е┼═Д╫°Д╦╨Е°╟Е²─Г └Е├┘Е╜≤Е█∙Е┘┐Д╦╜Ц─┌</p>

<h4 id="lw-rt-immediaters">lw rt immediate(rs)</h4>

<table>
  <thead>
    <tr>
      <th>100111</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ rt Б├░ memory[rs + (sign-extend)immediate]О╪⌡immediateГ╛╕Е▐╥Ф┴╘Е╠∙Е├█Г⌡╦Е┼═Ц─┌Е█ЁХ╞╩Е▐√rsЕ╞└Е╜≤Е≥╗Е├┘Е╝╧Е▓▄Г╚▀Е█ЁФ∙╟Г╛╕Е▐╥Ф┴╘Е╠∙Е░▌Г └Ф∙╟Г⌡╦Е┼═Д╫°Д╦╨Е°╟Е²─Г └Е├┘Е╜≤Е█∙Е┘┐Д╦╜Г └Ф∙╟О╪▄Г└╤Е░▌Д©²Е╜≤Е┬╟rtЕ╞└Е╜≤Е≥╗Д╦╜Ц─┌</p>

<h3 id="Е┬├Ф■╞Ф▄┤Д╩╓">Е┬├Ф■╞Ф▄┤Д╩╓</h3>

<h4 id="beq-rs-rt-immediate">beq rs rt immediate</h4>

<table>
  <thead>
    <tr>
      <th>110000</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ if(rs=rt) pcБ├░pc + 4 + (sign-extend)immediate б╚2  else pc Б├░pc + 4</p>

<p>Г┴╧Е┬╚Х╞╢Ф≤▌О╪ immediateФ≤╞Д╩▌PC+4Е°╟Е²─Е╪─Е╖▀Е▓▄Х╫╛Г╖╩Е┬╟Г └Ф▄┤Д╩╓Д╧▀И≈╢Ф▄┤Д╩╓Ф²║Ф∙╟Ц─┌immediateГ╛╕Е▐╥Ф┴╘Е╠∙Д╧▀Е░▌Е╥╕Г╖╩2Д╫█Е├█Г⌡╦Е┼═Ц─┌Д╦╨Д╩─Д╧┬Х╕│Е╥╕Г╖╩2Д╫█О╪÷Г■╠Д╨▌Х╥ЁХ╫╛Е┬╟Г └Ф▄┤Д╩╓Е°╟Е²─Х┌╞Е╝ Ф≤╞4Г └Е─█Ф∙╟О╪┬Ф╞▐Ф²║Ф▄┤Д╩╓Е█═4Д╦╙Е╜≈Х┼┌О╪┴О╪▄Ф°─Д╫▌Д╦╓Д╫█Ф≤╞Б─°00Б─²О╪▄Е⌡═Ф╜╓Е╟├immediateФ■╬Х©⌡Ф▄┤Д╩╓Г═│Д╦╜Г └Ф≈╤Е─≥О╪▄Ф≤╞Е▐ЁГ╖╩Д╨├2Д╫█Г └О╪▄Д╧÷Е╟╠Ф≤╞Д╩╔Д╦┼Х╞╢Г └Б─°Ф▄┤Д╩╓Д╧▀И≈╢Ф▄┤Д╩╓Ф²║Ф∙╟Б─²Ц─┌</p>

<h4 id="bne-rs-rt-immediate">bne rs rt immediate</h4>

<table>
  <thead>
    <tr>
      <th>110001</th>
      <th>rs(5Д╫█)</th>
      <th>rt(5Д╫█)</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ if(rs!=rt) pcБ├░pc + 4 + (sign-extend)immediate б╚2  else pc Б├░pc + 4
Г┴╧Е┬╚Х╞╢Ф≤▌О╪ Д╦▌beqД╦█Е░▄Г┌╧Ф≤╞О╪▄Д╦█Г╜┴Ф≈╤Х╫╛Г╖╩О╪▄Г⌡╦Г╜┴Ф≈╤И║╨Е╨▐Ф┴╖Х║▄Ц─┌</p>

<h4 id="bltz-rs-immediate">bltz rs immediate</h4>

<table>
  <thead>
    <tr>
      <th>110010</th>
      <th>rs(5Д╫█)</th>
      <th>00000</th>
      <th>immediate(16Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ if(rs&lt;$zero) pcБ├░pc + 4 + (sign-extend)immediate б╚2  else pc Б├░pc + 4Ц─┌</p>

<h3 id="Х╥ЁХ╫╛Ф▄┤Д╩╓">Х╥ЁХ╫╛Ф▄┤Д╩╓</h3>

<h4 id="j-addr">j addr</h4>

<table>
  <thead>
    <tr>
      <th>111000</th>
      <th>addr[27:2]</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ <code class="highlighter-rouge">pc &lt;О╪█{(pc+4)[31:28],addr[27:2],2'b00}</code>О╪▄Ф≈═Ф²║Д╩╤Х╥ЁХ╫╛Ц─┌</p>

<p>Х╞╢Ф≤▌О╪ Г■╠Д╨▌MIPS32Г └Ф▄┤Д╩╓Д╩ёГ═│И∙©Е╨╕Е█═4Д╦╙Е╜≈Х┼┌О╪▄Ф┴─Д╩╔Ф▄┤Д╩╓Е°╟Е²─Д╨▄Х©⌡Е┬╤Ф∙╟Ф°─Д╫▌2Д╫█Е²┤Д╦╨0О╪▄Е╟├Ф▄┤Д╩╓Е°╟Е²─Ф■╬Х©⌡Ф▄┤Д╩╓Д╩ёГ═│Д╦╜Ф≈╤О╪▄Е▐╞Г°│Ф▌┴О╪│Х©≥Ф═╥О╪▄И≥╓Д╨├Ф°─И╚≤6Д╫█Ф⌠█Д╫°Г═│Е╓√О╪▄Х©≤Ф°┴26Д╫█Е▐╞Г■╗Д╨▌Е╜≤Ф■╬Е°╟Е²─О╪▄Д╨▀Е╝·Д╦┼О╪▄Е▐╞Е╜≤Ф■╬28Д╫█Е°╟Е²─О╪▄Е┴╘Д╦▀Ф°─И╚≤4Д╫█Г■╠pc+4Ф°─И╚≤4Д╫█Ф▀╪Ф▌╔Д╦┼Ц─┌</p>

<h3 id="Е│°Ф°╨Ф▄┤Д╩╓">Е│°Ф°╨Ф▄┤Д╩╓</h3>

<h4 id="halt">halt</h4>

<table>
  <thead>
    <tr>
      <th>111111</th>
      <th>00000000000000000000000000(26Д╫█)</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>б═</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<p>Е┼÷Х┐╫О╪ Е│°Ф°╨О╪⌡Д╦█Ф■╧Е▐≤PCГ └Е─╪О╪▄PCД©²Ф▄│Д╦█Е▐≤Ц─┌</p>

<h2 id="Е╝·И╙▄Е▌÷Г░├">Е╝·И╙▄Е▌÷Г░├</h2>

<p>Е█∙Е▒╗Ф°÷CPUФ▄┤Г └Ф≤╞Д╦─Ф²║Ф▄┤Д╩╓Г └Ф┴╖Х║▄Е°╗Д╦─Д╦╙Ф≈╤И▓÷Е▒╗Ф°÷Е├┘Е╝▄Ф┬░О╪▄Г└╤Е░▌Е╪─Е╖▀Д╦▀Д╦─Ф²║Ф▄┤Д╩╓Г └Ф┴╖Х║▄О╪▄Е█ЁД╦─Ф²║Ф▄┤Д╩╓Г■╗Д╦─Д╦╙Ф≈╤И▓÷Е▒╗Ф°÷Е╝▄Ф┬░Ц─┌Г■╣Е╧ЁД╩▌Д╫▌Е┬╟И╚≤Е▐≤Е▄√Г └Г·╛И≈╢Г╖╟Д╦╨Ф≈╤И▓÷Д╦┼Е█┤Ф╡©О╪▄Д╦╓Д╦╙Г⌡╦И┌╩Ф≈╤И▓÷Д╦┼Е█┤Ф╡©Д╧▀И≈╢Г └Ф≈╤И≈╢И≈╢И ■Г╖╟Д╦╨Д╦─Д╦╙Ф≈╤И▓÷Е▒╗Ф°÷Ц─┌Ф≈╤И▓÷Е▒╗Ф°÷Д╦─Х┬╛Д╧÷Г╖╟Ф▄╞Х█║Е▒╗Ф°÷О╪┬Е╕┌Ф·°Ф≥╤Ф▄╞Г └Х╬⌠Е┤╨Ф╡║Ф°┴Г╩▐Х©┤Е┬├И╒▒Е╟╠Г⌡╢Ф▌╔Д╫°Д╦╨CPUГ └Е╥╔Д╫°Ф≈╤И▓÷О╪▄Е┬≥Ф≈╤И▓÷Е▒╗Ф°÷Е╟╠Г╜┴Д╨▌Ф▄╞Х█║Е▒╗Ф°÷Ц─┌Х▀╔Ф▄╞Х█║Е▒╗Ф°÷Г╩▐Д╨▄Е┬├И╒▒Е░▌Е╫╒Ф┬░Ф≈╤И▓÷Х└┴Е├╡Д©║Е▐╥Д╫°Д╦╨CPUГ └Е╥╔Д╫°Ф≈╤И▓÷О╪▄Х©≥Ф═╥О╪▄Ф≈╤И▓÷Е▒╗Ф°÷Е╟╠Ф≤╞Ф▄╞Х█║Е▒╗Ф°÷Г └Д╦╓Е─█О╪┴Ц─┌</p>

<h3 id="cpuЕ°╗Е╓└Г░├Ф▄┤Д╩╓Г └Е┤═Д╦╙Ф╜╔И╙╓">CPUЕ°╗Е╓└Г░├Ф▄┤Д╩╓Г └Е┤═Д╦╙Ф╜╔И╙╓</h3>

<pre><code class="language-mermaid">graph LR
Е▐√Ф▄┤Д╩╓IF--&gt;Ф▄┤Д╩╓Х╞▒Г═│ID
Ф▄┤Д╩╓Х╞▒Г═│ID--&gt;Ф▄┤Д╩╓Ф┴╖Х║▄EXE
Ф▄┤Д╩╓Ф┴╖Х║▄EXE--&gt;Е╜≤Е┌╗Е≥╗Х╝©И≈╝MEM
Е╜≤Е┌╗Е≥╗Х╝©И≈╝MEM--&gt;Г╩⌠Ф·°Е├≥Е⌡·WB
Г╩⌠Ф·°Е├≥Е⌡·WB--&gt;Е▐√Ф▄┤Д╩╓IF
</code></pre>

<p>Е⌡╬1 CPUФ▄┤Д╩╓Е╓└Г░├Х©┤Г╗▀</p>

<h4 id="Е▐√Ф▄┤Д╩╓if">Е▐√Ф▄┤Д╩╓(IF)</h4>

<p>Ф═╧Ф█╝Г╗▀Е╨▐Х╝║Ф∙╟Е≥╗PCД╦╜Г └Ф▄┤Д╩╓Е°╟Е²─О╪▄Д╩▌Е╜≤Е┌╗Е≥╗Д╦╜Е▐√Е┤╨Д╦─Ф²║Ф▄┤Д╩╓О╪▄Е░▄Ф≈╤О╪▄PCФ═╧Ф█╝Ф▄┤Д╩╓Е╜≈И∙©Е╨╕Х┤╙Е┼╗И─▓Е╒·Д╨╖Г■÷Д╦▀Д╦─Ф²║Ф▄┤Д╩╓Ф┴─И°─Х╕│Г └Ф▄┤Д╩╓Е°╟Е²─О╪▄Д╫├И│┤Е┬╟Б─°Е°╟Е²─Х╫╛Г╖╩Б─²Ф▄┤Д╩╓Ф≈╤О╪▄Е┬≥Ф▌╖Е┬╤Е≥╗Ф┼┼Б─°Х╫╛Г╖╩Е°╟Е²─Б─²И─│Е┘╔PCО╪▄Е╫⌠Г└╤Е╬≈Е┬╟Г └Б─°Е°╟Е²─Б─²И°─Х╕│Е│ Д╨⌡Е▐≤Ф█╒Ф┴█И─│Е┘╔PCЦ─┌</p>

<h4 id="Ф▄┤Д╩╓Х╞▒Г═│id">Ф▄┤Д╩╓Х╞▒Г═│(ID)</h4>

<p>Е╞╧Е▐√Ф▄┤Д╩╓Ф⌠█Д╫°Д╦╜Е╬≈Е┬╟Г └Ф▄┤Д╩╓Х©⌡Х║▄Е┬├Ф·░Е╧╤Х╞▒Г═│О╪▄Г║╝Е╝ Х©≥Ф²║Ф▄┤Д╩╓И°─Х╕│Е╝▄Ф┬░Г └Ф⌠█Д╫°О╪▄Д╩▌Х─▄Д╨╖Г■÷Г⌡╦Е╨■Г └Ф⌠█Д╫°Ф▌╖Е┬╤Д©║Е▐╥О╪▄Г■╗Д╨▌И╘╠Е┼╗Ф┴╖Х║▄Г┼╤Ф─│Д╦╜Г └Е░└Г╖█Ф⌠█Д╫°Ц─┌</p>

<h4 id="Ф▄┤Д╩╓Ф┴╖Х║▄exe">Ф▄┤Д╩╓Ф┴╖Х║▄(EXE)</h4>

<p>Ф═╧Ф█╝Ф▄┤Д╩╓Х╞▒Г═│Е╬≈Е┬╟Г └Ф⌠█Д╫°Ф▌╖Е┬╤Д©║Е▐╥О╪▄Е┘╥Д╫⌠Е°╟Ф┴╖Х║▄Ф▄┤Д╩╓Е┼╗Д╫°О╪▄Г└╤Е░▌Х╫╛Г╖╩Е┬╟Г╩⌠Ф·°Е├≥Е⌡·Г┼╤Ф─│Ц─┌</p>

<h4 id="Е╜≤Е┌╗Е≥╗Х╝©И≈╝mem">Е╜≤Е┌╗Е≥╗Х╝©И≈╝(MEM)</h4>

<p>Ф┴─Ф°┴И°─Х╕│Х╝©И≈╝Е╜≤Е┌╗Е≥╗Г └Ф⌠█Д╫°И┐╫Е╟├Е°╗Х©≥Д╦╙Ф╜╔И╙╓Д╦╜Ф┴╖Х║▄О╪▄Х╞╔Ф╜╔И╙╓Г╩≥Е┤╨Е╜≤Е┌╗Е≥╗Г └Ф∙╟Ф█╝Е°╟Е²─О╪▄Ф┼┼Ф∙╟Ф█╝Е├≥Е┘╔Е┬╟Е╜≤Е┌╗Е≥╗Д╦╜Ф∙╟Ф█╝Е°╟Е²─Ф┴─Ф▄┤Е╝ Г └Е╜≤Е┌╗Е█∙Е┘┐Ф┬√Х─┘Д╩▌Е╜≤Е┌╗Е≥╗Д╦╜Е╬≈Е┬╟Ф∙╟Ф█╝Е°╟Е²─Е█∙Е┘┐Д╦╜Г └Ф∙╟Ф█╝Ц─┌</p>

<h4 id="Г╩⌠Ф·°Е├≥Е⌡·wb">Г╩⌠Ф·°Е├≥Е⌡·(WB)</h4>

<p>Ф▄┤Д╩╓Ф┴╖Х║▄Г └Г╩⌠Ф·°Ф┬√Х─┘Х╝©И≈╝Е╜≤Е┌╗Е≥╗Д╦╜Е╬≈Е┬╟Г └Ф∙╟Ф█╝Е├≥Е⌡·Г⌡╦Е╨■Г └Г⌡╝Г └Е╞└Е╜≤Е≥╗Д╦╜Ц─┌</p>

<p>Е█∙Е▒╗Ф°÷CPUО╪▄Ф≤╞Е°╗Д╦─Д╦╙Ф≈╤И▓÷Е▒╗Ф°÷Е├┘Е╝▄Ф┬░Х©≥Д╨■Д╦╙И≤╤Ф╝╣Г └Е╓└Г░├Ц─┌</p>

<h3 id="mipsФ▄┤Д╩╓Г └Д╦┴Г╖█Ф═╪Е╪▐">MIPSФ▄┤Д╩╓Г └Д╦┴Г╖█Ф═╪Е╪▐</h3>

<table>
  <thead>
    <tr>
      <th>Г╪╘Е├≥</th>
      <th>Х╞╢Ф≤▌</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>Ф⌠█Д╫°Г═│</td>
    </tr>
    <tr>
      <td>rs</td>
      <td>Е▐╙Х╞╩О╪▄Д╦╨Г╛╛1Д╦╙Ф╨░Ф⌠█Д╫°Ф∙╟Е╞└Е╜≤Е≥╗О╪▄Е╞└Е╜≤Е≥╗Е°╟Е²─О╪┬Г╪√Е▐╥О╪┴Ф≤╞<code class="highlighter-rouge">00000~11111О╪▄00~1F</code></td>
    </tr>
    <tr>
      <td>rt</td>
      <td>Е▐╞Х╞╩Е▐╞Е├≥О╪▄Д╦╨Г╛╛2Д╦╙Ф╨░Ф⌠█Д╫°Ф∙╟Е╞└Е╜≤Е≥╗О╪▄Ф┬√Г⌡╝Г └Ф⌠█Д╫°Ф∙╟Е╞└Е╜≤Е≥╗О╪▄Е╞└Е╜≤Е≥╗Е°╟Е²─О╪┬Е░▄Д╦┼О╪┴</td>
    </tr>
    <tr>
      <td>rd</td>
      <td>Е▐╙Е├≥О╪▄Д╦╨Г⌡╝Г └Ф⌠█Д╫°Ф∙╟Е╞└Е╜≤Е≥╗О╪▄Е╞└Е╜≤Е≥╗Е°╟Е²─О╪┬Е░▄Д╦┼О╪┴</td>
    </tr>
    <tr>
      <td>sa</td>
      <td>Д╫█Г╖╩И┤▐О╪┬shift amtО╪┴О╪▄Г╖╩Д╫█Ф▄┤Д╩╓Г■╗Д╨▌Ф▄┤Е╝ Г╖╩Е╓ Е╟▒Д╫█</td>
    </tr>
    <tr>
      <td>funct</td>
      <td>Е┼÷Х┐╫Г═│О╪▄Е°╗Е╞└Е╜≤Е≥╗Г╠╩Е·▀Ф▄┤Д╩╓Д╦╜О╪┬RГ╠╩Е·▀О╪┴Г■╗Ф²╔Ф▄┤Е╝ Ф▄┤Д╩╓Г └Е┼÷Х┐╫Д╦▌Ф⌠█Д╫°Г═│И┘█Е░┬Д╫©Г■╗</td>
    </tr>
    <tr>
      <td>immediate</td>
      <td>16Д╫█Г╚▀Е█ЁФ∙╟О╪▄Г■╗Д╫°Ф≈═Г╛╕Е▐╥Г └И─╩Х╬▒Ф⌠█Д╫°Ф∙╟Ц─│Ф°┴Г╛╕Е▐╥Г └Г╝≈Ф°╞Ф⌠█Д╫°Ф∙╟Ц─│Ф∙╟Ф█╝Е┼═Х╫╫О╪┬LaodО╪┴/Ф∙╟Ф█╝Д©²Е╜≤О╪┬StoreО╪┴Ф▄┤Д╩╓Г └Ф∙╟Ф█╝Е°╟Е²─Е╜≈Х┼┌Е│▐Г╖╩И┤▐Е▓▄Е┬├Ф■╞Ф▄┤Д╩╓Д╦╜Г⌡╦Е╞╧Г╗▀Е╨▐Х╝║Ф∙╟Е≥╗О╪┬PCО╪┴Г └Ф°┴Г╛╕Е▐╥Е│▐Г╖╩И┤▐О╪⌡</td>
    </tr>
    <tr>
      <td>address</td>
      <td>Е°╟Е²─</td>
    </tr>
  </tbody>
</table>

<h4 id="rГ╠╩Е·▀">RГ╠╩Е·▀</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-21</th>
      <th>20-16</th>
      <th>15-11</th>
      <th>10-6</th>
      <th>5-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>rs</td>
      <td>rt</td>
      <td>rd</td>
      <td>sa</td>
      <td>func</td>
    </tr>
    <tr>
      <td>6Д╫█</td>
      <td>5Д╫█</td>
      <td>5Д╫█</td>
      <td>5Д╫█</td>
      <td>5Д╫█</td>
      <td>6Д╫█</td>
    </tr>
  </tbody>
</table>

<h4 id="iГ╠╩Е·▀">IГ╠╩Е·▀</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-21</th>
      <th>20-16</th>
      <th>15-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>rs</td>
      <td>rt</td>
      <td>immediate</td>
    </tr>
    <tr>
      <td>6Д╫█</td>
      <td>5Д╫█</td>
      <td>5Д╫█</td>
      <td>16Д╫█</td>
    </tr>
  </tbody>
</table>

<h4 id="jГ╠╩Е·▀">JГ╠╩Е·▀</h4>

<table>
  <thead>
    <tr>
      <th>31-26</th>
      <th>25-0</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>op</td>
      <td>address</td>
    </tr>
    <tr>
      <td>6Д╫█</td>
      <td>26Д╫█</td>
    </tr>
  </tbody>
</table>

<h3 id="Е█∙Е▒╗Ф°÷cpuФ∙╟Ф█╝И─ Х╥╞Е▓▄Ф▌╖Е┬╤Г╨©Х╥╞Е⌡╬">Е█∙Е▒╗Ф°÷CPUФ∙╟Ф█╝И─ Х╥╞Е▓▄Ф▌╖Е┬╤Г╨©Х╥╞Е⌡╬</h3>

<p><img src="/public/image/2018-11-23-1.jpg" alt="Е█∙Е▒╗Ф°÷CPUФ∙╟Ф█╝И─ Х╥╞Е▓▄Ф▌╖Е┬╤Г╨©Х╥╞Е⌡╬" /></p>

<p>Д╦┼Е⌡╬Ф≤╞Д╦─Д╦╙Г╝─Е█∙Г └Е÷╨Ф°╛Д╦┼Х┐╫Е╓÷Е°╗Е█∙Е▒╗Ф°÷CPUД╦┼Е╝▄Ф┬░Ф┴─Х╕│Ф╠┌Х╝╬Х╝║Г └Ф▄┤Д╩╓Е┼÷Х┐╫Г └Ф∙╟Ф█╝И─ Х╥╞Е▓▄Е©┘Х╕│Г └Ф▌╖Е┬╤Г╨©Х╥╞Е⌡╬Ц─┌</p>

<p>Ф▄┤Д╩╓Ф┴╖Х║▄Г └Г╩⌠Ф·°Ф─╩Ф≤╞Е°╗Ф≈╤И▓÷Д╦▀И≥█Ф╡©Д©²Е╜≤Е┬╟Е╞└Е╜≤Е≥╗Е▓▄Е╜≤Е┌╗Е≥╗Д╦╜О╪▄PCГ └Ф■╧Е▐≤Ф≤╞Е°╗Ф≈╤И▓÷Д╦┼Е█┤Ф╡©Х©⌡Х║▄Г └О╪▄Х©≥Ф═╥Г╗ЁЕ╝ Ф─╖Х╬┐Е╔╫Ц─┌Е▐╕Е╓√О╪▄Е─╪Е╬≈ФЁ╗Ф└▐Г └И≈╝И╒≤О╪▄Х╝╬Х╝║Ф≈╤О╪▄Г■╗Ф╗║Е²≈Е▄√Г └Ф─²Ф┐ЁФ√╧ФЁ∙Х╝╬Х╝║О╪▄Е┘ЁД╨▌ALUХ╝╬Х╝║Ц─│Е╜≤Е┌╗Е≥╗Х╝╬Х╝║Ц─│Е╞└Е╜≤Е≥╗Г╩└Х╝╬Х╝║Г╜┴Г╜┴О╪▄Д╧÷Ф≤╞Е©┘И║╩Х╝╓Г°÷Х─┐Х≥▒Г └И≈╝И╒≤Ц─┌</p>

<p>Е┘╤Д╦╜Ф▄┤Д╩╓Е▓▄Ф∙╟Ф█╝Е░└Е╜≤Е┌╗Е°╗Д╦█Е░▄Е╜≤Е┌╗Е≥╗Д╦╜О╪▄Е█ЁФ°┴Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Е▓▄Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Ц─┌Х╝©И≈╝Е╜≤Е┌╗Е≥╗Ф≈╤О╪▄Е┘┬Г╩≥Е┤╨Е├┘Е╜≤Е°╟Е²─О╪▄Г└╤Е░▌Г■╠Х╞╩Ф┬√Е├≥Д©║Е▐╥Ф▌╖Е┬╤Ф⌠█Д╫°Ц─┌Е╞╧Д╨▌Е╞└Е╜≤Е≥╗Г╩└О╪▄Е┘┬Г╩≥Е┤╨Е╞└Е╜≤Е≥╗Е°╟Е²─О╪▄Х╞╩Ф⌠█Д╫°Ф≈╤Д╦█И°─Х╕│Ф≈╤И▓÷Д©║Е▐╥О╪▄Х╬⌠Е┤╨Г╚╞Е╟╠Г⌡╢Ф▌╔Х╬⌠Е┤╨Г⌡╦Е╨■Ф∙╟Ф█╝О╪⌡Х─▄Е°╗Е├≥Ф⌠█Д╫°Ф≈╤О╪▄Е°╗ WEД╫©Х┐╫Д©║Е▐╥Д╦╨1Ф≈╤О╪▄Е°╗Ф≈╤И▓÷Х╬╧Ф╡©Х╖╕Е▐▒Е╟├Ф∙╟Ф█╝Е├≥Е┘╔Е╞└Е╜≤Е≥╗Ц─┌</p>

<h3 id="Ф▌╖Е┬╤Д©║Е▐╥Г └Д╫°Г■╗Х║╗">Ф▌╖Е┬╤Д©║Е▐╥Г └Д╫°Г■╗Х║╗</h3>

<p>Д╩╔Д╦┼Ф∙╟Ф█╝И─ Х╥╞Е⌡╬Ф≤╞Ф═╧Ф█╝Х╕│Е╝·Г▌╟Г └Ф▄┤Д╩╓Е┼÷Х┐╫Г └Х╕│Ф╠┌Г■╩Е┤╨Ф²╔Г └О╪▄Е░▄Ф≈╤О╪▄Х©≤Е©┘И║╩Г║╝Е╝ ALUГ └Х©░Г╝≈Е┼÷Х┐╫(Е╫⌠Г└╤О╪▄Д╩╔Д╦┼Ф▄┤Д╩╓Ф╡║Ф°┴Е╝▄Е┘╗Г■╗Е┬╟Ф▐░Д╬⌡Г └ALUФ┴─Ф°┴Е┼÷Х┐╫О╪▄Д╫├Х┤ЁЕ╟▒Е©┘И║╩Х┐╫Е╝·Г▌╟Д╩╔Д╦┼Ф▄┤Д╩╓Е┼÷Х┐╫Ф⌠█Д╫°)Ц─┌Д╩▌Ф∙╟Ф█╝И─ Х╥╞Е⌡╬Д╦┼Е▐╞Д╩╔Г°▀Е┤╨Ф▌╖Е┬╤Е█∙Е┘┐И┐╗Е┬├И°─Х╕│Д╨╖Г■÷Е░└Г╖█Ф▌╖Е┬╤Д©║Е▐╥О╪▄Е╫⌠Г└╤О╪▄Д╧÷Ф°┴Д╨⌡Д©║Е▐╥Е©┘И║╩Х╕│Д╪═И─│Г╩≥Ф▌╖Е┬╤Е█∙Е┘┐Ц─┌Д╩▌Ф▄┤Д╩╓Е┼÷Х┐╫Х╕│Ф╠┌Е▓▄Ф∙╟Ф█╝И─ Х╥╞Е⌡╬Г └Е┘ЁГЁ╩Е╬≈Е┤╨Д╩╔Д╦┼Х║╗1О╪▄Х©≥Ф═╥О╪▄Д╩▌Х║╗1Е▐╞Д╩╔Г°▀Е┤╨Е░└Ф▌╖Е┬╤Д©║Е▐╥Д╦▌Г⌡╦Е╨■Ф▄┤Д╩╓Д╧▀И≈╢Г └Г⌡╦Д╨▓Е┘ЁГЁ╩О╪▄Ф═╧Ф█╝Х©≥Г╖█Е┘ЁГЁ╩Е╟╠Е▐╞Д╩╔Е╬≈Е┤╨Ф▌╖Е┬╤Д©║Е▐╥Д╦▌Ф▄┤Д╩╓Д╧▀И≈╢Г └Е┘ЁГЁ╩О╪┬Х╖│Д╦▀И²╒Х║╗Д╦╜Г └Б─°Г⌡╦Е┘ЁФ▄┤Д╩╓Б─²О╪┴О╪▄Д╩▌Х─▄Е├≥Е┤╨Е░└Ф▌╖Е┬╤Д©║Е▐╥Г └И─╩Х╬▒Х║╗Х╬╬Е╪▐О╪▄Х©≥Ф═╥Ф▌╖Е┬╤Е█∙Е┘┐И┐╗Е┬├Е╟╠Е▐╞Е╝·Г▌╟Д╨├Ц─┌</p>

<table>
  <thead>
    <tr>
      <th>Ф▌╖Е┬╤Д©║Е▐╥Е░█</th>
      <th>Г┼╤Ф─│Б─°0Б─²</th>
      <th>Г┼╤Ф─│Б─°1Б─²</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Reset</td>
      <td>Е┬²Е╖▀Е▄√PCД╦╨0</td>
      <td>PCФ▌╔Ф■╤Ф√╟Е°╟Е²─</td>
    </tr>
    <tr>
      <td>PCWre</td>
      <td>PCД╦█Ф⌡╢Ф■╧О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ halt</td>
      <td>PCФ⌡╢Ф■╧О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ И≥╓Ф▄┤Д╩╓haltЕ╓√</td>
    </tr>
    <tr>
      <td>ALUSrcA</td>
      <td>Ф²╔Х┤╙Е╞└Е╜≤Е≥╗Е═├data1Х╬⌠Е┤╨О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addЦ─│subЦ─│addiuЦ─│orЦ─│andЦ─│andiЦ─│oriЦ─│sltiЦ─│beqЦ─│bneЦ─│bltzЦ─│swЦ─│lw</td>
      <td>Ф²╔Х┤╙Г╖╩Д╫█Ф∙╟saО╪▄Е░▄Ф≈╤О╪▄Х©⌡Х║▄(zero-extend)saО╪▄Е█ЁО╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ sll</td>
    </tr>
    <tr>
      <td>ALUSrcB</td>
      <td>Ф²╔Х┤╙Е╞└Е╜≤Е≥╗Е═├data2Х╬⌠Е┤╨О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addЦ─│subЦ─│orЦ─│andЦ─│beqЦ─│bneЦ─│bltz</td>
      <td>Ф²╔Х┤╙signФ┬√zeroФ┴╘Е╠∙Г └Г╚▀Е█ЁФ∙╟О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addiuЦ─│andiЦ─│oriЦ─│sltiЦ─│swЦ─│lw</td>
    </tr>
    <tr>
      <td>DBDataSrc</td>
      <td>Ф²╔Х┤╙ALUХ©░Г╝≈Г╩⌠Ф·°Г └Х╬⌠Е┤╨О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addЦ─│addiuЦ─│subЦ─│oriЦ─│orЦ─│andЦ─│andiЦ─│sltiЦ─│sll</td>
      <td>Ф²╔Х┤╙Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗О╪┬Data MEMО╪┴Г └Х╬⌠Е┤╨О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ lw</td>
    </tr>
    <tr>
      <td>RegWre</td>
      <td>Ф≈═Е├≥Е╞└Е╜≤Е≥╗Г╩└Е╞└Е╜≤Е≥╗О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ beqЦ─│bneЦ─│bltzЦ─│swЦ─│halt</td>
      <td>Е╞└Е╜≤Е≥╗Г╩└Е├≥Д╫©Х┐╫О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addЦ─│addiuЦ─│subЦ─│oriЦ─│orЦ─│andЦ─│andiЦ─│sltiЦ─│sllЦ─│lw</td>
    </tr>
    <tr>
      <td>InsMemRW</td>
      <td>Е├≥Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗</td>
      <td>Х╞╩Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗(Ins. Data)</td>
    </tr>
    <tr>
      <td>mRD</td>
      <td>Х╬⌠Е┤╨И╚≤И≤╩Ф─│</td>
      <td>Х╞╩Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ lw</td>
    </tr>
    <tr>
      <td>mWR</td>
      <td>Ф≈═Ф⌠█Д╫°</td>
      <td>Е├≥Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ sw</td>
    </tr>
    <tr>
      <td>RegDst</td>
      <td>Е├≥Е╞└Е╜≤Е≥╗Г╩└Е╞└Е╜≤Е≥╗Г └Е°╟Е²─О╪▄Ф²╔Х┤╙rtЕ╜≈Ф╝╣О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addiuЦ─│andiЦ─│oriЦ─│sltiЦ─│lw</td>
      <td>Е├≥Е╞└Е╜≤Е≥╗Г╩└Е╞└Е╜≤Е≥╗Г └Е°╟Е²─О╪▄Ф²╔Х┤╙rdЕ╜≈Ф╝╣О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addЦ─│subЦ─│andЦ─│orЦ─│sll</td>
    </tr>
    <tr>
      <td>ExtSel</td>
      <td>(zero-extend)immediateО╪┬0Ф┴╘Е╠∙О╪┴О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ andiЦ─│ori</td>
      <td>(sign-extend)immediateО╪┬Г╛╕Е▐╥Ф┴╘Е╠∙О╪┴О╪▄Г⌡╦Е┘ЁФ▄┤Д╩╓О╪ addiuЦ─│sltiЦ─│swЦ─│lwЦ─│beqЦ─│bneЦ─│bltz</td>
    </tr>
  </tbody>
</table>

<h4 id="aluopГ └Е┼÷Х┐╫Х║╗">ALUOpГ └Е┼÷Х┐╫Х║╗</h4>

<table>
  <thead>
    <tr>
      <th><code class="highlighter-rouge">ALUOp[2..0]</code></th>
      <th>Е┼÷Х┐╫</th>
      <th>Ф▐▐Х©╟</th>
      <th>Г⌡╦Е┘ЁФ▄┤Д╩╓</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>000</td>
      <td>Y=A+B</td>
      <td>Е┼═</td>
      <td>addЦ─│addiuЦ─│swЦ─│lwЦ─│jЦ─│halt</td>
    </tr>
    <tr>
      <td>001</td>
      <td>Y=AБ─⌠B</td>
      <td>Е┤▐</td>
      <td>subЦ─│beqЦ─│bneЦ─│bltz</td>
    </tr>
    <tr>
      <td>010</td>
      <td>Y=Bб╚A</td>
      <td>BЕ╥╕Г╖╩AД╫█</td>
      <td>sll</td>
    </tr>
    <tr>
      <td>011</td>
      <td>Y=AБ┬╗B</td>
      <td>Ф┬√</td>
      <td>oriЦ─│or</td>
    </tr>
    <tr>
      <td>100</td>
      <td>Y=AБ┬╖B</td>
      <td>Д╦▌</td>
      <td>andiЦ─│and</td>
    </tr>
    <tr>
      <td>101</td>
      <td>Y=A&lt;B</td>
      <td>Д╦█Е╦╕Г╛╕Е▐╥Ф╞■Х╬┐A&lt;B</td>
      <td>б═</td>
    </tr>
    <tr>
      <td>110</td>
      <td>Y=A[31]!=B[31]?A[31]&gt;B[31]:A&lt;B</td>
      <td>Е╦╕Г╛╕Е▐╥Ф╞■Х╬┐A&lt;B</td>
      <td>slti</td>
    </tr>
    <tr>
      <td>111</td>
      <td>Y=A^B</td>
      <td>Е╪┌Ф┬√</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<h4 id="pcsrcГ └Е┼÷Х┐╫Х║╗">PCSrcГ └Е┼÷Х┐╫Х║╗</h4>

<table>
  <thead>
    <tr>
      <th>PCSrc[1..0]</th>
      <th>Е┼÷Х┐╫</th>
      <th>Г⌡╦Е┘ЁФ▄┤Д╩╓</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>00</td>
      <td>pc&lt;О╪█pc+4</td>
      <td>addЦ─│addiuЦ─│subЦ─│orЦ─│oriЦ─│andЦ─│andiЦ─│sltiЦ─│sllЦ─│swЦ─│lwЦ─│beq(zero=0)Ц─│bne(zero=1)Ц─│bltz(sign=0)</td>
    </tr>
    <tr>
      <td>01</td>
      <td>pc&lt;О╪█pc+4+(sign-extend)immediateб╚2</td>
      <td>beq(zero=1)Ц─│bne(zero=0)Ц─│bltz(sign=1)</td>
    </tr>
    <tr>
      <td>10</td>
      <td><code class="highlighter-rouge">pc&lt;О╪█{(pc+4)[31:28],addr[27:2],2'b00}</code></td>
      <td>j</td>
    </tr>
    <tr>
      <td>11</td>
      <td>Ф°╙Г■╗</td>
      <td>б═</td>
    </tr>
  </tbody>
</table>

<h3 id="Г⌡╦Е┘ЁИ┐╗Д╩╤Е▐┼Е╪∙Х└ Х╞╢Ф≤▌">Г⌡╦Е┘ЁИ┐╗Д╩╤Е▐┼Е╪∙Х└ Х╞╢Ф≤▌</h3>

<h4 id="instruction-memory">Instruction Memory</h4>

<p>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Ц─┌</p>

<table>
  <thead>
    <tr>
      <th>Iaddr</th>
      <th>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Е°╟Е²─Х╬⌠Е┘╔Г╚╞Е▐ё</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>IDataIn</td>
      <td>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Ф∙╟Ф█╝Х╬⌠Е┘╔Г╚╞Е▐ёО╪┬Ф▄┤Д╩╓Д╩ёГ═│Х╬⌠Е┘╔Г╚╞Е▐ёО╪┴</td>
    </tr>
    <tr>
      <td>IDataOut</td>
      <td>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Ф∙╟Ф█╝Х╬⌠Е┤╨Г╚╞Е▐ёО╪┬Ф▄┤Д╩╓Д╩ёГ═│Х╬⌠Е┤╨Г╚╞Е▐ёО╪┴</td>
    </tr>
    <tr>
      <td>RW</td>
      <td>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Х╞╩Е├≥Ф▌╖Е┬╤Д©║Е▐╥О╪▄Д╦╨0Е├≥О╪▄Д╦╨1Х╞╩</td>
    </tr>
  </tbody>
</table>

<h4 id="data-memory">Data Memory</h4>

<p>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Ц─┌</p>

<table>
  <thead>
    <tr>
      <th>Daddr</th>
      <th>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Е°╟Е²─Х╬⌠Е┘╔Г╚╞Е▐ё</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>DataIn</td>
      <td>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Ф∙╟Ф█╝Х╬⌠Е┘╔Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>DataOut</td>
      <td>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Ф∙╟Ф█╝Х╬⌠Е┤╨Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>RD</td>
      <td>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Х╞╩Ф▌╖Е┬╤Д©║Е▐╥О╪▄Д╦╨0Х╞╩</td>
    </tr>
    <tr>
      <td>WR</td>
      <td>Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Е├≥Ф▌╖Е┬╤Д©║Е▐╥О╪▄Д╦╨0Е├≥</td>
    </tr>
  </tbody>
</table>

<h4 id="register-file">Register File</h4>

<p>Е╞└Е╜≤Е≥╗Г╩└Ц─┌</p>

<table>
  <thead>
    <tr>
      <th>Read Reg1</th>
      <th>rsЕ╞└Е╜≤Е≥╗Е°╟Е²─Х╬⌠Е┘╔Г╚╞Е▐ё</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>Read Reg2</td>
      <td>rtЕ╞└Е╜≤Е≥╗Е°╟Е²─Х╬⌠Е┘╔Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>Write Reg</td>
      <td>Е╟├Ф∙╟Ф█╝Е├≥Е┘╔Г └Е╞└Е╜≤Е≥╗Г╚╞Е▐ёО╪▄Е┘╤Е°╟Е²─Ф²╔Ф╨░rtФ┬√rdЕ╜≈Ф╝╣</td>
    </tr>
    <tr>
      <td>Write Data</td>
      <td>Е├≥Е┘╔Е╞└Е╜≤Е≥╗Г └Ф∙╟Ф█╝Х╬⌠Е┘╔Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>Read Data1</td>
      <td>rsЕ╞└Е╜≤Е≥╗Ф∙╟Ф█╝Х╬⌠Е┤╨Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>Read Data2</td>
      <td>rtЕ╞└Е╜≤Е≥╗Ф∙╟Ф█╝Х╬⌠Е┤╨Г╚╞Е▐ё</td>
    </tr>
    <tr>
      <td>WE</td>
      <td>Е├≥Д╫©Х┐╫Д©║Е▐╥О╪▄Д╦╨1Ф≈╤О╪▄Е°╗Ф≈╤И▓÷Х╬╧Ф╡©Х╖╕Е▐▒Е├≥Е┘╔</td>
    </tr>
  </tbody>
</table>

<h4 id="alu">ALU</h4>

<p>Г╝≈Ф°╞И─╩Х╬▒Е█∙Е┘┐</p>

<table>
  <thead>
    <tr>
      <th>result</th>
      <th>ALUХ©░Г╝≈Г╩⌠Ф·°</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>zero</td>
      <td>Х©░Г╝≈Г╩⌠Ф·°Ф═┤Е©≈О╪▄Г╩⌠Ф·°Д╦╨0О╪▄Е┬≥zero=1О╪⌡Е░╕Е┬≥zero=0</td>
    </tr>
    <tr>
      <td>sign</td>
      <td>Х©░Г╝≈Г╩⌠Ф·°Ф═┤Е©≈О╪▄Г╩⌠Ф·°Ф°─И╚≤Д╫█Д╦╨0О╪▄Е┬≥sign=0О╪▄Ф╜ёФ∙╟О╪⌡Е░╕Е┬≥О╪▄sign=1О╪▄Х╢÷Ф∙╟</td>
    </tr>
  </tbody>
</table>

<h2 id="Е╝·И╙▄Е≥╗Ф²░">Е╝·И╙▄Е≥╗Ф²░</h2>

<p>Г■╣Х└▒Д╦─Е▐╟О╪▄Xilinx Vivado 2017.4 Х╫╞Д╩╤Д╦─Е╔≈О╪▄Basys3Е╝·И╙▄Ф²©Д╦─Е²≈Ц─┌</p>

<h2 id="Е╝·И╙▄Х©┤Г╗▀Д╦▌Г╩⌠Ф·°">Е╝·И╙▄Х©┤Г╗▀Д╦▌Г╩⌠Ф·°</h2>

<h3 id="Д╩ёГ═│Е╝·Г▌╟">Д╩ёГ═│Е╝·Г▌╟</h3>

<h4 id="singlecpuv">SingleCPU.v</h4>

<p>Е█∙Е▒╗Ф°÷CPUГ └И║╤Е╠┌Х©·Ф▌╔Ф√┤Д╩╤О╪▄Д╦╩Х╕│Ф≤╞Х╟┐Г■╗Д╦▀Е╠┌Ф╗║Е²≈Е╧╤Е╟├Е╝┐Д╩╛Х╬⌠Е┘╔Х╬⌠Е┤╨Х©·Е°╗Д╦─Х╣╥О╪▄Е╧╤Х╝║Г╝≈Д╦▀Д╦─Д╦╙Ф▄┤Д╩╓Г └Е°╟Е²─О╪┬Ф╜ёЕ╦╦+4Ф┬√Х╥ЁХ╫╛О╪┴Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">SingleCPU</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="p">,</span>	<span class="c1">//Ф≈╤И▓÷Д©║Е▐╥</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="p">,</span>	<span class="c1">//Г╫╝И⌡╤Д©║Е▐╥</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CurPC</span><span class="p">,</span>	<span class="c1">//Е╫⌠Е┴█Ф▄┤Д╩╓Е°╟Е²─</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newaddress</span><span class="p">,</span>	<span class="c1">//Д╦▀Д╦─Д╦╙Ф▄┤Д╩╓Е°╟Е²─</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instcode</span><span class="p">,</span>	<span class="c1">//rs,rtЕ╞└Е╜≤Е≥╗Ф┴─Е°╗Ф▄┤Д╩╓</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg1Out</span><span class="p">,</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└rsЕ╞└Е╜≤Е≥╗Г └Е─╪</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg2Out</span><span class="p">,</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└rtЕ╞└Е╜≤Е≥╗Г └Е─╪</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Out</span><span class="p">,</span>	<span class="c1">//ALUГ └resultХ╬⌠Е┤╨Е─╪</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span>	<span class="c1">//DBФ─╩Г╨©Е─╪</span>
<span class="p">);</span>
	<span class="kt">wire</span> <span class="n">ExtSel</span><span class="p">;</span>	<span class="c1">//Д╫█Ф┴╘Е╠∙Д©║Е▐╥О╪▄1Д╦╨Г╛╕Е▐╥Ф┴╘Е╠∙О╪▄0Д╦╨0Ф┴╘Е╠∙</span>
	<span class="kt">wire</span> <span class="n">PCWre</span><span class="p">;</span>	<span class="c1">//PCЕ╥╔Д╫°Д©║Е▐╥О╪▄0Д╦█Ф⌡╢Ф■╧О╪▄1Ф⌡╢Ф■╧</span>
	<span class="kt">wire</span> <span class="n">InsMemRW</span><span class="p">;</span>	<span class="c1">//Ф▄┤Д╩╓Е╞└Е╜≤Е≥╗Д©║Е▐╥О╪▄0Д╦╨Е├≥О╪▄1Д╦╨Х╞╩</span>
	<span class="kt">wire</span> <span class="n">RegDst</span><span class="p">;</span>	<span class="c1">//Ф▄┤Д╩╓Х╞╩Е▐√Ф≈╤Е┬╓Ф√╜Ф≤╞rtХ©≤Ф≤╞rdХ©⌡Е┘╔Е╞└Е╜≤Е≥╗Г╩└Г └Е├≥Ф∙╟Ф█╝Г╚╞О╪▄0Д╦╨rtО╪▄1Д╦╨rd</span>
	<span class="kt">wire</span> <span class="n">RegWre</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└Ф≤╞Е░╕И°─Х╕│Е├≥Е┼÷Х┐╫О╪▄0Д╦╨Ф≈═Е├≥Е┼÷Х┐╫О╪▄1Д╦╨Д╨⌡Е┼÷Х┐╫</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span><span class="p">;</span>	<span class="c1">//ALU8Г╖█Х©░Г╝≈Е┼÷Х┐╫И─┴Ф▀╘</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PCSrc</span><span class="p">;</span>	<span class="c1">//PCФ╜ёЕ╦╦+4Х©≤Ф≤╞Х╕│Х╥ЁХ╫╛О╪▄0Д╦╨Ф╜ёЕ╦╦+4О╪▄1Д╦╨Х╥ЁХ╫╛</span>
	<span class="kt">wire</span> <span class="n">ALUSrcA</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└Data1Г └Х╬⌠Е┤╨О╪▄0Д╦╨Е╞└Е╜≤Е≥╗Ф°╛Х╨╚Х╬⌠Е┤╨О╪▄1Д╦╨Ф▄┤Д╩╓Г═│Г └Ф°─Е░▌16Д╫█Г╚▀Е█ЁФ∙╟</span>
	<span class="kt">wire</span> <span class="n">ALUSrcB</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└Data2Г └Х╬⌠Е┤╨О╪▄0Д╫█Ф°╛Х╨╚Г └Х╬⌠Е┤╨О╪▄1Д╦╨Ф┴╘Е╠∙Е░▌Г └Г╚▀Е█ЁФ∙╟</span>
	<span class="kt">wire</span> <span class="n">RD</span><span class="p">;</span>	<span class="c1">//Х╞╩Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Е┼÷Х┐╫О╪▄0Ф≈╤Х╞╩Е▐√</span>
	<span class="kt">wire</span> <span class="n">WR</span><span class="p">;</span>	<span class="c1">//Е├≥Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Е┼÷Х┐╫О╪▄1Ф≈╤Е├≥</span>
	<span class="kt">wire</span> <span class="n">DBDataSrc</span><span class="p">;</span>	<span class="c1">//Е├ЁЕ╝ Е╟├Д╩─Д╧┬Ф∙╟Ф█╝Д╪═Е┘╔Е╞└Е╜≤Е≥╗Г╩└Write DataГ╚╞О╪▄0Д╦╨ALUГ╩⌠Ф·°О╪▄1Д╦╨Е╜≤Е┌╗Е≥╗</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteRegAddr</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└Write RegХ╬⌠Е┘╔Г╚╞</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Input_A</span><span class="p">;</span>	<span class="c1">//ALUГ └AХ╬⌠Е┘╔Г╚╞</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Input_B</span><span class="p">;</span>	<span class="c1">//ALUГ └BХ╬⌠Е┘╔Г╚╞</span>
	<span class="kt">wire</span> <span class="n">zero</span><span class="p">;</span>	<span class="c1">//ALUГ └zeroХ╬⌠Е┤╨</span>
	<span class="kt">wire</span> <span class="n">sign</span><span class="p">;</span>	<span class="c1">//ALUГ └signХ╬⌠Е┤╨</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">MemOut</span><span class="p">;</span>	<span class="c1">//Е╜≤Е┌╗Е≥╗Г └Х╬⌠Е┤╨</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Ext_Imm</span><span class="p">;</span>	<span class="c1">//Д╫█Ф┴╘Е╠∙Е░▌Г └Г╚▀Е█ЁФ∙╟</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CurPC4</span><span class="o">=</span><span class="n">CurPC</span><span class="o">+</span><span class="mi">4</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">newaddress</span><span class="o">=</span>	<span class="p">(</span><span class="n">PCSrc</span><span class="o">==</span><span class="mb">2'b01</span><span class="p">)</span><span class="o">?{</span><span class="n">CurPC4</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">28</span><span class="p">],</span><span class="n">instcode</span><span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="mb">2'b00</span><span class="o">}:</span>
						<span class="p">(</span><span class="n">PCSrc</span><span class="o">==</span><span class="mb">2'b10</span><span class="p">)</span><span class="o">?</span><span class="n">CurPC4</span><span class="o">+</span><span class="p">(</span><span class="n">Ext_Imm</span><span class="o">&lt;&lt;</span><span class="mi">2</span><span class="p">)</span><span class="o">:</span><span class="n">CurPC4</span><span class="p">;</span>
	<span class="n">PC</span> <span class="n">pc</span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="n">Reset</span><span class="p">,</span><span class="n">PCWre</span><span class="p">,</span><span class="n">newaddress</span><span class="p">,</span><span class="n">CurPC</span><span class="p">);</span>
	<span class="n">ALU</span> <span class="n">alu</span><span class="p">(</span><span class="n">ALU_Input_A</span><span class="p">,</span><span class="n">ALU_Input_B</span><span class="p">,</span><span class="n">ALUOp</span><span class="p">,</span><span class="n">ALU_Out</span><span class="p">,</span><span class="n">zero</span><span class="p">,</span><span class="n">sign</span><span class="p">);</span>
	<span class="n">DataMemory</span> <span class="n">dm</span><span class="p">(</span><span class="n">ALU_Out</span><span class="p">,</span><span class="n">CLK</span><span class="p">,</span><span class="n">RD</span><span class="p">,</span><span class="n">WR</span><span class="p">,</span><span class="n">Reg2Out</span><span class="p">,</span><span class="n">MemOut</span><span class="p">);</span>
	<span class="n">SignZeroExtend</span> <span class="n">sze</span><span class="p">(</span><span class="n">instcode</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span><span class="n">ExtSel</span><span class="p">,</span><span class="n">Ext_Imm</span><span class="p">);</span>
	<span class="n">Multiplexer5</span> <span class="n">mux21R</span><span class="p">(</span><span class="n">RegDst</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">20</span><span class="o">:</span><span class="mi">16</span><span class="p">],</span><span class="n">instcode</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">11</span><span class="p">],</span><span class="n">WriteRegAddr</span><span class="p">);</span>
	<span class="n">Multiplexer32</span> <span class="n">mux21A</span><span class="p">(</span><span class="n">ALUSrcA</span><span class="p">,</span><span class="n">Reg1Out</span><span class="p">,</span><span class="o">{</span><span class="mb">27'b000000000000000000000000000</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">6</span><span class="p">]</span><span class="o">}</span><span class="p">,</span><span class="n">ALU_Input_A</span><span class="p">);</span>
	<span class="n">Multiplexer32</span> <span class="n">mux21B</span><span class="p">(</span><span class="n">ALUSrcB</span><span class="p">,</span><span class="n">Reg2Out</span><span class="p">,</span><span class="n">Ext_Imm</span><span class="p">,</span><span class="n">ALU_Input_B</span><span class="p">);</span>
	<span class="n">Multiplexer32</span> <span class="n">mux21RW</span><span class="p">(</span><span class="n">DBDataSrc</span><span class="p">,</span><span class="n">ALU_Out</span><span class="p">,</span><span class="n">MemOut</span><span class="p">,</span><span class="n">WriteData</span><span class="p">);</span>
	<span class="n">RegisterFile</span> <span class="n">rf</span><span class="p">(</span><span class="n">RegWre</span><span class="p">,</span><span class="n">CLK</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">25</span><span class="o">:</span><span class="mi">21</span><span class="p">],</span><span class="n">instcode</span><span class="p">[</span><span class="mi">20</span><span class="o">:</span><span class="mi">16</span><span class="p">],</span><span class="n">WriteRegAddr</span><span class="p">,</span><span class="n">WriteData</span><span class="p">,</span><span class="n">Reg1Out</span><span class="p">,</span><span class="n">Reg2Out</span><span class="p">);</span>
	<span class="n">ControlUnit</span> <span class="n">cu</span><span class="p">(</span><span class="n">ExtSel</span><span class="p">,</span><span class="n">PCWre</span><span class="p">,</span><span class="n">InsMemRW</span><span class="p">,</span><span class="n">RegDst</span><span class="p">,</span><span class="n">RegWre</span><span class="p">,</span><span class="n">ALUOp</span><span class="p">,</span><span class="n">PCSrc</span><span class="p">,</span><span class="n">ALUSrcA</span><span class="p">,</span><span class="n">ALUSrcB</span><span class="p">,</span><span class="n">RD</span><span class="p">,</span><span class="n">WR</span><span class="p">,</span><span class="n">DBDataSrc</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">26</span><span class="p">],</span><span class="n">zero</span><span class="p">,</span><span class="n">sign</span><span class="p">);</span>
	<span class="n">InstructionMemory</span> <span class="n">im</span><span class="p">(</span><span class="n">CurPC</span><span class="p">,</span><span class="n">InsMemRW</span><span class="p">,</span><span class="n">instcode</span><span class="p">);</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="controlunitv">ControlUnit.v</h4>

<p>Ф▌╖Е┬╤Д©║Е▐╥Ф╗║Е²≈О╪▄И─ Х©┤Х╖ёФ·░opЕ╬≈Е┬╟Х╞╔Ф▄┤Д╩╓Г └Е░└Г╖█Ф▌╖Е┬╤Д©║Е▐╥Ц─┌Е╝ Д╧┴Д╨├Е╬┬Е╓ Г■╗Е┬╟Г └Е╦╦И┤▐О╪▄Е▐╞Х╞╩Ф─╖Х©≤Ф≤╞Ф╞■Х╬┐И╚≤Г └Ц─┌</p>

<p>Ф▌╖Е┬╤Е█∙Е┘┐И─ Х©┤Х╬⌠Е┘╔Г └zeroИ⌡╤Ф═┤Е©≈Д╫█Д╦▌Е╫⌠Е┴█Ф▄┤Д╩╓Д╦╜Е╞╧Е╨■Г └Ф▄┤Д╩╓И┐╗Е┬├Ф²╔Г║╝Е╝ Е╫⌠Е┴█Ф∙╢Д╦╙CPUГ╗▀Е╨▐Д╦╜Е░└Ф╗║Е²≈Г └Е╥╔Д╫°Е▓▄Е█▐Д╫°Ф┐┘Е├╣О╪▄Ф═╧Ф█╝CPUХ©░Х║▄И─╩Х╬▒О╪▄Д╨▀Е┘┬Е╞╧Ф∙╢Д╦╙CPUД╦╜Ф▌╖Е┬╤Д©║Е▐╥Г └Ф▌╖Е┬╤О╪▄Д╩╔Ф╜╓Ф²╔Х╬╬Е┬╟Ф▄┤Ф▄╔Е░└Д╦╙Ф╗║Е²≈Е█▐Е░▄Е╥╔Д╫°Г └Г⌡╝Г └Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">ControlUnit</span><span class="p">(</span>
	<span class="kt">output</span> <span class="n">ExtSel</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">PCWre</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">InsMemRW</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">RegDst</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">RegWre</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PCSrc</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">ALUSrcA</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">ALUSrcB</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">mRD</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">mWR</span><span class="p">,</span>
	<span class="kt">output</span> <span class="n">DBDataSrc</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">op</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">zero</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">sign</span>
<span class="p">);</span>
	<span class="k">parameter</span> <span class="n">ADD</span><span class="o">=</span>	<span class="mb">6'b000000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">SUB</span><span class="o">=</span>	<span class="mb">6'b000001</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">ADDIU</span><span class="o">=</span>	<span class="mb">6'b000010</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">ANDI</span><span class="o">=</span>	<span class="mb">6'b010000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">AND</span><span class="o">=</span>	<span class="mb">6'b010001</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">ORI</span><span class="o">=</span>	<span class="mb">6'b010010</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">OR</span><span class="o">=</span>	<span class="mb">6'b010011</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">SLL</span><span class="o">=</span>	<span class="mb">6'b011000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">SLTI</span><span class="o">=</span>	<span class="mb">6'b011100</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">SW</span><span class="o">=</span>	<span class="mb">6'b100110</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">LW</span><span class="o">=</span>	<span class="mb">6'b100111</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">BEQ</span><span class="o">=</span>	<span class="mb">6'b110000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">BNE</span><span class="o">=</span>	<span class="mb">6'b110001</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">BLTZ</span><span class="o">=</span>	<span class="mb">6'b110010</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">J</span><span class="o">=</span>	<span class="mb">6'b111000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="n">HALT</span><span class="o">=</span>	<span class="mb">6'b111111</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">ADD</span><span class="o">=</span>	<span class="mb">3'b000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SUB</span><span class="o">=</span>	<span class="mb">3'b001</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLL</span><span class="o">=</span>	<span class="mb">3'b010</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">OR</span><span class="o">=</span>	<span class="mb">3'b011</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">AND</span><span class="o">=</span>	<span class="mb">3'b100</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLTU</span><span class="o">=</span>	<span class="mb">3'b101</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLT</span><span class="o">=</span>	<span class="mb">3'b110</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">XOR</span><span class="o">=</span>	<span class="mb">3'b111</span><span class="p">;</span>

	<span class="k">assign</span> <span class="n">PCWre</span><span class="o">=</span>	<span class="n">op</span><span class="o">!=</span><span class="n">HALT</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">ALUSrcA</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">ALUSrcB</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">ADDIU</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">ANDI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">ORI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SLTI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">SW</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">LW</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">DBDataSrc</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">LW</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">RegWre</span><span class="o">=</span>	<span class="n">op</span><span class="o">!=</span><span class="n">BEQ</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">BNE</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">BLTZ</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">SW</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">HALT</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">InsMemRW</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">mRD</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">LW</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">mWR</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SW</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">RegDst</span><span class="o">=</span>	<span class="n">op</span><span class="o">!=</span><span class="n">ADDIU</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">ANDI</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">ORI</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">SLTI</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">LW</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">ExtSel</span><span class="o">=</span>	<span class="n">op</span><span class="o">!=</span><span class="n">ANDI</span><span class="o">&amp;&amp;</span><span class="n">op</span><span class="o">!=</span><span class="n">ORI</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">PCSrc</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">J</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">PCSrc</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">BEQ</span><span class="o">&amp;&amp;</span><span class="n">zero</span><span class="o">==</span><span class="mi">1</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BNE</span><span class="o">&amp;&amp;</span><span class="n">zero</span><span class="o">==</span><span class="mi">0</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BLTZ</span><span class="o">&amp;&amp;</span><span class="n">sign</span><span class="o">==</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">ALUOp</span><span class="o">=</span>	<span class="n">op</span><span class="o">==</span><span class="n">SUB</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BNE</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BEQ</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">BLTZ</span><span class="o">?</span><span class="mi">_</span><span class="n">SUB</span><span class="o">:</span>
					<span class="n">op</span><span class="o">==</span><span class="n">SLL</span><span class="o">?</span><span class="mi">_</span><span class="n">SLL</span><span class="o">:</span>
					<span class="n">op</span><span class="o">==</span><span class="n">ORI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">OR</span><span class="o">?</span><span class="mi">_</span><span class="n">OR</span><span class="o">:</span>
					<span class="n">op</span><span class="o">==</span><span class="n">ANDI</span><span class="o">||</span><span class="n">op</span><span class="o">==</span><span class="n">AND</span><span class="o">?</span><span class="mi">_</span><span class="n">AND</span><span class="o">:</span>
					<span class="n">op</span><span class="o">==</span><span class="n">SLTI</span><span class="o">?</span><span class="mi">_</span><span class="n">SLT</span><span class="o">:</span><span class="mi">_</span><span class="n">ADD</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="aluv">ALU.v</h4>

<p>Х╞╔И┐╗Е┬├Д╦╨Г╝≈Ф°╞И─╩Х╬▒Е█∙Е┘┐О╪▄Г■╗Д╨▌И─╩Х╬▒Ф▄┤Д╩╓Х╝║Г╝≈Е▓▄Х╥ЁХ╫╛Ф▄┤Д╩╓Ф╞■Х╬┐Ц─┌ALUOpГ■╗Д╨▌Ф▌╖Е┬╤Г╝≈Ф∙╟Г └Г╠╩Е·▀О╪▄AЦ─│BД╦╨Х╬⌠Е┘╔Ф∙╟О╪▄resultД╦╨Х©░Г╝≈Г╩⌠Ф·°О╪▄zeroЦ─│signД╦╩Х╕│Г■╗Д╨▌beqЦ─│bneЦ─│bltzГ╜┴Ф▄┤Д╩╓Г └Е┬╓Ф√╜Ц─┌</p>

<p>ALUГ╝≈Ф°╞И─╩Х╬▒Е█∙Е┘┐Г └Е┼÷Х┐╫Ф≤╞Ф═╧Ф█╝Ф▌╖Е┬╤Д©║Е▐╥Д╩▌Х╬⌠Е┘╔Г └Ф∙╟Ф█╝Д╦╜И─┴Е▐√Е╞╧Е╨■Г └Ф⌠█Д╫°Ф∙╟О╪▄Ф═╧Ф█╝Ф⌠█Д╫°Г═│Х©⌡Х║▄Х©░Г╝≈Е╧╤Х╬⌠Е┤╨Г╩⌠Ф·°Д╦▌И⌡╤Ф═┤Е©≈Д╫█Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">ALU</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">A</span><span class="p">,</span>	<span class="c1">//Х╬⌠Е┘╔A</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">B</span><span class="p">,</span>	<span class="c1">//Х╬⌠Е┘╔B</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALUOp</span><span class="p">,</span>	<span class="c1">//ALUФ⌠█Д╫°Ф▌╖Е┬╤</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">result</span><span class="p">,</span>	<span class="c1">//ALUХ©░Г╝≈Г╩⌠Ф·°</span>
	<span class="kt">output</span> <span class="n">zero</span><span class="p">,</span>	<span class="c1">//Х©░Г╝≈Г╩⌠Ф·°resultГ └Ф═┤Е©≈О╪▄resultД╦╨0Х╬⌠Е┤╨1О╪▄Е░╕Е┬≥Х╬⌠Е┤╨0</span>
	<span class="kt">output</span> <span class="n">sign</span>	<span class="c1">//Х©░Г╝≈Г╩⌠Ф·°resultГ └Ф╜ёХ╢÷Ф─╖О╪┬Ф°┴Г╛╕Е▐╥Ф∙╟Г └Ф┐┘Е├╣О╪┴О╪▄resultД╦╨Х╢÷Ф∙╟Х╬⌠Е┤╨1О╪▄Е░╕Е┬≥Х╬⌠Е┤╨0</span>
<span class="p">);</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">ADD</span><span class="o">=</span>	<span class="mb">3'b000</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SUB</span><span class="o">=</span>	<span class="mb">3'b001</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLL</span><span class="o">=</span>	<span class="mb">3'b010</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">OR</span><span class="o">=</span>	<span class="mb">3'b011</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">AND</span><span class="o">=</span>	<span class="mb">3'b100</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLTU</span><span class="o">=</span>	<span class="mb">3'b101</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">SLT</span><span class="o">=</span>	<span class="mb">3'b110</span><span class="p">;</span>
	<span class="k">parameter</span> <span class="mi">_</span><span class="n">XOR</span><span class="o">=</span>	<span class="mb">3'b111</span><span class="p">;</span>

	<span class="k">assign</span> <span class="n">zero</span><span class="o">=</span>	<span class="n">result</span><span class="o">==</span><span class="mi">0</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">sign</span><span class="o">=</span>	<span class="n">result</span><span class="p">[</span><span class="mi">31</span><span class="p">];</span>

	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="o">*</span><span class="p">)</span><span class="k">begin</span>	<span class="c1">//Х©⌡Х║▄ALUХ╝║Г╝≈</span>
		<span class="k">case</span><span class="p">(</span><span class="n">ALUOp</span><span class="p">)</span>	<span class="c1">//Х©⌡Х║▄Х©░Г╝≈</span>
		<span class="nl">_ADD:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">+</span><span class="n">B</span><span class="p">;</span>  <span class="c1">//Е┼═ФЁ∙</span>
		<span class="nl">_SUB:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">-</span><span class="n">B</span><span class="p">;</span>  <span class="c1">//Е┤▐ФЁ∙</span>
		<span class="nl">_SLL:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">B</span><span class="o">&lt;&lt;</span><span class="n">A</span><span class="p">;</span>  <span class="c1">//BЕ╥╕Г╖╩AД╫█</span>
		<span class="nl">_OR:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">|</span><span class="n">B</span><span class="p">;</span>  <span class="c1">//Ф┬√</span>
		<span class="nl">_AND:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">&amp;</span><span class="n">B</span><span class="p">;</span>  <span class="c1">//Д╦▌</span>
		<span class="nl">_SLTU:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">&lt;</span><span class="n">B</span><span class="p">;</span>  <span class="c1">//Ф╞■Х╬┐A&lt;BД╦█Е╦╕Г╛╕Е▐╥</span>
		<span class="nl">_SLT:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">!=</span><span class="n">B</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">?</span><span class="n">A</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">&gt;</span><span class="n">B</span><span class="p">[</span><span class="mi">31</span><span class="p">]</span><span class="o">:</span><span class="n">A</span><span class="o">&lt;</span><span class="n">B</span><span class="p">;</span>	<span class="c1">//Ф╞■Х╬┐A&lt;BЕ╦╕Г╛╕Е▐╥</span>
		<span class="nl">_XOR:</span>	<span class="n">result</span><span class="o">=</span>	<span class="n">A</span><span class="o">^</span><span class="n">B</span><span class="p">;</span>	<span class="c1">//Е╪┌Ф┬√</span>
		<span class="nl">default:</span>	<span class="n">result</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>
		<span class="k">endcase</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="datamemoryv">DataMemory.v</h4>

<p>Х╞╔И┐╗Е┬├Ф▌╖Е┬╤Е├┘Е╜≤Е╜≤Е┌╗О╪▄Г■╗Д╨▌Е├┘Е╜≤Е╜≤Е┌╗Ц─│Х╞╩Е├≥Ц─┌Г■╗255Е╓╖Е╟▐Г └8Д╫█Е╞└Е╜≤Е≥╗Ф∙╟Г╩└Ф╗║Ф▀÷Е├┘Е╜≤О╪▄И┤┤Г■╗Е╟▐Г╚╞Ф╗║Е╪▐Ц─┌DataMenRWФ▌╖Е┬╤Е├┘Е╜≤Х╞╩Е├≥Ц─┌Г■╠Д╨▌Ф▄┤Д╩╓Д╦╨Г°÷Е╝·Е°╟Е²─О╪▄Ф┴─Д╩╔Д╦█И°─Х╕│<code class="highlighter-rouge">&lt;&lt;2</code>Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">DataMemory</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DAddr</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">mRD</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">mWR</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn</span><span class="p">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span>
<span class="p">);</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">dataMemory</span> <span class="p">[</span><span class="mi">255</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">mRD</span> <span class="kt">or</span> <span class="n">DAddr</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">mRD</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span><span class="o">=</span>	<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">3</span><span class="p">];</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">]</span><span class="o">=</span>	<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">23</span><span class="o">:</span><span class="mi">16</span><span class="p">]</span><span class="o">=</span>	<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">1</span><span class="p">];</span>
			<span class="n">DataOut</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">24</span><span class="p">]</span><span class="o">=</span>	<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="p">];</span>
		<span class="k">end</span>
	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">negedge</span> <span class="n">CLK</span><span class="p">)</span><span class="k">begin</span>	<span class="c1">//Ф─╩Ф≤╞Е°╗Ф≈╤И▓÷Д╦▀И≥█Ф╡©Е┬╟Ф²╔Ф≈╤Х╖╕Е▐▒</span>
		<span class="k">if</span><span class="p">(</span><span class="n">mWR</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">3</span><span class="p">]</span><span class="o">&lt;=</span>	<span class="n">DataIn</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
			<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">2</span><span class="p">]</span><span class="o">&lt;=</span>	<span class="n">DataIn</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">8</span><span class="p">];</span>
			<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span><span class="o">&lt;=</span>	<span class="n">DataIn</span><span class="p">[</span><span class="mi">23</span><span class="o">:</span><span class="mi">16</span><span class="p">];</span>
			<span class="n">dataMemory</span><span class="p">[</span><span class="n">DAddr</span><span class="p">]</span><span class="o">&lt;=</span>	<span class="n">DataIn</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">24</span><span class="p">];</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="instructionmemoryv">InstructionMemory.v</h4>

<p>Х╞╔И┐╗Е┬├Д╦╨Ф▄┤Д╩╓Е╞└Е╜≤Е≥╗О╪▄И─ Х©┤Д╦─Д╦╙256Е╓╖Е╟▐Г └8Д╫█Е╞└Е╜≤Е≥╗Ф∙╟Г╩└Ф²╔Д©²Е╜≤Д╩▌Ф√┤Д╩╤Х╬⌠Е┘╔Г └Е┘╗И┐╗Ф▄┤Д╩╓Ц─┌Г└╤Е░▌И─ Х©┤Х╬⌠Е┘╔Г └Е°╟Е²─О╪▄Ф┴╬Е┬╟Г⌡╦Е╨■Г └Ф▄┤Д╩╓О╪▄Х╬⌠Е┤╨Е┬╟IDataOutЦ─┌</p>

<p>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Г └Е┼÷Х┐╫Ф≤╞Е╜≤Е┌╗Х╞╩Е┘╔Г └Ф┴─Ф°┴32-bitД╫█Е╝╫Г └Ф▄┤Д╩╓О╪▄Ф═╧Ф█╝Г╗▀Е╨▐Х╝║Ф∙╟Е≥╗PCД╦╜Г └Ф▄┤Д╩╓Е°╟Е²─Х©⌡Х║▄Е▐√Ф▄┤Д╩╓Ф⌠█Д╫°Е╧╤Е╞╧Ф▄┤Д╩╓Г╠╩Е·▀Х©⌡Х║▄Е┬├Ф·░О╪▄И─ Х©┤Ф▄┤Д╩╓Г╠╩Е·▀Е╞╧Ф┴─Е▐√Ф▄┤Д╩╓Г └Е░└Е╜≈Ф╝╣Х©⌡Х║▄Е▄╨Е┬├Х╞├Е┬╚О╪▄Ф°─Е░▌Е╟├Е╞╧Е╨■И┐╗Е┬├Д╪═И─▓Г╩≥Е┘╤Д╩√Ф╗║Е²≈Х©⌡Х║▄Е░▌Г╩╜Е╓└Г░├Ц─┌</p>

<p>Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Д╦╜Ф╞▐Д╦╙Е█∙Е┘┐Г └Д╫█Е╝╫Д╦╨8-bitО╪▄Д╧÷Е╟╠Ф≤╞Е╜≤Е┌╗Ф╞▐Ф²║32-bitД╫█Е╝╫Г └Ф▄┤Д╩╓И┐╫И°─Х╕│Е█═Ф█╝4Д╦╙Е█∙Е┘┐О╪▄Ф┴─Д╩╔Г╛╛nО╪┬nЕ╓╖Д╨▌Ф┬√Г╜┴Д╨▌0О╪┴Ф²║Ф▄┤Д╩╓Ф┴─Е╞╧Е╨■Г └Х╣╥Е╖▀Е°╟Е²─Д╦╨4nО╪▄Д╦■Е█═Ф█╝Г╛╛4nО╪▄4n+1О╪▄4n+2О╪▄4n+3Х©≥Е⌡⌡Д╦╙Е█∙Е┘┐Ц─┌Е▐√Е┤╨Ф▄┤Д╩╓Е╟╠Ф≤╞Е╟├Х©≥Е⌡⌡Д╦╙Е█∙Е┘┐Е┬├Е┬╚Е▐√Е┤╨О╪▄Е⌡═Д╦╨Ф▄┤Д╩╓Г └Е╜≤Е┌╗Ф°█Д╩▌И╚≤Д╫█Ф▄┤Д╩╓Е╜≤Е┌╗Е°╗Д╫▌Д╫█Е°╟Е²─Г └Х╖└Е┬≥О╪▄Ф┴─Д╩╔4nЕ█∙Е┘┐Д╦╜Г └Е╜≈Ф╝╣Ф≤╞Х╞╔Ф²║Ф▄┤Д╩╓Г └Ф°─И╚≤8Д╫█О╪▄Е░▌И²╒Д╩╔Ф╜╓Г╠╩Ф▌╗О╪▄Е╧╤И─ Х©┤Е╥╕Г╖╩Ф⌠█Д╫°Е╟├Ф▄┤Д╩╓Г └Е⌡⌡Д╦╙Е█∙Е┘┐И┐╗Е┬├Г╖╩Е┼╗Е┬╟Г⌡╦Е╞╧Е╨■Г └Д╫█Г╫╝О╪▄Д╩╔Ф╜╓Ф²╔Е╬≈Е┬╟Ф┴─Е╜≤Ф▄┤Д╩╓Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">InstructionMemory</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">IAddr</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">RW</span><span class="p">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">IDataOut</span>
<span class="p">);</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">InstMemory</span><span class="p">[</span><span class="mi">255</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
	<span class="k">initial</span> <span class="k">begin</span>	<span class="c1">//Ф╜╓Е╓└Д╦╨Г╩²Е╞╧Е°╟Е²─О╪▄ФЁ╗Ф└▐Ф√°Ф²═Ф√╧Е░▒</span>
		<span class="p">$</span><span class="nb">readmemb</span><span class="p">(</span><span class="s">"C:/Users/wukan/Documents/VIVADO/SingleCPU/input.txt"</span><span class="p">,</span><span class="n">InstMemory</span><span class="p">);</span>
	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">IAddr</span> <span class="kt">or</span> <span class="n">RW</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">RW</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">IDataOut</span><span class="o">=</span>	<span class="o">{</span><span class="n">InstMemory</span><span class="p">[</span><span class="n">IAddr</span><span class="p">],</span><span class="n">InstMemory</span><span class="p">[</span><span class="n">IAddr</span><span class="o">+</span><span class="mi">1</span><span class="p">],</span><span class="n">InstMemory</span><span class="p">[</span><span class="n">IAddr</span><span class="o">+</span><span class="mi">2</span><span class="p">],</span><span class="n">InstMemory</span><span class="p">[</span><span class="n">IAddr</span><span class="o">+</span><span class="mi">3</span><span class="p">]</span><span class="o">}</span><span class="p">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="multiplexer32v">Multiplexer32.v</h4>

<p>Д╦┴Е█│Д╨▄Г╨©Е▐▄Х╥╞И─┴Ф▀╘Е≥╗Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Multiplexer32</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">Select</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn1</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn2</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span>
<span class="p">);</span>
	<span class="k">assign</span> <span class="n">DataOut</span><span class="o">=</span>	<span class="n">Select</span><span class="o">?</span><span class="n">DataIn2</span><span class="o">:</span><span class="n">DataIn1</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="multiplexer5v">Multiplexer5.v</h4>

<p>Д╨■Г╨©Е▐▄Х╥╞И─┴Ф▀╘Е≥╗Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Multiplexer5</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">Select</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn1</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataIn2</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">DataOut</span>
<span class="p">);</span>
	<span class="k">assign</span> <span class="n">DataOut</span><span class="o">=</span>	<span class="n">Select</span><span class="o">?</span><span class="n">DataIn2</span><span class="o">:</span><span class="n">DataIn1</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="pcv">PC.v</h4>

<p>CLKД╦┼Е█┤Ф╡©Х╖╕Е▐▒О╪▄Ф⌡╢Ф■╧Ф▄┤Д╩╓Е°╟Е²─Ц─┌Г■╠Д╨▌Ф▄┤Д╩╓Е°╟Е²─Е╜≤Е┌╗Е°╗Е╞└Е╜≤Е≥╗И┤▄О╪▄Д╦─Е╪─Е╖▀И°─Х╕│Х╣▀currentAddressД╦╨0Ц─┌ResetФ≤╞И┤█Г╫╝Д©║Е▐╥О╪▄Е╫⌠Д╦╨1Ф≈╤О╪▄Ф▄┤Д╩╓Е╞└Е╜≤Е≥╗Е°╟Е²─И┤█Г╫╝Ц─┌PCWreГ └Д╫°Г■╗Д╦╨Д©²Г∙≥Г▌╟Е°╨О╪▄Е╕┌Ф·°PCWreД╦╨0О╪▄Ф▄┤Д╩╓Е°╟Е²─Д╦█Е▐≤Ц─┌</p>

<p>PCГ╗▀Е╨▐Х╝║Ф∙╟Е≥╗Г■╗Д╨▌Е╜≤Ф■╬Е╫⌠Е┴█Ф▄┤Д╩╓Г └Е°╟Е²─О╪▄Е╫⌠PCГ └Е─╪Е▐▒Г■÷Ф■╧Е▐≤Г └Ф≈╤Е─≥О╪▄CPUД╪ Ф═╧Ф█╝Г╗▀Е╨▐Х╝║Ф∙╟Е≥╗PCД╦╜Ф√╟Е╬≈Е┬╟Г └Ф▄┤Д╩╓Е°╟Е²─О╪▄Д╩▌Ф▄┤Д╩╓Е╜≤Е┌╗Е≥╗Д╦╜Е▐√Е┤╨Е╞╧Е╨■Е°╟Е²─Г └Ф▄┤Д╩╓Ц─┌Е°╗Е█∙Е▒╗Ф°÷CPUГ └Х©░Х║▄Е▒╗Ф°÷Д╦╜О╪▄PCЕ─╪Г └Е▐≤Е▄√Ф≤╞Ф°─Е┘┬Г └О╪▄Х─▄Д╦■Ф≤╞Ф═╧Ф█╝PCSrcФ▌╖Е┬╤Д©║Е▐╥Г └Е─╪И─┴Ф▀╘Ф▄┤Д╩╓Е°╟Е²─Ф≤╞Х╕│Х©⌡Х║▄PC+4Ф┬√Х─┘Х╥ЁХ╫╛Г╜┴Ф⌠█Д╫°Ц─┌Х▀╔PCГ╗▀Е╨▐Х╝║Ф∙╟Е≥╗Фё─Ф╣▀Е┬╟ResetХ╬⌠Е┘╔Д©║Е▐╥Д╦╨0Ф≈╤О╪▄Е┬≥Е╞╧Г╗▀Е╨▐Х╝║Ф∙╟Е≥╗Е╜≤Е┌╗Г └Е╫⌠Е┴█Ф▄┤Д╩╓Е°╟Е²─Х©⌡Х║▄Ф╦┘И⌡╤Е╓└Г░├Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">PC</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">PCWre</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newAddress</span><span class="p">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">PCAddr</span>
<span class="p">);</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">PCAddr</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>
	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span> <span class="kt">or</span> <span class="kt">negedge</span> <span class="n">Reset</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">Reset</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">PCAddr</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>
		<span class="k">end</span>
		<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">PCWre</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">PCAddr</span><span class="o">=</span>	<span class="n">newAddress</span><span class="p">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="registerfilev">RegisterFile.v</h4>

<p>Х╞╔И┐╗Е┬├Д╦╨Е╞└Е╜≤Е≥╗Х╞╩Е├≥Е█∙Е┘┐О╪▄Е┌╗Е╜≤Е╞└Е╜≤Е≥╗Г╩└О╪▄Е╧╤Ф═╧Ф█╝Е°╟Е²─Е╞╧Е╞└Е╜≤Е≥╗Г╩└Х©⌡Х║▄Х╞╩Е├≥Ц─┌WEГ └Д╫°Г■╗Ф≤╞Ф▌╖Е┬╤Е╞└Е╜≤Е≥╗Ф≤╞Е░╕Е├≥Е┘╔Ц─┌Е░▄Д╦┼О╪▄И─ Х©┤Д╦─Д╦╙32Е╓╖Е╟▐Г └32Д╫█Е╞└Е╜≤Е≥╗Ф∙╟Г╩└Ф²╔Ф╗║Ф▀÷Е╞└Е╜≤Е≥╗О╪▄Е╪─Е╖▀Ф≈╤Е┘╗И┐╗Г╫╝0Ц─┌И─ Х©┤Х╝©И≈╝Е╞└Е╜≤Е≥╗Г └Е°╟Е²─О╪▄Ф²╔Х▌╥Е▐√Е╞└Е╜≤Е≥╗И┤▄И²╒Г └Е─╪О╪▄Е╧╤Х©⌡Х║▄Ф⌠█Д╫°Ц─┌О╪┬Г■╠Д╨▌$0Ф│▓Д╦╨0О╪▄Ф┴─Д╩╔Е├≥Е┘╔Е╞└Е╜≤Е≥╗Г └Е°╟Е²─Д╦█Х┐╫Д╦╨0О╪┴</p>

<p>Е╞└Е╜≤Е≥╗Г╩└Д╦╜Г └Ф╞▐Д╦╙Е╞└Е╜≤Е≥╗Д╫█Е╝╫32-bit,Ф≤╞Е╜≤Ф■╬ALUХ╝║Г╝≈Ф┴─И°─Х╕│Г └Д╦╢Ф≈╤Ф∙╟Ф█╝Г └,Д╦▌Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Д╦█Е░▄О╪▄Е▐╞Х┐╫Д╪ Е°╗Г╗▀Е╨▐Ф┴╖Х║▄Г └Х©┤Г╗▀Д╦╜Х╒╚Е╓ Ф╛║Х╕├Г⌡√О╪▄Х─▄Ф∙╟Ф█╝Е╜≤Е┌╗Е≥╗Е├┘Г └Ф∙╟Ф█╝Д╦─Х┬╛Е▐╙Ф°┴swФ▄┤Д╩╓Ф┴█Х┐╫Х©⌡Х║▄Д©╝Ф■╧Х╕├Г⌡√Ц─┌Е╞└Е╜≤Е≥╗Г╩└Д╪ Ф═╧Ф█╝Ф⌠█Д╫°Г═│opCodeД╦▌rsО╪▄rtЕ╜≈Ф╝╣Г⌡╦Е╨■Г └Е°╟Е²─Х╞╩Е▐√Ф∙╟Ф█╝,Е░▄Ф≈╤Е╟├rsО╪▄rtЕ╞└Е╜≤Е≥╗Г └Е°╟Е²─Е▓▄Е┘╤Д╦╜Г └Ф∙╟Ф█╝Х╬⌠Е┤╨О╪▄Е°╗CLKГ └Д╦▀И≥█Ф╡©Е┬╟Ф²╔Ф≈╤Е╟├Ф∙╟Ф█╝Е╜≤Ф■╬Е┬╟rdФ┬√Х─┘rtЕ╜≈Ф╝╣Г └Г⌡╦Е╨■Е°╟Е²─Г └Е╞└Е╜≤Е≥╗Е├┘Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">RegisterFile</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">WE</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadReg1</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadReg2</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteReg</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData1</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ReadData2</span>
<span class="p">);</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">registers</span><span class="p">[</span><span class="mi">0</span><span class="o">:</span><span class="mi">31</span><span class="p">];</span>
	<span class="kt">integer</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">initial</span> <span class="k">begin</span>	<span class="c1">//Е┬²Е╖▀Ф≈╤О╪▄Е╟├32Д╦╙Е╞└Е╜≤Е≥╗Е┘╗И┐╗Х╣▀Е─╪Д╦╨0</span>
		<span class="k">for</span><span class="p">(</span><span class="n">i</span><span class="o">=</span><span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">&lt;</span><span class="mi">32</span><span class="p">;</span> <span class="n">i</span><span class="o">=</span><span class="n">i</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span><span class="n">registers</span><span class="p">[</span><span class="n">i</span><span class="p">]</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="p">;</span>
	<span class="k">end</span>
	<span class="k">assign</span> <span class="n">ReadData1</span><span class="o">=</span>	<span class="n">ReadReg1</span><span class="o">?</span><span class="n">registers</span><span class="p">[</span><span class="n">ReadReg1</span><span class="p">]</span><span class="o">:</span><span class="mi">0</span><span class="p">;</span>
	<span class="k">assign</span> <span class="n">ReadData2</span><span class="o">=</span>	<span class="n">ReadReg2</span><span class="o">?</span><span class="n">registers</span><span class="p">[</span><span class="n">ReadReg2</span><span class="p">]</span><span class="o">:</span><span class="mi">0</span><span class="p">;</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">negedge</span> <span class="n">CLK</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">WriteReg</span><span class="o">&amp;&amp;</span><span class="n">WE</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">registers</span><span class="p">[</span><span class="n">WriteReg</span><span class="p">]</span><span class="o">=</span>	<span class="n">WriteData</span><span class="p">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="signzeroextendv">SignZeroExtend.v</h4>

<p>Ф╞■Х╬┐Г╝─Е█∙Г └Д╦─Д╦╙Ф╗║Е²≈О╪▄Г■╗Д╨▌Г╚▀Е█ЁФ∙╟Г └Ф┴╘Е╠∙Ц─┌ExtSelД╦╨Ф▌╖Е┬╤Х║╔Д╫█Д©║Е▐╥Ц─┌Е┬╓Ф√╜Е░▌О╪▄Е╟├extendImmediateГ └Е┴█16Д╫█Е┘╗Х║╔1Ф┬√0Е█ЁЕ▐╞Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">SignZeroExtend</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">immediate</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">ExtSel</span><span class="p">,</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">extendImmediate</span>
<span class="p">);</span>
	<span class="k">assign</span> <span class="n">extendImmediate</span><span class="o">=</span>	<span class="o">{</span><span class="n">ExtSel</span><span class="o">&amp;&amp;</span><span class="n">immediate</span><span class="p">[</span><span class="mi">15</span><span class="p">]</span><span class="o">?</span><span class="mh">16'hffff</span><span class="o">:</span><span class="mh">16'h0000</span><span class="p">,</span><span class="n">immediate</span><span class="o">}</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h3 id="Д╩©Г°÷Фё─И╙▄">Д╩©Г°÷Фё─И╙▄</h3>

<p>Е╟├Ф▄┤Д╩╓Х╫╛Ф█╒Ф┬░Д╨▄Х©⌡Е┬╤Д╩ёГ═│О╪▄Е╕┌Д╦▀Х║╗О╪ </p>

<table>
  <thead>
    <tr>
      <th>Е°╟Е²─</th>
      <th>Ф╠┤Г╪√Г╗▀Е╨▐</th>
      <th>opО╪┬6О╪┴</th>
      <th>rs(5)</th>
      <th>rt(5)</th>
      <th>rd(5)/immediate(16)</th>
      <th>16Х©⌡Е┬╤Ф∙╟Д╩ёГ═│</th>
    </tr>
  </thead>
  <tbody>
    <tr>
      <td>0x00000000</td>
      <td><code class="highlighter-rouge">addiu $1,$0,8</code></td>
      <td>000010</td>
      <td>00000</td>
      <td>00001</td>
      <td>00000000 00001000</td>
      <td>08010008</td>
    </tr>
    <tr>
      <td>0x00000004</td>
      <td><code class="highlighter-rouge">ori $2,$0,2</code></td>
      <td>010010</td>
      <td>00000</td>
      <td>00010</td>
      <td>00000000 00000010</td>
      <td>48020002</td>
    </tr>
    <tr>
      <td>0x00000008</td>
      <td><code class="highlighter-rouge">add $3,$2,$1</code></td>
      <td>000000</td>
      <td>00010</td>
      <td>00001</td>
      <td>00011000 00000000</td>
      <td>00411800</td>
    </tr>
    <tr>
      <td>0x0000000C</td>
      <td><code class="highlighter-rouge">sub $5,$3,$2</code></td>
      <td>000001</td>
      <td>00011</td>
      <td>00010</td>
      <td>00101000 00000000</td>
      <td>04622800</td>
    </tr>
    <tr>
      <td>0x00000010</td>
      <td><code class="highlighter-rouge">and $4,$5,$2</code></td>
      <td>010001</td>
      <td>00101</td>
      <td>00010</td>
      <td>00100000 00000000</td>
      <td>44a22000</td>
    </tr>
    <tr>
      <td>0x00000014</td>
      <td><code class="highlighter-rouge">or $8,$4,$2</code></td>
      <td>010011</td>
      <td>00100</td>
      <td>00010</td>
      <td>01000000 00000000</td>
      <td>4c824000</td>
    </tr>
    <tr>
      <td>0x00000018</td>
      <td><code class="highlighter-rouge">sll $8,$8,1</code></td>
      <td>011000</td>
      <td>00000</td>
      <td>01000</td>
      <td>01000000 01000000</td>
      <td>60084040</td>
    </tr>
    <tr>
      <td>0x0000001C</td>
      <td><code class="highlighter-rouge">bne $8,$1,-2</code></td>
      <td>110001</td>
      <td>01000</td>
      <td>00001</td>
      <td>11111111 11111110</td>
      <td>c501fffe</td>
    </tr>
    <tr>
      <td>0x00000020</td>
      <td><code class="highlighter-rouge">slti $6,$2,4</code></td>
      <td>011100</td>
      <td>00010</td>
      <td>00110</td>
      <td>00000000 00000100</td>
      <td>70460004</td>
    </tr>
    <tr>
      <td>0x00000024</td>
      <td><code class="highlighter-rouge">slti $7,$6,0</code></td>
      <td>011100</td>
      <td>00110</td>
      <td>00111</td>
      <td>00000000 00000000</td>
      <td>70c70000</td>
    </tr>
    <tr>
      <td>0x00000028</td>
      <td><code class="highlighter-rouge">addiu $7,$7,8</code></td>
      <td>000010</td>
      <td>00111</td>
      <td>00111</td>
      <td>00000000 00001000</td>
      <td>08e70008</td>
    </tr>
    <tr>
      <td>0x0000002C</td>
      <td><code class="highlighter-rouge">beq $7,$1,-2</code></td>
      <td>110000</td>
      <td>00111</td>
      <td>00001</td>
      <td>11111111 11111110</td>
      <td>c0e1fffe</td>
    </tr>
    <tr>
      <td>0x00000030</td>
      <td><code class="highlighter-rouge">sw $2,4($1)</code></td>
      <td>100110</td>
      <td>00001</td>
      <td>00010</td>
      <td>00000000 00000100</td>
      <td>98220004</td>
    </tr>
    <tr>
      <td>0x00000034</td>
      <td><code class="highlighter-rouge">lw $9,4($1)</code></td>
      <td>100111</td>
      <td>00001</td>
      <td>01001</td>
      <td>00000000 00000100</td>
      <td>9c290004</td>
    </tr>
    <tr>
      <td>0x00000038</td>
      <td><code class="highlighter-rouge">addiu $10,$0,-2</code></td>
      <td>000010</td>
      <td>00000</td>
      <td>01010</td>
      <td>11111111 11111110</td>
      <td>080afffe</td>
    </tr>
    <tr>
      <td>0x0000003C</td>
      <td><code class="highlighter-rouge">addiu $10,$10,1</code></td>
      <td>000010</td>
      <td>01010</td>
      <td>01010</td>
      <td>00000000 00000001</td>
      <td>094a0001</td>
    </tr>
    <tr>
      <td>0x00000040</td>
      <td><code class="highlighter-rouge">bltz $10,-2</code></td>
      <td>110010</td>
      <td>01010</td>
      <td>00000</td>
      <td>11111111 11111110</td>
      <td>c940fffe</td>
    </tr>
    <tr>
      <td>0x00000044</td>
      <td><code class="highlighter-rouge">andi $11,$2,2</code></td>
      <td>010000</td>
      <td>00010</td>
      <td>01011</td>
      <td>00000000 00000010</td>
      <td>404b0002</td>
    </tr>
    <tr>
      <td>0x00000048</td>
      <td><code class="highlighter-rouge">j 0x00000050</code></td>
      <td>111000</td>
      <td>00000</td>
      <td>00000</td>
      <td>00000000 00010100</td>
      <td>e0000014</td>
    </tr>
    <tr>
      <td>0x0000004C</td>
      <td><code class="highlighter-rouge">or $8,$4,$2</code></td>
      <td>010011</td>
      <td>00100</td>
      <td>00010</td>
      <td>01000000 00000000</td>
      <td>4c824000</td>
    </tr>
    <tr>
      <td>0x00000050</td>
      <td><code class="highlighter-rouge">halt</code></td>
      <td>111111</td>
      <td>00000</td>
      <td>00000</td>
      <td>00000000 00000000</td>
      <td>fc000000</td>
    </tr>
  </tbody>
</table>

<h4 id="inputtxt">input.txt</h4>

<div class="language-bash highlighter-rouge"><div class="highlight"><pre class="highlight"><code>00001000 00000001 00000000 00001000
01001000 00000010 00000000 00000010
00000000 01000001 00011000 00000000
00000100 01100010 00101000 00000000
01000100 10100010 00100000 00000000
01001100 10000010 01000000 00000000
01100000 00001000 01000000 01000000
11000101 00000001 11111111 11111110
01110000 01000110 00000000 00000100
01110000 11000111 00000000 00000000
00001000 11100111 00000000 00001000
11000000 11100001 11111111 11111110
10011000 00100010 00000000 00000100
10011100 00101001 00000000 00000100
00001000 00001010 11111111 11111110
00001001 01001010 00000000 00000001
11001001 01000000 11111111 11111110
01000000 01001011 00000000 00000010
11100000 00000000 00000000 00010100
01001100 10000010 01000000 00000000
11111100 00000000 00000000 00000000
</code></pre></div></div>

<h4 id="simv">Sim.v</h4>

<p>Д╩©Г°÷Ф╗║Е²≈Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Sim</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">CLK</span><span class="p">;</span>	<span class="c1">//Ф≈╤И▓÷Д©║Е▐╥</span>
	<span class="kt">reg</span> <span class="n">Reset</span><span class="p">;</span>	<span class="c1">//Г╫╝И⌡╤Д©║Е▐╥</span>
	<span class="n">SingleCPU</span> <span class="n">scpu</span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="n">Reset</span><span class="p">);</span>
	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">CLK</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>
		<span class="n">Reset</span><span class="o">=</span>	<span class="mi">0</span><span class="p">;</span>	<span class="c1">//Е┬ Е╪─Е╖▀Х╝╬Г╫╝pcД╦╨0</span>

		<span class="p">#</span><span class="mi">50</span><span class="p">;</span>	<span class="c1">//Г╜┴Е╬┘ResetЕ╝▄Ф┬░</span>
		<span class="n">CLK</span><span class="o">=</span>	<span class="o">!</span><span class="n">CLK</span><span class="p">;</span>	<span class="c1">//Д╦▀И≥█Ф╡©О╪▄Д╫©PCЕ┘┬Ф╦┘И⌡╤</span>
		<span class="p">#</span><span class="mi">50</span><span class="p">;</span>
		<span class="n">Reset</span><span class="o">=</span>	<span class="mi">1</span><span class="p">;</span>	<span class="c1">//Ф╦┘И≥╓Д©²Ф▄│Д©║Е▐╥</span>
	  	<span class="k">forever</span> <span class="p">#</span><span class="mi">50</span> <span class="k">begin</span>	<span class="c1">//Д╨╖Г■÷Ф≈╤И▓÷Д©║Е▐╥О╪▄Е▒╗Ф°÷Д╦╨50s</span>
			<span class="n">CLK</span><span class="o">=</span>	<span class="o">!</span><span class="n">CLK</span><span class="p">;</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="Д╩©Г°÷ФЁ╒Е╫╒">Д╩©Г°÷ФЁ╒Е╫╒</h4>

<p>ФЁ╒Е╫╒Ф╞■Х╬┐И∙©О╪▄Е┬├Ф┬░Д╦┴И┐╗Е┬├И─░Д╦─Е┬├Ф·░Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181122230102720.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p><img src="https://img-blog.csdnimg.cn/20181122230121763.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е┴█100psД╦╨Е┬²Е╖▀Е▄√О╪▄Е░└Е╞└Е╜≤Е≥╗Г └Е─╪Х╒╚Е┬²Е╖▀Е▄√Д╦╨0Ц─┌</p>

<p>Г╛╛800psФ≈╤Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">bne $8,$1,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$8</code>Г └Е─╪Ф≤╞4О╪▄Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$1</code>Г └Е─╪Ф≤╞8О╪▄Д╦╓Х─┘Д╦█Г╜┴О╪▄Е▐▒Г■÷Д╨├Д╦─Ф╜╔Х╥ЁХ╫╛О╪▄Д╨▌Ф≤╞Г╛╛900psГ └Е°╟Е²─Х╥ЁХ╫╛Е┬╟<code class="highlighter-rouge">00000018</code>Ц─┌</p>

<p>Е°╗Г╛╛900psЕ┴█Е╞└Е╜≤Е≥╗1~11Г └Е─╪Д╬²Ф╛║Д╦╨О╪┬16Х©⌡Е┬╤О╪┴<code class="highlighter-rouge">8,2,a,0,8,0,0,4,0,0,0</code>Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181122230759725.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p><img src="https://img-blog.csdnimg.cn/20181122230817389.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Г╛╛1000psФ≈╤Е├█Ф╛║Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">bne $8,$1,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$8</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">8</code>О╪▄Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$1</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">8</code>О╪▄Д╦╓Х─┘
Г⌡╦Г╜┴О╪▄pc+4Ф┴╖Х║▄Д╦▀Д╦─Ф²║Ф▄┤Д╩╓Ц─┌</p>

<p>Г╛╛1400psФ≈╤Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">beq $7,$1,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$7</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">8</code>О╪▄Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$1</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">8</code>О╪▄Д╦╓Х─┘Г⌡╦Г╜┴О╪▄Е▐▒Г■÷Д╨├Д╦─Ф╜╔Х╥ЁХ╫╛О╪▄Д╨▌Ф≤╞Г╛╛1500psГ └Е°╟Е²─Х╥ЁХ╫╛Е┬╟<code class="highlighter-rouge">00000028</code>Ц─┌</p>

<p>Г╛╛1600psФ≈╤Е├█Ф╛║Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">beq $7,$1,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$7</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">10</code>О╪▄Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$1</code>Г └Е─╪Ф≤╞8О╪▄Д╦╓Х─┘Д╦█Г╜┴О╪▄pc+4Ф┴╖Х║▄Д╦▀Д╦─Ф²║Ф▄┤Д╩╓Ц─┌</p>

<p>Е°╗Г╛╛1800psЕ┴█Е╞└Е╜≤Е≥╗1~11Г └Е─╪Д╬²Ф╛║Д╦╨О╪┬16Х©⌡Е┬╤О╪┴<code class="highlighter-rouge">8,2,a,0,8,1,10,8,0,0,0</code>Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123003947684.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p><img src="https://img-blog.csdnimg.cn/20181123004000191.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Г╛╛2100psФ≈╤Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">bltz $10,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$10</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">ffffffff</code>О╪▄Е╟▐Д╨▌<code class="highlighter-rouge">0</code>О╪▄Е▐▒Г■÷Д╨├Д╦─Ф╜╔Х╥ЁХ╫╛О╪▄Д╨▌Ф≤╞Г╛╛2200psГ └Е°╟Е²─Х╥ЁХ╫╛Е┬╟<code class="highlighter-rouge">0000003c</code>Ц─┌</p>

<p>Г╛╛2300psФ≈╤Е├█Ф╛║Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">bltz $10,-2</code>О╪▄Ф╜╓Ф≈╤Е╞└Е╜≤Е≥╗<code class="highlighter-rouge">$10</code>Г └Е─╪Ф≤╞<code class="highlighter-rouge">0</code>О╪▄Д╦█Е╟▐Д╨▌<code class="highlighter-rouge">0</code>О╪▄pc+4Ф┴╖Х║▄Д╦▀Д╦─Ф²║Ф▄┤Д╩╓Ц─┌</p>

<p>Г╛╛2500psФ≈╤Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">j 0x00000050</code>О╪▄Д╨▌Ф≤╞Г╛╛2600psГ └Е°╟Е²─Х╥ЁХ╫╛Е┬╟<code class="highlighter-rouge">00000050</code>Ц─┌</p>

<p>Г╛╛2600psФ≈╤Ф┴╖Х║▄Д╨├<code class="highlighter-rouge">halt</code>О╪▄Г╗▀Е╨▐Г╩┬Ф╜╒О╪▄pcД╦█Е├█Х╥ЁХ╫╛Ц─┌</p>

<p>Е°╗Г╛╛2700psЕ┴█Е╞└Е╜≤Е≥╗1~11Г └Е─╪Д╬²Ф╛║Д╦╨О╪┬16Х©⌡Е┬╤О╪┴<code class="highlighter-rouge">8,2,a,0,8,1,10,8,2,0,2</code>Ц─┌</p>

<h3 id="Г┐╖Е├≥Е┬╟basys3Е╝·И╙▄Ф²©">Г┐╖Е├≥Е┬╟Basys3Е╝·И╙▄Ф²©</h3>

<h4 id="basys3v">Basys3.v</h4>

<p>И║╤Е╠┌Ф╗║Е²≈Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Basys3</span><span class="p">(</span>
	<span class="kt">input</span> <span class="n">CLK</span><span class="p">,</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">SW</span><span class="p">,</span>	<span class="c1">//И─┴Ф▀╘Х╬⌠Е┤╨Д©║Е▐╥</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="p">,</span>	<span class="c1">//И┤█Г╫╝Ф▄┴И▓╝</span>
	<span class="kt">input</span> <span class="n">Button</span><span class="p">,</span>	<span class="c1">//Е█∙Х└┴Е├╡</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">AN</span><span class="p">,</span>	<span class="c1">//Ф∙╟Г═│Г╝║Д╫█И─┴Ф▀╘Д©║Е▐╥</span>
	<span class="kt">output</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Out</span>	<span class="c1">//Ф∙╟Г═│Г╝║Х╬⌠Е┘╔Д©║Е▐╥</span>
<span class="p">);</span>
	<span class="k">parameter</span> <span class="n">T1MS</span><span class="o">=</span>	<span class="mi">100000</span><span class="p">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">16</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">showCounter</span><span class="p">;</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">ALU_Out</span><span class="p">;</span>	<span class="c1">//ALUГ └resultХ╬⌠Е┤╨Е─╪</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">CurPC</span><span class="p">;</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">WriteData</span><span class="p">;</span>	<span class="c1">//DBФ─╩Г╨©Е─╪</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg1Out</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└rsЕ╞└Е╜≤Е≥╗Г └Е─╪</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Reg2Out</span><span class="p">;</span>	<span class="c1">//Е╞└Е╜≤Е≥╗Г╩└rtЕ╞└Е╜≤Е≥╗Г └Е─╪</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instcode</span><span class="p">;</span>
	<span class="kt">wire</span> <span class="n">myCLK</span><span class="p">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">store</span><span class="p">;</span>	<span class="c1">//Х╝╟Е╫∙Е╫⌠Е┴█Х╕│Ф≤╬Г╓╨Д╫█Г └Е─╪</span>
	<span class="kt">wire</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">newAddress</span><span class="p">;</span>

	<span class="n">SingleCPU</span> <span class="n">scpu</span><span class="p">(</span><span class="n">myCLK</span><span class="p">,</span><span class="n">Reset</span><span class="p">,</span><span class="n">CurPC</span><span class="p">,</span><span class="n">newAddress</span><span class="p">,</span><span class="n">instcode</span><span class="p">,</span><span class="n">Reg1Out</span><span class="p">,</span><span class="n">Reg2Out</span><span class="p">,</span><span class="n">ALU_Out</span><span class="p">,</span><span class="n">WriteData</span><span class="p">);</span>

	<span class="n">Debounce</span> <span class="n">debounce</span><span class="p">(</span><span class="n">CLK</span><span class="p">,</span><span class="n">Button</span><span class="p">,</span><span class="n">myCLK</span><span class="p">);</span>

	<span class="k">initial</span> <span class="k">begin</span>
		<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="p">;</span>
		<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="p">;</span>
	<span class="k">end</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">CLK</span><span class="p">)</span>
		<span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">Reset</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="k">begin</span>
		  <span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="p">;</span>
		  <span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0000</span><span class="p">;</span>
		<span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
			<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="n">showCounter</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span><span class="p">(</span><span class="n">showCounter</span><span class="o">==</span><span class="n">T1MS</span><span class="p">)</span>
				<span class="k">begin</span>
					<span class="n">showCounter</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="p">;</span>
					<span class="k">case</span><span class="p">(</span><span class="n">AN</span><span class="p">)</span>
						<span class="mb">4'b1110</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1101</span><span class="p">;</span>
						<span class="k">end</span>
						<span class="mb">4'b1101</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1011</span><span class="p">;</span>
						<span class="k">end</span>
						<span class="mb">4'b1011</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="p">;</span>
						<span class="k">end</span>
						<span class="mb">4'b0111</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b1110</span><span class="p">;</span>
						<span class="k">end</span>
						<span class="mb">4'b0000</span><span class="o">:</span>	<span class="k">begin</span>
							<span class="n">AN</span><span class="o">&lt;=</span>	<span class="mb">4'b0111</span><span class="p">;</span>
					   <span class="k">end</span>
					<span class="k">endcase</span>
				<span class="k">end</span>
			<span class="k">end</span>
		<span class="k">end</span>
	<span class="n">SegLED</span> <span class="n">led</span><span class="p">(</span><span class="n">store</span><span class="p">,</span><span class="n">Reset</span><span class="p">,</span><span class="n">Out</span><span class="p">);</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">myCLK</span><span class="p">)</span><span class="k">begin</span>
	   <span class="k">case</span><span class="p">(</span><span class="n">AN</span><span class="p">)</span>
			<span class="mb">4'b1110</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">newAddress</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg1Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg2Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">WriteData</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b1101</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">newAddress</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg1Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">Reg2Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">WriteData</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b1011</span><span class="o">:</span>	<span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">CurPC</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">instcode</span><span class="p">[</span><span class="mi">24</span><span class="o">:</span><span class="mi">21</span><span class="p">];</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">instcode</span><span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">16</span><span class="p">];</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">ALU_Out</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
			<span class="mb">4'b0111</span> <span class="o">:</span> <span class="k">begin</span>
				<span class="k">case</span><span class="p">(</span><span class="n">SW</span><span class="p">)</span>
					<span class="mb">2'b00</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">CurPC</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
					<span class="mb">2'b01</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="o">{</span><span class="mb">3'b000</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">25</span><span class="p">]</span><span class="o">}</span><span class="p">;</span>
					<span class="mb">2'b10</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="o">{</span><span class="mb">3'b000</span><span class="p">,</span><span class="n">instcode</span><span class="p">[</span><span class="mi">20</span><span class="p">]</span><span class="o">}</span><span class="p">;</span>
					<span class="mb">2'b11</span><span class="o">:</span>	<span class="n">store</span><span class="o">&lt;=</span>	<span class="n">ALU_Out</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">4</span><span class="p">];</span>
				<span class="k">endcase</span>
			<span class="k">end</span>
		<span class="k">endcase</span>
	<span class="k">end</span>
<span class="k">endmodule</span>

</code></pre></div></div>

<h4 id="debouncev">Debounce.v</h4>

<p>Ф▄┴И■╝Ф╤┬Ф┼√Ф╗║Е²≈Ц─┌Basys3Ф²©И┤┤Г■╗Г └Ф≤╞Ф°╨Ф╒╟Ф▄┴И■╝О╪▄Е°╗Ф▄┴Д╦▀Ф▄┴И■╝Ф≈╤Ф▄┴И■╝Д╪ Е┤╨Г▌╟Д╨╨Г°╪Ф≈═ФЁ∙Х╖┌Ф╣▀Д╫├Ф≤╞ГЁ╩Г╩÷Д╪ Фё─Ф╣▀Е┬╟Г └Ф┼√Е┼╗Е▐≤Е▄√О╪▄Х©≥Е▐╞Х┐╫Д╪ Д╫©Г÷╜Ф≈╤И≈╢Е├┘Г■╣Е╧ЁИ╒▒Г╧│Е▐≤Е▄√О╪▄Е╞╪Х┤╢Г╗▀Е╨▐Ф▌╔Ф■╤Е┬╟Х╝╦Е╓ И■≥Х╞╞Г └Х╖╕Е▐▒Д©║Е▐╥Х─▄Е┤╨Г▌╟Х╝╦Е╓ Д╦█Е▐╞Г÷╔Г └И■≥Х╞╞Ц─┌Ф╤┬Ф┼√Ф⌠█Д╫°Ф≤╞Ф╞▐Е╫⌠Фё─Ф╣▀Е┬╟CLKД╦┼Е█┤Ф╡©Е┬╟Ф²╔Ф≈╤Фё─Ф╣▀Д╦─Ф╛║Е╫⌠Е┴█Г■╣Е╧ЁД©║Е▐╥Е╧╤Х╝╟Е╫∙О╪▄Е░▄Х╝║Ф∙╟Е≥╗Е╪─Е╖▀Х╝║Ф∙╟О╪▄Х▀╔Е°╗Х╝║Ф∙╟Е≥╗Х╬╬Е┬╟5000Д╧▀Е┴█Г■╣Е╧ЁЕ▐▒Г■÷Е▐≤Е▄√О╪▄Е┬≥Е╟├Х╝║Ф∙╟Е≥╗Ф╦┘И⌡╤О╪▄Х▀╔Х╬╬Е┬╟5000О╪▄Е┬≥Е╟├Х╞╔Х╝╟Е╫∙Г■╣Е╧ЁЕ▐√Е▐█Х╬⌠Е┤╨Ц─┌</p>

<p>Е⌡═Д╦╨Г╗▀Е╨▐Е╪─Е╖▀Ф≈╤Е╥╡Г╩▐Х©░Х║▄Г╛╛Д╦─Ф²║Ф▄┤Д╩╓О╪▄Д╦╨И│©Е┘█Х╥ЁХ©┤Г╛╛Д╦─Ф²║Ф▄┤Д╩╓Х╝║Г╝≈Е─╪Г └Е├≥Е┘╔О╪▄Ф┬▒Д╩╛Г └Х╬⌠Е┘╔И°─Х╕│Д╩▌Д╦▀И≥█Ф╡©Е╪─Е╖▀О╪▄Е⌡═Ф╜╓Ф┬▒Д╩╛Г╩≥Ф▄┴И■╝Д©║Е▐╥Е▐√Е▐█Е░▌Е├█Х╬⌠Е┘╔Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">Debounce</span><span class="p">(</span><span class="n">clk</span><span class="p">,</span><span class="n">key_in</span><span class="p">,</span><span class="n">key_out</span><span class="p">);</span>
	<span class="k">parameter</span> <span class="n">SAMPLE_TIME</span><span class="o">=</span>	<span class="mi">5000</span><span class="p">;</span>
	<span class="kt">input</span> <span class="n">clk</span><span class="p">;</span>
	<span class="kt">input</span> <span class="n">key_in</span><span class="p">;</span>
	<span class="kt">output</span> <span class="n">key_out</span><span class="p">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">count_low</span><span class="p">;</span>
	<span class="kt">reg</span><span class="p">[</span><span class="mi">21</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">count_high</span><span class="p">;</span>
	<span class="kt">reg</span> <span class="n">key_out_reg</span><span class="p">;</span>

	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="kt">posedge</span> <span class="n">clk</span><span class="p">)</span><span class="k">begin</span>
		<span class="n">count_low</span><span class="o">&lt;=</span>	<span class="n">key_in</span><span class="o">?</span><span class="mi">0</span><span class="o">:</span><span class="n">count_low</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
		<span class="n">count_high</span><span class="o">&lt;=</span>	<span class="n">key_in</span><span class="o">?</span><span class="mi">0</span><span class="o">:</span><span class="n">count_high</span><span class="o">+</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span><span class="p">(</span><span class="n">count_high</span> <span class="o">==</span> <span class="n">SAMPLE_TIME</span><span class="p">)</span>
			<span class="n">key_out_reg</span><span class="o">&lt;=</span>	<span class="mi">1</span><span class="p">;</span>
		<span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">count_low</span> <span class="o">==</span> <span class="n">SAMPLE_TIME</span><span class="p">)</span>
			<span class="n">key_out_reg</span><span class="o">&lt;=</span>	<span class="mi">0</span><span class="p">;</span>
	<span class="k">end</span>
	<span class="k">assign</span> <span class="n">key_out</span><span class="o">=!</span><span class="n">key_out_reg</span><span class="p">;</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="segledv">SegLED.v</h4>

<p>Ф∙╟Г═│Г╝║Х╞▒Г═│Ф╗║Е²≈Ц─┌Х╞▒Г═│Ф╗║Е²≈Е╟├CPUХ©░Г╝≈Г └Г╩⌠Ф·°Х╫╛Ф█╒Ф┬░7Ф╝╣Ф∙╟Г═│Г╝║Д╦╜Е░└Д╦╙Ф∙╟Г═│Г╝║Ф≤╬Г╓╨Ф┴─И°─Г └И╚≤Д╫▌Г■╣Е╧ЁД©║Е▐╥,Х╞╔Е█∙Е┘┐Г └Х╬⌠Е┘╔Д╦╨4-bitД╫█Е╝╫Г └Д╨▄Х©⌡Е┬╤Ф∙╟Ц─┌Е┘╤Д╦╜О╪▄Д╦┐Ф╝╣Ф∙╟Г═│Г╝║Г └Е┘╚Д╦╙Г■╣Е╧ЁФ▌╖Е┬╤Х╬⌠Е┤╨Д╦╜Ф°─Д╫▌Д╫█Ф≤╞Е╟▐Ф∙╟Г┌╧Г └Ф≤╬Г╓╨Д©║Е▐╥О╪▄Д╫├Е╟▐Ф∙╟Г┌╧Е°╗CPUХ©░Х║▄Ф≈╤Ф╡║Ф°┴Г■╗Е┬╟О╪▄Ф│╟Е╔╫Г■╗Д╨▌Ф═┤Х╝╟ResetГ┼╤Ф─│Ц─┌</p>

<div class="language-verilog highlighter-rouge"><div class="highlight"><pre class="highlight"><code><span class="cp">`timescale</span> <span class="mi">1</span><span class="n">ns</span> <span class="o">/</span> <span class="mi">1</span><span class="n">ps</span>
<span class="k">module</span> <span class="n">SegLED</span><span class="p">(</span>
	<span class="kt">input</span><span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Store</span><span class="p">,</span>
	<span class="kt">input</span> <span class="n">Reset</span><span class="p">,</span>
	<span class="kt">output</span> <span class="kt">reg</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">Out</span>
<span class="p">);</span>
	<span class="k">always</span><span class="o">@</span><span class="p">(</span><span class="n">Store</span> <span class="kt">or</span> <span class="n">Reset</span><span class="p">)</span><span class="k">begin</span>
		<span class="k">if</span><span class="p">(</span><span class="n">Reset</span><span class="o">==</span><span class="mi">0</span><span class="p">)</span><span class="k">begin</span>
			<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b11111110</span><span class="p">;</span>
		<span class="k">end</span>
		<span class="k">else</span> <span class="k">begin</span>
			<span class="k">case</span><span class="p">(</span><span class="n">Store</span><span class="p">)</span>
				<span class="mb">4'b0000</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000011</span><span class="p">;</span>	<span class="c1">//0</span>
				<span class="mb">4'b0001</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10011111</span><span class="p">;</span>	<span class="c1">//1</span>
				<span class="mb">4'b0010</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00100101</span><span class="p">;</span>	<span class="c1">//2</span>
				<span class="mb">4'b0011</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00001101</span><span class="p">;</span>	<span class="c1">//3</span>
				<span class="mb">4'b0100</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10011001</span><span class="p">;</span>	<span class="c1">//4</span>
				<span class="mb">4'b0101</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01001001</span><span class="p">;</span>	<span class="c1">//5</span>
				<span class="mb">4'b0110</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01000001</span><span class="p">;</span>	<span class="c1">//6</span>
				<span class="mb">4'b0111</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00011111</span><span class="p">;</span>	<span class="c1">//7</span>
				<span class="mb">4'b1000</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000001</span><span class="p">;</span>	<span class="c1">//8</span>
				<span class="mb">4'b1001</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00001001</span><span class="p">;</span>	<span class="c1">//9</span>
				<span class="mb">4'b1010</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00010001</span><span class="p">;</span>	<span class="c1">//A</span>
				<span class="mb">4'b1011</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b11000001</span><span class="p">;</span>	<span class="c1">//b</span>
				<span class="mb">4'b1100</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01100011</span><span class="p">;</span>	<span class="c1">//C</span>
				<span class="mb">4'b1101</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b10000101</span><span class="p">;</span>	<span class="c1">//d</span>
				<span class="mb">4'b1110</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01100001</span><span class="p">;</span>	<span class="c1">//E</span>
				<span class="mb">4'b1111</span><span class="o">:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b01110001</span><span class="p">;</span>	<span class="c1">//F</span>
				<span class="nl">default:</span>	<span class="n">Out</span><span class="o">=</span>	<span class="mb">8'b00000000</span><span class="p">;</span>	<span class="c1">//all light</span>
			<span class="k">endcase</span>
		<span class="k">end</span>
	<span class="k">end</span>
<span class="k">endmodule</span>
</code></pre></div></div>

<h4 id="Х©░Х║▄Г╩⌠Ф·°">Х©░Х║▄Г╩⌠Ф·°</h4>

<h5 id="Г╚╞Е▐ёФ≤═Е╟└">Г╚╞Е▐ёФ≤═Е╟└</h5>

<p><img src="https://img-blog.csdnimg.cn/20181221021436787.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<h5 id="Е┬²Е╖▀Е▄√">Е┬²Е╖▀Е▄√</h5>

<p><img src="https://img-blog.csdnimg.cn/20181123000309833.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" />
Ф┴─Ф°┴Е╞└Е╜≤Е≥╗Х╒╚Е┬²Е╖▀Е▄√Д╦╨0Ц─┌</p>

<h5 id="Г╛╛1Ф²║Ф▄┤Д╩╓addiu-108">Г╛╛1Ф²║Ф▄┤Д╩╓<code class="highlighter-rouge">addiu $1,$0,8</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181123011128236.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е╫⌠Е┴█Е°╟Е²─00О╪▄Д╦▀Д╦─Е°╟Е²─04Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123000510362.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>0Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨0Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123000547592.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>1Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨0Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123000603914.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>ALUГ╩⌠Ф·°Д╦╨8Ц─┌</p>

<h5 id="Г╛╛2Ф²║Ф▄┤Д╩╓ori-202">Г╛╛2Ф²║Ф▄┤Д╩╓<code class="highlighter-rouge">ori $2,$0,2</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181123000721103.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е╫⌠Е┴█Е°╟Е²─04О╪▄Д╦▀Д╦─Е°╟Е²─08Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001020869.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>0Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨0Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123000752269.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>2Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨0Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123000810549.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>ALUГ╩⌠Ф·°Д╦╨2Ц─┌</p>

<h5 id="Г╛╛3Ф²║Ф▄┤Д╩╓add-321">Г╛╛3Ф²║Ф▄┤Д╩╓<code class="highlighter-rouge">add $3,$2,$1</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181123001052265.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е╫⌠Е┴█Е°╟Е²─08О╪▄Д╦▀Д╦─Е°╟Е²─0cЦ─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001110157.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>2Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨2Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001133547.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>1Е▐╥Е╞└Е╜≤Е≥╗О╪▄3Е▐╥Е╞└Е╜≤Е≥╗Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001153288.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Х╬⌠Е┤╨Г╩⌠Ф·°Д╦╨0aЦ─┌</p>

<h5 id="Г╛╛4Ф²║Ф▄┤Д╩╓sub-532">Г╛╛4Ф²║Ф▄┤Д╩╓<code class="highlighter-rouge">sub $5,$3,$2</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181123001331443.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е╫⌠Е┴█Е°╟Е²─0cО╪▄Д╦▀Д╦─Е°╟Е²─10Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001354103.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>3Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨0aЦ─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001418748.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>2Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨2Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123001502544.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>ALUГ╩⌠Ф·°Д╦╨8Ц─┌</p>

<h5 id="Г╛╛5Ф²║Ф▄┤Д╩╓and-452">Г╛╛5Ф²║Ф▄┤Д╩╓<code class="highlighter-rouge">and $4,$5,$2</code></h5>

<p><img src="https://img-blog.csdnimg.cn/20181123001916826.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>Е╫⌠Е┴█Е°╟Е²─10О╪▄Д╦▀Д╦─Е°╟Е²─14Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123002013589.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>5Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨3Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123002039156.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>2Е▐╥Е╞└Е╜≤Е≥╗О╪▄Е─╪Д╦╨2Ц─┌</p>

<p><img src="https://img-blog.csdnimg.cn/20181123002103393.png" alt="Е°╗Х©≥И┤▄Ф▐▓Е┘╔Е⌡╬Г┴┤Ф▐▐Х©╟" /></p>

<p>ALUГ╩⌠Ф·°Д╦╨0Ц─┌</p>

<h2 id="Е╝·И╙▄Е©┐Е╬≈">Е╝·И╙▄Е©┐Е╬≈</h2>

<p>Е╞╧Д╨▌Г╛╛Д╦─Ф╛║Д╫©Г■╗verilogХ╞╜Х╗─Г └Ф┬▒Ф²╔Х╞╢О╪▄Х╝╬Х╝║Е█∙Е▒╗Ф°÷CPUФ≤╞Д╦─Д╦╙Д╦█Е╟▐Г └Ф▄▒Ф┬≤Ц─┌Ф─╩Г └Ф²╔Х╞╢О╪▄Д╩▌Е╪─Е╖▀Ф·└Ф─²Е┬╟Г°÷Ф╜ёЕ├≥Ф²©Е╝▄Ф┬░Е╓╖Г╨╕Г■╗Д╨├Д╦┴Ф∙╢Е╓╘Г └Ф≈╤И≈╢О╪▄Ф°÷И≈╢И│┤Е┬╟Д╨├Е╬┬Е╓ Ф°┴Е⌡╟И ╬Г └Е°╟Ф√╧О╪▄Д╧÷Г©╩Д╨├Е╬┬Е╓ Г╫▒Д╦┼Г └Е█ Е╝╒Ц─┌Д╦█Е╬≈Д╦█Х╞╢О╪▄Г╫▒Д╦┼Х┐╫Ф┴╬Е┬╟Г └Е╬┬Е╓ Е█ Е╝╒Г╩≥Е┤╨Г └Д╩ёГ═│И┐╫Ф≤╞Ф°┴Д╨⌡И≈╝И╒≤Г └О╪▄Г║╝Е╝·Е°╗Д╦─Е╝ Г╗▀Е╨╕Д╦┼Х╞╞Е╞╪Д╨├Х┤╙Е╥╠Ц─┌Д╫├Ф≤╞Х©≥Ф═╥Д╦─Д╦╙Ф╞■Х╬┐Е╓█Ф²┌Г └ГЁ╩Г╩÷Е▐┬Г║╝Е╝·Е╬┬И ╬Д╩─Д╧┬И┐╫Д╦█Е▌╩Е▐┌Х─┐Х─▄Г⌡╢Ф▌╔Е├≥Е┤╨Ф²╔Ц─┌</p>

<p>Е⌡═Ф╜╓О╪▄Х©≤Ф≤╞Е╦▄Ф°⌡Х─│Е╦┬Х┐╫Е╓÷Е╓ Е│ Д╦─Д╨⌡Ф°┴Е┘ЁverilogХ╞╜Х╗─Г └Х╝╡Е╜╕Е░╖О╪▄И│┤Е┬╟Г └Е╬┬Е╓ И≈╝И╒≤Е┘╤Е╝·И┐╫Ф≤╞Е┘ЁД╨▌Х╞╜ФЁ∙Ф√╧И²╒Г └О╪▄Е⌡═Д╦╨vivadoЕ╧╤Д╦█Д╪ Е╞╧Х╞╜ФЁ∙И■≥Х╞╞Х©⌡Х║▄Ф▐░Г╓╨О╪┬Ф┬▒Г■╗Г └2017.4Г┴┬Д╪ Е°╗Е▐╞Х┐╫И■≥Х╞╞Г └Е°╟Ф√╧Г■╩Д╦─И│⌠ФЁ╒Ф╣╙Г╨©Д╫├Ф≤╞Е╧╤Д╦█Д╪ Ф▐░Г╓╨И■≥Е°╗Е⌠╙И┤▄О╪┴О╪▄Х─▄Ф┬▒И│┤Е┬╟Г └И≈╝И╒≤Е╬┬Е╓ И┐╫Ф≤╞Х╞╜ФЁ∙Ф√╧И²╒Г └О╪┬Д╬▀Е╕┌О╪▄Е°╗readmembГ └Ф≈╤Е─≥Е°╟Е²─Г └Ф√°Ф²═Е▓▄Ф⌠█Д╫°ГЁ╩Г╩÷Г └Ф≤╞Е▐█Г └О╪▄Х©≥Х┼╠Х╢╧Д╨├Ф┬▒Е╬┬Е╓ Ф≈╤И≈╢Фё─Ф÷╔Ф┴█Е▐▒Г▌╟О╪┴Ц─┌</p>
:ET