#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sun Oct 15 13:04:44 2023
# Process ID: 18952
# Current directory: C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1
# Command line: vivado.exe -log harris_design_cornerHarris_accel_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source harris_design_cornerHarris_accel_0_0.tcl
# Log file: C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/harris_design_cornerHarris_accel_0_0.vds
# Journal file: C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1\vivado.jou
# Running On: Kamal-PC, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 34226 MB
#-----------------------------------------------------------
source harris_design_cornerHarris_accel_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1462.301 ; gain = 161.578
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/workspaceHLS/Harris'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: harris_design_cornerHarris_accel_0_0
Command: synth_design -top harris_design_cornerHarris_accel_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24344
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2315.395 ; gain = 409.648
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'harris_design_cornerHarris_accel_0_0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ip/harris_design_cornerHarris_accel_0_0/synth/harris_design_cornerHarris_accel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_control_s_axi' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_control_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_control_s_axi.v:223]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_control_s_axi' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_control_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_entry_proc19' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_entry_proc19.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_entry_proc19' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_entry_proc19.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_Block_entry1_proc' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_Block_entry1_proc' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_flow_control_loop_pipe_sequential_init' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_flow_control_loop_pipe_sequential_init' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_flow_control_loop_pipe_sequential_init.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_Pipeline_loop_col_zxi2mat.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_regslice_both' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_regslice_both' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_regslice_both__parameterized0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_regslice_both__parameterized0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_regslice_both__parameterized1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_regslice_both__parameterized1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_regslice_both.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_axis2xfMat_24_16_3840_2160_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mul_8ns_15ns_22_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_8ns_15ns_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mul_8ns_15ns_22_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_8ns_15ns_22_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_cornerHarris_3_3_0_0_3840_2160_1_false_2_2_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_cornerHarris_3_3_0_0_3840_2160_1_false_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFCornerHarrisDetector' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFCornerHarrisDetector.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_entry_proc' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_entry_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_entry_proc' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_entry_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFCornerHarrisDetector_Block_entry1_proc' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFCornerHarrisDetector_Block_entry1_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFCornerHarrisDetector_Block_entry1_proc' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFCornerHarrisDetector_Block_entry1_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_Sobel_0_3_0_3_3840_2160_1_false_2_2_2_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_Sobel_0_3_0_3_3840_2160_1_false_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_buf_RAM_S2P_BRAbkb' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_buf_RAM_S2P_BRAbkb.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_buf_RAM_S2P_BRAbkb' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_buf_RAM_S2P_BRAbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSobel3x3_1_1_0_4_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobel3x3_1_1_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFGradientX3x3_0_4_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFGradientX3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFGradientX3x3_0_4_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFGradientX3x3_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFGradientY3x3_0_4_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFGradientY3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFGradientY3x3_0_4_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFGradientY3x3_0_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSobel3x3_1_1_0_4_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobel3x3_1_1_0_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mux_3_2_8_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mux_3_2_8_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_3_2_8_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_Sobel_0_3_0_3_3840_2160_1_false_2_2_2_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_Sobel_0_3_0_3_3840_2160_1_false_2_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xfExtractPixels_1_6_4_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xfExtractPixels_1_6_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xfExtractPixels_1_6_4_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xfExtractPixels_1_6_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mul_16s_16s_22_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_16s_16s_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mul_16s_16s_22_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_16s_16s_22_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMultiply_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMultiply_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mux_3_2_16_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mux_3_2_16_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_3_2_16_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFApplyMask3x3_4_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFApplyMask3x3_4_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:49]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:49]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFApplyMask3x3_4_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFApplyMask3x3_4_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFComputeScore_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFComputeScore_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mul_30s_16ns_46_3_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_30s_16ns_46_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mul_30s_16ns_46_3_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_30s_16ns_46_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mul_14s_14s_28_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_14s_14s_28_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mul_14s_14s_28_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_14s_14s_28_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mul_15s_15s_30_3_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_15s_15s_30_3_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mul_15s_15s_30_3_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mul_15s_15s_30_3_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:49]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:49]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFComputeScore_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFComputeScore_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xfExtractPixels_1_14_6_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xfExtractPixels_1_14_6_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xfExtractPixels_1_14_6_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xfExtractPixels_1_14_6_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFSuppressionRad2_1_6_ap_uint_8_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSuppressionRad2_1_6_ap_uint_8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFFindMaxRad2_ap_int_32_s' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFFindMaxRad2_ap_int_32_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFFindMaxRad2_ap_int_32_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFFindMaxRad2_ap_int_32_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFSuppressionRad2_1_6_ap_uint_8_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSuppressionRad2_1_6_ap_uint_8_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_mux_5_3_32_1_1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_5_3_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_mux_5_3_32_1_1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mux_5_3_32_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d3_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d3_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d3_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d3_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d3_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d3_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d7_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d7_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d7_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d7_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d7_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d7_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d7_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d7_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d6_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d6_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d6_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d6_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d6_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d6_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d6_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d6_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d4_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d4_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d4_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d4_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d4_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d4_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d2_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w16_d2_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w16_d2_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w32_d2_S' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_fifo_w32_d2_S_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w32_d2_S_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w32_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_fifo_w32_d2_S' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_fifo_w32_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0_ShiftReg' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0.v:11]
INFO: [Synth 8-6157] synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0' [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0_ShiftReg' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0.v:116]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_start_for_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_start_for_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'cornerHarris_accel_xFCornerHarrisDetector' (0#1) [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFCornerHarrisDetector.v:9]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_control_s_axi.v:296]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln108_reg_152_reg was removed.  [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop.v:208]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln108_reg_152_reg was removed.  [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop.v:208]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln200_reg_143_reg was removed.  [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_Pipeline_Col_Loop.v:224]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln200_reg_143_pp0_iter1_reg_reg was removed.  [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMultiply_Pipeline_Col_Loop.v:225]
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_rgb2gray_16_0_3840_2160_1_2_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w32_d2_S_x_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w24_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w32_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w32_d5_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_Pipeline_loop_col_mat2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_xfMat2axis_8_0_3840_2160_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFThreshold_8_3840_2160_6_1_2_2_14_2160_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_start_for_xFDuplicate_3_3840_2160_4_1_2_2_2_6_2160_1_U0_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w32_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w16_d3_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w16_d4_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w16_d6_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_fifo_w16_d7_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_buf_RAM_S2P_BRAM_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port out_mat_data_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_height_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_height_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_height_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_height_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width_num_data_valid[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width_num_data_valid[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width_fifo_cap[1] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port img_width_fifo_cap[0] in module cornerHarris_accel_xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_num_data_valid[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_num_data_valid[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_fifo_cap[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_fifo_cap[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_Pipeline_Col_Loop is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_num_data_valid[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_num_data_valid[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_fifo_cap[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port score_data_fifo_cap[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_num_data_valid[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port thresh_data_fifo_cap[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_num_data_valid[3] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_num_data_valid[2] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_num_data_valid[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_num_data_valid[0] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_fifo_cap[3] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_fifo_cap[2] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port threshold_fifo_cap[1] in module cornerHarris_accel_xFThreshold_8_3840_2160_6_1_2_2_14_2160_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2501.926 ; gain = 596.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2519.855 ; gain = 614.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2519.855 ; gain = 614.109
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.570 . Memory (MB): peak = 2519.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ip/harris_design_cornerHarris_accel_0_0/constraints/cornerHarris_accel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ip/harris_design_cornerHarris_accel_0_0/constraints/cornerHarris_accel_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2633.520 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.390 . Memory (MB): peak = 2633.527 ; gain = 0.008
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'cornerHarris_accel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'cornerHarris_accel_control_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln360_reg_146_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFSobelFilter3x3_Pipeline_Clear_Row_Loop.v:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln257_reg_146_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_bufColLoop.v:158]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln521_reg_195_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Clear_Row_Loop.v:180]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_6_reg_162_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_xFMaxSuppressionRad2_Pipeline_Read_Row1_Loop.v:163]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_reg_1557_pp0_iter2_reg_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop.v:962]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_reg_1557_reg' and it is trimmed from '13' to '12' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop.v:952]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'cornerHarris_accel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'cornerHarris_accel_control_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   31 Bit       Adders := 1     
	   2 Input   19 Bit       Adders := 3     
	   2 Input   18 Bit       Adders := 6     
	   2 Input   17 Bit       Adders := 13    
	   2 Input   16 Bit       Adders := 11    
	   2 Input   15 Bit       Adders := 1     
	   2 Input   13 Bit       Adders := 16    
	   2 Input   12 Bit       Adders := 3     
	   5 Input   11 Bit       Adders := 2     
	   4 Input   11 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 14    
	   2 Input    3 Bit       Adders := 28    
	   2 Input    2 Bit       Adders := 70    
+---XORs : 
	   2 Input      1 Bit         XORs := 31    
+---Registers : 
	               46 Bit    Registers := 1     
	               32 Bit    Registers := 145   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 3     
	               24 Bit    Registers := 5     
	               22 Bit    Registers := 2     
	               19 Bit    Registers := 3     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 217   
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               13 Bit    Registers := 25    
	               12 Bit    Registers := 15    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 49    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 39    
	                2 Bit    Registers := 76    
	                1 Bit    Registers := 578   
+---Multipliers : 
	              17x30  Multipliers := 1     
+---RAMs : 
	              67K Bit	(2160 X 32 bit)          RAMs := 5     
	              33K Bit	(2160 X 16 bit)          RAMs := 9     
	              16K Bit	(2160 X 8 bit)          RAMs := 3     
+---Muxes : 
	   9 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 203   
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   17 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 118   
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 1     
	   4 Input   13 Bit        Muxes := 5     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 20    
	  13 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 3     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 86    
	   2 Input    7 Bit        Muxes := 5     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 16    
	   3 Input    3 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 45    
	   6 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 118   
	   4 Input    2 Bit        Muxes := 20    
	   3 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 542   
	   3 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '23' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '23' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg' and it is trimmed from '44' to '22' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg' and it is trimmed from '43' to '22' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/a_reg_reg' and it is trimmed from '25' to '23' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/a_reg_reg' and it is trimmed from '25' to '22' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1.v:33]
DSP Report: Generating DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg, operation Mode is: (A2*(B:0xe98)')'.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: operator grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/m_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (PCIN+((A:0x2646)*B2)')'.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mul_ln886_reg_207_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mul_8ns_15ns_22_1_1_U35/tmp_product is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_12ns_22ns_22_4_1_U36/cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0_U/p_reg_reg.
DSP Report: Generating DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*(B:0x4b23)')')'.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/b_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/m is absorbed into DSP grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/mac_muladd_8ns_15ns_22ns_23_4_1_U37/cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/val_2_reg_156_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/val_2_reg_156_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg.
DSP Report: operator grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/mul_16s_16s_22_1_1_U141/tmp_product is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2_Pipeline_Col_Loop_fu_86/tmp_dst_reg_161_reg.
DSP Report: Generating DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/val_1_reg_156_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/val_1_reg_156_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg.
DSP Report: register grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg.
DSP Report: operator grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/mul_16s_16s_22_1_1_U152/tmp_product is absorbed into DSP grp_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_Pipeline_Col_Loop_fu_64/tmp_dst_reg_161_reg.
DSP Report: Generating DSP grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_src1_reg_147_reg is absorbed into DSP grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg.
DSP Report: register grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_src2_reg_152_reg is absorbed into DSP grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg.
DSP Report: register grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg is absorbed into DSP grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg.
DSP Report: operator grp_xFMultiply_Pipeline_Col_Loop_fu_66/mul_16s_16s_22_1_1_U160/tmp_product is absorbed into DSP grp_xFMultiply_Pipeline_Col_Loop_fu_66/tmp_dst_reg_157_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:38]
DSP Report: Generating DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xe39)')'.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_int_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_read_reg_204_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/add_ln73_reg_209_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:38]
DSP Report: Generating DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xe39)')'.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_int_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_read_reg_204_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/add_ln73_reg_209_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg' and it is trimmed from '43' to '31' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0.v:38]
DSP Report: Generating DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg, operation Mode is: ((D'+A'')*(B:0xe39)')'.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_int_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/p_i11_val_read_reg_204_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/b_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/add_ln73_reg_209_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: register grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad_reg_reg is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/m is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
DSP Report: operator grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/ad is absorbed into DSP grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFApplyMask3x3_4_s_fu_173/am_addmul_19s_16s_12ns_31_4_0_U174/cornerHarris_accel_am_addmul_19s_16s_12ns_31_4_0_DSP48_2_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg' and it is trimmed from '44' to '28' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:41]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/m_reg_reg' and it is trimmed from '43' to '28' bits. [c:/Xilinx/workspace/harris_project/harris_project.gen/sources_1/bd/harris_design/ipshared/cccd/hdl/verilog/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1.v:34]
DSP Report: Generating DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg, operation Mode is: ((D'+A2)*B2)'.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/val1_1_reg_269_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_15s_15s_30_3_1_U225/din1_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/val2_1_reg_275_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_15s_15s_30_3_1_U225/buff0_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_15s_15s_30_3_1_U225/din1_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_15s_15s_30_3_1_U225/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/add_ln416_fu_198_p2 is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/din0_reg_reg.
DSP Report: Generating DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product, operation Mode is: A*B''.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product.
DSP Report: Generating DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg, operation Mode is: (PCIN>>17)+A''*B.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg.
DSP Report: Generating DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg, operation Mode is: (A2*B2)'.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/val1_1_reg_269_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/val2_1_reg_275_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_14s_14s_28_1_1_U224/tmp_product is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/tmp_res_reg_287_reg.
DSP Report: Generating DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg, operation Mode is: (PCIN-(A2*B2)')'.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/b_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: register grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/m_reg_reg is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
DSP Report: operator grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/m is absorbed into DSP grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mac_mulsub_14s_14s_28s_28_4_1_U226/cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3_U/p_reg_reg.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module cornerHarris_accel.
WARNING: [Synth 8-3332] Sequential element (control_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module cornerHarris_accel.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[47]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[46]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[45]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[44]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[43]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[42]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[41]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[40]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[39]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[38]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[37]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[36]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[35]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[34]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[33]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[32]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[31]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[30]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[29]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[28]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[27]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[26]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[25]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[24]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[23]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[22]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[21]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[20]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[19]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[18]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[17]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[15]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[14]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[13]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[12]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[11]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[10]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[9]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[8]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[7]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[6]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[5]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[4]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[3]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[2]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[1]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
WARNING: [Synth 8-3332] Sequential element (grp_xFComputeScore_Pipeline_Col_Loop_fu_98/mul_30s_16ns_46_3_1_U223/buff0_reg[0]) is unused and will be removed from module cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:23 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                 | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_U/ram_reg   | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_1_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_2_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_U/ram_reg                                                                           | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_1_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_2_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_3_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_4_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0                | (A2*(B:0xe98)')'         | 22     | 18     | -      | -      | 40     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s                        | (PCIN+((A:0x2646)*B2)')' | 15     | 9      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1                | (C+(A''*(B:0x4b23)')')'  | 23     | 18     | 23     | -      | 23     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
|cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2        | (A2*B2)'                 | 16     | 16     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s        | (A2*B2)'                 | 16     | 16     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s    | (A2*B2)'                 | 16     | 16     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3                | ((D'+A'')*(B:0xe39)')'   | 16     | 18     | -      | 19     | 39     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4                | ((D'+A'')*(B:0xe39)')'   | 16     | 18     | -      | 19     | 39     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s                | ((D'+A'')*(B:0xe39)')'   | 16     | 18     | -      | 19     | 39     | 2    | 1    | -    | 1    | 1     | 1    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | ((D'+A2)*B2)'            | 14     | 15     | -      | 14     | 30     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | A*B''                    | 18     | 17     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | (PCIN>>17)+A''*B         | 17     | 13     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | (A2*B2)'                 | 14     | 14     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 0    | 
|cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3                  | (PCIN-(A2*B2)')'         | 15     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:35 ; elapsed = 00:01:38 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 2633.527 ; gain = 727.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                 | RTL Object                                                                              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_U/ram_reg   | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_1_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0                                                                              | grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_2_U/ram_reg | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0                                                                            | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg             | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /boxFilter_0_3_3_3840_2160_1_false_2_2_U0                                                                              | grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg           | 2 K x 16(READ_FIRST)   | W |   | 2 K x 16(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_U/ram_reg                                                                           | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_1_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_2_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_3_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|inst/\cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62 /\xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44  | buf_4_U/ram_reg                                                                         | 2 K x 32(READ_FIRST)   | W |   | 2 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_1_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/buf_2_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_1_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_1_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_1_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_1_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_2_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_2_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_2_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_2_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_3_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_3_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_3_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_3_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_4_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_4_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_4_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/buf_4_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:50 ; elapsed = 00:01:54 . Memory (MB): peak = 2667.789 ; gain = 762.043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 2679.520 ; gain = 773.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:00 ; elapsed = 00:02:04 . Memory (MB): peak = 2679.520 ; gain = 773.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:03 ; elapsed = 00:02:07 . Memory (MB): peak = 2679.520 ; gain = 773.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:07 . Memory (MB): peak = 2679.520 ; gain = 773.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2679.535 ; gain = 773.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2679.535 ; gain = 773.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                                                                                                                                                                                                                                                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cornerHarris_accel | rgb2gray_16_0_3840_2160_1_2_2_U0/grp_rgb2gray_16_0_3840_2160_1_2_2_Pipeline_columnloop_fu_64/ap_loop_exit_ready_pp0_iter4_reg_reg                                                                                                                                                                                                                                                 | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/icmp_ln250_reg_615_pp0_iter5_reg_reg[0]                                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/Sobel_0_3_0_3_3840_2160_1_false_2_2_2_U0/grp_xFSobelFilter3x3_0_3_3840_2160_1_0_4_1_2_2_2_1_6_2160_false_s_fu_36/grp_xFSobelFilter3x3_Pipeline_Col_Loop_fu_157/ap_loop_exit_ready_pp0_iter5_reg_reg                                                                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/icmp_ln170_reg_607_pp0_iter8_reg_reg[0]                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf0_1_load_reg_611_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf2_1_load_reg_625_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_3_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf1_2_load_reg_618_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/icmp_ln170_reg_607_pp0_iter8_reg_reg[0]                                                                    | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                       | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf0_1_load_reg_611_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf2_1_load_reg_625_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_4_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf1_2_load_reg_618_pp0_iter7_reg_reg[15]                                                                  | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/icmp_ln170_reg_607_pp0_iter8_reg_reg[0]                                                                      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/ap_loop_exit_ready_pp0_iter8_reg_reg                                                                         | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf0_1_load_reg_611_pp0_iter7_reg_reg[15]                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf2_1_load_reg_625_pp0_iter7_reg_reg[15]                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/boxFilter_0_3_3_3840_2160_1_false_2_2_U0/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_s_fu_34/grp_xFBoxFilter3x3_3_3840_2160_4_1_2_2_6_6_2160_false_Pipeline_colLoop1_fu_150/buf1_2_load_reg_618_pp0_iter7_reg_reg[15]                                                                    | 4      | 16    | NO           | NO                 | YES               | 16     | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_U0/grp_xFComputeScore_Pipeline_Col_Loop_fu_98/ap_loop_exit_ready_pp0_iter6_reg_reg                                                                                                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579/icmp_ln450_reg_1571_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579/icmp_ln437_reg_1567_pp0_iter5_reg_reg[0] | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cornerHarris_accel | cornerHarris_3_3_0_0_3840_2160_1_false_2_2_U0/grp_xFCornerHarrisDetector_fu_62/xFMaxSuppression_8_0_3840_2160_6_0_1_2_2_14_1_U0/grp_xFMaxSuppressionRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_44/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_s_fu_371/grp_ProcessRad2_8_0_3840_2160_6_0_1_2_2_14_1_2160_Pipeline_Col_Loop_fu_579/ap_loop_exit_ready_pp0_iter5_reg_reg     | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[2] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[6] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[5] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__3     | SRL_SIG_reg[3] | 16     | 16         | 16     | 0       | 0      | 0      | 0      | 
|dsrl__4     | SRL_SIG_reg[4] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__5     | SRL_SIG_reg[5] | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | SRL_SIG_reg[4] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__7     | SRL_SIG_reg[3] | 32     | 32         | 32     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                               | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_3                | (((D'+A'')'*B)')'  | 30     | 12     | -      | 25     | 31     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_4                | (((D'+A'')'*B)')'  | 30     | 12     | -      | 25     | 31     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|cornerHarris_accel_boxFilter_0_3_3_3840_2160_1_false_2_2_s                | (((D'+A'')'*B)')'  | 30     | 12     | -      | 25     | 31     | 2    | 0    | -    | 0    | 1     | 1    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | (A'*B')'           | 30     | 18     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 1    | 
|cornerHarris_accel_mac_mulsub_14s_14s_28s_28_4_1_DSP48_3                  | (PCIN-((A'*B')'))' | 30     | 18     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | (((D'+A')'*B')')'  | 30     | 18     | -      | 25     | 30     | 1    | 1    | -    | 1    | 1     | 1    | 1    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | A*B''              | 17     | 16     | -      | -      | 48     | 0    | 2    | -    | -    | -     | 0    | 0    | 
|cornerHarris_accel_xFComputeScore_3_8_3840_2160_4_6_1_2_2_2_2_6_14_2160_s | (PCIN>>17+A''*B)'  | 16     | 18     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 1    | 
|cornerHarris_accel_xFMultiply_3_3_3840_2160_4_4_1_2_2_2_6_6_2160_int_s    | ((A'*B')')'        | 30     | 18     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_2        | ((A'*B')')'        | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_xFSquare_3_3_3840_2160_4_4_1_2_2_6_6_2160_int_s        | ((A'*B')')'        | 11     | 11     | -      | -      | 22     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_mac_muladd_8ns_12ns_22ns_22_4_1_DSP48_0                | (A'*B)'            | 8      | 12     | -      | -      | 0      | 1    | 0    | -    | -    | -     | 0    | 1    | 
|cornerHarris_accel_rgb2gray_16_0_3840_2160_1_2_2_s                        | (PCIN+(A*B')')'    | 14     | 8      | -      | -      | 22     | 0    | 1    | -    | -    | -     | 1    | 1    | 
|cornerHarris_accel_mac_muladd_8ns_15ns_22ns_23_4_1_DSP48_1                | (C+(A''*B)')'      | 8      | 15     | 22     | -      | 23     | 2    | 0    | 0    | -    | -     | 1    | 1    | 
+--------------------------------------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |   559|
|2     |DSP48E1  |    14|
|11    |LUT1     |    88|
|12    |LUT2     |   893|
|13    |LUT3     |  1498|
|14    |LUT4     |  2006|
|15    |LUT5     |  1532|
|16    |LUT6     |  1208|
|17    |MUXF7    |     5|
|18    |RAMB36E1 |    41|
|19    |SRL16E   |   509|
|20    |FDRE     |  7085|
|21    |FDSE     |   231|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 2679.535 ; gain = 773.789
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 514 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:00 . Memory (MB): peak = 2679.535 ; gain = 660.117
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 2679.535 ; gain = 773.789
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.595 . Memory (MB): peak = 2691.586 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 619 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2695.301 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: efd441ef
INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 175 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:18 ; elapsed = 00:02:26 . Memory (MB): peak = 2695.301 ; gain = 1193.930
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/harris_design_cornerHarris_accel_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP harris_design_cornerHarris_accel_0_0, cache-ID = 6c7525c67deba5c3
INFO: [Coretcl 2-1174] Renamed 224 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/workspace/harris_project/harris_project.runs/harris_design_cornerHarris_accel_0_0_synth_1/harris_design_cornerHarris_accel_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file harris_design_cornerHarris_accel_0_0_utilization_synth.rpt -pb harris_design_cornerHarris_accel_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 15 13:07:56 2023...
