Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Sep 14 16:40:43 2022
| Host             : DESKTOP-NOQDMH7 running 64-bit major release  (build 9200)
| Command          : report_power -file LogisimToplevelShell_power_routed.rpt -pb LogisimToplevelShell_power_summary_routed.pb -rpx LogisimToplevelShell_power_routed.rpx
| Design           : LogisimToplevelShell
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.147        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.050        |
| Device Static (W)        | 0.097        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.3         |
| Junction Temperature (C) | 25.7         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.011 |     3380 |       --- |             --- |
|   LUT as Logic           |     0.010 |     1594 |     63400 |            2.51 |
|   CARRY4                 |    <0.001 |       86 |     15850 |            0.54 |
|   F7/F8 Muxes            |    <0.001 |      344 |     63400 |            0.54 |
|   Register               |    <0.001 |     1156 |    126800 |            0.91 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Distributed RAM |    <0.001 |       32 |     19000 |            0.17 |
|   Others                 |     0.000 |       20 |       --- |             --- |
| Signals                  |     0.011 |     2578 |       --- |             --- |
| I/O                      |     0.027 |       22 |       210 |           10.48 |
| Static Power             |     0.097 |          |           |                 |
| Total                    |     0.147 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.038 |       0.023 |      0.015 |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |
| Vcco33    |       3.300 |     0.012 |       0.008 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+------------------+-----------------+
| Clock       | Domain           | Constraint (ns) |
+-------------+------------------+-----------------+
| sys_clk_pin | FPGA_GlobalClock |            10.0 |
+-------------+------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| LogisimToplevelShell     |     0.050 |
|   CPU_0                  |     0.022 |
|     ADDER2C_1            |    <0.001 |
|     ADDER2C_2            |    <0.001 |
|     ADDER2C_3            |    <0.001 |
|     Comparator_1         |    <0.001 |
|     FPGADigit_1          |     0.001 |
|       u_counter          |    <0.001 |
|       u_divider          |    <0.001 |
|     MUX_10               |    <0.001 |
|     MUX_3                |    <0.001 |
|     MUX_4                |    <0.001 |
|     MUX_9                |    <0.001 |
|     RAM_1                |    <0.001 |
|       mem_reg_0_31_0_0   |    <0.001 |
|       mem_reg_0_31_10_10 |    <0.001 |
|       mem_reg_0_31_11_11 |    <0.001 |
|       mem_reg_0_31_12_12 |    <0.001 |
|       mem_reg_0_31_13_13 |    <0.001 |
|       mem_reg_0_31_14_14 |    <0.001 |
|       mem_reg_0_31_15_15 |    <0.001 |
|       mem_reg_0_31_16_16 |    <0.001 |
|       mem_reg_0_31_17_17 |    <0.001 |
|       mem_reg_0_31_18_18 |    <0.001 |
|       mem_reg_0_31_19_19 |    <0.001 |
|       mem_reg_0_31_1_1   |    <0.001 |
|       mem_reg_0_31_20_20 |    <0.001 |
|       mem_reg_0_31_21_21 |    <0.001 |
|       mem_reg_0_31_22_22 |    <0.001 |
|       mem_reg_0_31_23_23 |    <0.001 |
|       mem_reg_0_31_24_24 |    <0.001 |
|       mem_reg_0_31_25_25 |    <0.001 |
|       mem_reg_0_31_26_26 |    <0.001 |
|       mem_reg_0_31_27_27 |    <0.001 |
|       mem_reg_0_31_28_28 |    <0.001 |
|       mem_reg_0_31_29_29 |    <0.001 |
|       mem_reg_0_31_2_2   |    <0.001 |
|       mem_reg_0_31_30_30 |    <0.001 |
|       mem_reg_0_31_31_31 |    <0.001 |
|       mem_reg_0_31_3_3   |    <0.001 |
|       mem_reg_0_31_4_4   |    <0.001 |
|       mem_reg_0_31_5_5   |    <0.001 |
|       mem_reg_0_31_6_6   |    <0.001 |
|       mem_reg_0_31_7_7   |    <0.001 |
|       mem_reg_0_31_8_8   |    <0.001 |
|       mem_reg_0_31_9_9   |    <0.001 |
|     REGISTER_FILE_1      |    <0.001 |
|     REGISTER_FILE_2      |     0.015 |
|     alu_1                |    <0.001 |
|       ADDER2C_1          |    <0.001 |
|       Comparator_1       |    <0.001 |
|       Comparator_2       |    <0.001 |
|       SUBTRACTOR2C_1     |    <0.001 |
|     fenpin1              |    <0.001 |
|     regifile_1           |     0.003 |
|     shu                  |    <0.001 |
+--------------------------+-----------+


