Metadata-Version: 2.4
Name: circuit_synth
Version: 0.6.0
Summary: Pythonic circuit design for production-ready KiCad projects
Author-email: Circuit Synth Contributors <contact@circuitsynth.com>
License-Expression: MIT
Project-URL: Homepage, https://github.com/circuit-synth/circuit-synth
Project-URL: Documentation, https://circuit-synth.readthedocs.io
Project-URL: Repository, https://github.com/circuit-synth/circuit-synth
Project-URL: Issues, https://github.com/circuit-synth/circuit-synth/issues
Keywords: circuit,design,kicad,electronics,pcb,schematic
Classifier: Development Status :: 4 - Beta
Classifier: Intended Audience :: Developers
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3.12
Classifier: Topic :: Software Development :: Libraries :: Python Modules
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Classifier: Operating System :: OS Independent
Requires-Python: >=3.12
Description-Content-Type: text/markdown
License-File: LICENSE
Requires-Dist: numpy>=1.20.0
Requires-Dist: scipy>=1.7.0
Requires-Dist: matplotlib>=3.3.0
Requires-Dist: networkx>=2.6.0
Requires-Dist: pydantic>=2.0.0
Requires-Dist: PyYAML>=5.4.0
Requires-Dist: click>=8.0.0
Requires-Dist: rich>=10.0.0
Requires-Dist: loguru>=0.5.0
Requires-Dist: psutil>=5.9.0
Requires-Dist: cachetools>=5.3.0
Requires-Dist: sexpdata>=0.0.3
Requires-Dist: aiohttp>=3.9.0
Requires-Dist: aiofiles>=23.2.0
Requires-Dist: requests>=2.28.0
Requires-Dist: beautifulsoup4>=4.11.0
Requires-Dist: lxml>=6.0.0
Requires-Dist: pyspice>=1.5
Requires-Dist: twine>=6.1.0
Provides-Extra: dev
Requires-Dist: pytest>=7.0.0; extra == "dev"
Requires-Dist: pytest-cov>=3.0.0; extra == "dev"
Requires-Dist: pytest-mock>=3.14.0; extra == "dev"
Requires-Dist: pytest-env>=1.1.0; extra == "dev"
Requires-Dist: black>=22.0.0; extra == "dev"
Requires-Dist: isort>=5.10.0; extra == "dev"
Requires-Dist: flake8>=4.0.0; extra == "dev"
Requires-Dist: mypy>=0.950; extra == "dev"
Requires-Dist: types-PyYAML>=6.0.0; extra == "dev"
Requires-Dist: pre-commit>=2.17.0; extra == "dev"
Provides-Extra: claude
Requires-Dist: claude-code-sdk>=0.0.17; extra == "claude"
Provides-Extra: test
Requires-Dist: pytest>=7.0.0; extra == "test"
Requires-Dist: pytest-mock>=3.14.0; extra == "test"
Requires-Dist: memory-profiler>=0.60.0; extra == "test"
Requires-Dist: hypothesis>=6.0.0; extra == "test"
Dynamic: license-file

# circuit-synth

**Python-based circuit design with KiCad integration and AI acceleration.**

Generate professional KiCad projects from Python code with hierarchical design, version control, and automated documentation.

## ğŸš€ Getting Started

```bash
# Install circuit-synth
uv tool install circuit-synth

# Create new PCB project
uv run cs-new-pcb "ESP32 Sensor Board"
cd esp32-sensor-board/circuit-synth && uv run circuit-synth/main.py

# Or add to existing KiCad project
uv run cs-init-pcb existing_kicad_project_dir
```

## ğŸ“‹ Project Structure

```
esp32-sensor-board/
â”œâ”€â”€ circuit-synth/main.py       # Python circuit definition
â”œâ”€â”€ kicad/                      # Generated KiCad files
â”œâ”€â”€ memory-bank/                # AI documentation system
â”‚   â”œâ”€â”€ decisions.md            # Design rationale
â”‚   â”œâ”€â”€ fabrication.md          # PCB notes
â”‚   â””â”€â”€ testing.md              # Validation results
â””â”€â”€ .claude/                    # AI assistant config
```

## ğŸ’¡ Example

```python
from circuit_synth import *

@circuit(name="Power_Supply")
def usb_to_3v3():
    """USB-C to 3.3V regulation"""
    
    # Define nets
    vbus_in = Net('VBUS_IN')
    vcc_3v3_out = Net('VCC_3V3_OUT') 
    gnd = Net('GND')
    
    # Components
    regulator = Component(
        symbol="Regulator_Linear:AMS1117-3.3", 
        ref="U",
        footprint="Package_TO_SOT_SMD:SOT-223-3_TabPin2"
    )
    
    cap_in = Component(symbol="Device:C", ref="C", value="10uF")
    cap_out = Component(symbol="Device:C", ref="C", value="22uF")
    
    # Connections
    regulator["VI"] += vbus_in
    regulator["VO"] += vcc_3v3_out
    regulator["GND"] += gnd
    
    cap_in[1] += vbus_in
    cap_in[2] += gnd
    cap_out[1] += vcc_3v3_out
    cap_out[2] += gnd

# Generate KiCad project
circuit = usb_to_3v3()
circuit.generate_kicad_project("power_supply")
```

## ğŸ”§ Features

- **KiCad Integration**: Generate professional .kicad_pro, .kicad_sch, .kicad_pcb files
- **Hierarchical Design**: Modular subcircuits like software modules  
- **Component Intelligence**: JLCPCB integration, symbol/footprint verification
- **AI Acceleration**: Claude Code integration for automated design
- **Version Control**: Git-friendly Python files vs binary KiCad

## ğŸ”§ Advanced Features

### **ğŸ—ï¸ Hierarchical Design**
- **Modular Subcircuits**: Each function in its own file (like software modules)
- **Clear Interfaces**: Explicit net definitions - no hidden dependencies
- **Reusable Circuits**: USB ports, power supplies, debug interfaces work across projects
- **Version Control**: Git-friendly Python files vs binary KiCad files

### **ğŸ¤– AI Acceleration with Built-in Quality Assurance**
**Work with Claude Code to describe circuits and get production-ready, validated results:**

```
ğŸ‘¤ "Design ESP32 IoT sensor with LoRaWAN, solar charging, and environmental sensors"

ğŸ¤– Claude (using circuit-synth):
   âœ… Searches components with JLCPCB availability
   âœ… Generates hierarchical Python circuits
   âœ… Validates syntax, imports, and runtime execution
   âœ… Auto-fixes common issues and provides quality reports
   âœ… Creates complete KiCad project with proper sheets
   âœ… Includes simulation validation and alternatives
```

### **ğŸ” Component Intelligence**
- **Smart Search**: Find components by function, package, availability
- **JLCPCB Integration**: Real-time stock levels and pricing
- **Symbol/Footprint Verification**: No more "symbol not found" errors
- **Manufacturing Ready**: Components verified for automated assembly

### **âœ… Circuit Validation & Quality Assurance**
```python
from circuit_synth.validation import validate_and_improve_circuit, get_circuit_design_context

# Automatic validation and fixing
code, is_valid, status = validate_and_improve_circuit(circuit_code)
print(f"Validation: {status}")  # âœ… Circuit code validated successfully

# Context-aware generation assistance
context = get_circuit_design_context("esp32")  # Power, USB, analog contexts available
```

**Claude Code Integration:**
```bash
# Generate validated circuits directly
/generate-validated-circuit "ESP32 with USB-C power" mcu

# Validate existing code
/validate-existing-circuit
```

### **âš™ï¸ Automated SPICE Simulation**
```python
# One-click simulation setup
circuit = my_circuit()
sim = circuit.simulator()
result = sim.operating_point()
print(f"Output voltage: {result.get_voltage('VOUT'):.3f}V")
```

## ğŸ§  Memory-Bank Documentation System

Automatic engineering documentation that tracks decisions across sessions:

```bash
# AI agent automatically documents design decisions
git commit -m "Add voltage regulator"  # â†’ Updates decisions.md, timeline.md
```

**Files automatically maintained:**
- `decisions.md` - Component choices and rationale
- `fabrication.md` - PCB notes and assembly
- `testing.md` - Validation results
- `timeline.md` - Development progress

## ğŸš€ Commands

```bash
# PCB Projects
cs-new-pcb "My Sensor Board"           # Create new PCB project
cs-init-pcb /path/to/project           # Add to existing KiCad project

# Development
cd circuit-synth && uv run python main.py  # Generate KiCad files
/find-symbol STM32                         # Search symbols (Claude Code)
/jlc-search "voltage regulator"            # Find JLCPCB parts (Claude Code)
```

## ğŸ­ Professional Workflow Benefits

| Traditional EE Workflow | With Circuit-Synth |
|-------------------------|-------------------|
| Manual component placement | `python main.py` â†’ Complete project |
| Hunt through symbol libraries | Verified components with availability |
| Visual net verification | Explicit Python connections |
| Manual syntax/import checking | Automatic validation and fixing |
| Difficult design versioning | Git-friendly Python files |
| Manual SPICE netlist creation | One-line simulation setup |
| Copy-paste circuit blocks | Reusable subcircuit modules |
| Lost design knowledge | Automatic memory-bank documentation |

## ğŸ¤– Organized AI Agent System

Each generated project includes a complete organized AI assistant environment:

### **Agent Categories:**
- **Circuit Design**: circuit-architect, circuit-synth, simulation-expert
- **Development**: circuit_generation_agent, contributor, first_setup_agent  
- **Manufacturing**: component-guru, jlc-parts-finder, stm32-mcu-finder

### **Command Categories:**
- **Circuit Design**: analyze-design, find-footprint, find-symbol, validate-existing-circuit
- **Development**: dev-run-tests, dev-update-and-commit, dev-review-branch
- **Manufacturing**: find-mcu, find_stm32
- **Setup**: setup-kicad-plugins, setup_circuit_synth

### ğŸ§  Critical: AI Agent Memory-Bank Usage

**The AI agent MUST use memory-bank extensively for:**
1. **Planning**: Document requirements and constraints
2. **Implementation**: Record component choices and rationale
3. **Testing**: Track validation results
4. **Context**: Maintain persistent knowledge across sessions

## ğŸ¤ Contributing

```bash
# Setup
git clone https://github.com/circuit-synth/circuit-synth.git
cd circuit-synth && uv sync

# Register AI agents (Claude Code)
uv run register-agents

# Test PCB workflow
cs-new-pcb "Test Board"
cd test-board/circuit-synth && uv run python main.py
```

**Resources:**
- [Contributors/README.md](Contributors/README.md) - Setup guide
- [CLAUDE.md](CLAUDE.md) - Development commands

## ğŸ“– Support

- [Documentation](https://circuit-synth.readthedocs.io)
- [GitHub Issues](https://github.com/circuit-synth/circuit-synth/issues)
