INFO     : --max_threads set to 8 
INFO     : --max_threads set to 8 
           ***** Beginning stage netlist pre-processing ... *****
INFO     : Successfully Read in Verific binary Netlist dump file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.vdb".
INFO     : ***** Beginning VDB Netlist Checker ... *****
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(10): Input/inout port GpioR133i is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(11): Input/inout port CDB0TXDi is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(12): Input/inout port CDB1RXDo is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(13): Input/inout port CDBUS2 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(14): Input/inout port CDBUS3 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(16): Input/inout port DDBUS0 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(18): Input/inout port DDBUS2 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(19): Input/inout port DDBUS3 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(21): Input/inout port SYSCLK1 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(23): Input/inout port Switch1 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(24): Input/inout port Switch2 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(27): Input/inout port PllLocked is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(29): Input/inout port PLL0_CLKOUT1 is unconnected and will be removed. [VDB-8003]
WARNING  : C:\Users\Chris\Documents\TrionT20Prj\T20Module\T20ModuleTopLevel.v(30): Input/inout port PLL0_CLKOUT2 is unconnected and will be removed. [VDB-8003]
INFO     : Found 14 warnings in the post-synthesis netlist.
INFO     : VDB Netlist Checker took 0.0081069 seconds.
INFO     : 	VDB Netlist Checker took 0 seconds (approximately) in total CPU time.
INFO     : VDB Netlist Checker virtual memory usage: begin = 64.944 MB, end = 64.944 MB, delta = 0 MB
INFO     : 	VDB Netlist Checker peak virtual memory usage = 104.144 MB
INFO     : VDB Netlist Checker resident set memory usage: begin = 101.608 MB, end = 101.86 MB, delta = 0.252 MB
INFO     : 	VDB Netlist Checker peak resident set memory usage = 140.408 MB
INFO     : ***** Ending VDB Netlist Checker ... *****
INFO     : Reading core interface constraints file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.interface.csv"
INFO     : Found 0 constant generator nets.
INFO     : Pass 0: Swept away 0 nets with no fanout.
INFO     : logical_block #0(GpioR133i) has no fanout.
INFO     : Removing input.
INFO     : logical_block #1(CDB0TXDi) has no fanout.
INFO     : Removing input.
INFO     : logical_block #2(CDB1RXDo) has no fanout.
INFO     : Removing input.
INFO     : logical_block #3(CDBUS2) has no fanout.
INFO     : Removing input.
INFO     : logical_block #4(CDBUS3) has no fanout.
INFO     : Removing input.
INFO     : logical_block #5(DDBUS0) has no fanout.
INFO     : Removing input.
INFO     : logical_block #7(DDBUS2) has no fanout.
INFO     : Removing input.
INFO     : logical_block #8(DDBUS3) has no fanout.
INFO     : Removing input.
INFO     : logical_block #9(SYSCLK1) has no fanout.
INFO     : Removing input.
INFO     : logical_block #10(Switch1) has no fanout.
INFO     : Removing input.
INFO     : logical_block #11(Switch2) has no fanout.
INFO     : Removing input.
INFO     : logical_block #12(PllLocked) has no fanout.
INFO     : Removing input.
INFO     : logical_block #14(PLL0_CLKOUT1) has no fanout.
INFO     : Removing input.
INFO     : logical_block #15(PLL0_CLKOUT2) has no fanout.
INFO     : Removing input.
INFO     : Pass 0: Swept away 14 blocks with no fanout.
INFO     : Pass 1: Swept away 0 nets with no fanout.
INFO     : Pass 1: Swept away 0 blocks with no fanout.
INFO     : Swept away 0 nets and 14 blocks in total.
INFO     : Removed 0 LUT buffers
INFO     : Sweept away 14 nodes
INFO     : Successfully created VPR logical netlist from Verific binary DataBase file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.vdb".
INFO     : Netlist pre-processing took 0.0257014 seconds.
INFO     : 	Netlist pre-processing took 0.015625 seconds (approximately) in total CPU time.
INFO     : Netlist pre-processing virtual memory usage: begin = 64.944 MB, end = 64.948 MB, delta = 0.004 MB
INFO     : 	Netlist pre-processing peak virtual memory usage = 104.144 MB
INFO     : Netlist pre-processing resident set memory usage: begin = 101.396 MB, end = 102.084 MB, delta = 0.688 MB
INFO     : 	Netlist pre-processing peak resident set memory usage = 140.408 MB
           ***** Ending stage netlist pre-processing *****
           
INFO     : Read proto netlist file C:/Users/Chris/Documents/TrionT20Prj/T20Module/work_pnr\T20Module.net_proto
INFO     : Read proto netlist for file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/work_pnr\T20Module.net_proto" took 0.002 seconds
INFO     : Setup net and block data structure took 0.011 seconds
INFO     : Run checks after load placement.
INFO     : Read ipin pattern from C:/Efinity/2024.1/arch/./ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2024.1/arch/./ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2024.1/arch/.\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 5.54733 seconds.
INFO     : 	BuildGraph process took 5.46875 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 73.836 MB, end = 450.14 MB, delta = 376.304 MB
INFO     : 	BuildGraph process peak virtual memory usage = 454.924 MB
INFO     : BuildGraph process resident set memory usage: begin = 110.808 MB, end = 478.276 MB, delta = 367.468 MB
INFO     : 	BuildGraph process peak resident set memory usage = 482.908 MB
INFO     : check rr_graph process took 0.147536 seconds.
INFO     : 	check rr_graph process took 0.140625 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 488.112 MB, end = 488.112 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 498.484 MB
INFO     : check rr_graph process resident set memory usage: begin = 516.184 MB, end = 516.232 MB, delta = 0.048 MB
INFO     : 	check rr_graph process peak resident set memory usage = 526.576 MB
INFO     : Generated 1175577 RR nodes and 4446419 RR edges
INFO     : This design has 0 global control net(s). See C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow\T20Module.pnr.rpt for details.
INFO     : Reading route file, C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.route
INFO     : Reading core interface constraints file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Users/Chris/Documents/TrionT20Prj/T20Module/outflow/T20Module.interface.csv"
INFO     : No SDC file found.  Using default timing constraint of 1 ns.
INFO     : NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.
INFO     : Creating clock 'PLL0_CLKOUT0' with 1 sources
INFO     : Creating clock 'BaudClk' with 1 sources
INFO     : Creating clock 'OneKHzClk~FF|Q' with 1 sources
INFO     : Creating clock 'TwelveMHzClk~FF|Q' with 1 sources
INFO     : Creating clock 'ledclkout~FF|Q' with 1 sources
