#-----------------------------------------------------------
# Vivado v2018.3_AR73068_op (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Aug 16 19:36:27 2021
# Process ID: 17574
# Current directory: /home/centos/src/project_data/repo/apps/warpv/build
# Command line: vivado -mode batch -source ../out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/package_source_kernel.tcl ../out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/warpv_ex.xpr
# Log file: /home/centos/src/project_data/repo/apps/warpv/build/vivado.log
# Journal file: /home/centos/src/project_data/repo/apps/warpv/build/vivado.jou
#-----------------------------------------------------------
open_project ../out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/warpv_ex.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/centos/src/project_data/aws-fpga/patches/AR73068_Vivado_2018_3_preliminary_rev1/vivado/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.3.op2405991/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1435.492 ; gain = 4.027 ; free physical = 11696 ; free virtual = 34407
source ../out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/package_source_kernel.tcl
# source ../out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/imports/package_kernel.tcl
## set kernel_name    "warpv"
## set kernel_vendor  "xilinx"
## set kernel_library "kernel"
## proc edit_core {core} {
##   set bif      [::ipx::get_bus_interfaces -of $core  "m00_axi"] 
##   set bifparam [::ipx::add_bus_parameter -quiet "MAX_BURST_LENGTH" $bif]
##   set_property value        64           $bifparam
##   set_property value_source constant     $bifparam
##   set bifparam [::ipx::add_bus_parameter -quiet "NUM_READ_OUTSTANDING" $bif]
##   set_property value        32           $bifparam
##   set_property value_source constant     $bifparam
##   set bifparam [::ipx::add_bus_parameter -quiet "NUM_WRITE_OUTSTANDING" $bif]
##   set_property value        32           $bifparam
##   set_property value_source constant     $bifparam
## 
##   ::ipx::associate_bus_interfaces -busif "m00_axi" -clock "ap_clk" $core
##   ::ipx::associate_bus_interfaces -busif "s_axi_control" -clock "ap_clk" $core
## 
##   ::ipx::infer_bus_interface "ap_clk_2"   "xilinx.com:signal:clock_rtl:1.0" $core
##   ::ipx::infer_bus_interface "ap_rst_n_2" "xilinx.com:signal:reset_rtl:1.0" $core
## 
##   set mem_map    [::ipx::add_memory_map -quiet "s_axi_control" $core]
##   set addr_block [::ipx::add_address_block -quiet "reg0" $mem_map]
## 
##   set reg      [::ipx::add_register "Control" $addr_block]
##   set_property address_offset 0x000 $reg
##   set_property size           1     $reg
## 
##   set reg      [::ipx::add_register -quiet "ctrl_length" $addr_block]
##   set_property address_offset 0x010 $reg
##   set_property size           4   $reg
## 
##   set reg      [::ipx::add_register -quiet "resp_length" $addr_block]
##   set_property address_offset 0x018 $reg
##   set_property size           4   $reg
## 
##   set reg      [::ipx::add_register -quiet "read_mem" $addr_block]
##   set_property address_offset 0x020 $reg
##   set_property size           8   $reg
## 
##   set reg      [::ipx::add_register -quiet "write_mem" $addr_block]
##   set_property address_offset 0x028 $reg
##   set_property size           8   $reg
## 
##   set_property slave_memory_map_ref "s_axi_control" [::ipx::get_bus_interfaces -of $core "s_axi_control"]
## 
##   set_property xpm_libraries {XPM_CDC XPM_MEMORY XPM_FIFO} $core
##   set_property sdx_kernel true $core
##   set_property sdx_kernel_type rtl $core
## }
## proc package_project {path_to_packaged kernel_vendor kernel_library kernel_name} {
##   set core [::ipx::package_project -root_dir $path_to_packaged -vendor $kernel_vendor -library $kernel_library -taxonomy "/KernelIP" -import_files -set_current false ]
##   foreach user_parameter [list C_S_AXI_CONTROL_ADDR_WIDTH C_S_AXI_CONTROL_DATA_WIDTH C_M00_AXI_ADDR_WIDTH C_M00_AXI_DATA_WIDTH] {
##     ::ipx::remove_user_parameter $user_parameter $core
##   }
##   ::ipx::create_xgui_files $core
##   set_property supported_families { } $core
##   set_property auto_family_support_level level_2 $core
##   set_property used_in {out_of_context implementation synthesis} [::ipx::get_files -type xdc -of_objects [::ipx::get_file_groups "xilinx_anylanguagesynthesis" -of_objects $core] *_ooc.xdc]
##   edit_core $core
##   ::ipx::update_checksums $core
##   ::ipx::save_core $core
##   ::ipx::unload_core $core
##   unset core
## }
## proc package_project_dcp {path_to_dcp path_to_packaged kernel_vendor kernel_library kernel_name} {
##   set core [::ipx::package_checkpoint -dcp_file $path_to_dcp -root_dir $path_to_packaged -vendor $kernel_vendor -library $kernel_library -name $kernel_name -taxonomy "/KernelIP" -force]
##   edit_core $core
##   ::ipx::update_checksums $core
##   ::ipx::save_core $core
##   ::ipx::unload_core $core
##   unset core
## }
## proc package_project_dcp_and_xdc {path_to_dcp path_to_xdc path_to_packaged kernel_vendor kernel_library kernel_name} {
##   set core [::ipx::package_checkpoint -dcp_file $path_to_dcp -root_dir $path_to_packaged -vendor $kernel_vendor -library $kernel_library -name $kernel_name -taxonomy "/KernelIP" -force]
##   edit_core $core
##   set rel_path_to_xdc [file join "impl" [file tail $path_to_xdc]]
##   set abs_path_to_xdc [file join $path_to_packaged $rel_path_to_xdc]
##   file mkdir [file dirname $abs_path_to_xdc]
##   file copy $path_to_xdc $abs_path_to_xdc
##   set xdcfile [::ipx::add_file $rel_path_to_xdc [::ipx::add_file_group "xilinx_implementation" $core]]
##   set_property type "xdc" $xdcfile
##   set_property used_in [list "implementation"] $xdcfile
##   ::ipx::update_checksums $core
##   ::ipx::save_core $core
##   ::ipx::unload_core $core
##   unset core
## }
# package_project /home/centos/src/project_data/repo/apps/warpv/out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/warpv xilinx kernel warpv
INFO: [IP_Flow 19-5169] Module 'warpv' uses SystemVerilog sources with a Verilog top file. These SystemVerilog files will not be analysed by the packager.
INFO: [IP_Flow 19-5107] Inferred bus interface 'm00_axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 's_axi_control' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n'.
WARNING: [IP_Flow 19-3158] Bus Interface 'm00_axi': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3158] Bus Interface 's_axi_control': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
WARNING: [IP_Flow 19-3153] Bus Interface 'ap_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'm00_axi'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_clk_2' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ap_rst_n_2' of definition 'xilinx.com:signal:reset:1.0' (from TCL Argument).
INFO: [IP_Flow 19-4728] Bus Interface 'ap_clk_2': Added interface parameter 'ASSOCIATED_RESET' with value 'ap_rst_n_2'.
# package_xo -xo_path /home/centos/src/project_data/repo/apps/warpv/out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/sdx_imports/warpv.xo -kernel_name warpv -ip_directory /home/centos/src/project_data/repo/apps/warpv/out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/warpv -kernel_xml /home/centos/src/project_data/repo/apps/warpv/out/hw/xilinx_aws-vu9p-f1_4ddr-xpr-2pr_4.0/warpv_ex/imports/kernel.xml
WARNING: [Vivado 12-4404] The CPU emulation flow in XOCC is only supported when using a packaged XO file that contains C-model files, none were found.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 16 19:36:43 2021...
