Running: X:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o X:/Xilinx/Memari/Exp04/carry_select_adder_tb_isim_beh.exe -prj X:/Xilinx/Memari/Exp04/carry_select_adder_tb_beh.prj work.carry_select_adder_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "X:/Xilinx/Memari/Exp04/xor_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/and_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/or_gate.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/half_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/full_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/ripple_carry_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/mux_2to1.vhd" into library work
WARNING:HDLCompiler:946 - "X:/Xilinx/Memari/Exp04/mux_2to1.vhd" Line 58: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "X:/Xilinx/Memari/Exp04/carry_select_adder.vhd" into library work
Parsing VHDL file "X:/Xilinx/Memari/Exp04/carry_select_adder_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity and_gate [and_gate_default]
Compiling architecture behavioral of entity xor_gate [xor_gate_default]
Compiling architecture behavioral of entity half_adder [half_adder_default]
Compiling architecture behavioral of entity or_gate [or_gate_default]
Compiling architecture behavioral of entity full_adder [full_adder_default]
Compiling architecture behavioral of entity ripple_carry_adder [ripple_carry_adder_default]
Compiling architecture behavioral of entity mux_2to1 [mux_2to1_default]
Compiling architecture behavioral of entity carry_select_adder [carry_select_adder_default]
Compiling architecture test of entity carry_select_adder_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 19 VHDL Units
Built simulation executable X:/Xilinx/Memari/Exp04/carry_select_adder_tb_isim_beh.exe
Fuse Memory Usage: 30268 KB
Fuse CPU Usage: 1890 ms
