sv xil_defaultlib --include "../../../../pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib --include "../../../../pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../pit_ip_vip_simulation.srcs/sources_1/bd/design_1/ipshared/02c8/hdl/verilog" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ipshared/c320/hdl/ecen427_PIT_IP_v1_0_S00_AXI.v" \
"../../../bd/design_1/ipshared/c320/hdl/ecen427_PIT_IP_v1_0.v" \
"../../../bd/design_1/ip/design_1_ecen427_PIT_IP_0_1/sim/design_1_ecen427_PIT_IP_0_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
