<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: public/src/import/public/hwp/odyssey/xml/attribute_info/ody_perv_attributes.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER sbe Project                                                  -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2022,2023                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<attributes>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_OCMB_PLL_BUCKET</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      PLL bucket selection
    </description>
    <valueType>uint8</valueType>
    <enum>TANK1600 = 0, TANK2000 = 1, TANK2400 = 2, RING2400 = 3, SIM0267 = 14, SIM2133 = 15</enum>
    <writeable/>
    <initToZero/>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_OCMB_PLL_BUCKET_SIM</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Sim specific PLL bucket selection
    </description>
    <valueType>uint8</valueType>
    <enum>TANK1600 = 0, TANK2000 = 1, TANK2400 = 2, RING2400 = 3, SIM0267 = 14, SIM2133 = 15</enum>
    <writeable/>
    <default>SIM0267</default>
  </attribute>
  <!-- ******************************************************************** -->
  <attribute>
    <id>ATTR_OCMB_BOOT_FLAGS</id>
    <targetType>TARGET_TYPE_OCMB_CHIP</targetType>
    <description>
      Controls boot, platform behavior of OCMB SPPE

      Bits 0-1   : Boot indication
       - 0b00    : Autoboot
       - 0b01    : Pause for code update check, then autoboot
       - 0b10    : Boot to runtime, no code update check, no isteps
                 :   Command table execution is controlled separately (hreset vs CBS)
       - 0b11    : Istep mode
      Bit 2      : Reserved
      Bit 3      : Conveys ATTR_IS_SIMULATION state (0=HW, 1=AWAN/MESA)
      Bit 4      : Emulate Security Enable (SAB Set )
      Bit 5      : Indicates that the SBE should not send back internal FFDC on any ChipOp failure response
      Bit 6      : Disable security, if permitted
      Bit 7      : Allow ATTR overrides in secure system
      Bits 8-10  : Reserved
      Bit 11     : Disable Scom Filtering
      Bit 12     : Disable Invalid Scom address check
      Bit 13     : Indicates MFG mode, where extra tests/isteps can be executed
      Bits 14-15 : Reserved
      Bit 16     : Enable ECDSA Signature enable (when not fused on)
      Bit 17     : Enable Dilithium Signature enable (when not fused on)
      Bit 18     : Enable ECID verification (when not fused on)
      Bit 19     : Enable HW key hash verification (when not fused on)
      Bit 20     : Enable file hash calculation (when not fused on)
      Bit 21     : Enforce matching security version for boot loader
      Bit 22     : Set Secure Boot Validity Verification. Force enables strict secure boot failure
      Bit 23     : Disable IOBist
      Bit 24     : Disable Abist
      Bit 25     : Disable Lbist
      Bit 26     : Enable Burn-In mode
      Bit 27     : Graceful terminate of any istep (via HWP if supported) -- only works when in imprint key mode
      Bit 28     : Force production Mode/ Production signed image.
      Bits 29-31 : Reserved
    </description>
    <valueType>uint32</valueType>
    <writeable/>
    <platInit/>
    <mrwHide/>
  </attribute>
  <!-- ******************************************************************** -->
</attributes>
