INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_filter/tx_filter.srcs/sources_1/new/tx_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_filter/tx_filter.srcs/sim_1/new/tb_tx_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tx_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/proyecto_integrador/rtl_projects/tx_filter/tx_filter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
