# 0 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts"





/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 9 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 10 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts" 2
# 1 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 7 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sar2130p-gcc.h" 1
# 8 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sar2130p-gpucc.h" 1
# 9 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8550-dispcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8550-tcsr.h" 1
# 11 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 12 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 13 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,sar2130p-rpmh.h" 1
# 14 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 15 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 16 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qmp.h" 1
# 17 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 18 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 19 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gpr.h" 1
# 20 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 21 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 22 "arch/arm64/boot/dts/qcom/sar2130p.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <19200000>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   #clock-cells = <0>;
   clock-frequency = <32764>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   #cooling-cells = <2>;

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;

    l3_0: l3-cache {
     compatible = "cache";
     cache-level = <3>;
     cache-unified;
    };
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_100>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";
   #cooling-cells = <2>;

   l2_100: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_200>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";
   #cooling-cells = <2>;

   l2_200: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   clocks = <&cpufreq_hw 0>;
   enable-method = "psci";
   next-level-cache = <&l2_300>;
   qcom,freq-domain = <&cpufreq_hw 0>;
   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";
   #cooling-cells = <2>;

   l2_300: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
    next-level-cache = <&l3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   cpu_sleep_0: cpu-sleep-0-0 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-power-collapse";
    arm,psci-suspend-param = <0x40000003>;
    entry-latency-us = <549>;
    exit-latency-us = <901>;
    min-residency-us = <1774>;
    local-timer-stop;
   };

   cpu_sleep_1: cpu-sleep-0-1 {
    compatible = "arm,idle-state";
    idle-state-name = "silver-rail-power-collapse";
    arm,psci-suspend-param = <0x40000004>;
    entry-latency-us = <702>;
    exit-latency-us = <915>;
    min-residency-us = <4001>;
    local-timer-stop;
   };
  };

  domain-idle-states {
   cluster_sleep_0: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41000044>;
    entry-latency-us = <2752>;
    exit-latency-us = <3048>;
    min-residency-us = <6118>;
   };

   cluster_sleep_1: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x41002344>;
    entry-latency-us = <3263>;
    exit-latency-us = <4562>;
    min-residency-us = <8467>;
   };

   cluster_sleep_2: cluster-sleep-2 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x4100c344>;
    entry-latency-us = <3638>;
    exit-latency-us = <6562>;
    min-residency-us = <9862>;
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-sar2130p", "qcom,scm";
   qcom,dload-mode = <&tcsr_mutex 0x13000>;
   interconnects = <&system_noc 9 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
  };
 };

 clk_virt: interconnect-0 {
  compatible = "qcom,sar2130p-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-1 {
  compatible = "qcom,sar2130p-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0x0 0x80000000 0x0 0x0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 4>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>, <&cpu_sleep_1>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>, <&cpu_sleep_1>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>, <&cpu_sleep_1>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&cpu_sleep_0>, <&cpu_sleep_1>;
  };

  cluster_pd: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_sleep_0>, <&cluster_sleep_1>, <&cluster_sleep_2>;
  };
 };

 reserved_memory: reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  hyp_mem: hyp@80000000 {
   reg = <0x0 0x80000000 0x0 0x600000>;
   no-map;
  };

  xbl_dt_log_mem: xbl-dt-log@80600000 {
   reg = <0x0 0x80600000 0x0 0x40000>;
   no-map;
  };

  xbl_ramdump_mem: xbl-ramdump@80640000 {
   reg = <0x0 0x80640000 0x0 0x1c0000>;
   no-map;
  };

  aop_image_mem: aop-image@80800000 {
   reg = <0x0 0x80800000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@80860000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x80860000 0x0 0x20000>;
   no-map;
  };

  aop_config_mem: aop-config@80880000 {
   reg = <0x0 0x80880000 0x0 0x20000>;
   no-map;
  };

  tme_crash_dump_mem: tme-crash-dump@808a0000 {
   reg = <0x0 0x808a0000 0x0 0x40000>;
   no-map;
  };

  tme_log_mem: tme-log@808e0000 {
   reg = <0x0 0x808e0000 0x0 0x4000>;
   no-map;
  };

  uefi_log_mem: uefi-log@808e4000 {
   reg = <0x0 0x808e4000 0x0 0x10000>;
   no-map;
  };

  secdata_apss_mem: secdata-apss@808ff000 {
   reg = <0x0 0x808ff000 0x0 0x1000>;
   no-map;
  };

  smem: smem@80900000 {
   compatible = "qcom,smem";
   reg = <0x0 0x80900000 0x0 0x200000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };

  cpucp_fw_mem: cpucp-fw@80b00000 {
   reg = <0x0 0x80b00000 0x0 0x100000>;
   no-map;
  };

  helios_ram_dump_mem: helios-ram-dump@80c00000 {
   reg = <0x0 0x80c00000 0x0 0xe00000>;
   no-map;
  };

  camera_mem: camera@84e00000 {
   reg = <0x0 0x84e00000 0x0 0x800000>;
   no-map;
  };

  video_mem: video@86f00000 {
   reg = <0x0 0x86f00000 0x0 0x500000>;
   no-map;
  };

  adsp_mem: adsp@87600000 {
   reg = <0x0 0x87600000 0x0 0x1e00000>;
   no-map;
  };

  cdsp_mem: cdsp@89400000 {
   reg = <0x0 0x89400000 0x0 0xf00000>;
   no-map;
  };

  ipa_fw_mem: ipa-fw@8a300000 {
   reg = <0x0 0x8a300000 0x0 0x10000>;
   no-map;
  };

  ipa_gsi_mem: ipa-gsi@8a3a0000 {
   reg = <0x0 0x8a310000 0x0 0xa000>;
   no-map;
  };

  gpu_micro_code_mem: gpu-micro-code@8a31a000 {
   reg = <0x0 0x8a31a000 0x0 0x2000>;
   no-map;
  };

  cvp_mem: cvp@8a400000 {
   reg = <0x0 0x8a400000 0x0 0x700000>;
   no-map;
  };

  xbl_sc_mem: xbl-sc@a6e00000 {
   no-map;
   reg = <0x0 0xa6e00000 0x0 0x40000>;
  };

  global_sync_mem: global-sync@a6f00000 {
   no-map;
   reg = <0x0 0xa6f00000 0x0 0x100000>;
  };

  tz_stat_mem: tz-stat@e8800000 {
   no-map;
   reg = <0x0 0xe8800000 0x0 0x100000>;
  };

  tags_mem: tags@e8900000 {
   no-map;
   reg = <0x0 0xe8900000 0x0 0x500000>;
  };

  qtee_mem: qtee@e8e00000 {
   no-map;
   reg = <0x0 0xe8e00000 0x0 0x500000>;
  };

  trusted_apps_mem: trusted-apps@e9300000 {
   no-map;
   reg = <0x0 0xe9300000 0x0 0xc00000>;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";
  qcom,smem = <443>, <429>;
  interrupts-extended = <&ipcc 3
          2
          1>;
  mboxes = <&ipcc 3
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";
  qcom,smem = <94>, <432>;
  interrupts-extended = <&ipcc 6
          2
          1>;
  mboxes = <&ipcc 6
    2>;

  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,sar2130p-gcc";
   reg = <0x0 0x00100000 0x0 0x1f4200>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
   clocks = <&rpmhcc 0>,
     <&sleep_clk>,
     <&pcie0_phy>,
     <&pcie1_phy>,
     <&usb_dp_qmpphy 0>;
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,sar2130p-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x007c4000 0x0 0x1000>,
         <0x0 0x007c5000 0x0 0x1000>;
   reg-names = "hc", "cqhci";

   iommus = <&apps_smmu 0x160 0x0>;
   interrupts = <0 227 4>,
         <0 222 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 96>,
     <&gcc 97>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   interconnects = <&system_noc 14 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 30 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "sdhc-ddr","cpu-sdhc";
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;

   pinctrl-0 = <&sdc1_default>;
   pinctrl-1 = <&sdc1_sleep>;
   pinctrl-names = "default", "sleep";

   bus-width = <8>;
   non-removable;
   supports-cqe;

   mmc-ddr-1_8v;
   mmc-hs200-1_8v;
   mmc-hs400-1_8v;
   mmc-hs400-enhanced-strobe;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <500000 200000>;
     opp-avg-kBps = <104000 0>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
     opp-peak-kBps = <2500000 1000000>;
     opp-avg-kBps = <400000 0>;
    };
   };
  };

  gpi_dma0: dma-controller@900000 {
   compatible = "qcom,sar2130p-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0x0 0x00900000 0x0 0x60000>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>,
         <0 252 4>,
         <0 253 4>,
         <0 254 4>,
         <0 255 4>;
   #dma-cells = <3>;
   dma-channels = <12>;
   dma-channel-mask = <0x7e>;
   iommus = <&apps_smmu 0x76 0x0>;

   status = "disabled";
  };

  qupv3_id_0: geniqup@9c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x009c0000 0x0 0x2000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 92>,
     <&gcc 93>;
   iommus = <&apps_smmu 0x63 0x0>;
   interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "qup-core";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c0: i2c@980000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00980000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 66>;
    pinctrl-0 = <&qup_i2c0_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 601 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi0: spi@980000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00980000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 66>;
    interrupts = <0 601 4>;
    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs0>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c1: i2c@984000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00984000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 602 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi1: spi@984000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00984000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 68>;
    interrupts = <0 602 4>;
    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c2: i2c@988000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00988000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 603 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi2: spi@988000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00988000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 70>;
    interrupts = <0 603 4>;
    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };


   i2c3: i2c@98c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x0098c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 604 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi3: spi@98c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x0098c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 72>;
    interrupts = <0 604 4>;
    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs0>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c4: i2c@990000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00990000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 605 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi4: spi@990000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00990000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 74>;
    interrupts = <0 605 4>;
    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs0>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c5: i2c@994000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00994000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 606 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi5: spi@994000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00994000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 76>;
    interrupts = <0 606 4>;
    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,sar2130p-gpi-dma", "qcom,sm6350-gpi-dma";
   #dma-cells = <3>;
   reg = <0x0 0x00a00000 0x0 0x60000>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>,
         <0 295 4>,
         <0 296 4>,
         <0 297 4>,
         <0 298 4>;
   dma-channels = <12>;
   dma-channel-mask = <0x7e>;
   iommus = <&apps_smmu 0x16 0x0>;

   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x00ac0000 0x0 0x6000>;
   clock-names = "m-ahb", "s-ahb";
   clocks = <&gcc 94>,
     <&gcc 95>;
   iommus = <&apps_smmu 0x3 0x0>;
   interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "qup-core";
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c6: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi6: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a80000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 80>;
    interrupts = <0 353 4>;
    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c7: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-0 = <&qup_i2c7_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi7: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    interrupts = <0 354 4>;
    pinctrl-0 = <&qup_spi7_data_clk>, <&qup_spi7_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart7: serial@a84000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x00a84000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 82>;
    pinctrl-0 = <&qup_uart7_default>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config";

    status = "disabled";
   };

   i2c8: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    pinctrl-0 = <&qup_i2c8_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi8: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a88000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 84>;
    interrupts = <0 355 4>;
    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c9: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi9: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a8c000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 86>;
    interrupts = <0 356 4>;
    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c10: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 357 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi10: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a90000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 88>;
    interrupts = <0 357 4>;
    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c11: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x00a94000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx", "rx";

    status = "disabled";
   };

   spi11: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00a94000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    interrupts = <0 358 4>;
    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    pinctrl-names = "default";
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &gem_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&system_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core", "qup-config", "qup-memory";
    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx", "rx";
    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart11: serial@a94000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00a94000 0x0 0x4000>;
    clock-names = "se";
    clocks = <&gcc 90>;
    pinctrl-0 = <&qup_uart11_default>;
    pinctrl-names = "default";
    interrupts = <0 358 4>;
    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 29 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";

    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   compatible = "qcom,sar2130p-config-noc";
   reg = <0x0 0x01500000 0x0 0x10>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,sar2130p-system-noc";
   reg = <0x0 0x01680000 0x0 0x29080>;
   clocks = <&gcc 6>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pcie_noc: interconnect@16c0000 {
   compatible = "qcom,sar2130p-pcie-anoc";
   reg = <0x0 0x016c0000 0x0 0xa080>;
   clocks = <&gcc 5>,
     <&gcc 12>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   compatible = "qcom,sar2130p-mmss-noc";
   reg = <0x0 0x01740000 0x0 0x1f100>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pcie0: pcie@1c00000 {
   device_type = "pci";
   compatible = "qcom,sar2130p-pcie", "qcom,pcie-sm8550";
   reg = <0x0 0x01c00000 0x0 0x3000>,
         <0x0 0x60000000 0x0 0xf1d>,
         <0x0 0x60000f20 0x0 0xa8>,
         <0x0 0x60001000 0x0 0x1000>,
         <0x0 0x60100000 0x0 0x100000>,
         <0x0 0x01c0c000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x60200000 0x0 0x100000>,
     <0x02000000 0x0 0x60300000 0x0 0x60300000 0x0 0x3d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <0>;
   num-lanes = <2>;

   interrupts = <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 149 4>,
     <0 0 0 2 &intc 0 0 0 150 4>,
     <0 0 0 3 &intc 0 0 0 151 4>,
     <0 0 0 4 &intc 0 0 0 152 4>;

   clocks = <&gcc 31>,
     <&gcc 33>,
     <&gcc 34>,
     <&gcc 39>,
     <&gcc 40>,
     <&gcc 15>,
     <&gcc 5>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr";

   interconnects = <&pcie_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 44 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   iommu-map = <0x0 &apps_smmu 0x1c00 0x1>,
        <0x100 &apps_smmu 0x1c01 0x1>;

   resets = <&gcc 3>;
   reset-names = "pci";

   power-domains = <&gcc 0>;

   phys = <&pcie0_phy>;
   phy-names = "pciephy";

   status = "disabled";

   pcieport0: pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie0_phy: phy@1c06000 {
   compatible = "qcom,sar2130p-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x01c06000 0x0 0x2000>;

   clocks = <&gcc 31>,
     <&gcc 33>,
     <&tcsr 0>,
     <&gcc 35>,
     <&gcc 37>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe";

   resets = <&gcc 6>;
   reset-names = "phy";

   assigned-clocks = <&gcc 35>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 1>;

   #clock-cells = <0>;
   clock-output-names = "pcie0_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie1: pcie@1c08000 {
   device_type = "pci";
   compatible = "qcom,sar2130p-pcie", "qcom,pcie-sm8550";
   reg = <0x0 0x01c08000 0x0 0x3000>,
         <0x0 0x40000000 0x0 0xf1d>,
         <0x0 0x40000f20 0x0 0xa8>,
         <0x0 0x40001000 0x0 0x1000>,
         <0x0 0x40100000 0x0 0x100000>,
         <0x0 0x01c0b000 0x0 0x1000>;
   reg-names = "parf", "dbi", "elbi", "atu", "config", "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x40200000 0x0 0x100000>,
     <0x02000000 0x0 0x40300000 0x0 0x40300000 0x0 0x1fd00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <1>;
   num-lanes = <2>;

   interrupts = <0 307 4>,
         <0 308 4>,
         <0 309 4>,
         <0 312 4>,
         <0 313 4>,
         <0 314 4>,
         <0 374 4>,
         <0 375 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 434 4>,
     <0 0 0 2 &intc 0 0 0 435 4>,
     <0 0 0 3 &intc 0 0 0 438 4>,
     <0 0 0 4 &intc 0 0 0 439 4>;

   clocks = <&gcc 41>,
     <&gcc 43>,
     <&gcc 44>,
     <&gcc 49>,
     <&gcc 50>,
     <&gcc 15>,
     <&gcc 5>,
     <&gcc 12>,
     <&gcc 58>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "noc_aggr",
          "cnoc_sf_axi",
          "qmip_pcie_ahb";

   assigned-clocks = <&gcc 41>;
   assigned-clock-rates = <19200000>;

   interconnects = <&pcie_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 45 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "pcie-mem", "cpu-pcie";

   iommu-map = <0x0 &apps_smmu 0x1e00 0x1>,
        <0x100 &apps_smmu 0x1e01 0x1>;

   resets = <&gcc 8>,
    <&gcc 9>;
   reset-names = "pci", "link_down";

   power-domains = <&gcc 2>;

   phys = <&pcie1_phy>;
   phy-names = "pciephy";

   status = "disabled";

   pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie1_ep: pcie-ep@1c08000 {
   compatible = "qcom,sar2130p-pcie-ep";
   reg = <0x0 0x01c08000 0x0 0x3000>,
         <0x0 0x40000000 0x0 0xf1d>,
         <0x0 0x40000f20 0x0 0xa8>,
         <0x0 0x40001000 0x0 0x1000>,
         <0x0 0x40200000 0x0 0x1000000>,
         <0x0 0x01c0b000 0x0 0x1000>,
         <0x0 0x40002000 0x0 0x2000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "addr_space",
        "mmio",
        "dma";

   clocks = <&gcc 41>,
     <&gcc 43>,
     <&gcc 44>,
     <&gcc 49>,
     <&gcc 50>,
     <&gcc 15>,
     <&gcc 5>,
     <&gcc 12>,
     <&gcc 58>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "ddrss_sf_tbu",
          "aggre_noc_axi",
          "cnoc_sf_axi",
          "qmip_pcie_ahb";

   interrupts = <0 306 4>,
         <0 440 4>,
         <0 263 4>;
   interrupt-names = "global",
       "doorbell",
       "dma";

   interconnects = <&pcie_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1))
      &config_noc 45 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";
   iommus = <&apps_smmu 0x1e00 0x1>;
   resets = <&gcc 8>;
   reset-names = "core";
   power-domains = <&gcc 2>;
   phys = <&pcie1_phy>;
   phy-names = "pciephy";

   num-lanes = <2>;

   status = "disabled";
  };

  pcie1_phy: phy@1c0e000 {
   compatible = "qcom,sar2130p-qmp-gen3x2-pcie-phy";
   reg = <0x0 0x01c0e000 0x0 0x2000>;

   clocks = <&gcc 41>,
     <&gcc 43>,
     <&tcsr 1>,
     <&gcc 45>,
     <&gcc 47>;
   clock-names = "aux", "cfg_ahb", "ref", "rchng",
          "pipe";

   resets = <&gcc 11>;
   reset-names = "phy";

   assigned-clocks = <&gcc 45>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 3>;

   #clock-cells = <0>;
   clock-output-names = "pcie1_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;

   #hwlock-cells = <1>;
  };

  tcsr: clock-controller@1fc0000 {
   compatible = "qcom,sar2130p-tcsr", "syscon";
   reg = <0x0 0x01fc0000 0x0 0x30000>;
   clocks = <&rpmhcc 0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  remoteproc_adsp: remoteproc@3000000 {
   compatible = "qcom,sar2130p-adsp-pas";
   reg = <0x0 0x03000000 0x0 0x10000>;

   interrupts-extended = <&pdc 6 1>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog", "fatal", "ready",
       "handover", "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx", "lmx";

   memory-region = <&adsp_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   remoteproc_adsp_glink: glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    gpr {
     compatible = "qcom,gpr";
     qcom,glink-channels = "adsp_apps";
     qcom,domain = <2>;
     qcom,intents = <512 20>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6apm: service@1 {
      compatible = "qcom,q6apm";
      reg = <1>;
      #sound-dai-cells = <0>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6apmdai: dais {
       compatible = "qcom,q6apm-dais";
       iommus = <&apps_smmu 0x1801 0x0>;
      };

      q6apmbedai: bedais {
       compatible = "qcom,q6apm-lpass-dais";
       #sound-dai-cells = <1>;
      };
     };

     q6prm: service@2 {
      compatible = "qcom,q6prm";
      reg = <2>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6prmcc: clock-controller {
       compatible = "qcom,q6prm-lpass-clocks";
       #clock-cells = <2>;
      };
     };
    };

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1803 0x0>;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1804 0x0>;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1805 0x0>;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1806 0x0>;
     };
    };
   };
  };

  gpu: gpu@3d00000 {
   compatible = "qcom,adreno-621.0", "qcom,adreno";
   reg = <0x0 0x03d00000 0x0 0x40000>,
         <0x0 0x03d9e000 0x0 0x2000>,
         <0x0 0x03d61000 0x0 0x800>;
   reg-names = "kgsl_3d0_reg_memory",
        "cx_mem",
        "cx_dbgc";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0x401>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;

   nvmem-cells = <&gpu_speed_bin>;
   nvmem-cell-names = "speed_bin";
   #cooling-cells = <2>;

   status = "disabled";

   gpu_zap_shader: zap-shader {
    memory-region = <&gpu_micro_code_mem>;
   };

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-843000000 {
     opp-hz = /bits/ 64 <843000000>;
     opp-level = <416>;
     opp-supported-hw = <0x1>;
    };

    opp-780000000 {
     opp-hz = /bits/ 64 <780000000>;
     opp-level = <384>;
     opp-supported-hw = <0x1>;
    };

    opp-644000000 {
     opp-hz = /bits/ 64 <644000000>;
     opp-level = <256>;
     opp-supported-hw = <0x3>;
    };

    opp-570000000 {
     opp-hz = /bits/ 64 <570000000>;
     opp-level = <192>;
     opp-supported-hw = <0x3>;
    };

    opp-450000000 {
     opp-hz = /bits/ 64 <450000000>;
     opp-level = <128>;
     opp-supported-hw = <0x3>;
    };

    opp-320000000 {
     opp-hz = /bits/ 64 <320000000>;
     opp-level = <64>;
     opp-supported-hw = <0x3>;
    };

    opp-235000000 {
     opp-hz = /bits/ 64 <235000000>;
     opp-level = <56>;
     opp-supported-hw = <0x3>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible = "qcom,adreno-gmu-621.0", "qcom,adreno-gmu";
   reg = <0x0 0x03d6a000 0x0 0x35000>,
         <0x0 0x03de0000 0x0 0x10000>,
         <0x0 0x0b290000 0x0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 3>,
     <&gpucc 5>,
     <&gcc 14>,
     <&gcc 27>,
     <&gpucc 12>;
   clock-names = "ahb",
          "gmu",
          "cxo",
          "axi",
          "memnoc",
          "hub";

   power-domains = <&gpucc 1>,
     <&gpucc 0>;
   power-domain-names = "cx",
          "gx";

   iommus = <&adreno_smmu 5 0x400>;

   qcom,qmp = <&aoss_qmp>;

   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-220000000 {
     opp-hz = /bits/ 64 <220000000>;
     opp-level = <64>;
    };

    opp-550000000 {
     opp-hz = /bits/ 64 <550000000>;
     opp-level = <128>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,sar2130p-gpucc";
   reg = <0x0 0x03d90000 0x0 0xa000>;

   clocks = <&rpmhcc 0>,
     <&gcc 25>,
     <&gcc 26>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,sar2130p-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x03da0000 0x0 0x10000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 673 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>;

   clocks = <&gpucc 9>,
     <&gcc 27>,
     <&gcc 28>,
     <&gpucc 0>;
   clock-names = "hlos",
          "bus",
          "iface",
          "ahb";
   power-domains = <&gpucc 1>;
   dma-coherent;
  };

  usb_1_hsphy: phy@88e3000 {
   compatible = "qcom,sar2130p-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0x0 0x088e3000 0x0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 4>;
   clock-names = "ref";

   resets = <&gcc 19>;

   status = "disabled";
  };

  usb_dp_qmpphy: phy@88e8000 {
   compatible = "qcom,sar2130p-qmp-usb3-dp-phy";
   reg = <0x0 0x088e8000 0x0 0x3000>;

   clocks = <&gcc 107>,
     <&rpmhcc 0>,
     <&gcc 109>,
     <&gcc 110>;
   clock-names = "aux", "ref", "com_aux", "usb3_pipe";

   power-domains = <&gcc 5>;

   resets = <&gcc 25>,
     <&gcc 23>;
   reset-names = "phy", "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   orientation-switch;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_dp_qmpphy_out: endpoint {
     };
    };

    port@1 {
     reg = <1>;

     usb_dp_qmpphy_usb_ss_in: endpoint {
      remote-endpoint = <&usb_1_dwc3_ss>;
     };
    };

    port@2 {
     reg = <2>;

     usb_dp_qmpphy_dp_in: endpoint {
      remote-endpoint = <&mdss_dp0_out>;
     };
    };
   };
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,sar2130p-dwc3", "qcom,dwc3";
   reg = <0x0 0x0a6f8800 0x0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 13>,
     <&gcc 101>,
     <&gcc 6>,
     <&gcc 106>,
     <&gcc 103>,
     <&tcsr 5>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 103>,
       <&gcc 101>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 350 4>,
           <&intc 0 349 4>,
           <&pdc 14 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 17 4>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 22>;

   interconnects = <&system_noc 15 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &config_noc 34 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "usb-ddr", "apps-usb";

   status = "disabled";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x0a600000 0x0 0xcd00>;
    interrupts = <0 347 4>;
    iommus = <&apps_smmu 0x20 0x0>;
    phys = <&usb_1_hsphy>,
           <&usb_dp_qmpphy 0>;
    phy-names = "usb2-phy", "usb3-phy";

    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x0>;
    snps,is-utmi-l1-suspend;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,parkmode-disable-ss-quirk;

    tx-fifo-resize;
    dma-coherent;
    usb-role-switch;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_1_dwc3_hs: endpoint {
      };
     };

     port@1 {
      reg = <1>;

      usb_1_dwc3_ss: endpoint {
       remote-endpoint = <&usb_dp_qmpphy_usb_ss_in>;
      };
     };
    };
   };
  };

  mdss: display-subsystem@ae00000 {
   compatible = "qcom,sar2130p-mdss";
   reg = <0x0 0x0ae00000 0x0 0x1000>;
   reg-names = "mdss";

   interrupts = <0 83 4>;
   interrupt-controller;
   #interrupt-cells = <1>;

   clocks = <&dispcc 2>,
     <&gcc 16>,
     <&gcc 17>,
     <&dispcc 61>;

   resets = <&dispcc 0>;

   power-domains = <&dispcc 0>;

   interconnects = <&mmss_noc 4 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>,
     <&gem_noc 2 ((1 << 0) | (1 << 1))
      &config_noc 15 ((1 << 0) | (1 << 1))>;
   interconnect-names = "mdp0-mem", "cpu-cfg";

   iommus = <&apps_smmu 0x2000 0x402>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,sar2130p-dpu";
    reg = <0x0 0x0ae01000 0x0 0x8f000>,
          <0x0 0x0aeb0000 0x0 0x2008>;
    reg-names = "mdp",
         "vbif";

    interrupt-parent = <&mdss>;
    interrupts = <0>;

    clocks = <&gcc 16>,
      <&gcc 17>,
      <&dispcc 2>,
      <&dispcc 64>,
      <&dispcc 61>,
      <&dispcc 73>;
    clock-names = "bus",
           "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";

    power-domains = <&rpmhpd 6>;

    assigned-clocks = <&dispcc 73>;
    assigned-clock-rates = <19200000>;

    operating-points-v2 = <&mdp_opp_table>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      dpu_intf1_out: endpoint {
       remote-endpoint = <&mdss_dsi0_in>;
      };
     };

     port@1 {
      reg = <1>;

      dpu_intf2_out: endpoint {
       remote-endpoint = <&mdss_dsi1_in>;
      };
     };

     port@2 {
      reg = <2>;

      dpu_intf0_out: endpoint {
       remote-endpoint = <&mdss_dp0_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-325000000 {
      opp-hz = /bits/ 64 <325000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-514000000 {
      opp-hz = /bits/ 64 <514000000>;
      required-opps = <&rpmhpd_opp_turbo>;
     };
    };
   };

   mdss_dp0: displayport-controller@ae90000 {
    compatible = "qcom,sar2130p-dp",
          "qcom,sm8350-dp";
    reg = <0x0 0xae90000 0x0 0x200>,
          <0x0 0xae90200 0x0 0x200>,
          <0x0 0xae90400 0x0 0xc00>,
          <0x0 0xae91000 0x0 0x400>,
          <0x0 0xae91400 0x0 0x400>;
    interrupt-parent = <&mdss>;
    interrupts = <12>;
    clocks = <&dispcc 2>,
      <&dispcc 12>,
      <&dispcc 15>,
      <&dispcc 18>,
      <&dispcc 19>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 16>,
        <&dispcc 20>;
    assigned-clock-parents = <&usb_dp_qmpphy 1>,
        <&usb_dp_qmpphy 2>;

    phys = <&usb_dp_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    operating-points-v2 = <&dp_opp_table>;
    power-domains = <&rpmhpd 6>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dp0_in: endpoint {
       remote-endpoint = <&dpu_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dp0_out: endpoint {
       remote-endpoint = <&usb_dp_qmpphy_dp_in>;
      };
     };
    };

    dp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-162000000 {
      opp-hz = /bits/ 64 <162000000>;
      required-opps = <&rpmhpd_opp_low_svs_d1>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dsi0: dsi@ae94000 {
    compatible = "qcom,sar2130p-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x0 0x0ae94000 0x0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <4>;

    clocks = <&dispcc 4>,
      <&dispcc 7>,
      <&dispcc 66>,
      <&dispcc 56>,
      <&dispcc 2>,
      <&gcc 17>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    power-domains = <&rpmhpd 6>;

    assigned-clocks = <&dispcc 5>,
        <&dispcc 67>;
    assigned-clock-parents = <&mdss_dsi0_phy 0>,
        <&mdss_dsi0_phy 1>;

    operating-points-v2 = <&mdss_dsi_opp_table>;

    phys = <&mdss_dsi0_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi0_in: endpoint {
       remote-endpoint = <&dpu_intf1_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi0_out: endpoint {
      };
     };
    };

    mdss_dsi_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-187500000 {
      opp-hz = /bits/ 64 <187500000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-300000000 {
      opp-hz = /bits/ 64 <300000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-358000000 {
      opp-hz = /bits/ 64 <358000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dsi0_phy: phy@ae95000 {
    compatible = "qcom,sar2130p-dsi-phy-5nm";
    reg = <0x0 0x0ae95000 0x0 0x200>,
          <0x0 0x0ae95200 0x0 0x280>,
          <0x0 0x0ae95500 0x0 0x400>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    clocks = <&dispcc 2>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;

    status = "disabled";
   };

   mdss_dsi1: dsi@ae96000 {
    compatible = "qcom,sar2130p-dsi-ctrl",
          "qcom,mdss-dsi-ctrl";
    reg = <0x0 0x0ae96000 0x0 0x400>;
    reg-names = "dsi_ctrl";

    interrupt-parent = <&mdss>;
    interrupts = <5>;

    clocks = <&dispcc 8>,
      <&dispcc 11>,
      <&dispcc 68>,
      <&dispcc 58>,
      <&dispcc 2>,
      <&gcc 17>;
    clock-names = "byte",
           "byte_intf",
           "pixel",
           "core",
           "iface",
           "bus";

    power-domains = <&rpmhpd 6>;

    assigned-clocks = <&dispcc 9>,
        <&dispcc 69>;
    assigned-clock-parents = <&mdss_dsi1_phy 0>,
        <&mdss_dsi1_phy 1>;

    operating-points-v2 = <&mdss_dsi_opp_table>;

    phys = <&mdss_dsi1_phy>;
    phy-names = "dsi";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dsi1_in: endpoint {
       remote-endpoint = <&dpu_intf2_out>;
      };
     };

     port@1 {
      reg = <1>;
      mdss_dsi1_out: endpoint {
      };
     };
    };
   };

   mdss_dsi1_phy: phy@ae97000 {
    compatible = "qcom,sar2130p-dsi-phy-5nm";
    reg = <0x0 0x0ae97000 0x0 0x200>,
          <0x0 0x0ae97200 0x0 0x280>,
          <0x0 0x0ae97500 0x0 0x400>;
    reg-names = "dsi_phy",
         "dsi_phy_lane",
         "dsi_pll";

    clocks = <&dispcc 2>,
      <&rpmhcc 0>;
    clock-names = "iface", "ref";

    #clock-cells = <1>;
    #phy-cells = <0>;

    status = "disabled";
   };
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,sar2130p-dispcc";
   reg = <0x0 0x0af00000 0x0 0x20000>;
   clocks = <&rpmhcc 0>,
     <&rpmhcc 1>,
     <&gcc 16>,
     <&sleep_clk>,
     <&mdss_dsi0_phy 0>,
     <&mdss_dsi0_phy 1>,
     <&mdss_dsi1_phy 0>,
     <&mdss_dsi1_phy 1>,
     <&usb_dp_qmpphy 1>,
     <&usb_dp_qmpphy 2>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>,
     <0>;
   power-domains = <&rpmhpd 6>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,sar2130p-pdc", "qcom,pdc";
   reg = <0x0 0x0b220000 0x0 0x30000>, <0x0 0x174000f0 0x0 0x64>;
   qcom,pdc-ranges = <0 480 94>,
       <94 609 31>,
       <125 63 1>,
       <126 716 12>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,sar2130p-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupt-parent = <&ipcc>;
   interrupts-extended = <&ipcc 0 0
           1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  tsens0: thermal-sensor@c263000 {
   compatible = "qcom,sar2130p-tsens", "qcom,tsens-v2";
   reg = <0x0 0x0c263000 0x0 0x1000>,
         <0x0 0x0c222000 0x0 0x1000>;
   #qcom,sensors = <16>;
   interrupts = <0 506 4>,
         <0 508 4>;
   interrupt-names = "uplow", "critical";
   #thermal-sensor-cells = <1>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0x0 0x0c3f0000 0x0 0x400>;
  };

  arbiter@c400000 {
   compatible = "qcom,sar2130p-spmi-pmic-arb",
         "qcom,x1e80100-spmi-pmic-arb";
   reg = <0x0 0x0c400000 0x0 0x3000>,
         <0x0 0x0c500000 0x0 0x400000>,
         <0x0 0x0c440000 0x0 0x80000>;
   reg-names = "core", "chnls", "obsrvr";

   qcom,ee = <0>;
   qcom,channel = <0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   spmi_bus: spmi@c42d000 {
    reg = <0x0 0x0c42d000 0x0 0x4000>,
          <0x0 0x0c4c0000 0x0 0x10000>;
    reg-names = "cnfg", "intr";

    interrupt-names = "periph_irq";
    interrupts-extended = <&pdc 1 4>;
    interrupt-controller;
    #interrupt-cells = <4>;

    #address-cells = <2>;
    #size-cells = <0>;
   };
  };

  ipcc: mailbox@ed18000 {
   compatible = "qcom,sar2130p-ipcc", "qcom,ipcc";
   reg = <0x0 0x0ed18000 0x0 0x1000>;

   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;

   #mbox-cells = <2>;
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,sar2130p-tlmm";
   reg = <0x0 0x0f100000 0x0 0x300000>;
   interrupts = <0 208 4>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   gpio-ranges = <&tlmm 0 0 156>;
   wakeup-parent = <&pdc>;

   qup_i2c0_data_clk: qup-i2c0-data-clk-state {

    pins = "gpio0", "gpio1";
    function = "qup0";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {

    pins = "gpio2", "gpio3";
    function = "qup1";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {

    pins = "gpio22", "gpio23";
    function = "qup2";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {

    pins = "gpio16", "gpio17";
    function = "qup3";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {

    pins = "gpio20", "gpio21";
    function = "qup4";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {

    pins = "gpio95", "gpio96";
    function = "qup5";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {

    pins = "gpio91", "gpio92";
    function = "qup6";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c7_data_clk: qup-i2c7-data-clk-state {

    pins = "gpio8", "gpio9";
    function = "qup7";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-state {

    pins = "gpio8", "gpio9";
    function = "qup8";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {

    pins = "gpio109", "gpio110";
    function = "qup9";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {

    pins = "gpio4", "gpio5";
    function = "qup10";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {

    pins = "gpio28", "gpio30";
    function = "qup11";
    drive-strength = <2>;
    bias-pull-up;
   };

   qup_spi0_cs0: qup-spi0-cs0-state {
    pins = "gpio3";
    function = "qup0";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi0_cs1: qup-spi0-cs1-state {
    pins = "gpio93";
    function = "qup0";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi0_data_clk: qup-spi0-data-clk-state {

    pins = "gpio0", "gpio1", "gpio2";
    function = "qup0";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio62";
    function = "qup1";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {

    pins = "gpio2", "gpio3", "gpio61";
    function = "qup1";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio13";
    function = "qup2";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {

    pins = "gpio22", "gpio23", "gpio12";
    function = "qup2";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi3_cs0: qup-spi3-cs0-state {
    pins = "gpio19";
    function = "qup3";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi3_cs1: qup-spi3-cs1-state {
    pins = "gpio41";
    function = "qup3";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {

    pins = "gpio16", "gpio17", "gpio18";
    function = "qup3";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi4_cs0: qup-spi4-cs0-state {
    pins = "gpio23";
    function = "qup4";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi4_cs1: qup-spi4-cs1-state {
    pins = "gpio94";
    function = "qup4";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {

    pins = "gpio20", "gpio21", "gpio22";
    function = "qup4";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio98";
    function = "qup5";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {

    pins = "gpio95", "gpio96", "gpio97";
    function = "qup5";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio63";
    function = "qup6";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {

    pins = "gpio91", "gpio92", "gpio64";
    function = "qup6";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi7_cs: qup-spi7-cs-state {
    pins = "gpio27";
    function = "qup7";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi7_data_clk: qup-spi7-data-clk-state {

    pins = "gpio24", "gpio25", "gpio26";
    function = "qup7";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi8_cs: qup-spi8-cs-state {
    pins = "gpio11";
    function = "qup8";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi8_data_clk: qup-spi8-data-clk-state {

    pins = "gpio8", "gpio9", "gpio10";
    function = "qup8";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio35";
    function = "qup9";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {

    pins = "gpio109", "gpio110", "gpio34";
    function = "qup9";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio7";
    function = "qup10";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {

    pins = "gpio4", "gpio5", "gpio6";
    function = "qup10";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi11_cs: qup-spi11-cs-state {
    pins = "gpio15";
    function = "qup11";
    drive-strength = <2>;
    bias-disable;
   };

   qup_spi11_data_clk: qup-spi11-data-clk-state {

    pins = "gpio28", "gpio30", "gpio14";
    function = "qup11";
    drive-strength = <2>;
    bias-disable;
   };

   qup_uart7_default: qup-uart7-default-state {
    cts-pins {
     pins = "gpio24";
     function = "qup7";
     drive-strength = <2>;
     bias-disable;
    };

    rts-pins {
     pins = "gpio25";
     function = "qup7";
     drive-strength = <2>;
     bias-pull-down;
    };

    rx-pins {
     pins = "gpio27";
     function = "qup7";
     drive-strength = <2>;
     bias-pull-down;
    };

    tx-pins {
     pins = "gpio26";
     function = "qup7";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   qup_uart11_default: qup-uart11-default-state {
    pins = "gpio14", "gpio15";
    function = "qup11";
    drive-strength = <2>;
    bias-disable;
   };

   sdc1_default: sdc1-default-state {
    clk-pins {
     pins = "sdc1_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc1_data";
     drive-strength = <10>;
     bias-pull-up;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_sleep: sdc1-sleep-state {
    clk-pins {
     pins = "sdc1_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc1_data";
     drive-strength = <2>;
     bias-pull-up;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,sar2130p-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x100000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 65 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 707 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 697 4>;
   dma-coherent;
  };

  intc: interrupt-controller@17200000 {
   compatible = "arm,gic-v3";
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
   reg = <0x0 0x17200000 0x0 0x10000>,
         <0x0 0x17260000 0x0 0x100000>;
   interrupts = <1 9 4>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   gic_its: msi-controller@17240000 {
    compatible = "arm,gic-v3-its";
    reg = <0x0 0x17240000 0x0 0x20000>;
    msi-controller;
    #msi-cells = <1>;
   };
  };

  apps_rsc: rsc@17a00000 {
   label = "apps_rsc";
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a10000 0x0 0x10000>,
         <0x0 0x17a20000 0x0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";
   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 3>, <0 2>,
       <1 2>, <3 0>;
   power-domains = <&cluster_pd>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,sar2130p-rpmh-clk";
    #clock-cells = <1>;
    clock-names = "xo";
    clocks = <&xo_board>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,sar2130p-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp1 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp2 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs_d1: opp3 {
      opp-level = <56>;
     };

     rpmhpd_opp_low_svs: opp4 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp5 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp6 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp7 {
      opp-level = <256>;
     };

     rpmhpd_opp_turbo: opp8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp9 {
      opp-level = <416>;
     };
    };
   };
  };

  cpufreq_hw: cpufreq@17d91000 {
   compatible = "qcom,sar2130p-cpufreq-epss", "qcom,cpufreq-epss";
   reg = <0x0 0x17d91000 0x0 0x1000>;
   reg-names = "freq-domain0";
   clocks = <&rpmhcc 0>, <&gcc 0>;
   clock-names = "xo", "alternate";
   interrupts = <0 30 4>;
   interrupt-names = "dcvsh-irq-0";
   #freq-domain-cells = <1>;
   #clock-cells = <1>;
  };

  gem_noc: interconnect@19100000 {
   compatible = "qcom,sar2130p-gem-noc";
   reg = <0x0 0x19100000 0x0 0xa2080>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };





  llcc: cache-controller@19200000 {
   compatible = "qcom,sar2130p-llcc";
   reg = <0x0 0x19200000 0x0 0x80000>,
         <0x0 0x19300000 0x0 0x80000>,
         <0x0 0x19a00000 0x0 0x80000>,
         <0x0 0x19c00000 0x0 0x80000>,
         <0x0 0x19af0000 0x0 0x80000>,
         <0x0 0x19cf0000 0x0 0x80000>;
   reg-names = "llcc0_base",
        "llcc1_base",
        "llcc_broadcast_base",
        "llcc_broadcast_and_base",
        "llcc_scratchpad_broadcast_base",
        "llcc_scratchpad_broadcast_and_base";
   interrupts = <0 266 4>;
  };

  qfprom: qfprom@221c8000 {
   compatible = "qcom,sar2130p-qfprom", "qcom,qfprom";
   reg = <0x0 0x221c8000 0x0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;
   read-only;

   gpu_speed_bin: gpu-speed-bin@119 {
    reg = <0x119 0x2>;
    bits = <5 8>;
   };
  };

  nsp_noc: interconnect@320c0000 {
   compatible = "qcom,sar2130p-nsp-noc";
   reg = <0x0 0x320c0000 0x0 0x10>;
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  lpass_ag_noc: interconnect@3c40000 {
   compatible = "qcom,sar2130p-lpass-ag-noc";
   reg = <0x0 0x3c40000 0x0 0x10>;
   #interconnect-cells = <1>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };
 };

 timer {
  compatible = "arm,armv8-timer";

  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 thermal-zones {
  aoss0-thermal {
   thermal-sensors = <&tsens0 0>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };

   };
  };

  cpu0-thermal {
   thermal-sensors = <&tsens0 1>;

   trips {
    cpu0_alert0: trip-point0 {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };

    cpu0_alert1: trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    cpu0-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu0_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };

    map1 {
     trip = <&cpu0_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu1-thermal {
   thermal-sensors = <&tsens0 2>;

   trips {
    cpu1_alert0: trip-point0 {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };

    cpu1_alert1: trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    cpu1-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu1_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };

    map1 {
     trip = <&cpu1_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu2-thermal {
   thermal-sensors = <&tsens0 3>;

   trips {
    cpu2_alert0: trip-point0 {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };

    cpu2_alert1: trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    cpu2-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu2_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };

    map1 {
     trip = <&cpu2_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  cpu3-thermal {
   thermal-sensors = <&tsens0 4>;

   trips {
    cpu3_alert0: trip-point0 {
     temperature = <110000>;
     hysteresis = <10000>;
     type = "passive";
    };

    cpu3_alert1: rip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "passive";
    };

    cpu3-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&cpu3_alert0>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };

    map1 {
     trip = <&cpu3_alert1>;
     cooling-device = <&cpu0 (~0) (~0)>,
        <&cpu1 (~0) (~0)>,
        <&cpu2 (~0) (~0)>,
        <&cpu3 (~0) (~0)>;
    };
   };
  };

  gpuss0-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens0 5>;

   cooling-maps {
    map0 {
     trip = <&gpu0_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu0_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss1-thermal {
   polling-delay-passive = <250>;

   thermal-sensors = <&tsens0 6>;

   cooling-maps {
    map0 {
     trip = <&gpu1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpu1_alert0: trip-point0 {
     temperature = <85000>;
     hysteresis = <1000>;
     type = "passive";
    };

    trip-point1 {
     temperature = <90000>;
     hysteresis = <1000>;
     type = "hot";
    };

    trip-point2 {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nspss0-thermal {
   thermal-sensors = <&tsens0 7>;

   trips {
    trip-point0 {
     temperature = <95000>;
     hysteresis = <5000>;
     type = "hot";
    };

    trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    nspss1-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nspss1-thermal {
   thermal-sensors = <&tsens0 8>;

   trips {
    trip-point0 {
     temperature = <95000>;
     hysteresis = <5000>;
     type = "hot";
    };

    trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    nspss2-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nspss2-thermal {
   thermal-sensors = <&tsens0 9>;

   trips {
    trip-point0 {
     temperature = <95000>;
     hysteresis = <5000>;
     type = "hot";
    };

    trip-point1 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    nspss2-critical {
     temperature = <125000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  video-thermal {
   thermal-sensors = <&tsens0 10>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    video-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  ddr-thermal {
   thermal-sensors = <&tsens0 11>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    ddr-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera0-thermal {
   thermal-sensors = <&tsens0 12>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    camera0-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  camera1-thermal {
   thermal-sensors = <&tsens0 13>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    camera1-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  mdmss-thermal {
   thermal-sensors = <&tsens0 14>;

   trips {
    trip-point0 {
     temperature = <115000>;
     hysteresis = <5000>;
     type = "hot";
    };

    mdmss-critical {
     temperature = <125000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 12 "arch/arm64/boot/dts/qcom/sar2130p-qar2130p.dts" 2

/ {
 model = "Qualcomm Snapdragon AR2 Gen1 Smart Viewer Development Kit";
 compatible = "qcom,qar2130p", "qcom,sar2130p";
 chassis-type = "embedded";

 aliases {
  serial0 = &uart11;
  serial1 = &uart7;
  i2c0 = &i2c8;
  i2c1 = &i2c10;
  mmc1 = &sdhc_1;
  spi0 = &spi0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 vph_pwr: regulator-vph-pwr {
  compatible = "regulator-fixed";
  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;
  regulator-always-on;
 };


 vreg_ext_1p3: regulator-ext-1p3 {
  compatible = "regulator-fixed";
  regulator-name = "vph_ext_1p3";
  regulator-min-microvolt = <1300000>;
  regulator-max-microvolt = <1300000>;
  regulator-always-on;
  vin-supply = <&vph_pwr>;
 };


 vreg_s10a_0p89: regulator-s10a-0p89 {
  compatible = "regulator-fixed";
  regulator-name = "vph_s10a_0p89";
  regulator-min-microvolt = <890000>;
  regulator-max-microvolt = <890000>;
  regulator-always-on;
  vin-supply = <&vph_pwr>;
 };

 thermal-zones {
  sar2130p-thermal {
   thermal-sensors = <&pm8150_adc_tm 1>;

   trips {
    active-config0 {
     temperature = <100000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  wifi-thermal {
   thermal-sensors = <&pm8150_adc_tm 2>;

   trips {
    active-config0 {
     temperature = <52000>;
     hysteresis = <4000>;
     type = "passive";
    };
   };
  };

  xo-thermal {
   thermal-sensors = <&pm8150_adc_tm 0>;

   trips {
    active-config0 {
     temperature = <50000>;
     hysteresis = <4000>;
     type = "passive";
    };
   };
  };
 };

 wcn7850-pmu {
  compatible = "qcom,wcn7850-pmu";

  pinctrl-0 = <&wlan_en_state>, <&bt_en_state>;
  pinctrl-names = "default";

  wlan-enable-gpios = <&tlmm 45 0>;
  bt-enable-gpios = <&tlmm 46 0>;

  vdd-supply = <&vreg_s4a_0p95>;
  vddio-supply = <&vreg_l15a_1p8>;
  vddaon-supply = <&vreg_s4a_0p95>;
  vdddig-supply = <&vreg_s4a_0p95>;
  vddrfa1p2-supply = <&vreg_s4a_0p95>;
  vddrfa1p8-supply = <&vreg_s5a_1p88>;

  regulators {
   vreg_pmu_rfa_cmn: ldo0 {
    regulator-name = "vreg_pmu_rfa_cmn";
   };

   vreg_pmu_aon_0p59: ldo1 {
    regulator-name = "vreg_pmu_aon_0p59";
   };

   vreg_pmu_wlcx_0p8: ldo2 {
    regulator-name = "vreg_pmu_wlcx_0p8";
   };

   vreg_pmu_wlmx_0p85: ldo3 {
    regulator-name = "vreg_pmu_wlmx_0p85";
   };

   vreg_pmu_btcmx_0p85: ldo4 {
    regulator-name = "vreg_pmu_btcmx_0p85";
   };

   vreg_pmu_rfa_0p8: ldo5 {
    regulator-name = "vreg_pmu_rfa_0p8";
   };

   vreg_pmu_rfa_1p2: ldo6 {
    regulator-name = "vreg_pmu_rfa_1p2";
   };

   vreg_pmu_rfa_1p8: ldo7 {
    regulator-name = "vreg_pmu_rfa_1p8";
   };

   vreg_pmu_pcie_0p9: ldo8 {
    regulator-name = "vreg_pmu_pcie_0p9";
   };

   vreg_pmu_pcie_1p8: ldo9 {
    regulator-name = "vreg_pmu_pcie_1p8";
   };
  };
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;
  vdd-s3-supply = <&vph_pwr>;
  vdd-s4-supply = <&vph_pwr>;
  vdd-s5-supply = <&vph_pwr>;
  vdd-s6-supply = <&vph_pwr>;
  vdd-s7-supply = <&vph_pwr>;
  vdd-s8-supply = <&vph_pwr>;
  vdd-s9-supply = <&vph_pwr>;
  vdd-s10-supply = <&vph_pwr>;
  vdd-l1-l8-l11-supply = <&vreg_s4a_0p95>;
  vdd-l3-l4-l5-l18-supply = <&vreg_ext_1p3>;
  vdd-l6-l9-supply = <&vreg_s10a_0p89>;
  vdd-l7-l12-l14-l15-supply = <&vreg_s5a_1p88>;

  vreg_s4a_0p95: smps6 {
   regulator-name = "vreg_s4a_0p95";
   regulator-min-microvolt = <950000>;
   regulator-max-microvolt = <1170000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5a_1p88: smps5 {
   regulator-name = "vreg_s5a_1p88";
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2040000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1a_0p91: ldo1 {
   regulator-name = "vreg_l1a_0p91";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <920000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2a_3p1: ldo2 {
   regulator-name = "vreg_l2a_3p1";
   regulator-min-microvolt = <3080000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3a_1p2: ldo3 {
   regulator-name = "vreg_l3a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };



  vreg_l5a_1p13: ldo5 {
   regulator-name = "vreg_l5a_1p13";
   regulator-min-microvolt = <1128000>;
   regulator-max-microvolt = <1170000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6a_0p6: ldo6 {
   regulator-name = "vreg_l6a_0p6";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <650000>;
   regulator-initial-mode = <3>;
  };

  vreg_l7a_1p8: ldo7 {
   regulator-name = "vreg_l7a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1950000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8a_0p88: ldo8 {
   regulator-name = "vreg_l8a_0p88";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <950000>;
   regulator-initial-mode = <3>;
  };



  vreg_l10a_2p95: ldo10 {
   regulator-name = "vreg_l10a_2p95";
   regulator-min-microvolt = <2952000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
  };



  vreg_l12a_1p8: ldo12 {
   regulator-name = "vreg_l12a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   regulator-initial-mode = <3>;
  };



  vreg_l14a_1p8: ldo14 {
   regulator-name = "vreg_l14a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15a_1p8: ldo15 {
   regulator-name = "vreg_l15a_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };



  vreg_l17a_3p26: ldo17 {
   regulator-name = "vreg_l17a_3p26";
   regulator-min-microvolt = <3200000>;
   regulator-max-microvolt = <3544000>;
   regulator-initial-mode = <3>;
  };

  vreg_l18a_1p2: ldo18 {
   regulator-name = "vreg_l18a_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };
 };

};

&gpi_dma0 {
 status = "okay";
};

&gpi_dma1 {
 status = "okay";
};

&gpu {
 status = "okay";
};

&gpu_zap_shader {
 firmware-name = "qcom/sar2130p/a620_zap.mbn";
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;

 status = "okay";
};

&qupv3_id_0 {
 status = "okay";
};

&qupv3_id_1 {
 status = "okay";
};

&i2c4 {
 clock-frequency = <400000>;

 status = "okay";
};

&i2c8 {
 clock-frequency = <400000>;

 status = "okay";

 ptn3222: redriver@4f {
  compatible = "nxp,ptn3222";
  reg = <0x4f>;

  reset-gpios = <&tlmm 99 1>;

  vdd3v3-supply = <&vreg_l2a_3p1>;
  vdd1v8-supply = <&vreg_l15a_1p8>;

  #phy-cells = <0>;
 };
};

&i2c10 {
 clock-frequency = <400000>;

 status = "okay";
};

&pcie0 {
 perst-gpios = <&tlmm 55 1>;
 wake-gpios = <&tlmm 57 0>;

 pinctrl-0 = <&pcie0_default_state>;
 pinctrl-names = "default";

 status = "okay";
};

&pcieport0 {
 wifi@0 {
  compatible = "pci17cb,1107";
  reg = <0x10000 0x0 0x0 0x0 0x0>;

  vddaon-supply = <&vreg_pmu_aon_0p59>;
  vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
  vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
  vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
  vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
  vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
  vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;
  vddpcie0p9-supply = <&vreg_pmu_pcie_0p9>;
  vddpcie1p8-supply = <&vreg_pmu_pcie_1p8>;
 };
};

&pcie0_phy {
 vdda-phy-supply = <&vreg_l8a_0p88>;
 vdda-pll-supply = <&vreg_l3a_1p2>;

 status = "okay";
};

&pm8150_adc {
 channel@4c {
  reg = <0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  label = "xo_therm";
 };

 channel@4d {
  reg = <0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "skin_therm";
 };

 channel@4e {

  reg = <0x4e>;
  qcom,hw-settle-time = <200>;
  qcom,pre-scaling = <1 1>;
  label = "wifi_therm";
 };
};

&pm8150_adc_tm {
 status = "okay";

 xo-therm@0 {
  reg = <0>;
  io-channels = <&pm8150_adc 0x4c>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 skin-therm@1 {
  reg = <1>;
  io-channels = <&pm8150_adc 0x4d>;
  qcom,ratiometric;
  qcom,hw-settle-time-us = <200>;
 };

 wifi-therm@2 {
  reg = <2>;

  io-channels = <&pm8150_adc 0x4e>;
  qcom,hw-settle-time-us = <200>;
 };
};

&remoteproc_adsp {
 firmware-name = "qcom/sar2130p/adsp.mbn";

 status = "okay";
};

&sdhc_1 {
 vmmc-supply = <&vreg_l10a_2p95>;
 vqmmc-supply = <&vreg_l7a_1p8>;

 status = "okay";
};

&tlmm {
 bt_en_state: bt-enable-state {
  pins = "gpio46";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
 };

 pcie0_default_state: pcie0-default-state {
  perst-pins {
   pins = "gpio55";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  clkreq-pins {
   pins = "gpio56";
   function = "pcie0_clkreqn";
   drive-strength = <2>;
   bias-pull-up;
  };

  wake-pins {
   pins = "gpio57";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie1_default_state: pcie1-default-state {
  perst-pins {
   pins = "gpio58";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-down;
  };

  clkreq-pins {
   pins = "gpio59";
   function = "pcie1_clkreqn";
   drive-strength = <2>;
   bias-pull-up;
  };

  wake-pins {
   pins = "gpio60";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 wlan_en_state: wlan-enable-state {
  pins = "gpio45";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
 };
};

&uart7 {
 status = "okay";

 bluetooth {
  compatible = "qcom,wcn7850-bt";

  vddrfacmn-supply = <&vreg_pmu_rfa_cmn>;
  vddaon-supply = <&vreg_pmu_aon_0p59>;
  vddwlcx-supply = <&vreg_pmu_wlcx_0p8>;
  vddwlmx-supply = <&vreg_pmu_wlmx_0p85>;
  vddrfa0p8-supply = <&vreg_pmu_rfa_0p8>;
  vddrfa1p2-supply = <&vreg_pmu_rfa_1p2>;
  vddrfa1p8-supply = <&vreg_pmu_rfa_1p8>;

  max-speed = <3200000>;
 };
};

&uart11 {
 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_hsphy {
 vdd-supply = <&vreg_l8a_0p88>;
 vdda12-supply = <&vreg_l3a_1p2>;

 phys = <&ptn3222>;

 status = "okay";
};

&usb_dp_qmpphy {
 vdda-phy-supply = <&vreg_l3a_1p2>;
 vdda-pll-supply = <&vreg_l1a_0p91>;

 status = "okay";
};
