# Reading D:/Programs/IntelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex3_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying D:/Programs/IntelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ex3.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex3.vo 
# -- Compiling module ripple_carry
# -- Compiling module hard_block
# 
# Top level modules:
# 	ripple_carry
# End time: 15:40:05 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/FPGA/week10/ex3 {D:/Projects/FPGA/week10/ex3/full_adder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:05 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/FPGA/week10/ex3" D:/Projects/FPGA/week10/ex3/full_adder.v 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 15:40:06 on Nov 05,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/FPGA/week10/ex3 {D:/Projects/FPGA/week10/ex3/ripple_carry.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/FPGA/week10/ex3" D:/Projects/FPGA/week10/ex3/ripple_carry.v 
# -- Compiling module ripple_carry
# 
# Top level modules:
# 	ripple_carry
# End time: 15:40:06 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Projects/FPGA/week10/ex3 {D:/Projects/FPGA/week10/ex3/testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:40:06 on Nov 05,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Projects/FPGA/week10/ex3" D:/Projects/FPGA/week10/ex3/testbench.v 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:40:06 on Nov 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:40:06 on Nov 05,2020
# Loading work.testbench
# Loading work.ripple_carry
# Loading work.full_adder
# 
# do D:/Projects/FPGA/week10/ex3/Tcl_script1.tcl
# add wave sim:/testbench/*
# run -all
# in1 = 0000000000000000 in2 = 0000000000000000 out = 0000000000000000 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000000 out = 0000000000000001 overflow = 0
# in1 = 0000000000000001 in2 = 0000000000000001 out = 0000000000000010 overflow = 0
# in1 = 0000000000000010 in2 = 0000000000000001 out = 0000000000000011 overflow = 0
# in1 = 0000000011000111 in2 = 0000000001100001 out = 0000000100101000 overflow = 0
# in1 = 0000000010000001 in2 = 0000000000000000 out = 0000000010000001 overflow = 0
# in1 = 1111111111111111 in2 = 1111111111111111 out = 1111111111111110 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000001 out = 0000000000000000 overflow = 1
# in1 = 1111111111111111 in2 = 0000000000000000 out = 1111111111111111 overflow = 0
# wave zoom full
# 0 ps
# 42 ps
# End time: 15:44:21 on Nov 05,2020, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
