#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat May  4 21:49:41 2024
# Process ID: 165780
# Current directory: /home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1
# Command line: vivado -log reciever_cmpy_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source reciever_cmpy_0_0.tcl
# Log file: /home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/reciever_cmpy_0_0.vds
# Journal file: /home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/vivado.jou
# Running On: acidrain, OS: Linux, CPU Frequency: 3193.248 MHz, CPU Physical cores: 4, Host memory: 16639 MB
#-----------------------------------------------------------
source reciever_cmpy_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1322.016 ; gain = 0.027 ; free physical = 4618 ; free virtual = 11363
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: reciever_cmpy_0_0
Command: synth_design -top reciever_cmpy_0_0 -part xc7s50csga324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 165838
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2052.699 ; gain = 405.715 ; free physical = 2602 ; free virtual = 9335
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'reciever_cmpy_0_0' [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ip/reciever_cmpy_0_0/synth/reciever_cmpy_0_0.vhd:71]
WARNING: [Synth 8-3819] Generic 'RESET_POLARITY' not present in instantiated entity will be ignored
WARNING: [Synth 8-3819] Generic 'NUMBER_OF_SWITCHES' not present in instantiated entity will be ignored
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: spartan7 - type: string 
	Parameter C_XDEVICE bound to: xc7s50 - type: string 
	Parameter C_A_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 24 - type: integer 
	Parameter C_OUT_WIDTH bound to: 24 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 0 - type: integer 
	Parameter HAS_NEGATE bound to: 0 - type: integer 
	Parameter SINGLE_OUTPUT bound to: 0 - type: integer 
	Parameter ROUND bound to: 0 - type: integer 
	Parameter USE_DSP_CASCADES bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CTRL_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_CTRL_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_S_AXIS_A_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_S_AXIS_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_B_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_S_AXIS_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXIS_CTRL_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_S_AXIS_CTRL_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 48 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'cmpy_v6_0_22' declared at '/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ipshared/e6be/hdl/cmpy_v6_0_vh_rfs.vhd:15255' bound to instance 'U0' of component 'cmpy_v6_0_22' [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ip/reciever_cmpy_0_0/synth/reciever_cmpy_0_0.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'reciever_cmpy_0_0' (0#1) [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ip/reciever_cmpy_0_0/synth/reciever_cmpy_0_0.vhd:71]
WARNING: [Synth 8-3301] Unused top level parameter/generic RESET_POLARITY
WARNING: [Synth 8-3301] Unused top level parameter/generic NUMBER_OF_SWITCHES
WARNING: [Synth 8-7129] Port CLK in module cmpy_v6_0_22_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SUBTRACT in module dsp__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module cmpy_v6_0_22_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module cmpy_v6_0_22_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SUBTRACT in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_19_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_19_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_19_delay_line__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRY_IN in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module cmpy_v6_0_22_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEGATE_R in module input_negation is either unconnected or has no load
WARNING: [Synth 8-7129] Port NEGATE_I in module input_negation is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module input_negation is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module input_negation is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module input_negation is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module cmpy_v6_0_22_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_CY in module cmpy_v6_0_22_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SO_START in module cmpy_v6_0_22_synth is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module cmpy_v6_0_22_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tvalid in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[7] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[6] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[5] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[4] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[3] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[2] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[1] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_dout_tready in module cmpy_v6_0_22_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2244.668 ; gain = 597.684 ; free physical = 2378 ; free virtual = 9112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2262.480 ; gain = 615.496 ; free physical = 2378 ; free virtual = 9112
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2262.480 ; gain = 615.496 ; free physical = 2378 ; free virtual = 9112
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2268.418 ; gain = 0.000 ; free physical = 2371 ; free virtual = 9104
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ip/reciever_cmpy_0_0/reciever_cmpy_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.gen/sources_1/bd/reciever/ip/reciever_cmpy_0_0/reciever_cmpy_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.355 ; gain = 0.000 ; free physical = 2368 ; free virtual = 9100
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2342.391 ; gain = 0.000 ; free physical = 2368 ; free virtual = 9100
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2355 ; free virtual = 9092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2355 ; free virtual = 9092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2355 ; free virtual = 9092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2352 ; free virtual = 9090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclken in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tvalid in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tuser[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tlast in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[7] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[6] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[5] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[4] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[3] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[2] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[1] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_ctrl_tdata[0] in module cmpy_v6_0_22_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_dout_tready in module cmpy_v6_0_22_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2355 ; free virtual = 9093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2611 ; free virtual = 9342
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2611 ; free virtual = 9346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2605 ; free virtual = 9340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2618 ; free virtual = 9376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2618 ; free virtual = 9376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2613 ; free virtual = 9371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2613 ; free virtual = 9371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2613 ; free virtual = 9371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2613 ; free virtual = 9371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name         | DSP Mapping         | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp                 | C-(D+A*B)           | 25     | 17     | 46     | 25     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|dsp                 | (PCIN>>17-(D+A*B))' | 0      | 18     | -      | 25     | 43     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
|dsp__parameterized0 | C+D+A*B             | 25     | 17     | 0      | 25     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|dsp__parameterized0 | PCIN>>17+D+A*B      | 0      | 18     | -      | 25     | 43     | 0    | 0    | -    | 0    | 0     | 0    | 0    | 
|dsp__parameterized1 | C+D-A*B             | 25     | 17     | 46     | 25     | 17     | 0    | 0    | 0    | 0    | 0     | 0    | 0    | 
|dsp__parameterized1 | (PCIN>>17+D-A*B)'   | 0      | 18     | -      | 25     | 43     | 0    | 0    | -    | 0    | 0     | 0    | 1    | 
+--------------------+---------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     6|
|4     |LUT2    |     3|
|5     |LUT4    |     2|
|6     |LUT6    |     2|
|7     |FDRE    |    53|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2613 ; free virtual = 9371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2342.391 ; gain = 615.496 ; free physical = 2608 ; free virtual = 9366
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2342.391 ; gain = 695.406 ; free physical = 2608 ; free virtual = 9366
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2342.391 ; gain = 0.000 ; free physical = 2609 ; free virtual = 9367
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2342.391 ; gain = 0.000 ; free physical = 2921 ; free virtual = 9679
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c05a7795
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 95 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 2342.391 ; gain = 1020.375 ; free physical = 2921 ; free virtual = 9679
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1857.693; main = 1525.167; forked = 356.995
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3300.812; main = 2342.359; forked = 990.469
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.367 ; gain = 0.000 ; free physical = 2921 ; free virtual = 9679
INFO: [Common 17-1381] The checkpoint '/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/reciever_cmpy_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP reciever_cmpy_0_0, cache-ID = bcdf552d6a01760a
INFO: [Coretcl 2-1174] Renamed 14 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.367 ; gain = 0.000 ; free physical = 2925 ; free virtual = 9683
INFO: [Common 17-1381] The checkpoint '/home/benny/work/fpga/vivado/i2s2_2/Pmod-I2S2-Arty-S7-50.runs/reciever_cmpy_0_0_synth_1/reciever_cmpy_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file reciever_cmpy_0_0_utilization_synth.rpt -pb reciever_cmpy_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  4 21:50:30 2024...
