-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
-- Date        : Wed Apr 17 22:21:57 2024
-- Host        : Jasmeet running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_axi_hbicap_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_hbicap_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]_0\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_1 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_1\ : out STD_LOGIC;
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    intr2bus_rdack_reg : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    or_reduce9_out : out STD_LOGIC;
    status_done_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    \syncstages_ff_reg[3][31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Bus_RNW_reg_reg_2 : out STD_LOGIC;
    Bus_RNW_reg_reg_3 : out STD_LOGIC;
    Bus_RNW_reg_reg_4 : out STD_LOGIC;
    Bus_RNW_reg_reg_5 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\ : out STD_LOGIC;
    s_axi_ctrl_wdata_3_sp_1 : out STD_LOGIC;
    \s_axi_ctrl_wdata[31]\ : out STD_LOGIC;
    \s_axi_ctrl_wdata[5]\ : out STD_LOGIC;
    Bus_RNW_reg_reg_6 : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\ : in STD_LOGIC;
    ip2bus_wrack_resolved : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2bus_rdack_resolved : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    status_done_i_reg_0 : in STD_LOGIC;
    ip2bus_wrack_resolved_reg : in STD_LOGIC;
    intr2bus_rdack : in STD_LOGIC;
    ip2bus_rdack : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    ipbus_1 : in STD_LOGIC;
    ipbus_2 : in STD_LOGIC;
    \sz_i_reg[29]\ : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    \ip2bus_data_resolved_reg[0]\ : in STD_LOGIC;
    \ip2bus_data_resolved_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ip2bus_data_resolved_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    src_in_1 : in STD_LOGIC;
    src_in : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2_0\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_2_0\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\ : in STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    bus2ip_rnw_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder is
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \^bus_rnw_reg_reg_2\ : STD_LOGIC;
  signal \^bus_rnw_reg_reg_3\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_1\ : STD_LOGIC;
  signal \^include_dphase_timer.dpto_cnt_reg[1]\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[0]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[10]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[2]_i_3_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[4]_i_2_n_0\ : STD_LOGIC;
  signal \IP2Bus_Data[5]_i_2_n_0\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_10 : STD_LOGIC;
  signal ce_expnd_i_11 : STD_LOGIC;
  signal ce_expnd_i_12 : STD_LOGIC;
  signal ce_expnd_i_13 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_18 : STD_LOGIC;
  signal ce_expnd_i_19 : STD_LOGIC;
  signal ce_expnd_i_2 : STD_LOGIC;
  signal ce_expnd_i_20 : STD_LOGIC;
  signal ce_expnd_i_21 : STD_LOGIC;
  signal ce_expnd_i_22 : STD_LOGIC;
  signal ce_expnd_i_23 : STD_LOGIC;
  signal ce_expnd_i_3 : STD_LOGIC;
  signal ce_expnd_i_4 : STD_LOGIC;
  signal ce_expnd_i_5 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \ip2bus_data_resolved[31]_i_3_n_0\ : STD_LOGIC;
  signal ip2bus_wrack_resolved_i_2_n_0 : STD_LOGIC;
  signal ip2bus_wrack_resolved_i_4_n_0 : STD_LOGIC;
  signal ip2bus_wrack_resolved_i_5_n_0 : STD_LOGIC;
  signal ip2bus_wrack_resolved_i_6_n_0 : STD_LOGIC;
  signal ipbus_1_i_2_n_0 : STD_LOGIC;
  signal ipbus_1_i_3_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_19_in : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal p_21_in : STD_LOGIC;
  signal p_22_in : STD_LOGIC;
  signal p_23_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_0 : STD_LOGIC;
  signal pselect_hit_i_1 : STD_LOGIC;
  signal s_axi_ctrl_wdata_3_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \IP2Bus_Data[0]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \IP2Bus_Data[10]_i_4\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \IP2Bus_Data[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \IP2Bus_Data[12]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \IP2Bus_Data[2]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \IP2Bus_Data[30]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \IP2Bus_Data[31]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \IP2Bus_Data[3]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \IP2Bus_Data[6]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of IP2Bus_RdAck_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of IP2Bus_WrAck_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of busip_1_i_1 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \cr_i[2]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \cr_i[4]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \cr_i[5]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of intr2bus_rdack_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of intr2bus_wrack_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ip2bus_data_resolved[31]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ip2bus_rdack_resolved_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ipbus_1_i_1 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ipbus_1_i_3 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of ipif_glbl_irpt_enable_reg_i_1 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of irpt_rdack_d1_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \pipe_size_i[4]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of status_done_i_i_2 : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \sz_i[29]_i_1\ : label is "soft_lutpair110";
begin
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  Bus_RNW_reg_reg_2 <= \^bus_rnw_reg_reg_2\;
  Bus_RNW_reg_reg_3 <= \^bus_rnw_reg_reg_3\;
  \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\ <= \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\;
  \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]_0\ <= \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\;
  \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]_0\ <= \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\;
  \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]_0\ <= \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_1\;
  \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\ <= \^include_dphase_timer.dpto_cnt_reg[1]\;
  s_axi_ctrl_wdata_3_sp_1 <= s_axi_ctrl_wdata_3_sn_1;
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => bus2ip_rnw_i,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => pselect_hit_i_1,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => ce_expnd_i_23
    );
\GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_23,
      Q => p_23_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => ce_expnd_i_13
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_13,
      Q => p_13_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => pselect_hit_i_1,
      O => ce_expnd_i_12
    );
\GEN_BKEND_CE_REGISTERS[11].ce_out_i_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_12,
      Q => p_12_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => ce_expnd_i_11
    );
\GEN_BKEND_CE_REGISTERS[12].ce_out_i_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_11,
      Q => p_11_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[13].ce_out_i[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => pselect_hit_i_1,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => ce_expnd_i_10
    );
\GEN_BKEND_CE_REGISTERS[13].ce_out_i_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_10,
      Q => p_10_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[14].ce_out_i[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[14].ce_out_i_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_1,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6),
      I2 => Q,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5),
      O => pselect_hit_i_1
    );
\GEN_BKEND_CE_REGISTERS[15].ce_out_i_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \GEN_BKEND_CE_REGISTERS[15].ce_out_i[15]_i_1_n_0\,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_0,
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I3 => pselect_hit_i_0,
      O => ce_expnd_i_5
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_5,
      Q => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => pselect_hit_i_0,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_4
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_4,
      Q => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_22
    );
\GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_22,
      Q => p_22_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => ce_expnd_i_3
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_3,
      Q => p_3_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[21].ce_out_i[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_0,
      O => ce_expnd_i_2
    );
\GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_2,
      Q => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[22].ce_out_i[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I2 => pselect_hit_i_0,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFFFFCFFFEF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\,
      I1 => ip2bus_wrack_resolved,
      I2 => s_axi_aresetn,
      I3 => ip2bus_rdack_resolved,
      I4 => \^include_dphase_timer.dpto_cnt_reg[1]\,
      I5 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pselect_hit_i_0,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => Q,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => pselect_hit_i_0
    );
\GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => ce_expnd_i_21
    );
\GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_21,
      Q => p_21_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I4 => pselect_hit_i_1,
      O => ce_expnd_i_20
    );
\GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_20,
      Q => p_20_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I2 => pselect_hit_i_1,
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      O => ce_expnd_i_19
    );
\GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_19,
      Q => p_19_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => pselect_hit_i_1,
      O => ce_expnd_i_18
    );
\GEN_BKEND_CE_REGISTERS[5].ce_out_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_18,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I4 => pselect_hit_i_1,
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[6].ce_out_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => pselect_hit_i_1,
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[7].ce_out_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => pselect_hit_i_1,
      I1 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2),
      I1 => pselect_hit_i_1,
      I2 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0),
      I3 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1),
      I4 => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[9].ce_out_i_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => irpt_wrack_d1,
      O => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_1\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFDC"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_1\,
      I1 => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      I2 => s_axi_ctrl_wdata(0),
      I3 => p_1_in1_in,
      O => \syncstages_ff_reg[3]\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF73"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_1\,
      I1 => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\,
      I2 => s_axi_ctrl_wdata(1),
      I3 => p_1_in_0,
      O => s_axi_ctrl_wdata_3_sn_1
    );
\IP2Bus_Data[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0404040"
    )
        port map (
      I0 => wr_data_count(0),
      I1 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => rd_data_count(0),
      I4 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      I5 => \IP2Bus_Data[0]_i_2_n_0\,
      O => \syncstages_ff_reg[3][31]\(0)
    );
\IP2Bus_Data[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(0),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \sz_i_reg[29]\,
      I4 => p_3_in,
      I5 => \IP2Bus_Data[0]_i_3_n_0\,
      O => \IP2Bus_Data[0]_i_2_n_0\
    );
\IP2Bus_Data[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I1 => \IP2Bus_Data[0]_i_2_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(0),
      O => \IP2Bus_Data[0]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_3\,
      I1 => \IP2Bus_Data_reg[10]\(3),
      I2 => \IP2Bus_Data_reg[29]\(7),
      I3 => \IP2Bus_Data[10]_i_3_n_0\,
      I4 => \IP2Bus_Data_reg[31]\(7),
      I5 => \^bus_rnw_reg_reg_2\,
      O => \syncstages_ff_reg[3][31]\(7)
    );
\IP2Bus_Data[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      O => \^bus_rnw_reg_reg_3\
    );
\IP2Bus_Data[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      O => \IP2Bus_Data[10]_i_3_n_0\
    );
\IP2Bus_Data[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      O => \^bus_rnw_reg_reg_2\
    );
\IP2Bus_Data[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(8),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(8),
      O => \syncstages_ff_reg[3][31]\(8)
    );
\IP2Bus_Data[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(9),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(9),
      O => \syncstages_ff_reg[3][31]\(9)
    );
\IP2Bus_Data[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(10),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(10),
      O => \syncstages_ff_reg[3][31]\(10)
    );
\IP2Bus_Data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(11),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(11),
      O => \syncstages_ff_reg[3][31]\(11)
    );
\IP2Bus_Data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(12),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(12),
      O => \syncstages_ff_reg[3][31]\(12)
    );
\IP2Bus_Data[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(13),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(13),
      O => \syncstages_ff_reg[3][31]\(13)
    );
\IP2Bus_Data[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(14),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(14),
      O => \syncstages_ff_reg[3][31]\(14)
    );
\IP2Bus_Data[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(15),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(15),
      O => \syncstages_ff_reg[3][31]\(15)
    );
\IP2Bus_Data[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(16),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(16),
      O => \syncstages_ff_reg[3][31]\(16)
    );
\IP2Bus_Data[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(17),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(17),
      O => \syncstages_ff_reg[3][31]\(17)
    );
\IP2Bus_Data[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(18),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(18),
      O => \syncstages_ff_reg[3][31]\(18)
    );
\IP2Bus_Data[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(19),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(19),
      O => \syncstages_ff_reg[3][31]\(19)
    );
\IP2Bus_Data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(20),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(20),
      O => \syncstages_ff_reg[3][31]\(20)
    );
\IP2Bus_Data[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(21),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(21),
      O => \syncstages_ff_reg[3][31]\(21)
    );
\IP2Bus_Data[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(22),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(22),
      O => \syncstages_ff_reg[3][31]\(22)
    );
\IP2Bus_Data[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(23),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(23),
      O => \syncstages_ff_reg[3][31]\(23)
    );
\IP2Bus_Data[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(24),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(24),
      O => \syncstages_ff_reg[3][31]\(24)
    );
\IP2Bus_Data[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(25),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(25),
      O => \syncstages_ff_reg[3][31]\(25)
    );
\IP2Bus_Data[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I1 => \IP2Bus_Data_reg[31]\(26),
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(26),
      O => \syncstages_ff_reg[3][31]\(26)
    );
\IP2Bus_Data[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0404040"
    )
        port map (
      I0 => wr_data_count(1),
      I1 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => rd_data_count(1),
      I4 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      I5 => \IP2Bus_Data[2]_i_2_n_0\,
      O => \syncstages_ff_reg[3][31]\(1)
    );
\IP2Bus_Data[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0808080"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \IP2Bus_Data_reg[2]\,
      I4 => p_3_in,
      I5 => \IP2Bus_Data[2]_i_3_n_0\,
      O => \IP2Bus_Data[2]_i_2_n_0\
    );
\IP2Bus_Data[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0808080"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I1 => \IP2Bus_Data[2]_i_2_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I4 => \IP2Bus_Data_reg[29]\(1),
      O => \IP2Bus_Data[2]_i_3_n_0\
    );
\IP2Bus_Data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(27),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^bus_rnw_reg_reg_0\,
      O => \syncstages_ff_reg[3][31]\(27)
    );
\IP2Bus_Data[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \IP2Bus_Data_reg[31]\(28),
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^bus_rnw_reg_reg_0\,
      O => \syncstages_ff_reg[3][31]\(28)
    );
\IP2Bus_Data[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      O => Bus_RNW_reg_reg_5
    );
\IP2Bus_Data[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0404040"
    )
        port map (
      I0 => wr_data_count(2),
      I1 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => rd_data_count(2),
      I4 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      I5 => \IP2Bus_Data[4]_i_2_n_0\,
      O => \syncstages_ff_reg[3][31]\(2)
    );
\IP2Bus_Data[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_2\,
      I1 => \IP2Bus_Data_reg[31]\(2),
      I2 => \IP2Bus_Data_reg[29]\(2),
      I3 => \IP2Bus_Data[10]_i_3_n_0\,
      I4 => src_in_1,
      I5 => \^bus_rnw_reg_reg_3\,
      O => \IP2Bus_Data[4]_i_2_n_0\
    );
\IP2Bus_Data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0404040"
    )
        port map (
      I0 => wr_data_count(3),
      I1 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => rd_data_count(3),
      I4 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      I5 => \IP2Bus_Data[5]_i_2_n_0\,
      O => \syncstages_ff_reg[3][31]\(3)
    );
\IP2Bus_Data[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_2\,
      I1 => \IP2Bus_Data_reg[31]\(3),
      I2 => \IP2Bus_Data_reg[29]\(3),
      I3 => \IP2Bus_Data[10]_i_3_n_0\,
      I4 => src_in,
      I5 => \^bus_rnw_reg_reg_3\,
      O => \IP2Bus_Data[5]_i_2_n_0\
    );
\IP2Bus_Data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      O => Bus_RNW_reg_reg_4
    );
\IP2Bus_Data[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_2\,
      I1 => \IP2Bus_Data_reg[31]\(4),
      I2 => \IP2Bus_Data_reg[10]\(0),
      I3 => \^bus_rnw_reg_reg_3\,
      I4 => \IP2Bus_Data_reg[29]\(4),
      I5 => \IP2Bus_Data[10]_i_3_n_0\,
      O => \syncstages_ff_reg[3][31]\(4)
    );
\IP2Bus_Data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_2\,
      I1 => \IP2Bus_Data_reg[31]\(5),
      I2 => \IP2Bus_Data_reg[10]\(1),
      I3 => \^bus_rnw_reg_reg_3\,
      I4 => \IP2Bus_Data_reg[29]\(5),
      I5 => \IP2Bus_Data[10]_i_3_n_0\,
      O => \syncstages_ff_reg[3][31]\(5)
    );
\IP2Bus_Data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_2\,
      I1 => \IP2Bus_Data_reg[31]\(6),
      I2 => \IP2Bus_Data_reg[10]\(2),
      I3 => \^bus_rnw_reg_reg_3\,
      I4 => \IP2Bus_Data_reg[29]\(6),
      I5 => \IP2Bus_Data[10]_i_3_n_0\,
      O => \syncstages_ff_reg[3][31]\(6)
    );
IP2Bus_RdAck_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000D000"
    )
        port map (
      I0 => ipbus_1_i_2_n_0,
      I1 => p_7_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => ipbus_1,
      I4 => ipbus_2,
      O => IP2Bus_RdAck0
    );
IP2Bus_WrAck_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000D"
    )
        port map (
      I0 => ipbus_1_i_2_n_0,
      I1 => p_7_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => busip_1,
      O => IP2Bus_WrAck0
    );
busip_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_7_in,
      I2 => ipbus_1_i_2_n_0,
      O => Bus_RNW_reg_reg_6
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I2 => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      I3 => \cr_i_reg[2]\,
      O => Bus_RNW_reg_reg_1
    );
\cr_i[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => bus2ip_wrce(0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_ctrl_wdata(2),
      I1 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => src_in,
      O => \s_axi_ctrl_wdata[5]\
    );
intr2bus_rdack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444440"
    )
        port map (
      I0 => irpt_rdack_d1,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_13_in,
      I3 => p_16_in,
      I4 => p_15_in,
      O => intr2bus_rdack0
    );
intr2bus_wrack_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05050504"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => p_16_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => p_15_in,
      I4 => p_13_in,
      O => interrupt_wrce_strb
    );
\ip2bus_data_resolved[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => \ip2bus_data_resolved_reg[0]\,
      I1 => p_13_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \ip2bus_data_resolved_reg[3]\(0),
      I4 => p_15_in,
      I5 => \ip2bus_data_resolved_reg[31]\(0),
      O => D(0)
    );
\ip2bus_data_resolved[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => p_13_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \ip2bus_data_resolved_reg[3]\(1),
      I4 => p_15_in,
      I5 => \ip2bus_data_resolved_reg[31]\(1),
      O => D(1)
    );
\ip2bus_data_resolved[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => p_1_in1_in,
      I1 => p_13_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \ip2bus_data_resolved_reg[3]\(2),
      I4 => p_15_in,
      I5 => \ip2bus_data_resolved_reg[31]\(2),
      O => D(2)
    );
\ip2bus_data_resolved[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ip2bus_data_resolved[31]_i_3_n_0\,
      O => SR(0)
    );
\ip2bus_data_resolved[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABAAAAAAAAAAA"
    )
        port map (
      I0 => \ip2bus_data_resolved_reg[31]\(4),
      I1 => p_15_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => p_0_in(0),
      I4 => p_13_in,
      I5 => p_16_in,
      O => D(4)
    );
\ip2bus_data_resolved[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888880888"
    )
        port map (
      I0 => s_axi_aresetn,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => ip2bus_wrack_resolved_i_2_n_0,
      I3 => ipbus_1_i_2_n_0,
      I4 => p_16_in,
      I5 => p_15_in,
      O => \ip2bus_data_resolved[31]_i_3_n_0\
    );
\ip2bus_data_resolved[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => p_1_in_0,
      I1 => p_13_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \ip2bus_data_resolved_reg[3]\(3),
      I4 => p_15_in,
      I5 => \ip2bus_data_resolved_reg[31]\(3),
      O => D(3)
    );
ip2bus_rdack_resolved_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \ip2bus_data_resolved[31]_i_3_n_0\,
      I1 => intr2bus_rdack,
      I2 => ip2bus_rdack,
      O => intr2bus_rdack_reg
    );
ip2bus_wrack_resolved_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000EF00FF"
    )
        port map (
      I0 => p_15_in,
      I1 => p_16_in,
      I2 => ipbus_1_i_2_n_0,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => ip2bus_wrack_resolved_i_2_n_0,
      I5 => ip2bus_wrack_resolved_reg,
      O => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\
    );
ip2bus_wrack_resolved_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => ip2bus_wrack_resolved_i_4_n_0,
      I1 => ip2bus_wrack_resolved_i_5_n_0,
      I2 => ip2bus_wrack_resolved_i_6_n_0,
      I3 => p_11_in,
      I4 => p_17_in,
      I5 => p_13_in,
      O => ip2bus_wrack_resolved_i_2_n_0
    );
ip2bus_wrack_resolved_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_10_in,
      I1 => p_7_in,
      I2 => p_14_in,
      I3 => p_8_in,
      O => ip2bus_wrack_resolved_i_4_n_0
    );
ip2bus_wrack_resolved_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_21_in,
      I1 => p_12_in,
      I2 => p_20_in,
      I3 => p_18_in,
      O => ip2bus_wrack_resolved_i_5_n_0
    );
ip2bus_wrack_resolved_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_23_in,
      I1 => p_19_in,
      I2 => p_22_in,
      I3 => p_9_in,
      O => ip2bus_wrack_resolved_i_6_n_0
    );
\ip_irpt_enable_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_13_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => bus2ip_wrce(1)
    );
ipbus_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_7_in,
      I2 => ipbus_1_i_2_n_0,
      O => or_reduce9_out
    );
ipbus_1_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_6_in,
      I2 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I3 => ipbus_1_i_3_n_0,
      O => ipbus_1_i_2_n_0
    );
ipbus_1_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[21].ce_out_i_reg[21]_0\,
      I1 => \GEN_BKEND_CE_REGISTERS[23].ce_out_i_reg_n_0_[23]\,
      I2 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I3 => \^gen_bkend_ce_registers[22].ce_out_i_reg[22]_0\,
      O => ipbus_1_i_3_n_0
    );
ipif_glbl_irpt_enable_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_ctrl_wdata(4),
      I1 => p_16_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => p_0_in(0),
      O => \s_axi_ctrl_wdata[31]\
    );
irpt_rdack_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_13_in,
      I2 => p_16_in,
      I3 => p_15_in,
      O => irpt_rdack
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3332"
    )
        port map (
      I0 => p_16_in,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_15_in,
      I3 => p_13_in,
      O => irpt_wrack
    );
\pipe_size_i[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s_axi_ctrl_wdata(3),
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      O => E(0)
    );
s_axi_ctrl_wready_INST_0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(1),
      I1 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(0),
      I2 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(3),
      I3 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(4),
      I4 => \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(2),
      O => \^include_dphase_timer.dpto_cnt_reg[1]\
    );
status_done_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      I1 => status_done_i_reg_0,
      I2 => \^gen_bkend_ce_registers[19].ce_out_i_reg[19]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      O => \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_1\
    );
\sz_i[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \sz_i_reg[29]\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => \^gen_bkend_ce_registers[18].ce_out_i_reg[18]_0\,
      O => status_done_i_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interrupt_control is
  port (
    irpt_wrack_d1 : out STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    intr2bus_wrack : out STD_LOGIC;
    irpt_rdack_d1 : out STD_LOGIC;
    intr2bus_rdack : out STD_LOGIC;
    p_0_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    ip2intc_irpt_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    intr_rst : in STD_LOGIC;
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_1\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]_0\ : in STD_LOGIC;
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]_0\ : in STD_LOGIC;
    interrupt_wrce_strb : in STD_LOGIC;
    irpt_rdack : in STD_LOGIC;
    intr2bus_rdack0 : in STD_LOGIC;
    ipif_glbl_irpt_enable_reg_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interrupt_control;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_interrupt_control is
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ip2intc_irpt_i_2_n_0 : STD_LOGIC;
  signal \^p_0_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  Q(3 downto 0) <= \^q\(3 downto 0);
  p_0_in(0) <= \^p_0_in\(0);
  p_1_in <= \^p_1_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_1\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]_0\,
      Q => \^p_1_in4_in\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]_0\,
      Q => \^p_1_in1_in\,
      R => intr_rst
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]_0\,
      Q => \^p_1_in\,
      R => intr_rst
    );
intr2bus_rdack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => intr2bus_rdack0,
      Q => intr2bus_rdack,
      R => intr_rst
    );
intr2bus_wrack_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => interrupt_wrce_strb,
      Q => intr2bus_wrack,
      R => intr_rst
    );
ip2intc_irpt_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA888A888A888"
    )
        port map (
      I0 => \^p_0_in\(0),
      I1 => ip2intc_irpt_i_2_n_0,
      I2 => \^q\(1),
      I3 => \^p_1_in4_in\,
      I4 => \^q\(2),
      I5 => \^p_1_in1_in\,
      O => ip2intc_irpt_o
    );
ip2intc_irpt_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^p_1_in\,
      I2 => \^q\(0),
      I3 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => ip2intc_irpt_i_2_n_0
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_ctrl_wdata(0),
      Q => \^q\(0),
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_ctrl_wdata(1),
      Q => \^q\(1),
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_ctrl_wdata(2),
      Q => \^q\(2),
      R => intr_rst
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_ctrl_wdata(3),
      Q => \^q\(3),
      R => intr_rst
    );
ipif_glbl_irpt_enable_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ipif_glbl_irpt_enable_reg_reg_0,
      Q => \^p_0_in\(0),
      R => intr_rst
    );
irpt_rdack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_rdack,
      Q => irpt_rdack_d1,
      R => intr_rst
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => intr_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single : entity is "ARRAY_SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single is
  signal async_path_bit : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][5]\ : label is "ARRAY_SINGLE";
begin
  dest_out(5 downto 0) <= \syncstages_ff[3]\(5 downto 0);
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => async_path_bit(5)
    );
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\src_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(3),
      Q => async_path_bit(3),
      R => '0'
    );
\src_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(4),
      Q => async_path_bit(4),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(4),
      Q => \syncstages_ff[2]\(4),
      R => '0'
    );
\syncstages_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(5),
      Q => \syncstages_ff[2]\(5),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(3),
      Q => \syncstages_ff[3]\(3),
      R => '0'
    );
\syncstages_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(4),
      Q => \syncstages_ff[3]\(4),
      R => '0'
    );
\syncstages_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(5),
      Q => \syncstages_ff[3]\(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 29 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is 30;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized1\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][9]\ : label is "ARRAY_SINGLE";
begin
  dest_out(29 downto 0) <= \syncstages_ff[3]\(29 downto 0);
\src_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(0),
      Q => async_path_bit(0),
      R => '0'
    );
\src_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(10),
      Q => async_path_bit(10),
      R => '0'
    );
\src_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(11),
      Q => async_path_bit(11),
      R => '0'
    );
\src_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(12),
      Q => async_path_bit(12),
      R => '0'
    );
\src_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(13),
      Q => async_path_bit(13),
      R => '0'
    );
\src_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(14),
      Q => async_path_bit(14),
      R => '0'
    );
\src_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(15),
      Q => async_path_bit(15),
      R => '0'
    );
\src_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(16),
      Q => async_path_bit(16),
      R => '0'
    );
\src_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(17),
      Q => async_path_bit(17),
      R => '0'
    );
\src_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(18),
      Q => async_path_bit(18),
      R => '0'
    );
\src_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(19),
      Q => async_path_bit(19),
      R => '0'
    );
\src_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(1),
      Q => async_path_bit(1),
      R => '0'
    );
\src_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(20),
      Q => async_path_bit(20),
      R => '0'
    );
\src_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(21),
      Q => async_path_bit(21),
      R => '0'
    );
\src_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(22),
      Q => async_path_bit(22),
      R => '0'
    );
\src_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(23),
      Q => async_path_bit(23),
      R => '0'
    );
\src_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(24),
      Q => async_path_bit(24),
      R => '0'
    );
\src_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(25),
      Q => async_path_bit(25),
      R => '0'
    );
\src_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(26),
      Q => async_path_bit(26),
      R => '0'
    );
\src_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(27),
      Q => async_path_bit(27),
      R => '0'
    );
\src_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(28),
      Q => async_path_bit(28),
      R => '0'
    );
\src_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(29),
      Q => async_path_bit(29),
      R => '0'
    );
\src_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(2),
      Q => async_path_bit(2),
      R => '0'
    );
\src_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(3),
      Q => async_path_bit(3),
      R => '0'
    );
\src_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(4),
      Q => async_path_bit(4),
      R => '0'
    );
\src_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(5),
      Q => async_path_bit(5),
      R => '0'
    );
\src_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(6),
      Q => async_path_bit(6),
      R => '0'
    );
\src_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(7),
      Q => async_path_bit(7),
      R => '0'
    );
\src_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(8),
      Q => async_path_bit(8),
      R => '0'
    );
\src_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in(9),
      Q => async_path_bit(9),
      R => '0'
    );
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(22),
      Q => \syncstages_ff[0]\(22),
      R => '0'
    );
\syncstages_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(23),
      Q => \syncstages_ff[0]\(23),
      R => '0'
    );
\syncstages_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(24),
      Q => \syncstages_ff[0]\(24),
      R => '0'
    );
\syncstages_ff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(25),
      Q => \syncstages_ff[0]\(25),
      R => '0'
    );
\syncstages_ff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(26),
      Q => \syncstages_ff[0]\(26),
      R => '0'
    );
\syncstages_ff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(27),
      Q => \syncstages_ff[0]\(27),
      R => '0'
    );
\syncstages_ff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(28),
      Q => \syncstages_ff[0]\(28),
      R => '0'
    );
\syncstages_ff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(29),
      Q => \syncstages_ff[0]\(29),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(22),
      Q => \syncstages_ff[1]\(22),
      R => '0'
    );
\syncstages_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(23),
      Q => \syncstages_ff[1]\(23),
      R => '0'
    );
\syncstages_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(24),
      Q => \syncstages_ff[1]\(24),
      R => '0'
    );
\syncstages_ff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(25),
      Q => \syncstages_ff[1]\(25),
      R => '0'
    );
\syncstages_ff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(26),
      Q => \syncstages_ff[1]\(26),
      R => '0'
    );
\syncstages_ff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(27),
      Q => \syncstages_ff[1]\(27),
      R => '0'
    );
\syncstages_ff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(28),
      Q => \syncstages_ff[1]\(28),
      R => '0'
    );
\syncstages_ff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(29),
      Q => \syncstages_ff[1]\(29),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(10),
      Q => \syncstages_ff[2]\(10),
      R => '0'
    );
\syncstages_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(11),
      Q => \syncstages_ff[2]\(11),
      R => '0'
    );
\syncstages_ff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(12),
      Q => \syncstages_ff[2]\(12),
      R => '0'
    );
\syncstages_ff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(13),
      Q => \syncstages_ff[2]\(13),
      R => '0'
    );
\syncstages_ff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(14),
      Q => \syncstages_ff[2]\(14),
      R => '0'
    );
\syncstages_ff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(15),
      Q => \syncstages_ff[2]\(15),
      R => '0'
    );
\syncstages_ff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(16),
      Q => \syncstages_ff[2]\(16),
      R => '0'
    );
\syncstages_ff_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(17),
      Q => \syncstages_ff[2]\(17),
      R => '0'
    );
\syncstages_ff_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(18),
      Q => \syncstages_ff[2]\(18),
      R => '0'
    );
\syncstages_ff_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(19),
      Q => \syncstages_ff[2]\(19),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(20),
      Q => \syncstages_ff[2]\(20),
      R => '0'
    );
\syncstages_ff_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(21),
      Q => \syncstages_ff[2]\(21),
      R => '0'
    );
\syncstages_ff_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(22),
      Q => \syncstages_ff[2]\(22),
      R => '0'
    );
\syncstages_ff_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(23),
      Q => \syncstages_ff[2]\(23),
      R => '0'
    );
\syncstages_ff_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(24),
      Q => \syncstages_ff[2]\(24),
      R => '0'
    );
\syncstages_ff_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(25),
      Q => \syncstages_ff[2]\(25),
      R => '0'
    );
\syncstages_ff_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(26),
      Q => \syncstages_ff[2]\(26),
      R => '0'
    );
\syncstages_ff_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(27),
      Q => \syncstages_ff[2]\(27),
      R => '0'
    );
\syncstages_ff_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(28),
      Q => \syncstages_ff[2]\(28),
      R => '0'
    );
\syncstages_ff_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(29),
      Q => \syncstages_ff[2]\(29),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(4),
      Q => \syncstages_ff[2]\(4),
      R => '0'
    );
\syncstages_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(5),
      Q => \syncstages_ff[2]\(5),
      R => '0'
    );
\syncstages_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(6),
      Q => \syncstages_ff[2]\(6),
      R => '0'
    );
\syncstages_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(7),
      Q => \syncstages_ff[2]\(7),
      R => '0'
    );
\syncstages_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(8),
      Q => \syncstages_ff[2]\(8),
      R => '0'
    );
\syncstages_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(9),
      Q => \syncstages_ff[2]\(9),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(10),
      Q => \syncstages_ff[3]\(10),
      R => '0'
    );
\syncstages_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(11),
      Q => \syncstages_ff[3]\(11),
      R => '0'
    );
\syncstages_ff_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(12),
      Q => \syncstages_ff[3]\(12),
      R => '0'
    );
\syncstages_ff_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(13),
      Q => \syncstages_ff[3]\(13),
      R => '0'
    );
\syncstages_ff_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(14),
      Q => \syncstages_ff[3]\(14),
      R => '0'
    );
\syncstages_ff_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(15),
      Q => \syncstages_ff[3]\(15),
      R => '0'
    );
\syncstages_ff_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(16),
      Q => \syncstages_ff[3]\(16),
      R => '0'
    );
\syncstages_ff_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(17),
      Q => \syncstages_ff[3]\(17),
      R => '0'
    );
\syncstages_ff_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(18),
      Q => \syncstages_ff[3]\(18),
      R => '0'
    );
\syncstages_ff_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(19),
      Q => \syncstages_ff[3]\(19),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(20),
      Q => \syncstages_ff[3]\(20),
      R => '0'
    );
\syncstages_ff_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(21),
      Q => \syncstages_ff[3]\(21),
      R => '0'
    );
\syncstages_ff_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(22),
      Q => \syncstages_ff[3]\(22),
      R => '0'
    );
\syncstages_ff_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(23),
      Q => \syncstages_ff[3]\(23),
      R => '0'
    );
\syncstages_ff_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(24),
      Q => \syncstages_ff[3]\(24),
      R => '0'
    );
\syncstages_ff_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(25),
      Q => \syncstages_ff[3]\(25),
      R => '0'
    );
\syncstages_ff_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(26),
      Q => \syncstages_ff[3]\(26),
      R => '0'
    );
\syncstages_ff_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(27),
      Q => \syncstages_ff[3]\(27),
      R => '0'
    );
\syncstages_ff_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(28),
      Q => \syncstages_ff[3]\(28),
      R => '0'
    );
\syncstages_ff_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(29),
      Q => \syncstages_ff[3]\(29),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(3),
      Q => \syncstages_ff[3]\(3),
      R => '0'
    );
\syncstages_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(4),
      Q => \syncstages_ff[3]\(4),
      R => '0'
    );
\syncstages_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(5),
      Q => \syncstages_ff[3]\(5),
      R => '0'
    );
\syncstages_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(6),
      Q => \syncstages_ff[3]\(6),
      R => '0'
    );
\syncstages_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(7),
      Q => \syncstages_ff[3]\(7),
      R => '0'
    );
\syncstages_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(8),
      Q => \syncstages_ff[3]\(8),
      R => '0'
    );
\syncstages_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(9),
      Q => \syncstages_ff[3]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is "xpm_cdc_array_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is 32;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ : entity is "ARRAY_SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_array_single__parameterized3\ is
  signal async_path_bit : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \syncstages_ff[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \syncstages_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \syncstages_ff[0]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[0]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[1]\ : signal is "true";
  attribute async_reg of \syncstages_ff[1]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[1]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[2]\ : signal is "true";
  attribute async_reg of \syncstages_ff[2]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[2]\ : signal is "ARRAY_SINGLE";
  signal \syncstages_ff[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute RTL_KEEP of \syncstages_ff[3]\ : signal is "true";
  attribute async_reg of \syncstages_ff[3]\ : signal is "true";
  attribute xpm_cdc of \syncstages_ff[3]\ : signal is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2][9]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][0]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][10]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][11]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][12]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][12]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][12]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][13]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][13]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][13]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][14]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][14]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][14]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][15]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][15]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][15]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][16]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][16]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][16]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][17]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][17]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][17]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][18]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][18]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][18]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][19]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][19]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][19]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][1]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][20]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][20]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][20]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][21]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][21]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][21]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][22]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][22]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][22]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][23]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][23]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][23]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][24]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][24]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][24]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][25]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][25]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][25]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][26]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][26]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][26]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][27]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][27]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][27]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][28]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][28]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][28]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][29]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][29]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][29]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][2]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][30]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][30]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][30]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][31]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][31]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][31]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][3]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][4]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][5]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][6]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][7]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][8]\ : label is "ARRAY_SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3][9]\ : label is "ARRAY_SINGLE";
begin
  async_path_bit(31 downto 0) <= src_in(31 downto 0);
  dest_out(31 downto 0) <= \syncstages_ff[3]\(31 downto 0);
\syncstages_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(0),
      Q => \syncstages_ff[0]\(0),
      R => '0'
    );
\syncstages_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(10),
      Q => \syncstages_ff[0]\(10),
      R => '0'
    );
\syncstages_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(11),
      Q => \syncstages_ff[0]\(11),
      R => '0'
    );
\syncstages_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(12),
      Q => \syncstages_ff[0]\(12),
      R => '0'
    );
\syncstages_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(13),
      Q => \syncstages_ff[0]\(13),
      R => '0'
    );
\syncstages_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(14),
      Q => \syncstages_ff[0]\(14),
      R => '0'
    );
\syncstages_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(15),
      Q => \syncstages_ff[0]\(15),
      R => '0'
    );
\syncstages_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(16),
      Q => \syncstages_ff[0]\(16),
      R => '0'
    );
\syncstages_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(17),
      Q => \syncstages_ff[0]\(17),
      R => '0'
    );
\syncstages_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(18),
      Q => \syncstages_ff[0]\(18),
      R => '0'
    );
\syncstages_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(19),
      Q => \syncstages_ff[0]\(19),
      R => '0'
    );
\syncstages_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(1),
      Q => \syncstages_ff[0]\(1),
      R => '0'
    );
\syncstages_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(20),
      Q => \syncstages_ff[0]\(20),
      R => '0'
    );
\syncstages_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(21),
      Q => \syncstages_ff[0]\(21),
      R => '0'
    );
\syncstages_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(22),
      Q => \syncstages_ff[0]\(22),
      R => '0'
    );
\syncstages_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(23),
      Q => \syncstages_ff[0]\(23),
      R => '0'
    );
\syncstages_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(24),
      Q => \syncstages_ff[0]\(24),
      R => '0'
    );
\syncstages_ff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(25),
      Q => \syncstages_ff[0]\(25),
      R => '0'
    );
\syncstages_ff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(26),
      Q => \syncstages_ff[0]\(26),
      R => '0'
    );
\syncstages_ff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(27),
      Q => \syncstages_ff[0]\(27),
      R => '0'
    );
\syncstages_ff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(28),
      Q => \syncstages_ff[0]\(28),
      R => '0'
    );
\syncstages_ff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(29),
      Q => \syncstages_ff[0]\(29),
      R => '0'
    );
\syncstages_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(2),
      Q => \syncstages_ff[0]\(2),
      R => '0'
    );
\syncstages_ff_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(30),
      Q => \syncstages_ff[0]\(30),
      R => '0'
    );
\syncstages_ff_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(31),
      Q => \syncstages_ff[0]\(31),
      R => '0'
    );
\syncstages_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(3),
      Q => \syncstages_ff[0]\(3),
      R => '0'
    );
\syncstages_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(4),
      Q => \syncstages_ff[0]\(4),
      R => '0'
    );
\syncstages_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(5),
      Q => \syncstages_ff[0]\(5),
      R => '0'
    );
\syncstages_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(6),
      Q => \syncstages_ff[0]\(6),
      R => '0'
    );
\syncstages_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(7),
      Q => \syncstages_ff[0]\(7),
      R => '0'
    );
\syncstages_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(8),
      Q => \syncstages_ff[0]\(8),
      R => '0'
    );
\syncstages_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path_bit(9),
      Q => \syncstages_ff[0]\(9),
      R => '0'
    );
\syncstages_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(0),
      Q => \syncstages_ff[1]\(0),
      R => '0'
    );
\syncstages_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(10),
      Q => \syncstages_ff[1]\(10),
      R => '0'
    );
\syncstages_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(11),
      Q => \syncstages_ff[1]\(11),
      R => '0'
    );
\syncstages_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(12),
      Q => \syncstages_ff[1]\(12),
      R => '0'
    );
\syncstages_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(13),
      Q => \syncstages_ff[1]\(13),
      R => '0'
    );
\syncstages_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(14),
      Q => \syncstages_ff[1]\(14),
      R => '0'
    );
\syncstages_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(15),
      Q => \syncstages_ff[1]\(15),
      R => '0'
    );
\syncstages_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(16),
      Q => \syncstages_ff[1]\(16),
      R => '0'
    );
\syncstages_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(17),
      Q => \syncstages_ff[1]\(17),
      R => '0'
    );
\syncstages_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(18),
      Q => \syncstages_ff[1]\(18),
      R => '0'
    );
\syncstages_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(19),
      Q => \syncstages_ff[1]\(19),
      R => '0'
    );
\syncstages_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(1),
      Q => \syncstages_ff[1]\(1),
      R => '0'
    );
\syncstages_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(20),
      Q => \syncstages_ff[1]\(20),
      R => '0'
    );
\syncstages_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(21),
      Q => \syncstages_ff[1]\(21),
      R => '0'
    );
\syncstages_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(22),
      Q => \syncstages_ff[1]\(22),
      R => '0'
    );
\syncstages_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(23),
      Q => \syncstages_ff[1]\(23),
      R => '0'
    );
\syncstages_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(24),
      Q => \syncstages_ff[1]\(24),
      R => '0'
    );
\syncstages_ff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(25),
      Q => \syncstages_ff[1]\(25),
      R => '0'
    );
\syncstages_ff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(26),
      Q => \syncstages_ff[1]\(26),
      R => '0'
    );
\syncstages_ff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(27),
      Q => \syncstages_ff[1]\(27),
      R => '0'
    );
\syncstages_ff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(28),
      Q => \syncstages_ff[1]\(28),
      R => '0'
    );
\syncstages_ff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(29),
      Q => \syncstages_ff[1]\(29),
      R => '0'
    );
\syncstages_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(2),
      Q => \syncstages_ff[1]\(2),
      R => '0'
    );
\syncstages_ff_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(30),
      Q => \syncstages_ff[1]\(30),
      R => '0'
    );
\syncstages_ff_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(31),
      Q => \syncstages_ff[1]\(31),
      R => '0'
    );
\syncstages_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(3),
      Q => \syncstages_ff[1]\(3),
      R => '0'
    );
\syncstages_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(4),
      Q => \syncstages_ff[1]\(4),
      R => '0'
    );
\syncstages_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(5),
      Q => \syncstages_ff[1]\(5),
      R => '0'
    );
\syncstages_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(6),
      Q => \syncstages_ff[1]\(6),
      R => '0'
    );
\syncstages_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(7),
      Q => \syncstages_ff[1]\(7),
      R => '0'
    );
\syncstages_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(8),
      Q => \syncstages_ff[1]\(8),
      R => '0'
    );
\syncstages_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[0]\(9),
      Q => \syncstages_ff[1]\(9),
      R => '0'
    );
\syncstages_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(0),
      Q => \syncstages_ff[2]\(0),
      R => '0'
    );
\syncstages_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(10),
      Q => \syncstages_ff[2]\(10),
      R => '0'
    );
\syncstages_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(11),
      Q => \syncstages_ff[2]\(11),
      R => '0'
    );
\syncstages_ff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(12),
      Q => \syncstages_ff[2]\(12),
      R => '0'
    );
\syncstages_ff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(13),
      Q => \syncstages_ff[2]\(13),
      R => '0'
    );
\syncstages_ff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(14),
      Q => \syncstages_ff[2]\(14),
      R => '0'
    );
\syncstages_ff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(15),
      Q => \syncstages_ff[2]\(15),
      R => '0'
    );
\syncstages_ff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(16),
      Q => \syncstages_ff[2]\(16),
      R => '0'
    );
\syncstages_ff_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(17),
      Q => \syncstages_ff[2]\(17),
      R => '0'
    );
\syncstages_ff_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(18),
      Q => \syncstages_ff[2]\(18),
      R => '0'
    );
\syncstages_ff_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(19),
      Q => \syncstages_ff[2]\(19),
      R => '0'
    );
\syncstages_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(1),
      Q => \syncstages_ff[2]\(1),
      R => '0'
    );
\syncstages_ff_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(20),
      Q => \syncstages_ff[2]\(20),
      R => '0'
    );
\syncstages_ff_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(21),
      Q => \syncstages_ff[2]\(21),
      R => '0'
    );
\syncstages_ff_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(22),
      Q => \syncstages_ff[2]\(22),
      R => '0'
    );
\syncstages_ff_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(23),
      Q => \syncstages_ff[2]\(23),
      R => '0'
    );
\syncstages_ff_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(24),
      Q => \syncstages_ff[2]\(24),
      R => '0'
    );
\syncstages_ff_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(25),
      Q => \syncstages_ff[2]\(25),
      R => '0'
    );
\syncstages_ff_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(26),
      Q => \syncstages_ff[2]\(26),
      R => '0'
    );
\syncstages_ff_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(27),
      Q => \syncstages_ff[2]\(27),
      R => '0'
    );
\syncstages_ff_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(28),
      Q => \syncstages_ff[2]\(28),
      R => '0'
    );
\syncstages_ff_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(29),
      Q => \syncstages_ff[2]\(29),
      R => '0'
    );
\syncstages_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(2),
      Q => \syncstages_ff[2]\(2),
      R => '0'
    );
\syncstages_ff_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(30),
      Q => \syncstages_ff[2]\(30),
      R => '0'
    );
\syncstages_ff_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(31),
      Q => \syncstages_ff[2]\(31),
      R => '0'
    );
\syncstages_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(3),
      Q => \syncstages_ff[2]\(3),
      R => '0'
    );
\syncstages_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(4),
      Q => \syncstages_ff[2]\(4),
      R => '0'
    );
\syncstages_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(5),
      Q => \syncstages_ff[2]\(5),
      R => '0'
    );
\syncstages_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(6),
      Q => \syncstages_ff[2]\(6),
      R => '0'
    );
\syncstages_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(7),
      Q => \syncstages_ff[2]\(7),
      R => '0'
    );
\syncstages_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(8),
      Q => \syncstages_ff[2]\(8),
      R => '0'
    );
\syncstages_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[1]\(9),
      Q => \syncstages_ff[2]\(9),
      R => '0'
    );
\syncstages_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(0),
      Q => \syncstages_ff[3]\(0),
      R => '0'
    );
\syncstages_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(10),
      Q => \syncstages_ff[3]\(10),
      R => '0'
    );
\syncstages_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(11),
      Q => \syncstages_ff[3]\(11),
      R => '0'
    );
\syncstages_ff_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(12),
      Q => \syncstages_ff[3]\(12),
      R => '0'
    );
\syncstages_ff_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(13),
      Q => \syncstages_ff[3]\(13),
      R => '0'
    );
\syncstages_ff_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(14),
      Q => \syncstages_ff[3]\(14),
      R => '0'
    );
\syncstages_ff_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(15),
      Q => \syncstages_ff[3]\(15),
      R => '0'
    );
\syncstages_ff_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(16),
      Q => \syncstages_ff[3]\(16),
      R => '0'
    );
\syncstages_ff_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(17),
      Q => \syncstages_ff[3]\(17),
      R => '0'
    );
\syncstages_ff_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(18),
      Q => \syncstages_ff[3]\(18),
      R => '0'
    );
\syncstages_ff_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(19),
      Q => \syncstages_ff[3]\(19),
      R => '0'
    );
\syncstages_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(1),
      Q => \syncstages_ff[3]\(1),
      R => '0'
    );
\syncstages_ff_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(20),
      Q => \syncstages_ff[3]\(20),
      R => '0'
    );
\syncstages_ff_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(21),
      Q => \syncstages_ff[3]\(21),
      R => '0'
    );
\syncstages_ff_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(22),
      Q => \syncstages_ff[3]\(22),
      R => '0'
    );
\syncstages_ff_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(23),
      Q => \syncstages_ff[3]\(23),
      R => '0'
    );
\syncstages_ff_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(24),
      Q => \syncstages_ff[3]\(24),
      R => '0'
    );
\syncstages_ff_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(25),
      Q => \syncstages_ff[3]\(25),
      R => '0'
    );
\syncstages_ff_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(26),
      Q => \syncstages_ff[3]\(26),
      R => '0'
    );
\syncstages_ff_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(27),
      Q => \syncstages_ff[3]\(27),
      R => '0'
    );
\syncstages_ff_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(28),
      Q => \syncstages_ff[3]\(28),
      R => '0'
    );
\syncstages_ff_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(29),
      Q => \syncstages_ff[3]\(29),
      R => '0'
    );
\syncstages_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(2),
      Q => \syncstages_ff[3]\(2),
      R => '0'
    );
\syncstages_ff_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(30),
      Q => \syncstages_ff[3]\(30),
      R => '0'
    );
\syncstages_ff_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(31),
      Q => \syncstages_ff[3]\(31),
      R => '0'
    );
\syncstages_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(3),
      Q => \syncstages_ff[3]\(3),
      R => '0'
    );
\syncstages_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(4),
      Q => \syncstages_ff[3]\(4),
      R => '0'
    );
\syncstages_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(5),
      Q => \syncstages_ff[3]\(5),
      R => '0'
    );
\syncstages_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(6),
      Q => \syncstages_ff[3]\(6),
      R => '0'
    );
\syncstages_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(7),
      Q => \syncstages_ff[3]\(7),
      R => '0'
    );
\syncstages_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(8),
      Q => \syncstages_ff[3]\(8),
      R => '0'
    );
\syncstages_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \syncstages_ff[2]\(9),
      Q => \syncstages_ff[3]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  port (
    src_arst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_arst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b1";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute INV_DEF_VAL : string;
  attribute INV_DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "1'b0";
  attribute RST_ACTIVE_HIGH : integer;
  attribute RST_ACTIVE_HIGH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst : entity is "ASYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst is
  signal arststages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of arststages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of arststages_ff : signal is "true";
  attribute xpm_cdc of arststages_ff : signal is "ASYNC_RST";
  signal reset_pol : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \arststages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \arststages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[0]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[1]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[2]\ : label is "ASYNC_RST";
  attribute ASYNC_REG_boolean of \arststages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \arststages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \arststages_ff_reg[3]\ : label is "ASYNC_RST";
begin
  dest_arst <= arststages_ff(3);
\arststages_ff[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => src_arst,
      O => reset_pol
    );
\arststages_ff_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => '1',
      Q => arststages_ff(0)
    );
\arststages_ff_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(0),
      Q => arststages_ff(1)
    );
\arststages_ff_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(1),
      Q => arststages_ff(2)
    );
\arststages_ff_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '1'
    )
        port map (
      C => dest_clk,
      CE => '1',
      CLR => reset_pol,
      D => arststages_ff(2),
      Q => arststages_ff(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray : entity is "GRAY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair51";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair23";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair28";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\ is
  signal async_path : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair46";
begin
  dest_out_bin(5) <= \dest_graysync_ff[3]\(5);
  dest_out_bin(4 downto 0) <= \^dest_out_bin\(4 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \dest_graysync_ff[3]\(2),
      I2 => \dest_graysync_ff[3]\(4),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      I5 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(4),
      I4 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(5),
      Q => async_path(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair49";
begin
  dest_out_bin(6) <= \dest_graysync_ff[5]\(6);
  dest_out_bin(5 downto 0) <= \^dest_out_bin\(5 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(6),
      Q => \dest_graysync_ff[5]\(6),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(6),
      I4 => \dest_graysync_ff[5]\(4),
      I5 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(6),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(6),
      I3 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(6),
      I2 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(5),
      I1 => \dest_graysync_ff[5]\(6),
      O => \^dest_out_bin\(5)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 6;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \dest_graysync_ff[4]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[4]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[4]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[4]\ : signal is "GRAY";
  signal \dest_graysync_ff[5]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[5]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[5]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[5]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[4][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[4][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[4][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[5][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[5][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[5][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair26";
begin
  dest_out_bin(6) <= \dest_graysync_ff[5]\(6);
  dest_out_bin(5 downto 0) <= \^dest_out_bin\(5 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(0),
      Q => \dest_graysync_ff[4]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(1),
      Q => \dest_graysync_ff[4]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(2),
      Q => \dest_graysync_ff[4]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(3),
      Q => \dest_graysync_ff[4]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(4),
      Q => \dest_graysync_ff[4]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(5),
      Q => \dest_graysync_ff[4]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[3]\(6),
      Q => \dest_graysync_ff[4]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(0),
      Q => \dest_graysync_ff[5]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(1),
      Q => \dest_graysync_ff[5]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(2),
      Q => \dest_graysync_ff[5]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(3),
      Q => \dest_graysync_ff[5]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(4),
      Q => \dest_graysync_ff[5]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(5),
      Q => \dest_graysync_ff[5]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[4]\(6),
      Q => \dest_graysync_ff[5]\(6),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(1),
      I1 => \dest_graysync_ff[5]\(3),
      I2 => \dest_graysync_ff[5]\(5),
      I3 => \dest_graysync_ff[5]\(6),
      I4 => \dest_graysync_ff[5]\(4),
      I5 => \dest_graysync_ff[5]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(2),
      I1 => \dest_graysync_ff[5]\(4),
      I2 => \dest_graysync_ff[5]\(6),
      I3 => \dest_graysync_ff[5]\(5),
      I4 => \dest_graysync_ff[5]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(3),
      I1 => \dest_graysync_ff[5]\(5),
      I2 => \dest_graysync_ff[5]\(6),
      I3 => \dest_graysync_ff[5]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(4),
      I1 => \dest_graysync_ff[5]\(6),
      I2 => \dest_graysync_ff[5]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[5]\(5),
      I1 => \dest_graysync_ff[5]\(6),
      O => \^dest_out_bin\(5)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair52";
begin
  dest_out_bin(6) <= \dest_graysync_ff[3]\(6);
  dest_out_bin(5 downto 0) <= \^dest_out_bin\(5 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 6 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\ is
  signal async_path : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair29";
begin
  dest_out_bin(6) <= \dest_graysync_ff[3]\(6);
  dest_out_bin(5 downto 0) <= \^dest_out_bin\(5 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(0),
      I1 => \^dest_out_bin\(1),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(3),
      I2 => \dest_graysync_ff[3]\(5),
      I3 => \dest_graysync_ff[3]\(6),
      I4 => \dest_graysync_ff[3]\(4),
      I5 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \dest_graysync_ff[3]\(4),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(5),
      I4 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \dest_graysync_ff[3]\(5),
      I2 => \dest_graysync_ff[3]\(6),
      I3 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(4),
      I1 => \dest_graysync_ff[3]\(6),
      I2 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(5)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(6),
      Q => async_path(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in_bin : in STD_LOGIC_VECTOR ( 29 downto 0 );
    dest_clk : in STD_LOGIC;
    dest_out_bin : out STD_LOGIC_VECTOR ( 29 downto 0 )
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "xpm_cdc_gray";
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is 30;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ : entity is "GRAY";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized3\ is
  signal async_path : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \dest_graysync_ff[0]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \dest_graysync_ff[0]\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \dest_graysync_ff[0]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[0]\ : signal is "GRAY";
  signal \dest_graysync_ff[1]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[1]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[1]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[1]\ : signal is "GRAY";
  signal \dest_graysync_ff[2]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[2]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[2]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[2]\ : signal is "GRAY";
  signal \dest_graysync_ff[3]\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  attribute RTL_KEEP of \dest_graysync_ff[3]\ : signal is "true";
  attribute async_reg of \dest_graysync_ff[3]\ : signal is "true";
  attribute xpm_cdc of \dest_graysync_ff[3]\ : signal is "GRAY";
  signal \^dest_out_bin\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal gray_enc : STD_LOGIC_VECTOR ( 28 downto 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \dest_graysync_ff_reg[0][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][12]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][12]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][13]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][13]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][14]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][14]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][15]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][15]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][15]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][16]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][16]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][16]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][17]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][17]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][17]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][18]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][18]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][18]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][19]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][19]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][19]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][20]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][20]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][20]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][21]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][21]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][21]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][22]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][22]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][22]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][23]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][23]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][23]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][24]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][24]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][24]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][25]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][25]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][25]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][26]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][26]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][26]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][27]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][27]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][27]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][28]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][28]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][28]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][29]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][29]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][29]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[0][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[0][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[0][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][12]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][12]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][13]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][13]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][14]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][14]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][15]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][15]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][15]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][16]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][16]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][16]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][17]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][17]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][17]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][18]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][18]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][18]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][19]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][19]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][19]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][20]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][20]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][20]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][21]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][21]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][21]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][22]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][22]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][22]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][23]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][23]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][23]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][24]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][24]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][24]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][25]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][25]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][25]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][26]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][26]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][26]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][27]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][27]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][27]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][28]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][28]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][28]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][29]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][29]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][29]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[1][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[1][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[1][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][12]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][12]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][13]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][13]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][14]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][14]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][15]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][15]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][15]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][16]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][16]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][16]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][17]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][17]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][17]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][18]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][18]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][18]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][19]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][19]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][19]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][20]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][20]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][20]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][21]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][21]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][21]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][22]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][22]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][22]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][23]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][23]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][23]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][24]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][24]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][24]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][25]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][25]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][25]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][26]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][26]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][26]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][27]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][27]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][27]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][28]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][28]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][28]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][29]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][29]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][29]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[2][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[2][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[2][9]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][0]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][0]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][0]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][10]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][10]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][10]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][11]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][11]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][11]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][12]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][12]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][12]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][13]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][13]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][13]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][14]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][14]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][14]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][15]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][15]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][15]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][16]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][16]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][16]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][17]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][17]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][17]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][18]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][18]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][18]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][19]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][19]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][19]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][1]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][1]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][1]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][20]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][20]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][20]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][21]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][21]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][21]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][22]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][22]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][22]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][23]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][23]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][23]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][24]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][24]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][24]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][25]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][25]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][25]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][26]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][26]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][26]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][27]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][27]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][27]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][28]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][28]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][28]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][29]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][29]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][29]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][2]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][2]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][2]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][3]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][3]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][3]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][4]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][4]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][4]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][5]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][5]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][5]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][6]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][6]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][6]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][7]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][7]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][7]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][8]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][8]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][8]\ : label is "GRAY";
  attribute ASYNC_REG_boolean of \dest_graysync_ff_reg[3][9]\ : label is std.standard.true;
  attribute KEEP of \dest_graysync_ff_reg[3][9]\ : label is "true";
  attribute XPM_CDC of \dest_graysync_ff_reg[3][9]\ : label is "GRAY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \src_gray_ff[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \src_gray_ff[10]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \src_gray_ff[11]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \src_gray_ff[12]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \src_gray_ff[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \src_gray_ff[14]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_gray_ff[15]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \src_gray_ff[16]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_gray_ff[17]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \src_gray_ff[18]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_gray_ff[19]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \src_gray_ff[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \src_gray_ff[20]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_gray_ff[21]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \src_gray_ff[22]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[23]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \src_gray_ff[24]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \src_gray_ff[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \src_gray_ff[26]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \src_gray_ff[27]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \src_gray_ff[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \src_gray_ff[3]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \src_gray_ff[4]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \src_gray_ff[5]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \src_gray_ff[6]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \src_gray_ff[7]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \src_gray_ff[8]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \src_gray_ff[9]_i_1\ : label is "soft_lutpair72";
begin
  dest_out_bin(29) <= \dest_graysync_ff[3]\(29);
  dest_out_bin(28 downto 0) <= \^dest_out_bin\(28 downto 0);
\dest_graysync_ff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(0),
      Q => \dest_graysync_ff[0]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(10),
      Q => \dest_graysync_ff[0]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(11),
      Q => \dest_graysync_ff[0]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(12),
      Q => \dest_graysync_ff[0]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(13),
      Q => \dest_graysync_ff[0]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(14),
      Q => \dest_graysync_ff[0]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(15),
      Q => \dest_graysync_ff[0]\(15),
      R => '0'
    );
\dest_graysync_ff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(16),
      Q => \dest_graysync_ff[0]\(16),
      R => '0'
    );
\dest_graysync_ff_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(17),
      Q => \dest_graysync_ff[0]\(17),
      R => '0'
    );
\dest_graysync_ff_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(18),
      Q => \dest_graysync_ff[0]\(18),
      R => '0'
    );
\dest_graysync_ff_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(19),
      Q => \dest_graysync_ff[0]\(19),
      R => '0'
    );
\dest_graysync_ff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(1),
      Q => \dest_graysync_ff[0]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(20),
      Q => \dest_graysync_ff[0]\(20),
      R => '0'
    );
\dest_graysync_ff_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(21),
      Q => \dest_graysync_ff[0]\(21),
      R => '0'
    );
\dest_graysync_ff_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(22),
      Q => \dest_graysync_ff[0]\(22),
      R => '0'
    );
\dest_graysync_ff_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(23),
      Q => \dest_graysync_ff[0]\(23),
      R => '0'
    );
\dest_graysync_ff_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(24),
      Q => \dest_graysync_ff[0]\(24),
      R => '0'
    );
\dest_graysync_ff_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(25),
      Q => \dest_graysync_ff[0]\(25),
      R => '0'
    );
\dest_graysync_ff_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(26),
      Q => \dest_graysync_ff[0]\(26),
      R => '0'
    );
\dest_graysync_ff_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(27),
      Q => \dest_graysync_ff[0]\(27),
      R => '0'
    );
\dest_graysync_ff_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(28),
      Q => \dest_graysync_ff[0]\(28),
      R => '0'
    );
\dest_graysync_ff_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(29),
      Q => \dest_graysync_ff[0]\(29),
      R => '0'
    );
\dest_graysync_ff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(2),
      Q => \dest_graysync_ff[0]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(3),
      Q => \dest_graysync_ff[0]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(4),
      Q => \dest_graysync_ff[0]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(5),
      Q => \dest_graysync_ff[0]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(6),
      Q => \dest_graysync_ff[0]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(7),
      Q => \dest_graysync_ff[0]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(8),
      Q => \dest_graysync_ff[0]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => async_path(9),
      Q => \dest_graysync_ff[0]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(0),
      Q => \dest_graysync_ff[1]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(10),
      Q => \dest_graysync_ff[1]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(11),
      Q => \dest_graysync_ff[1]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(12),
      Q => \dest_graysync_ff[1]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(13),
      Q => \dest_graysync_ff[1]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(14),
      Q => \dest_graysync_ff[1]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(15),
      Q => \dest_graysync_ff[1]\(15),
      R => '0'
    );
\dest_graysync_ff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(16),
      Q => \dest_graysync_ff[1]\(16),
      R => '0'
    );
\dest_graysync_ff_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(17),
      Q => \dest_graysync_ff[1]\(17),
      R => '0'
    );
\dest_graysync_ff_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(18),
      Q => \dest_graysync_ff[1]\(18),
      R => '0'
    );
\dest_graysync_ff_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(19),
      Q => \dest_graysync_ff[1]\(19),
      R => '0'
    );
\dest_graysync_ff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(1),
      Q => \dest_graysync_ff[1]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(20),
      Q => \dest_graysync_ff[1]\(20),
      R => '0'
    );
\dest_graysync_ff_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(21),
      Q => \dest_graysync_ff[1]\(21),
      R => '0'
    );
\dest_graysync_ff_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(22),
      Q => \dest_graysync_ff[1]\(22),
      R => '0'
    );
\dest_graysync_ff_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(23),
      Q => \dest_graysync_ff[1]\(23),
      R => '0'
    );
\dest_graysync_ff_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(24),
      Q => \dest_graysync_ff[1]\(24),
      R => '0'
    );
\dest_graysync_ff_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(25),
      Q => \dest_graysync_ff[1]\(25),
      R => '0'
    );
\dest_graysync_ff_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(26),
      Q => \dest_graysync_ff[1]\(26),
      R => '0'
    );
\dest_graysync_ff_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(27),
      Q => \dest_graysync_ff[1]\(27),
      R => '0'
    );
\dest_graysync_ff_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(28),
      Q => \dest_graysync_ff[1]\(28),
      R => '0'
    );
\dest_graysync_ff_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(29),
      Q => \dest_graysync_ff[1]\(29),
      R => '0'
    );
\dest_graysync_ff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(2),
      Q => \dest_graysync_ff[1]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(3),
      Q => \dest_graysync_ff[1]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(4),
      Q => \dest_graysync_ff[1]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(5),
      Q => \dest_graysync_ff[1]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(6),
      Q => \dest_graysync_ff[1]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(7),
      Q => \dest_graysync_ff[1]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(8),
      Q => \dest_graysync_ff[1]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[0]\(9),
      Q => \dest_graysync_ff[1]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(0),
      Q => \dest_graysync_ff[2]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(10),
      Q => \dest_graysync_ff[2]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(11),
      Q => \dest_graysync_ff[2]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(12),
      Q => \dest_graysync_ff[2]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(13),
      Q => \dest_graysync_ff[2]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(14),
      Q => \dest_graysync_ff[2]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(15),
      Q => \dest_graysync_ff[2]\(15),
      R => '0'
    );
\dest_graysync_ff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(16),
      Q => \dest_graysync_ff[2]\(16),
      R => '0'
    );
\dest_graysync_ff_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(17),
      Q => \dest_graysync_ff[2]\(17),
      R => '0'
    );
\dest_graysync_ff_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(18),
      Q => \dest_graysync_ff[2]\(18),
      R => '0'
    );
\dest_graysync_ff_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(19),
      Q => \dest_graysync_ff[2]\(19),
      R => '0'
    );
\dest_graysync_ff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(1),
      Q => \dest_graysync_ff[2]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(20),
      Q => \dest_graysync_ff[2]\(20),
      R => '0'
    );
\dest_graysync_ff_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(21),
      Q => \dest_graysync_ff[2]\(21),
      R => '0'
    );
\dest_graysync_ff_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(22),
      Q => \dest_graysync_ff[2]\(22),
      R => '0'
    );
\dest_graysync_ff_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(23),
      Q => \dest_graysync_ff[2]\(23),
      R => '0'
    );
\dest_graysync_ff_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(24),
      Q => \dest_graysync_ff[2]\(24),
      R => '0'
    );
\dest_graysync_ff_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(25),
      Q => \dest_graysync_ff[2]\(25),
      R => '0'
    );
\dest_graysync_ff_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(26),
      Q => \dest_graysync_ff[2]\(26),
      R => '0'
    );
\dest_graysync_ff_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(27),
      Q => \dest_graysync_ff[2]\(27),
      R => '0'
    );
\dest_graysync_ff_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(28),
      Q => \dest_graysync_ff[2]\(28),
      R => '0'
    );
\dest_graysync_ff_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(29),
      Q => \dest_graysync_ff[2]\(29),
      R => '0'
    );
\dest_graysync_ff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(2),
      Q => \dest_graysync_ff[2]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(3),
      Q => \dest_graysync_ff[2]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(4),
      Q => \dest_graysync_ff[2]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(5),
      Q => \dest_graysync_ff[2]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(6),
      Q => \dest_graysync_ff[2]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(7),
      Q => \dest_graysync_ff[2]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(8),
      Q => \dest_graysync_ff[2]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[1]\(9),
      Q => \dest_graysync_ff[2]\(9),
      R => '0'
    );
\dest_graysync_ff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(0),
      Q => \dest_graysync_ff[3]\(0),
      R => '0'
    );
\dest_graysync_ff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(10),
      Q => \dest_graysync_ff[3]\(10),
      R => '0'
    );
\dest_graysync_ff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(11),
      Q => \dest_graysync_ff[3]\(11),
      R => '0'
    );
\dest_graysync_ff_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(12),
      Q => \dest_graysync_ff[3]\(12),
      R => '0'
    );
\dest_graysync_ff_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(13),
      Q => \dest_graysync_ff[3]\(13),
      R => '0'
    );
\dest_graysync_ff_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(14),
      Q => \dest_graysync_ff[3]\(14),
      R => '0'
    );
\dest_graysync_ff_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(15),
      Q => \dest_graysync_ff[3]\(15),
      R => '0'
    );
\dest_graysync_ff_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(16),
      Q => \dest_graysync_ff[3]\(16),
      R => '0'
    );
\dest_graysync_ff_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(17),
      Q => \dest_graysync_ff[3]\(17),
      R => '0'
    );
\dest_graysync_ff_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(18),
      Q => \dest_graysync_ff[3]\(18),
      R => '0'
    );
\dest_graysync_ff_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(19),
      Q => \dest_graysync_ff[3]\(19),
      R => '0'
    );
\dest_graysync_ff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(1),
      Q => \dest_graysync_ff[3]\(1),
      R => '0'
    );
\dest_graysync_ff_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(20),
      Q => \dest_graysync_ff[3]\(20),
      R => '0'
    );
\dest_graysync_ff_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(21),
      Q => \dest_graysync_ff[3]\(21),
      R => '0'
    );
\dest_graysync_ff_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(22),
      Q => \dest_graysync_ff[3]\(22),
      R => '0'
    );
\dest_graysync_ff_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(23),
      Q => \dest_graysync_ff[3]\(23),
      R => '0'
    );
\dest_graysync_ff_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(24),
      Q => \dest_graysync_ff[3]\(24),
      R => '0'
    );
\dest_graysync_ff_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(25),
      Q => \dest_graysync_ff[3]\(25),
      R => '0'
    );
\dest_graysync_ff_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(26),
      Q => \dest_graysync_ff[3]\(26),
      R => '0'
    );
\dest_graysync_ff_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(27),
      Q => \dest_graysync_ff[3]\(27),
      R => '0'
    );
\dest_graysync_ff_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(28),
      Q => \dest_graysync_ff[3]\(28),
      R => '0'
    );
\dest_graysync_ff_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(29),
      Q => \dest_graysync_ff[3]\(29),
      R => '0'
    );
\dest_graysync_ff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(2),
      Q => \dest_graysync_ff[3]\(2),
      R => '0'
    );
\dest_graysync_ff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(3),
      Q => \dest_graysync_ff[3]\(3),
      R => '0'
    );
\dest_graysync_ff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(4),
      Q => \dest_graysync_ff[3]\(4),
      R => '0'
    );
\dest_graysync_ff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(5),
      Q => \dest_graysync_ff[3]\(5),
      R => '0'
    );
\dest_graysync_ff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(6),
      Q => \dest_graysync_ff[3]\(6),
      R => '0'
    );
\dest_graysync_ff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(7),
      Q => \dest_graysync_ff[3]\(7),
      R => '0'
    );
\dest_graysync_ff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(8),
      Q => \dest_graysync_ff[3]\(8),
      R => '0'
    );
\dest_graysync_ff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => \dest_graysync_ff[2]\(9),
      Q => \dest_graysync_ff[3]\(9),
      R => '0'
    );
\dest_out_bin[0]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(1),
      I1 => \dest_graysync_ff[3]\(0),
      I2 => \dest_graysync_ff[3]\(2),
      I3 => \^dest_out_bin\(4),
      I4 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(0)
    );
\dest_out_bin[10]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(11),
      I1 => \dest_graysync_ff[3]\(13),
      I2 => \^dest_out_bin\(14),
      I3 => \dest_graysync_ff[3]\(12),
      I4 => \dest_graysync_ff[3]\(10),
      O => \^dest_out_bin\(10)
    );
\dest_out_bin[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(12),
      I1 => \^dest_out_bin\(14),
      I2 => \dest_graysync_ff[3]\(13),
      I3 => \dest_graysync_ff[3]\(11),
      O => \^dest_out_bin\(11)
    );
\dest_out_bin[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(13),
      I1 => \^dest_out_bin\(14),
      I2 => \dest_graysync_ff[3]\(12),
      O => \^dest_out_bin\(12)
    );
\dest_out_bin[13]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dest_out_bin\(14),
      I1 => \dest_graysync_ff[3]\(13),
      O => \^dest_out_bin\(13)
    );
\dest_out_bin[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(15),
      I1 => \dest_graysync_ff[3]\(17),
      I2 => \^dest_out_bin\(19),
      I3 => \dest_graysync_ff[3]\(18),
      I4 => \dest_graysync_ff[3]\(16),
      I5 => \dest_graysync_ff[3]\(14),
      O => \^dest_out_bin\(14)
    );
\dest_out_bin[15]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(16),
      I1 => \dest_graysync_ff[3]\(18),
      I2 => \^dest_out_bin\(19),
      I3 => \dest_graysync_ff[3]\(17),
      I4 => \dest_graysync_ff[3]\(15),
      O => \^dest_out_bin\(15)
    );
\dest_out_bin[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(17),
      I1 => \^dest_out_bin\(19),
      I2 => \dest_graysync_ff[3]\(18),
      I3 => \dest_graysync_ff[3]\(16),
      O => \^dest_out_bin\(16)
    );
\dest_out_bin[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(18),
      I1 => \^dest_out_bin\(19),
      I2 => \dest_graysync_ff[3]\(17),
      O => \^dest_out_bin\(17)
    );
\dest_out_bin[18]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dest_out_bin\(19),
      I1 => \dest_graysync_ff[3]\(18),
      O => \^dest_out_bin\(18)
    );
\dest_out_bin[19]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(20),
      I1 => \dest_graysync_ff[3]\(22),
      I2 => \^dest_out_bin\(24),
      I3 => \dest_graysync_ff[3]\(23),
      I4 => \dest_graysync_ff[3]\(21),
      I5 => \dest_graysync_ff[3]\(19),
      O => \^dest_out_bin\(19)
    );
\dest_out_bin[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(2),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[3]\(3),
      I3 => \dest_graysync_ff[3]\(1),
      O => \^dest_out_bin\(1)
    );
\dest_out_bin[20]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(21),
      I1 => \dest_graysync_ff[3]\(23),
      I2 => \^dest_out_bin\(24),
      I3 => \dest_graysync_ff[3]\(22),
      I4 => \dest_graysync_ff[3]\(20),
      O => \^dest_out_bin\(20)
    );
\dest_out_bin[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(22),
      I1 => \^dest_out_bin\(24),
      I2 => \dest_graysync_ff[3]\(23),
      I3 => \dest_graysync_ff[3]\(21),
      O => \^dest_out_bin\(21)
    );
\dest_out_bin[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(23),
      I1 => \^dest_out_bin\(24),
      I2 => \dest_graysync_ff[3]\(22),
      O => \^dest_out_bin\(22)
    );
\dest_out_bin[23]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dest_out_bin\(24),
      I1 => \dest_graysync_ff[3]\(23),
      O => \^dest_out_bin\(23)
    );
\dest_out_bin[24]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(25),
      I1 => \dest_graysync_ff[3]\(29),
      I2 => \dest_graysync_ff[3]\(27),
      I3 => \dest_graysync_ff[3]\(28),
      I4 => \dest_graysync_ff[3]\(26),
      I5 => \dest_graysync_ff[3]\(24),
      O => \^dest_out_bin\(24)
    );
\dest_out_bin[25]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(26),
      I1 => \dest_graysync_ff[3]\(28),
      I2 => \dest_graysync_ff[3]\(27),
      I3 => \dest_graysync_ff[3]\(29),
      I4 => \dest_graysync_ff[3]\(25),
      O => \^dest_out_bin\(25)
    );
\dest_out_bin[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(29),
      I1 => \dest_graysync_ff[3]\(27),
      I2 => \dest_graysync_ff[3]\(28),
      I3 => \dest_graysync_ff[3]\(26),
      O => \^dest_out_bin\(26)
    );
\dest_out_bin[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(28),
      I1 => \dest_graysync_ff[3]\(27),
      I2 => \dest_graysync_ff[3]\(29),
      O => \^dest_out_bin\(27)
    );
\dest_out_bin[28]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(29),
      I1 => \dest_graysync_ff[3]\(28),
      O => \^dest_out_bin\(28)
    );
\dest_out_bin[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(3),
      I1 => \^dest_out_bin\(4),
      I2 => \dest_graysync_ff[3]\(2),
      O => \^dest_out_bin\(2)
    );
\dest_out_bin[3]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dest_out_bin\(4),
      I1 => \dest_graysync_ff[3]\(3),
      O => \^dest_out_bin\(3)
    );
\dest_out_bin[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(5),
      I1 => \dest_graysync_ff[3]\(7),
      I2 => \^dest_out_bin\(9),
      I3 => \dest_graysync_ff[3]\(8),
      I4 => \dest_graysync_ff[3]\(6),
      I5 => \dest_graysync_ff[3]\(4),
      O => \^dest_out_bin\(4)
    );
\dest_out_bin[5]_INST_0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(6),
      I1 => \dest_graysync_ff[3]\(8),
      I2 => \^dest_out_bin\(9),
      I3 => \dest_graysync_ff[3]\(7),
      I4 => \dest_graysync_ff[3]\(5),
      O => \^dest_out_bin\(5)
    );
\dest_out_bin[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(7),
      I1 => \^dest_out_bin\(9),
      I2 => \dest_graysync_ff[3]\(8),
      I3 => \dest_graysync_ff[3]\(6),
      O => \^dest_out_bin\(6)
    );
\dest_out_bin[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(8),
      I1 => \^dest_out_bin\(9),
      I2 => \dest_graysync_ff[3]\(7),
      O => \^dest_out_bin\(7)
    );
\dest_out_bin[8]_INST_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dest_out_bin\(9),
      I1 => \dest_graysync_ff[3]\(8),
      O => \^dest_out_bin\(8)
    );
\dest_out_bin[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \dest_graysync_ff[3]\(10),
      I1 => \dest_graysync_ff[3]\(12),
      I2 => \^dest_out_bin\(14),
      I3 => \dest_graysync_ff[3]\(13),
      I4 => \dest_graysync_ff[3]\(11),
      I5 => \dest_graysync_ff[3]\(9),
      O => \^dest_out_bin\(9)
    );
\src_gray_ff[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(1),
      I1 => src_in_bin(0),
      O => gray_enc(0)
    );
\src_gray_ff[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(11),
      I1 => src_in_bin(10),
      O => gray_enc(10)
    );
\src_gray_ff[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(12),
      I1 => src_in_bin(11),
      O => gray_enc(11)
    );
\src_gray_ff[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(13),
      I1 => src_in_bin(12),
      O => gray_enc(12)
    );
\src_gray_ff[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(14),
      I1 => src_in_bin(13),
      O => gray_enc(13)
    );
\src_gray_ff[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(15),
      I1 => src_in_bin(14),
      O => gray_enc(14)
    );
\src_gray_ff[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(16),
      I1 => src_in_bin(15),
      O => gray_enc(15)
    );
\src_gray_ff[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(17),
      I1 => src_in_bin(16),
      O => gray_enc(16)
    );
\src_gray_ff[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(18),
      I1 => src_in_bin(17),
      O => gray_enc(17)
    );
\src_gray_ff[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(19),
      I1 => src_in_bin(18),
      O => gray_enc(18)
    );
\src_gray_ff[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(20),
      I1 => src_in_bin(19),
      O => gray_enc(19)
    );
\src_gray_ff[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(2),
      I1 => src_in_bin(1),
      O => gray_enc(1)
    );
\src_gray_ff[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(21),
      I1 => src_in_bin(20),
      O => gray_enc(20)
    );
\src_gray_ff[21]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(22),
      I1 => src_in_bin(21),
      O => gray_enc(21)
    );
\src_gray_ff[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(23),
      I1 => src_in_bin(22),
      O => gray_enc(22)
    );
\src_gray_ff[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(24),
      I1 => src_in_bin(23),
      O => gray_enc(23)
    );
\src_gray_ff[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(25),
      I1 => src_in_bin(24),
      O => gray_enc(24)
    );
\src_gray_ff[25]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(26),
      I1 => src_in_bin(25),
      O => gray_enc(25)
    );
\src_gray_ff[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(27),
      I1 => src_in_bin(26),
      O => gray_enc(26)
    );
\src_gray_ff[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(28),
      I1 => src_in_bin(27),
      O => gray_enc(27)
    );
\src_gray_ff[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(29),
      I1 => src_in_bin(28),
      O => gray_enc(28)
    );
\src_gray_ff[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(3),
      I1 => src_in_bin(2),
      O => gray_enc(2)
    );
\src_gray_ff[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(4),
      I1 => src_in_bin(3),
      O => gray_enc(3)
    );
\src_gray_ff[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(5),
      I1 => src_in_bin(4),
      O => gray_enc(4)
    );
\src_gray_ff[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(6),
      I1 => src_in_bin(5),
      O => gray_enc(5)
    );
\src_gray_ff[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(7),
      I1 => src_in_bin(6),
      O => gray_enc(6)
    );
\src_gray_ff[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(8),
      I1 => src_in_bin(7),
      O => gray_enc(7)
    );
\src_gray_ff[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(9),
      I1 => src_in_bin(8),
      O => gray_enc(8)
    );
\src_gray_ff[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => src_in_bin(10),
      I1 => src_in_bin(9),
      O => gray_enc(9)
    );
\src_gray_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(0),
      Q => async_path(0),
      R => '0'
    );
\src_gray_ff_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(10),
      Q => async_path(10),
      R => '0'
    );
\src_gray_ff_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(11),
      Q => async_path(11),
      R => '0'
    );
\src_gray_ff_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(12),
      Q => async_path(12),
      R => '0'
    );
\src_gray_ff_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(13),
      Q => async_path(13),
      R => '0'
    );
\src_gray_ff_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(14),
      Q => async_path(14),
      R => '0'
    );
\src_gray_ff_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(15),
      Q => async_path(15),
      R => '0'
    );
\src_gray_ff_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(16),
      Q => async_path(16),
      R => '0'
    );
\src_gray_ff_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(17),
      Q => async_path(17),
      R => '0'
    );
\src_gray_ff_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(18),
      Q => async_path(18),
      R => '0'
    );
\src_gray_ff_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(19),
      Q => async_path(19),
      R => '0'
    );
\src_gray_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(1),
      Q => async_path(1),
      R => '0'
    );
\src_gray_ff_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(20),
      Q => async_path(20),
      R => '0'
    );
\src_gray_ff_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(21),
      Q => async_path(21),
      R => '0'
    );
\src_gray_ff_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(22),
      Q => async_path(22),
      R => '0'
    );
\src_gray_ff_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(23),
      Q => async_path(23),
      R => '0'
    );
\src_gray_ff_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(24),
      Q => async_path(24),
      R => '0'
    );
\src_gray_ff_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(25),
      Q => async_path(25),
      R => '0'
    );
\src_gray_ff_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(26),
      Q => async_path(26),
      R => '0'
    );
\src_gray_ff_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(27),
      Q => async_path(27),
      R => '0'
    );
\src_gray_ff_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(28),
      Q => async_path(28),
      R => '0'
    );
\src_gray_ff_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in_bin(29),
      Q => async_path(29),
      R => '0'
    );
\src_gray_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(2),
      Q => async_path(2),
      R => '0'
    );
\src_gray_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(3),
      Q => async_path(3),
      R => '0'
    );
\src_gray_ff_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(4),
      Q => async_path(4),
      R => '0'
    );
\src_gray_ff_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(5),
      Q => async_path(5),
      R => '0'
    );
\src_gray_ff_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(6),
      Q => async_path(6),
      R => '0'
    );
\src_gray_ff_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(7),
      Q => async_path(7),
      R => '0'
    );
\src_gray_ff_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(8),
      Q => async_path(8),
      R => '0'
    );
\src_gray_ff_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => gray_enc(9),
      Q => async_path(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single : entity is "SINGLE";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__10\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__11\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__12\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__13\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__14\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__15\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__16\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__17\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ : entity is "SINGLE";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_single__18\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 4;
  attribute INIT : string;
  attribute INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst : entity is "SYNC_RST";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  port (
    src_rst : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_rst : out STD_LOGIC
  );
  attribute DEF_VAL : string;
  attribute DEF_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 4;
  attribute INIT : string;
  attribute INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 1;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "xpm_cdc_sync_rst";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ : entity is "SYNC_RST";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\ is
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SYNC_RST";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SYNC_RST";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SYNC_RST";
begin
  dest_rst <= syncstages_ff(3);
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => src_rst,
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022222222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  port (
    src_in_bin : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 : entity is "xpm_counter_updn";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8 is
  signal \^count_value_i\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_2_n_0\ : STD_LOGIC;
begin
  count_value_i(1 downto 0) <= \^count_value_i\(1 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1210222021211121"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220222022222222"
    )
        port map (
      I0 => \count_value_i[1]_i_2_n_0\,
      I1 => \count_value_i_reg[1]_0\,
      I2 => \count_value_i_reg[1]_1\(1),
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => rd_en,
      I5 => ram_empty_i,
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDBFDDDD42402222"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => ram_empty_i,
      I2 => rd_en,
      I3 => \count_value_i_reg[1]_1\(0),
      I4 => \count_value_i_reg[1]_1\(1),
      I5 => \^count_value_i\(1),
      O => \count_value_i[1]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^count_value_i\(0),
      R => '0'
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^count_value_i\(1),
      R => '0'
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => src_in_bin(0)
    );
\grdc.rd_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^count_value_i\(0),
      I1 => Q(0),
      O => DI(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair13";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair15";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_18\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_18\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_18\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_18\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair14";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair17";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_19\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_19\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_19\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_19\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair55";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[6]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[6]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I3 => \^q\(4),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(3),
      O => \count_value_i_reg[3]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(4),
      O => \count_value_i_reg[4]_0\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(3),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[6]_0\(2),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(0),
      O => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(5),
      O => \grdc.rd_data_count_i[6]_i_6_n_0\
    );
\grdc.rd_data_count_i[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(4),
      O => \grdc.rd_data_count_i[6]_i_7_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grdc.rd_data_count_i_reg[6]_i_2_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \grdc.rd_data_count_i_reg[6]\(1 downto 0),
      O(3) => \NLW_grdc.rd_data_count_i_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(6 downto 4),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \grdc.rd_data_count_i[6]_i_6_n_0\,
      S(0) => \grdc.rd_data_count_i[6]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair36";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[6]_i_1\ : label is 35;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[6]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[6]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[6]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[6]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[6]\(6),
      O => \gwdc.wr_data_count_i[6]_i_2_n_0\
    );
\gwdc.wr_data_count_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[6]\(5),
      O => \gwdc.wr_data_count_i[6]_i_3_n_0\
    );
\gwdc.wr_data_count_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[6]\(4),
      O => \gwdc.wr_data_count_i[6]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[6]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(5 downto 4),
      O(3) => \NLW_gwdc.wr_data_count_i_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(6 downto 4),
      S(3) => '0',
      S(2) => \gwdc.wr_data_count_i[6]_i_2_n_0\,
      S(1) => \gwdc.wr_data_count_i[6]_i_3_n_0\,
      S(0) => \gwdc.wr_data_count_i[6]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    \gwdc.wr_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[6]_i_1_n_2\ : STD_LOGIC;
  signal \gwdc.wr_data_count_i_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gwdc.wr_data_count_i_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_gwdc.wr_data_count_i_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__1\ : label is "soft_lutpair59";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gwdc.wr_data_count_i_reg[6]_i_1\ : label is 35;
begin
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__1_n_0\
    );
\count_value_i[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[6]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1_n_0\
    );
\count_value_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \count_value_i[6]_i_2_n_0\,
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1_n_0\
    );
\count_value_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[6]_i_1_n_0\,
      Q => \^q\(6),
      R => wrst_busy
    );
\gwdc.wr_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gwdc.wr_data_count_i_reg[6]\(3),
      O => \gwdc.wr_data_count_i[3]_i_2_n_0\
    );
\gwdc.wr_data_count_i[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gwdc.wr_data_count_i_reg[6]\(2),
      O => \gwdc.wr_data_count_i[3]_i_3_n_0\
    );
\gwdc.wr_data_count_i[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gwdc.wr_data_count_i_reg[6]\(1),
      O => \gwdc.wr_data_count_i[3]_i_4_n_0\
    );
\gwdc.wr_data_count_i[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gwdc.wr_data_count_i_reg[6]\(0),
      O => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \gwdc.wr_data_count_i_reg[6]\(6),
      O => \gwdc.wr_data_count_i[6]_i_2_n_0\
    );
\gwdc.wr_data_count_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gwdc.wr_data_count_i_reg[6]\(5),
      O => \gwdc.wr_data_count_i[6]_i_3_n_0\
    );
\gwdc.wr_data_count_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gwdc.wr_data_count_i_reg[6]\(4),
      O => \gwdc.wr_data_count_i[6]_i_4_n_0\
    );
\gwdc.wr_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \gwdc.wr_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \gwdc.wr_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gwdc.wr_data_count_i[3]_i_2_n_0\,
      S(2) => \gwdc.wr_data_count_i[3]_i_3_n_0\,
      S(1) => \gwdc.wr_data_count_i[3]_i_4_n_0\,
      S(0) => \gwdc.wr_data_count_i[3]_i_5_n_0\
    );
\gwdc.wr_data_count_i_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gwdc.wr_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_gwdc.wr_data_count_i_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \gwdc.wr_data_count_i_reg[6]_i_1_n_2\,
      CO(0) => \gwdc.wr_data_count_i_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^q\(5 downto 4),
      O(3) => \NLW_gwdc.wr_data_count_i_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => D(6 downto 4),
      S(3) => '0',
      S(2) => \gwdc.wr_data_count_i[6]_i_2_n_0\,
      S(1) => \gwdc.wr_data_count_i[6]_i_3_n_0\,
      S(0) => \gwdc.wr_data_count_i[6]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_in_bin : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \count_value_i_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    count_value_i : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \grdc.rd_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[6]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \count_value_i[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_8_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[3]_i_9_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i[6]_i_7_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \grdc.rd_data_count_i_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_grdc.rd_data_count_i_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\ : label is "soft_lutpair32";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \grdc.rd_data_count_i_reg[6]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \grdc.rd_data_count_i_reg[6]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  E(0) <= \^e\(0);
  Q(6 downto 0) <= \^q\(6 downto 0);
\count_value_i[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i[0]_i_1__3_n_0\
    );
\count_value_i[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__3_n_0\
    );
\count_value_i[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__3_n_0\
    );
\count_value_i[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__3_n_0\
    );
\count_value_i[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__3_n_0\
    );
\count_value_i[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \count_value_i[6]_i_2__0_n_0\,
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__3_n_0\
    );
\count_value_i[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \count_value_i[6]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(6),
      O => \count_value_i[6]_i_1__0_n_0\
    );
\count_value_i[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \^q\(0),
      O => \count_value_i[6]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[2]_i_1__3_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[3]_i_1__3_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[4]_i_1__3_n_0\,
      Q => \^q\(4),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[5]_i_1__3_n_0\,
      Q => \^q\(5),
      R => \count_value_i_reg[6]_0\
    );
\count_value_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => \^e\(0),
      D => \count_value_i[6]_i_1__0_n_0\,
      Q => \^q\(6),
      R => \count_value_i_reg[6]_0\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I3 => \^q\(4),
      I4 => \^q\(6),
      O => src_in_bin(5)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I3 => \^q\(4),
      O => src_in_bin(4)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\,
      I2 => \^q\(3),
      O => src_in_bin(3)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAFFEF10550010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      I5 => \^q\(3),
      O => src_in_bin(2)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A55AA9A"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => count_value_i(0),
      I3 => \^q\(1),
      I4 => count_value_i(1),
      O => src_in_bin(1)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      O => src_in_bin(0)
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDD4D"
    )
        port map (
      I0 => count_value_i(1),
      I1 => \^q\(1),
      I2 => count_value_i(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      O => \gen_cdc_pntr.rd_pntr_cdc_dc_inst_i_8_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(3),
      O => \count_value_i_reg[3]_0\(3)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2),
      O => \count_value_i_reg[3]_0\(2)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1),
      O => \count_value_i_reg[3]_0\(1)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABA5545"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \count_value_i_reg[0]_0\(0),
      I4 => \^q\(0),
      O => \count_value_i_reg[3]_0\(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(4),
      O => \count_value_i_reg[4]_0\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1),
      I2 => \^q\(0),
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0),
      I4 => \^q\(2),
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2),
      O => \count_value_i_reg[1]_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FB"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(0),
      I1 => \count_value_i_reg[0]_0\(1),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^e\(0)
    );
\grdc.rd_data_count_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(2),
      I2 => \^q\(3),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(3),
      O => \grdc.rd_data_count_i[3]_i_6_n_0\
    );
\grdc.rd_data_count_i[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(1),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(1),
      I3 => \^q\(2),
      I4 => \grdc.rd_data_count_i_reg[6]_0\(2),
      O => \grdc.rd_data_count_i[3]_i_7_n_0\
    );
\grdc.rd_data_count_i[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D22D2DD2"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(1),
      I3 => count_value_i(1),
      I4 => \^q\(1),
      O => \grdc.rd_data_count_i[3]_i_8_n_0\
    );
\grdc.rd_data_count_i[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]_0\(0),
      O => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(4),
      I2 => \^q\(5),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(5),
      O => \grdc.rd_data_count_i[6]_i_6_n_0\
    );
\grdc.rd_data_count_i[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[6]_0\(3),
      I2 => \^q\(4),
      I3 => \grdc.rd_data_count_i_reg[6]_0\(4),
      O => \grdc.rd_data_count_i[6]_i_7_n_0\
    );
\grdc.rd_data_count_i_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(2) => \grdc.rd_data_count_i_reg[3]_i_1_n_1\,
      CO(1) => \grdc.rd_data_count_i_reg[3]_i_1_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \grdc.rd_data_count_i[3]_i_6_n_0\,
      S(2) => \grdc.rd_data_count_i[3]_i_7_n_0\,
      S(1) => \grdc.rd_data_count_i[3]_i_8_n_0\,
      S(0) => \grdc.rd_data_count_i[3]_i_9_n_0\
    );
\grdc.rd_data_count_i_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \grdc.rd_data_count_i_reg[3]_i_1_n_0\,
      CO(3 downto 2) => \NLW_grdc.rd_data_count_i_reg[6]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \grdc.rd_data_count_i_reg[6]_i_2_n_2\,
      CO(0) => \grdc.rd_data_count_i_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \grdc.rd_data_count_i_reg[6]\(1 downto 0),
      O(3) => \NLW_grdc.rd_data_count_i_reg[6]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => D(6 downto 4),
      S(3) => '0',
      S(2) => S(0),
      S(1) => \grdc.rd_data_count_i[6]_i_6_n_0\,
      S(0) => \grdc.rd_data_count_i[6]_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair58";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[5]_i_2__1_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[5]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I2 => E(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \gen_pf_ic_rc.ram_empty_i_reg_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC;
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\ is
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[0]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[1]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \count_value_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__2\ : label is "soft_lutpair35";
begin
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => rd_en,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => rd_en,
      I3 => \count_value_i_reg_n_0_[0]\,
      I4 => \count_value_i_reg_n_0_[1]\,
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[2]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[0]\,
      I1 => \count_value_i_reg_n_0_[1]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i_reg_n_0_[3]\,
      I4 => \count_value_i_reg_n_0_[4]\,
      O => \count_value_i[4]_i_1__2_n_0\
    );
\count_value_i[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \count_value_i_reg_n_0_[3]\,
      I2 => \count_value_i_reg_n_0_[2]\,
      I3 => \count_value_i[5]_i_2__1_n_0\,
      I4 => \count_value_i_reg_n_0_[5]\,
      O => \count_value_i[5]_i_1__2_n_0\
    );
\count_value_i[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AA8A00000000"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => rd_en,
      I4 => ram_empty_i,
      I5 => \count_value_i_reg_n_0_[0]\,
      O => \count_value_i[5]_i_2__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[0]\,
      S => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[1]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[2]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[3]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[4]\,
      R => \count_value_i_reg[0]_0\
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__2_n_0\,
      Q => \count_value_i_reg_n_0_[5]\,
      R => \count_value_i_reg[0]_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\,
      I1 => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\,
      I2 => E(0),
      I3 => \gen_pf_ic_rc.ram_empty_i_reg\,
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_0\,
      O => ram_empty_i0
    );
\gen_pf_ic_rc.ram_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[1]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(1),
      I2 => \count_value_i_reg_n_0_[0]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(0),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(2),
      I5 => \count_value_i_reg_n_0_[2]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \count_value_i_reg_n_0_[4]\,
      I1 => \gen_pf_ic_rc.ram_empty_i_reg_1\(4),
      I2 => \count_value_i_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.ram_empty_i_reg_1\(3),
      I4 => \gen_pf_ic_rc.ram_empty_i_reg_1\(5),
      I5 => \count_value_i_reg_n_0_[5]\,
      O => \gen_pf_ic_rc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair38";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3 downto 0) => D(3 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1__0\ : label is "soft_lutpair61";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1\ : label is 35;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1__0_n_0\
    );
\count_value_i[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__0_n_0\
    );
\count_value_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1__0_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__0_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(3),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(2),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(1),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(0),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(5),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(4),
      O => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_3\,
      CYINIT => E(0),
      DI(3 downto 0) => \^q\(3 downto 0),
      O(3) => D(0),
      O(2 downto 0) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_2_n_0\,
      S(2) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_3_n_0\,
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_4_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[4]_i_5_n_0\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q\(4),
      O(3 downto 2) => \NLW_gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(2 downto 1),
      S(3 downto 2) => B"00",
      S(1) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q[6]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair63";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]_0\ : in STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ : entity is "xpm_counter_updn";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[5]_i_2__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \count_value_i[4]_i_1\ : label is "soft_lutpair40";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \count_value_i[4]_i_1_n_0\
    );
\count_value_i[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \count_value_i[5]_i_2__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(5),
      O => \count_value_i[5]_i_1__1_n_0\
    );
\count_value_i[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => wr_en,
      I2 => \count_value_i_reg[5]_0\,
      I3 => wrst_busy,
      I4 => rst_d1,
      I5 => \^q\(0),
      O => \count_value_i[5]_i_2__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => wrst_busy
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      S => wrst_busy
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => wrst_busy
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => wrst_busy
    );
\count_value_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[4]_i_1_n_0\,
      Q => \^q\(4),
      R => wrst_busy
    );
\count_value_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[5]_i_1__1_n_0\,
      Q => \^q\(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    d_out_int_reg_0 : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    \gof.overflow_i_reg\ : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit is
  signal \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\,
      I1 => rst,
      I2 => \^rst_d1\,
      I3 => wrst_busy,
      O => d_out_int_reg_0
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => prog_full,
      I1 => \gof.overflow_i_reg\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      O => \gen_pf_ic_rc.gpf_ic.prog_full_i_i_2_n_0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gof.overflow_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  port (
    rst_d1 : out STD_LOGIC;
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : out STD_LOGIC;
    overflow_i0 : out STD_LOGIC;
    wrst_busy : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ : in STD_LOGIC;
    prog_full : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11 is
  signal \p_1_in__0\ : STD_LOGIC;
  signal \^rst_d1\ : STD_LOGIC;
begin
  rst_d1 <= \^rst_d1\;
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => wrst_busy,
      Q => \^rst_d1\,
      R => '0'
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E200E2E2"
    )
        port map (
      I0 => \p_1_in__0\,
      I1 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I2 => prog_full,
      I3 => rst,
      I4 => \^rst_d1\,
      I5 => wrst_busy,
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEEEEE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(2),
      I5 => Q(5),
      O => \p_1_in__0\
    );
\gof.overflow_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE00"
    )
        port map (
      I0 => \^rst_d1\,
      I1 => wrst_busy,
      I2 => \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\,
      I3 => wr_en,
      O => overflow_i0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_15 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_15 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_15 is
begin
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 : entity is "xpm_fifo_reg_bit";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20 is
begin
d_out_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  port (
    \reg_out_i_reg[5]_0\ : out STD_LOGIC;
    \reg_out_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0 is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \^reg_out_i_reg[5]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_out_i_reg[5]_1\(5 downto 0) <= \^reg_out_i_reg[5]_1\(5 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[5]_1\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^reg_out_i_reg[5]_1\(0),
      DI(3 downto 1) => \^reg_out_i_reg[5]_1\(3 downto 1),
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O(3 downto 0) => D(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^reg_out_i_reg[5]_1\(4),
      O(3 downto 2) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[5]_1\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I3 => \^reg_out_i_reg[5]_1\(4),
      I4 => \^reg_out_i_reg[5]_1\(3),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      O => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(0),
      Q => \^reg_out_i_reg[5]_1\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(1),
      Q => \^reg_out_i_reg[5]_1\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(2),
      Q => \^reg_out_i_reg[5]_1\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(3),
      Q => \^reg_out_i_reg[5]_1\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(4),
      Q => \^reg_out_i_reg[5]_1\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(5),
      Q => \^reg_out_i_reg[5]_1\(5),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 is
  port (
    ram_full_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF808080"
    )
        port map (
      I0 => E(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\,
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\,
      I3 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => ram_full_i0
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_2_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_3_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(5),
      I3 => \^q\(5),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(4),
      I5 => \^q\(4),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  port (
    \reg_out_i_reg[5]_0\ : out STD_LOGIC;
    \reg_out_i_reg[5]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_empty_i : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_pf_ic_rc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_out_i_reg[0]_0\ : in STD_LOGIC;
    \reg_out_i_reg[5]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 : entity is "xpm_fifo_reg_vec";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6 is
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \^reg_out_i_reg[5]_1\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_out_i_reg[5]_1\(5 downto 0) <= \^reg_out_i_reg[5]_1\(5 downto 0);
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => Q(1),
      I3 => Q(0),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_out_i_reg[5]_1\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      O => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(2) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_1\,
      CO(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_2\,
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_3\,
      CYINIT => \^reg_out_i_reg[5]_1\(0),
      DI(3 downto 1) => \^reg_out_i_reg[5]_1\(3 downto 1),
      DI(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[3]_i_2_n_0\,
      O(3 downto 2) => D(1 downto 0),
      O(1 downto 0) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]_i_1_n_0\,
      CO(3 downto 1) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^reg_out_i_reg[5]_1\(4),
      O(3 downto 2) => \NLW_gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => D(3 downto 2),
      S(3 downto 2) => B"00",
      S(1) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe[5]_i_2_n_0\,
      S(0) => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0)
    );
\gen_pf_ic_rc.ram_empty_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^reg_out_i_reg[5]_1\(5),
      I1 => \gen_pf_ic_rc.ram_empty_i_reg\(2),
      I2 => \gen_pf_ic_rc.ram_empty_i_reg\(1),
      I3 => \^reg_out_i_reg[5]_1\(4),
      I4 => \^reg_out_i_reg[5]_1\(3),
      I5 => \gen_pf_ic_rc.ram_empty_i_reg\(0),
      O => \reg_out_i_reg[5]_0\
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(0),
      Q => \^reg_out_i_reg[5]_1\(0),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(1),
      Q => \^reg_out_i_reg[5]_1\(1),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(2),
      Q => \^reg_out_i_reg[5]_1\(2),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(3),
      Q => \^reg_out_i_reg[5]_1\(3),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(4),
      Q => \^reg_out_i_reg[5]_1\(4),
      R => \reg_out_i_reg[0]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \reg_out_i_reg[5]_2\(5),
      Q => \^reg_out_i_reg[5]_1\(5),
      R => \reg_out_i_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[6]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \reg_out_i_reg_n_0_[6]\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[6]\(3),
      O => \reg_out_i_reg[4]_0\(1)
    );
\grdc.rd_data_count_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[6]\(2),
      O => \reg_out_i_reg[4]_0\(0)
    );
\grdc.rd_data_count_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[6]\(4),
      I2 => \grdc.rd_data_count_i_reg[6]\(5),
      I3 => \reg_out_i_reg_n_0_[6]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \reg_out_i_reg_n_0_[6]\,
      R => \reg_out_i_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wrst_busy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\ is
begin
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => wrst_busy
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => wrst_busy
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => wrst_busy
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => wrst_busy
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => wrst_busy
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => wrst_busy
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    count_value_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grdc.rd_data_count_i_reg[6]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \reg_out_i_reg[6]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rd_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ : entity is "xpm_fifo_reg_vec";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \reg_out_i_reg_n_0_[6]\ : STD_LOGIC;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
\grdc.rd_data_count_i[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(2),
      I1 => \grdc.rd_data_count_i_reg[6]\(1),
      O => DI(1)
    );
\grdc.rd_data_count_i[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \^q\(1),
      I1 => count_value_i(0),
      I2 => \grdc.rd_data_count_i_reg[6]\(0),
      O => DI(0)
    );
\grdc.rd_data_count_i[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(4),
      I1 => \grdc.rd_data_count_i_reg[6]\(3),
      O => \reg_out_i_reg[4]_0\(1)
    );
\grdc.rd_data_count_i[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \grdc.rd_data_count_i_reg[6]\(2),
      O => \reg_out_i_reg[4]_0\(0)
    );
\grdc.rd_data_count_i[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => \^q\(5),
      I1 => \grdc.rd_data_count_i_reg[6]\(4),
      I2 => \grdc.rd_data_count_i_reg[6]\(5),
      I3 => \reg_out_i_reg_n_0_[6]\,
      O => S(0)
    );
\reg_out_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(1),
      Q => \^q\(1),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(2),
      Q => \^q\(2),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(3),
      Q => \^q\(3),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(4),
      Q => \^q\(4),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(5),
      Q => \^q\(5),
      R => \reg_out_i_reg[6]_0\
    );
\reg_out_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => D(6),
      Q => \reg_out_i_reg_n_0_[6]\,
      R => \reg_out_i_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23 : entity is "xpm_fifo_rst";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 62 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 62 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 62 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 62 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1008;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 63;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base : entity is 64;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_0\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_2\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_3\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_4\ : STD_LOGIC;
  signal \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_5\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 1008;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(62) <= \<const0>\;
  douta(61) <= \<const0>\;
  douta(60) <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  doutb(62) <= \<const0>\;
  doutb(61) <= \<const0>\;
  doutb(60) <= \<const0>\;
  doutb(59) <= \<const0>\;
  doutb(58) <= \<const0>\;
  doutb(57) <= \<const0>\;
  doutb(56) <= \<const0>\;
  doutb(55) <= \<const0>\;
  doutb(54) <= \<const0>\;
  doutb(53) <= \<const0>\;
  doutb(52) <= \<const0>\;
  doutb(51) <= \<const0>\;
  doutb(50) <= \<const0>\;
  doutb(49) <= \<const0>\;
  doutb(48) <= \<const0>\;
  doutb(47) <= \<const0>\;
  doutb(46) <= \<const0>\;
  doutb(45) <= \<const0>\;
  doutb(44) <= \<const0>\;
  doutb(43) <= \<const0>\;
  doutb(42) <= \<const0>\;
  doutb(41) <= \<const0>\;
  doutb(40) <= \<const0>\;
  doutb(39) <= \<const0>\;
  doutb(38) <= \<const0>\;
  doutb(37) <= \<const0>\;
  doutb(36) <= \<const0>\;
  doutb(35) <= \<const0>\;
  doutb(34) <= \<const0>\;
  doutb(33) <= \<const0>\;
  doutb(32) <= \<const0>\;
  doutb(31) <= \<const0>\;
  doutb(30) <= \<const0>\;
  doutb(29) <= \<const0>\;
  doutb(28) <= \<const0>\;
  doutb(27) <= \<const0>\;
  doutb(26) <= \<const0>\;
  doutb(25) <= \<const0>\;
  doutb(24) <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \^doutb\(0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => regceb,
      I2 => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      I3 => rstb,
      O => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe[0][0]_i_1_n_0\,
      Q => \^doutb\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_0\,
      DOA(0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      DOB(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_2\,
      DOB(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_3\,
      DOC(1) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_4\,
      DOC(0) => \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_n_5\,
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 8 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ : entity is 12;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "";
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 144;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8";
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is "RAM_SDP";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 15;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 0;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\ : label is 8;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.gen_stage.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(0),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(0),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(1),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(2),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(2),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(3),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(4),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(4),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(5),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(6),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(6),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(7),
      R => '0'
    );
\gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      Q => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg\(8),
      R => '0'
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1) => '0',
      DIB(0) => dina(8),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(7 downto 6),
      DOB(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOB_UNCONNECTED\(1),
      DOB(0) => \gen_rd_b.gen_rd_b_synth_template.gen_rf_narrow_pipe.doutb_reg_reg0\(8),
      DOC(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ : entity is 32;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p0_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "U0/IPIC_IF_I/WRFIFO.ASYNC_MODE_W.i_wrdata_fifo/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 31;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => addrb(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => addra(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => doutb(15 downto 0),
      DOBDO(15 downto 0) => doutb(31 downto 16),
      DOPADOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 32 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 5 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 32 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 32 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "[7:0]";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2112;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "SYNC";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 33;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is "soft";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ : entity is 36;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTA.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.ADDRESS_END\ : integer;
  attribute \MEM.PORTA.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p1_d32";
  attribute \MEM.PORTA.DATA_LSB\ : integer;
  attribute \MEM.PORTA.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTA.DATA_MSB\ : integer;
  attribute \MEM.PORTA.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ : integer;
  attribute \MEM.PORTB.ADDRESS_BEGIN\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.ADDRESS_END\ : integer;
  attribute \MEM.PORTB.ADDRESS_END\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "p1_d32";
  attribute \MEM.PORTB.DATA_LSB\ : integer;
  attribute \MEM.PORTB.DATA_LSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute \MEM.PORTB.DATA_MSB\ : integer;
  attribute \MEM.PORTB.DATA_MSB\ of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 2112;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "U0/IPIC_IF_I/RD_FIFO.ASYNC_MODE_R.GEN_AXI_READ.RDDATA_FIFO_I/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_wr_a.gen_word_narrow.mem_reg\ : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg\ : label is 32;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_wr_a.gen_word_narrow.mem_reg\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13 downto 11) => B"000",
      ADDRARDADDR(10 downto 5) => addrb(5 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 11) => B"000",
      ADDRBWRADDR(10 downto 5) => addra(5 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => clkb,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => dina(15 downto 0),
      DIBDI(15 downto 0) => dina(31 downto 16),
      DIPADIP(1) => '1',
      DIPADIP(0) => dina(32),
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => doutb(15 downto 0),
      DOBDO(15 downto 0) => doutb(31 downto 16),
      DOPADOP(1) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => doutb(32),
      DOPBDOP(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => enb,
      ENBWREN => '1',
      REGCEAREGCE => regceb,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => rstb,
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => wea(0),
      WEBWE(2) => wea(0),
      WEBWE(1) => wea(0),
      WEBWE(0) => wea(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JSQEJZA17nTA4OzJHm5DzzkC66jYwQl29MtmtJ35A9ghJl9pUJ0M0z9kF8O7IC1wVRinabMWCge2
ODxVWDosx0J3263Yi5mairw0p4j7aawgVlWgR5CZbm7J1ZY7YKwRU0SczahahRpfpXBSTCkFEAPc
vY47GBblFDr1nrhBv3M=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Kxvshx9KSAsNLnW+SSECUEksqum4aheeMAx3mj+bOu2hpeCdSaDVQk9/lIauRus3bx8LEkN0KnAh
YxbNjxcTv63u7ItWvRiAbXBE6WHUfKDjYhOTc8fhF/aL3iuowQYgmhLiCuebz4y7QiZ9blJ3Lcc/
28tgYXtmUnB1yvTAgT8CCfQO6tLC9G3s9q8nvkUWr43Z5bk7mjw+iuRDpZ5Jqb4uMJxAAy8rofMS
vPVtlWamP4B2G9RnxI7SqaB7t6YhJzJ8RC221TddBd5mMR46UCIdLk3EeV6q6JqDCZUHQDP2SA0g
TtR4r4yRkLofP8ALaHbLBFeVQ1nsf6kWziegNA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
S/MURt05jzVq7DG53shmH2DpjPDQ0xc1CPtmEdP6trLfnW0P5zE4ip7xjKIQTt6nwaND+av0X31J
YH6EOsgNlyaUEYvOMJ51mRIha7GndAPaVyokib2woU9FS6QUMFmoDlW+gTrunna+ToAYW2ssx8is
Qe24yEon2EbpyR+TDdw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G93E6qfKKIGl2YG0k6OmlUge/EZEnwT7sNbU04OxnA29eti9jW/MkVKWerQcDwnxyyoBaudiUJSm
+LVHCGzihmlsnwZZWfw9VBSnbnUFEE/XGyHTJquv0UUldTnOlv/UneoNAw8KZFM64IVsu77lQasS
R9sa1ruQGHcjKUs/6Il36BFwtZXkZA70KW4e2+xrYIVzHT4pAj3hyrnrxAyQIz9pEX5/K3VGlvHT
OPF0kY89U+pRZ+4eRtQNfREV9aAKES2jMO+GgLBm8gKEuMcHXET4qmQZdNRCJ7W/D4sRpA0uzowj
v7Q2HkIacQ/Rbo9jrEAFWYWUUzB8IzMT5E6bqg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M08ebLLG4ETG4R2sYjGO41lnjS000KCvPADSohveSw85GeZN4hMzbO3SLO3fZPub+TwZym+Lrd7b
1tQF2d1BRX0GMHjCzfIZ9X3yCtmD0gg58OZtAZ+JIQIwieUVt3gwK9lZEHVcKQ4/A4aPiy9xm13k
tmv0b+wXsSjUfS2DXVUrhjENSYqX7FXIkELikZ7lFrSmeGdTKXbPw60+iloVluMpg/TDShnF4MDo
SeGDFH/dFVIjuqqAGOqY+fNAVMgrfJ/dlccr96XagO/yHgRvR9WO3ClLxcYNDvOUo3Le5P9X+28w
mr7+Nzg/04oeqaCJZdfGgRZgzCpG+dgBQ92aUg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
uBFznj0ulE8MIlMjyyGBHGRQvkJ3GlUGRmKBtFfH43TdUcUHSLej6igQiB/TBD2EVh1FsxCszaXE
8lc0FPFPuIGjHltIylHu2/QhzNnL0uUPp+nPXympeKqZlaLTzp+D3JEJbSxzOT8wiI4qL5MKAiDe
BGWZDBvISf64UfKporIsiZUa+RX0uaDdvppKTLt6tpGwA0LlVPWjLg+Kkohh/x/dkiOnj0s1BKuo
wW2KYkcKIVH5xgDajtIQJxMDAGApw1PDFgEUOQGCaLdT0JpwGEjI++PeoOctZIBrqVbZ+Qq0Ojon
y89RU+NvttOKT2Bwpyj63DRAr/+agvw50pubOw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EQ7oYqQ16sQRVwoSIf3hfEoMla0BgRFRSr4+M+TTS5PfbWQJsa4K/p8MT8M0GBQx+7kNS7TQJxAj
wLeAD9OuTYGiwHCKQkBh6bUJy1GxkQFiThpCNpZ549fluVkH6y02o4l1m6Hq47NnDmJlNb5fYIWF
wGv4VHZZAUEDka1uoJqtP6i1cp4rKSPmt5DfL2SH/SwSU51+Gh3gfWMiMjtNiolFiHXpNGx7S5xL
mPHxZMDTS5qtpZsfyLy5nDVBuVuCct5TZASZsTsbzwBeVVz6GY+RR2gcw4Sj2VgtHT0xg/SR8krZ
TDVxFDN6aYItBozD7VNTnwCZRAUL6samPcHafg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
QTVjCFG7ir3+xI40eWBLtvGbjscEy7ZvNRTVAH084Nt/H8PAhS0l2R0bMSz+vNHn5G4Xc24ajfkk
Lo6lz9Mf2puQCVZ7WY3A4aTfTJNI/rvnFVUNhNqa4awf8tEVI2rAWFts1F4Ao8XzJ5YuEr1FpfSZ
Rf/Wo64togjgw6TD/1+Cw0JPZzJX+kMFj8QLSqAJkXIutyNk+jaCl/u+6+5uplVkpGXd6ti8OPrS
dm7zhZrig6Srk1j5d2od3azNIDmi/dkga7HkQyDOVoQ8ZtS3671U56CpQfIaOlGL5rgYF/YFReLD
y1dIo17SMV3bhaM//6VcL0AzLnVk7DI/yIuU4B5LGug19VOE/KTqN9mqkdyEN8Lk/NK6dkt64Jqy
0XfhjQ8/DuRnUnmLTZKGSkFGLyALzjmI5GHVJQqbzvxOQV85dG/HUwbRdfFUg9Y2+vKkdeksS/41
RnSJ8+dfFEGqKYejtXNalzqFZnbVLNPUZeI3ip3lJ7ZFykOb82z0RM4J

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lFYf6pVGwjDZCw3pCGw9V/jrQi2l0oYYmXd7IXimnaFdPYy+oNu4dRXisnsVZmi/O6zHBr3HaBcZ
9N5LFnoRX25mrPCGuaJJHX3hwdqMWukJ1c1EMXL0FN/Ti0axP7ofbdwAXS2Id1yTxUlbJrACJ7e4
NqpzA+dDPrP1fD0TPDFXqfV8Lm5Iz5n6gxlJL3ONxAmE6yKJEblAUfblfUA63Lo3BeiojJd4s2gL
gLZoQhgIKrn/246sZzNpiS/BFNPk9nqw/jXe5yv4VxfzV9uUo4WpKQBuMQ0Kx4pp8D2SL5CE4S9+
FtgblaoLOUIsUXP250Ws7YpHmdqKTBC5Qdesaw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 109872)
`protect data_block
T2pW0Xx6xUY9PoifLMTg+I9s4lE3uuqXsBps1T6Bz/fvp3wfhYSK9pOeyZbHKdfCKEPoXQ9hYKYH
LfrburOeNU9bdFQdcsQJUCgB+p8MpFetR742SzvZDQQG89RYPuSSLnZvSeZubDzvJhcrRN9q5z9C
MWkrwsB2V6aCgIpL0M50nU9qyuxFoOG2rUS/WskySeNsdwotSSjiWQpojrAkWX/ir3jskMez9ur3
xL5qOJbRAhjDjwNJutupbp6mPu17/oE9d32/R+AODbDhel0a0GvC3WzuVnvNR83/jnA9M5d3rD33
vDL+joXIsWfVHkB9vPBfYCqZWyygrScK6eacqwEO5E2pKSb7ku4JFFEwKUihFHO2shOlnrokfS07
iyGsAIvPepgM1wiUheVGkmSw9HUhDKPJoxWzD7vwt4bYn9/PWna/XmqL6tsPL6anSNVNtRo3MGZI
I5ucNi3oeoplp6P8wPZDmU1UiVDwYmbyIMIS9gQY8VsJRYa03U5iaoM7Y4+Tb5kExtW0TFnNDWU/
DnD0hfY7jAFvVn7z6o9lSxElYZ7/8ng9no7wRwrjPc9OmkPW8E4QCG9JwCLBVoDr/BrNXEmhsQtG
RlIUJKnxFP4hu98YUz9on1BYjKzrmgdbaTqP/go13a3tfrjGfBtzm4SRiZjbRsqum+iMJPf7Z9B4
3JYlpRdfxZ6wTs3fjp7BMthD8ZRGdJpSkDIBgp22KO5jXxEQEd/L/vyGEOiegJY5+OjYSpHreNVT
FNJ/d7V48PcbJB4tmp9LXNchY24ok9wyxohTvrcwuDE1PyAR9bVSeh6yxfrH9p+B82tNLHhk8Hxj
fDj3rFprLWY0TEvhJUUK67IJ5VyS6UEO8mm3TqF34CtsQN+dIzPd0gDdQyRvYcXGBYHMABq/eBPU
cTk4ZqlXK0bxuSbG5b2zKDFtj25FAId0W2XQPIWTS1XvWkwpSQOG+rwN2yeED9GeYNc/EqZOTV/n
f7mG8vUuxFLqnbzNBiqnvGvBHpYrFrWLMnme+FcMWiXfvo9ik4vNJPexC9axkIqVUBDI8bY5gmJF
aRsnNKcjYwoR8iNUlWnSm/JqXPiWmrvJCmlZ0gGNMlLhvzw+SMscmpSFMVMR1yxwv0QoLnzpS4Oi
uyLmNj+KMWArm03IkFwKypNIxTL+srr56lKJmiy6yHBtaP5PB/2d77yisw0omVRIleBX70T2Tarv
2ltaJHQi+pbLTF/BYvWqV3UOzphdecb2NK7PSuwNj95H++KC1hhsssESunIYjvnKuY9ure3WN0qL
g0jEdCWUgIVo5u1fXjaC497Qua6h/SWDrPMy1d7G225OeFcfFsURouY8S7dzb2Fy9VOZP3B1SWa3
OY/XnrqnRpGYXTy/xbk7hwJ96k9+7ayeR4GZ7L6eNiIeqLTRhOHNHJfVwVX912vyWH5bMxdYv4X4
TPqPJVc1JKtC6i6xlkpOF9bwwMY4IIAHseF6VXUFvMR4Glu5cAkOzabPreCAYWcAh2+cNJBZf0oX
eiset+uajQ3hVHqAharophwIufOVr2pz/An16tP76wPCccqlI3F0Y7/lGhOtnmlDYYep6CdRq6lF
YaDVjNkkaj0XL+CvT8GRsn97oxjrdASp3tAMewsfZdxGTatmr7MMQG/czNB654Xh4MAhDxMM/fto
csGJypEIzxJUQUaL85biSHJhbZhpOtVIAqFGsIeUXrzWeI9wQMBAbQPQTwsbFoPWprCUa34YGgE4
Q0O+KYh3niTf8dfhcHdlhKFGWRjoZX4sJsaE69uAx796yHGblafgtaXS0337WdqCxBrE3gXvXgRa
kaqxsF3UM0gD0nf/Rn7E956r8BvGiQG77uuD9lg/cs1XLSNe7lvNxfpcwMlREONmBeNe7qoBL3ud
W5QFnKnyuxKbX2TWEWPkNpnEBHpe/UKJoxRbwYQyyZOqUgghNbopxwuLgbgnGF2yJpSaiNQKYazK
73or2PlqlVzlMSRtRe3VoWDQLk+5NTTmUWWUFVRKgD2ROKzyYY7E59TO2HHgmMF85c8WGXGLpu4N
9bLfgHUByeX3zHDdxV/zgO53j1jagr4VTHl9mB0jbFCayT4UdDzPKc+r5H3r+bQi6c2Eh1ZenviG
sKs4Fco2tjem3+LVMR/DPF4aoGfAKR83sezUVlIGrkEXw6hP1TAymVbedM+7WLXCQKHPc+B121OF
a4JeBd2Bq+0s71et0K76fRuof1Qho3ZSkd4iS4wA7zqT4G2tLRBIQjOpQUmNGz8HdyS1d52wViCY
fPmnj1DHnykOExZILbd2K+rf2v2RJvN0wuV6Sztv9tzbqJYLN1CfBBIk8WU9JSiG5PJ2i2pn/zaY
bLeFCEBqE9WxsipjZ02J8xyXQ6CAMtN/LAsckGJWInYcKx3H8Amwx7IQgUkuwWB0uBzNo0hiu8BG
/ReaxNdHv6gnTb5EeSv3/41PMcaMFoJGjpP1xniSHWQiamUnCafVLZVLaJ9LSQzUCEb+lWyJm9Km
YFqv/ocHqPwhyazHCuvdI94NkmqlLS4twQPEp1KCx7R67ww7LJide0kzGd94MIwPT8AL1GUmmQbu
81O2hYstvaQ+9dWAI063QU9FrIkkcxBnKyULLTnCue9tkK/xLuFaGQY1Hae8udMteLaM/BuTVuqp
eDI9zdLLhdXFjipFc5PAhBi00t71Vfudt5hSraPLLrGQOfiijw6dkOXelha2+CRLndHT8rxb49i1
tBOqn4SiwLmFjzQzpVVD/U/eLMcTHBSEY8ioUewWR8BQLdxItQkmflKY8OdxHMnHfCL3BMqiGzBl
B2/LNLbdITVVjatAOt/hE0+oImYNejrrXWOWORa7NzHzayi+5xpjmdWxwx/mK1HcpgNWs0LSyUMJ
KUp8uV9IxX0T0v/IcmWqUuq709t/P8jlqD7gwDuSwqxR0M6fYrmSl1XgDjV7XZndWDQdmmT0PB+n
xjspiCvNzNv7A0V6pwMzdnYUIFy1270u8yUaJxIszK9c8WpsC8ciPbteLoCc5+5W8kWHF9ufhGdj
lWzxgpdEzOpNxxg//WunpRA5NT7xCvDid/ElOBEqRTuSx+b5WTrgTpTCoGzOyjKyP+LmaOuR2eJt
5cp+uIlZjhGMYtwztbsgPFNoVdwdPtwh67RkZt8McEPPfUoDGw/4RXjI1LxsTFZf/zefTZE9t7eg
IXPHYJaDR+8c46WzMTMXY1pcFO1PK2hF/qn8yiRvhpgNObnXT0lvdbnsqOZab+xd6jTNs3BKWcNz
kT+yOMM3hARj9qXMkg/uo8y2Rn0LDKw6lLyOsbgCMozOJUXtOHr5JB11ex+ld9l2K4YsxL5YEv+F
MzqZ2FZhtrdpnkgD/TdZUyYSLsP3fnhUlCc0L+tBVC5Iwd+FVdr9cH10LjBLhGTgVPdFhn8m1Vs+
slOLuw93gwMV3P8FI4+LOv71RfJJ1fdRykc8SQYt2CYNpwQzohgnUSiwyWlQwRKIn97KIFizn37N
XfDGFZaNfGPB31pY+GwoVaK62ZyG161JA9zh05WfzQ/YiZRBP5O7lRC1e58eYVjNdO2q4ATViX/1
efWzx70l0QipKDPkN+uIb+SC7kkh/ElUklrz8rnKW8VvBKrWco2bFVzpVznuI7CPNZKnZVMsVsCd
AxYrzqdzUxu4J3Lyy9d5EHrNe67sOR4ENh6LINipLDBtuW+BpHd5Lh99tMc/m3CYRF/FpzVF+qIS
ccIzZB8z6mjHVhqe8yngSFxMloDA/iqfEyiCRvxyQQaG4SzQDmA3Y6adIr+/PdWamfKmM9kjTVC8
m3zZ68UsBazkEqhY0XEGGkmqXM7n8V8ragjJmH1tIbj0Qomr3maXL/hKn3JEJ4mWOfCX/s9yzSbo
Cb4+PZJoVvKUg6M81p1XNxwqIpL7RoXgyyjKdsYHMytxXB+1fFmPOL5078wylSx0c4NxemYXB4zT
05a+limzD5Bu4pojWxOm+4ZXU+dnM19rhC5HJqbvN1+87dFlQ3ejzh4s+c+tOT8QMJ7z+qCdvJGw
/zmySCuP6tJqbCnyjwosTG5HJtgIJLfv5p6GqtRychb2mWCc7VWs9Mc4n8eEqH8NG/D0wb6MONhq
2rU37MWdu2Uy6EhQoFiLbSqQe67gXkiANNV7R15e8ckLKPX220uBQaKBXmVO/5ggZSqYg3uiD5Sa
dzwEpShDys1Gpxk/UcngXVFDKa1YAAYoL1lsIaQefIj7ccrfK3GKUaFj0IUDIUy+krZHRZOJaUeX
6iqLSDJwXjLFoQo4vdpzwjNgxqTaGrIkW/aPwW8B8XjpDmEH6nq8Uk/ahyel0Pyc6BMeZPuOosMe
n6yU+58wgK2DEEC/w/ASAPcMVJQdKA6xCfAap2SZDGSr2uo7/wZpt9uzJP1fQ2a7g/dN439bvZFW
ob9OOXN/XOMt5IESaULXez7iyUSh91KloBCKFojSSJ6Out4QrqzbIDUDSyv2XbjZzJrhVmLNjohl
va5Jn+9IxHyzOtLhT3fv8uJXrq0nXC4kcK/ZkkY7JHIB6AiPbqE/aAgRpiBcKbbG02Hlb9Frn4nh
5ZiZBQgu0tpQd72/Den+A4KCh4/sECn0YC1/8Sbci4skEit5RNKDA77sC8aqQa1Q/siRRbchPqow
FzNCMfmSWmNhpaisUho4vI+FW/AOwgc+qv26LgGrj2C2yrnOqGQC4V0y+4BZpJLTAP2kSJZjnrZy
1JOfEYu4jG3Xxlg7Dp78ISUegnlk4COlAtBCQd6ORakdM0DTsNjB2NQkSPftCPO7wV3nz496VD++
vGUOOdqIZf018sHgdMTKZBZTzPKlcozDnsF+DBn6l9+uPltDbAo4wJgLVtqQTQNP3EW0wIRB9+hn
ye5CexE1iSPALZa7ZQ5/KHVokMLyxS65ACKGucSZe6PfSl+Nh3YFctNQEAA+a1/M48yMT7W6J6Vw
i2qsJ+k1yvCGIBL35jq0/26SSVKDtvCiy/lgl/5HQsPuaLSIHU4+VkhbRos+aQNKiF1DgiFraWhA
PQsVR5e5ByxS6bgvAKwLyiNjA1lGfj9TWf/ChQgQiWe/3i3qmKWPFSP9bWOtMUvl2xsgzuWorpqH
jk7upYI25+ZOpbfg+CumXrVrhduLHG0M3AqDNv1rd/lzOGV9ui3F7EPBy7IT0APWBj/V5B+WkIES
pgahft2YA36LnMW3Zag849Yy7qVnVgWWd/gwD0vZZ3cDyuM5jBUsYugm3uLWXCg/J4vo7cy2RYEh
c45JCFtzFuSJv5N8cUFIY/l+XwgdQWMqrUSoCUoUSHNMUhXowSYnMA7KnDH/aUw8lClqjykDolJ0
DOmaxo/IvgrXSL9Okra1NXAWk6NPmvW+5aDwOeIfRMQTDkx06WTtx2ROFc3BqTaEH0uSSNYRRzJM
n1alKBAvkrfLNrdifZcIkAkJX8elXq46HES67lca94y6P0llcVAYm9YbNWZYKHV1JB0FZfjmlvjF
QeaUBCHSmId7vfGzVCP6r1cq0t3+tVLUzuMscJtIB83QksR47POPNkX+gKVFreR1MqtKV8ifG1lZ
AihJGI8nnwKpEvafJav/s75CJ2GZhEu1YOHwISXJcEL8iw9ro0RgAeWmqhiXuyr4CQISlUJi8rji
T3DNHNDKnKlB+8YWuDeC/tXDhMH468wFZ6gPZK1L+Tm3011noRjWjRB7RehUcLg8wmAldbieIhxi
UqO4V8NiXymPRN8NQ3UWLbf+eHXQkzr0y9wVk4A63USzctA+xVuLiM5dCvLVEDrhRDeILoqAiKhP
H0kS6TV/GmGbyGNmhU8cqo4S0JSs2B9DI7uP+kHBJlenzmHvuDzlSKR0bM5F6JesB9IxA3DzGoni
VzfSU7FCR+0dQFeBsf2JoSbab1DsUKno4T4w+qhYKVaXxCYfUY9uhg2DMPYD1HOOW17uA4tviBpS
WHIKVNfrW40Y5KD23bfpSRiYD9RbhBG/SAqJuPCzkad2bZw8YOCvuBrLkBfqyx7LeeXzFb5h89q/
MupyldOkHHellj7D36EZ0n9FLdlmbDLYoZJg/4SFBjSg94xSaUuFQjAiAF43I4zgTBc9rd71qXVc
gWAzlorECTJ/pxuU6AFaJ++41T3ZRtZ4VhcBrQgVHDB/QXx2dQLisJO4kyovzZn2SPwlkStfZUah
hXSbp1IG6S6LnLADiTg3gnVrfS/om/jyuuX0TgY1qYIr8xzPAPCJB3v0s9i7UYGI3awKps6nDQWC
91AXK6lMjimt0T+MW35sveszn8WM0CJSJsyhojm5tgbATbZUnfBDckBPaD+q4pJPUpAg2WTc9HIk
EL5oU7uIZBsX7AOuWveDuwZDOFrcKmRw+HN5SkoZoYVvtQYW6yzLd/40Y1ou9kvO9yEXRhp7/hgf
GV15GC1exZ94Ng/mSBGSwTQz3w1XayELZAlaIFOvgTCGixWjLUvpGPdytoMFb++kHt3ZM+qgJ4pS
bse9DjybbAv6dGlb45+jM+UVMuhQvtnfuREbZjmMvS3clQKHya3eQYv7mGoVgXCLU++/Td5or3yO
pb9UZw3fkWgKZIwKvjakKbPhx0/UFDdc7/aobQdaGawdZE/8Ak2aySMSQtqx3TqQsQw6YYqwtMGu
yVbHNKGnJ7fYWqu85oo7cbdBCw/lzsm853Tm/lczuXt7f6MKMNPYWKHfCaibrmP02yp9gq1qrGw0
fNoblhq8Obe2w7xfmUuKcUF7TMRlflzyPUVV3CPOiHzXlfQRX0HANcqMn7VOPfoeQWhh5jeZ6U42
6Jnn7aQhGjsg8Yb9bcCoDx1qoqc/bIOSDqBH59EZouvhDDpA6l/UhWRnQM8XIWbO+19EdizFzY32
mrrbfHSu6B04FxvTzfdFeqF7PPGCQkRE4Wry/KumtIvLpVZEoxqPD33ZTxvXhFPNffIKiK01ixGS
+qPj+7qRuIuVt4cb9m8Pq+bsaNIHWfcNTT9U77UV3DjLJQqJV6MLrD5LbofAf4aoLgmIscF6PDE0
PWbswCBgRR89z7FKnj8Ar9iXn71QYVtrBHX6txk+LRGmUzDRnzWdMMoPXBLgTUSXBfSma7RTr/xF
cV9Uag5qqbZhxGGGroU9t79kKA7ouuHYP8fC+G6yVOi6OZTv/7VWIw2djb1xpaxFXresnCtARcRZ
LiEfv7qvwosAnaZHC9+OVuJDktN6LzFJSqno5uH3++n2lSxdcO1VSuBLl5Fgyxp0oWy65SGXI1TU
lNSfx5LgUs/8usOD1g/KemAGtANnGCP1UqP+4//pPWIi1E0MRQJXA0SfIv4upDnSwuiKVRpncQMY
ioljcauPREbEw542Nj8VwLtg5HF8Lh/9N/5ScBKtbMMI6ZP1whV5wWfWx8rLg1nd0uxeoHPvB/nz
fD4hW/xgCfPhupZ7eaVN+5f2Bl8KgTMg7SvYTGa6fev/7rYfQlnRbBKoohlkTxhGO3qwN+JtJ8oX
Aw8PvIUniF7IgspHawle5PLJFW2jA6dO1ify4jMLSB+9UZnMCxFN/joScsjqgQ6IqZny1OMt7/Io
1kDusJSgR6NMsO9Sc1nqcxKCdtHtSwRaHalho4rgYEGssQvEaVhlpWYdKV0qW0ncvvKiUuAPCDlh
7fotzf53fxGspdmKgllwUmvnx5GsOsnNcs+j+gfLDwkAFZnKYJZZPtk6QJSGER2RX4YFdCanTDGZ
TJS0pBEjKBoUG3yEY/24k1ldcWZ14uFUtwfklGmy7eMEKZ72LCU3CX1vU5+Yd/m+9Weeh34vCEbE
fK+5p7juPJ1v7wfxzxq6WD6xzeAgIL390+FeXM7xHyaqDJ/+t3QsZ/ksnFzVp+0t8N1GLYB+E1UF
B3yT08vewuxbKwYNLQRnT9EcGMnbumsXzADLjqxljfEOT/NYhVjRPVpbX0nDsVHlS1a5UhmiEPSn
tZ8czpNQInPSLC5QtMcJUkMO8tLF4unkVg8EmrD2l///yNSEQajwpkDzzo2vH2jIdCVzmoZ8WU2R
njq8ARy2MbKCOdEE2fhp0KvgX84GayRuvq4jPz+MSDwtwD1Y1Lit9pCOcOjnBl8nsRAHKim+PhAY
Pt1bCvR6gAbpk4NMl8FK/r9jKk76++O3mzUWtYlWIiNKmjYazVt6HvjLiSwPMfS5i+889wtEUuZ2
9CFszyYhopmYh13/7Y+UZJtvIS/6tnmWfVKCPcyiFGtNu1EiW3OFdzmKmuIoUrhFyygSU8bDGOTg
UKOKAQ7ZUbicKyJXec3DD6BCQ9ldvIW9+YWjff6nVxUKWL6eLwbZUrwbf/PoLKBqCmLyI07NFzpv
cDYmGntcpM4CfIGacb4YjzNB9A6ndPWWIGMaY1OBQ/n5RS/SLc5Zlg8OTB5dynz8vKDsdNJj+IOI
TsedGK9VqpCTM1Dt3WV205g3tWJOL2oD1k7A01ec0PFiUTp2tkHzuOBvEIlA0amfeM4RGV/KbjCF
5Dld8PakViuQ7FneHeJ0f0bc8Cof2oeM/5oZTxYMlXiE0nsnPyWlrdRbGJQ95JeFf/ug/Nx4Jc0s
taQBWLi2EEtEKFy59blJkDNFS+/LRBbgiQO08jhzieu2whalBFkuyuGMLtwgBKxjdi8t4W4YdRZ6
mZMBrSOlQikhJo1Eoss965bGsCWJtG5mQnFuz+E2qdk5wGc65MGwRzGi0dC47NzQHO3iNsmkSO16
xYDqyRaoqJdG6SSnwohHRfy3gAKevko/JKb1acoefg3FSbAydUsIvu4KJyAHxFj+WAPMZvH74nEc
C3+iL9h8o60cZPhn7AlpJTdLqi5jEZRjMopvJR+yf7AdqxlHMcZG0YAYz1ZJleIHSrlvfnFTGijQ
lbDxepDpZOCdD94F4dFblxTvWR6Y1HKC+9kc8vr5W8gCl082ZFuJyrZPQi2qj8mL7/9bEsBVq8JK
9k99AhVX2ZMGsQypfscOjEtN4ugGQ/cSiqr7lFJyh3m4kQGNE2Gx/I0YV55dgA6YpHBm/3fYJbEZ
urYjmrMbaiABOvauu4YJufQKpPa67YdDUFB0/cy23uo/j7cXqr+sSNNDvwHtTgfLVTOgZUkdz403
FV8qw9taRCq8ukcJSHdyWqY8ef2RRAG5UbMWYB8Vok4Egp8vbSLNh/SYQ8GjnIAq8DVM+WiJZNT6
ZJ7680umQtw9o336ummumv/FabU1wDPgEjvJuUlsvDShTAnDofYYKGLi2M1bMf0nuYmUASrX31yv
+c2AaMqKt+4NJtEVi5A9CxAtIK2C6x/73WOoxOqbRVMrgK8cmByQqmgbtbtGD3Y0rscpNppdfktO
DBTrBvEpmx574CjPB/Zgf/AgE7eojP0tc93vFW8KVfEzYwCZMCgshbuWU9ryrHlNtDSp/TD2ysER
FeLNYgY+BV/ZsGEDGBcBdqpSK1uU8wqrVkQopnpmV5fwPWolHMQvVHs8PlxG0aSLBZ0PJfcVKnSZ
Zs+G6JbJK/JZcYe7DQpuEVhUqomlYqbvmHtXrltbuANYPFtkdfKFklHwXrxNcIMI3AmhqPJoiILq
MXgZk8c6M6fXq3+SOYTBNNvxXsQA/iLfaAQWr66cQC4HNY8H5pHVUtEH3WE07ak8oU/pPsEDBCAq
ZqakHwwlRuga4bvPLppNnqGaLNcVr6XLr/IYDckO8S06yQz9Y+a7GhNrj/k/v0mDrYAKh4vaD22h
f37Gzbaj8JBEmBX0k9FP5PlsozhgJLI2TZA3FDNa/ZqJI1pdaat5mwAco9Blmxjw0JI3oSuHcvNy
gTTB6HrcxtT4fYDviLpSZjjaKgR/dFLoDmpX1CcWhIfXcKY1kQlRJOTlNCm9D2obCw4c8KAPfB32
kyjXn3oDfiVURiXfJ/1Ughx5dnTIogC7qgJ8ckGD3I6Ese4/FPmyEITrLjeiNP2TC8Ol69hq2Iq2
0aFuA6lkrqixiALswGoipR5Qy3SFKFs4RvY7p3nLx9zeENrdheV87EW56izD2keTQEdifz2SYpCu
r295aBoP1DtCBkX/SdMEGL1mTp2t3nTfMbEMeKMgU87C4e/vUWrcYgNPCYHKBZgx7rpi+2IKD9Pb
z4GhOaXigvmwvof6t5WWxHIM2BYkR3bpTSGYXpfJN8FAIqTMTR9e305BI6e5z1BLpKBAu0s7I6RY
bMP+p3/dw9TsoAP4V3tsu/JtMcH5CrvZP8okfFHgfmI82b/f9SjcKFOq9E5zBzrf2vDWYLNkLx8E
hkf7MIqT/cvpoSDcOJPljJtuCe5Qzatx4XhozmE0sa76mE7viB93lfzQwVNsl7nDijn9dB7uhYDp
RMNTNLORjkn4Lb5x3cZkBFFii3/4oRqp9E9LrrQ0VYUNr/47kjYFpBHJjDiDtohf1AoStOj/dC0S
yg+kLYapxmfuN/zl2U+1OsMy9+YcmzW6BMGynx5mfTO5TfNpSj6ROpxYnHtkFVDRVZ7XV/DMZ2DF
WHkFgC0+72UXNdUgk5bVwwxLJwVjao8NpsflrNs9Hm++05bmanoL7htDE9suWeWIpBKarM3UW6S+
JRt4Mz08a2QYzp0jqp0foxWttU963nm9qvcefz2Ir+InQX8xYB+oul1tRKInb6cZWq+FlFelUP8t
OyUQuoEkjZ9yXxzHihdeoverG5lNa4HTBbIe9dhCxuw7LQpPF5h/HfTBijTbrgYU1TEkOlgRqxu0
E66HDSwL4s6/gROdYq+2HF5HafMyncOYqSG7uR0Z7ZWX4zhK+e0Y6/nikfGqK94IAMECU42pCjYf
xCUOS6wtkU4XezBqk8pSWBsQRwt+daI4RuqWu9LxKCgvjaBZl+mT0jwTnDrrmowGksZXxJFCX2mY
5zljEtMlQWjrVMY/cwX7FrauJeWrcAQnjrt5oMkAopNnh0KFEeBnwfRnsXlh5rwXHWTNg3YW+aue
CsMbtfkFz6TAo3M1QSoXqh9FjMLvdaI4rOpSGyhqBI/k8Gwln2cf2HGZHcJ6Ev3UDbaZJ9xjSlbG
2GU95y/QTRDDks/rIku8mvtR+AV/8BkyboGBCGo3lH4LTJxRzD9hK3tlKQpjdSVNMZ6sqUGzsxA+
eMIddZvc+NyfqwYnLIBL98bPswvCc1MJ1g0zvNDA1Ureyu0pgUFhbX3G5EJv4v4WWDYGkXH4CWj7
RAde2Z6j8ETkK+RdCu49DD7NDh+o4xd2RTLZrcvCfKH2eltm6cMmubrhVzkDo/sUp9oMv8i0E7CL
bKeIoVAZ5YfVeVNGETlaxxL4YzJs/AkIiC8QL5Q9AXOpfDVrG5x/wOJKqr0hF44jZJNU5Hnu2Z+9
PZ6apaPZxW2AV4uVcMhG+WE4wKGZUxGpvWhSzDtif5T/CzARJpsXxiO8rbY0xGg7u2PpKUYH/1Xk
KeSEITOFawgfNuruYldUkLQtpA97jMEOxZRUFQLsahIkkK0sZfLg07J43NgQ8LtlMrLrJlpYdVp9
E+NbJ69jMP7F9xdrfZ5Tn0701U0kEDQaNymutdA3/SfmP9jEpu6rDTh9SuC32fbL2O3WINuHDjq4
cKN9qRtSAHLVwCyPelrfGz98o4tbVmwKubZQ9HgyLyG6lkeel01RiBJ6El4KsyFh8SIGKzYbAJ47
8U3C+WkyiJEEdTQzliXsAe5op4RfOqpDjvij2jAItgKG34+OdyQnrhDIMYDawvvmu9qXYsuf8GrH
ZH49OtH68JAAdIXS/ory/VD5sqQ0cBYWp1NV0v9gHSXk1xQbykWQ0xv5WLD8UPxm1nAnw5Xl/b0a
fW9AnnmNYkDm+kUjNZVEj3Xvs2w9O+DlBEQajJkEziUsYRmdGrYd7WZX2DxgK18SBYlQ603cloMy
iO1gn9eej2uHUiCZ4BBrubd84cMB+9zN3TJdcAaxaXAikv+i8v/BI+mWyHGzuO9OZU2+VYDKSW1m
EXu5sL/aGK7dy2+Evn4fR3xqqpw8g+AnBddYYzB5iAgS4M/g9fKqFxLVdbmdWMrFa8VNnKhWnAm5
ANous19tq4tN27C954///j9a/EfybsAOVp47U1T8kpnRVKLQ0doXT9d/CQGTuWQikZm0wibflpeg
4b+gDPLmE/HQB+/41+D1O3Nf+QAL6suUwMv5ExRNhgbmcc2viilZ8ziuP3O97iZaEp73hMtutjcQ
EXIrTNSkWND14B96XkVmWewWd/9QZa8kpr31xKs1zh2UjOtsmhbrLkO9/RntqQsMXHmuqttrLSQb
bFQpq8TP020fYB4mFUhDNgDn9RvT6y4zn1Cd2H7QY0luaRKtkagxaGfTlhJIci4KkWX+meWHcXIr
JT/EATQ6o/B5DwlvuTYZFPaD40FV2eIEVe6WNc0ddWvmrdbrUls+RW9ntdc/K2wA88anCePysrJv
bHj/mcVJhcAvz4Atc0G4xirAHNew2H062NDpF4QsDohTTk95OB3AmzsdUuGk6WKPHoR9lgaMvq3A
Ive1jKVz0RMI0Iul9phfU/rrJTt67G9mzMFws86CfE78NGmxxTT86PP3F3Q77HGOaGzyGLQKEWve
zqOg1qFsl02RYueygwWDVrABMnHTS1iFZzjETcIeld0QEXdtol8hh9bF3aWRC7J9ndO+1UKLcBZc
UamDVv1p5n3ccXmHXz2Duj3uPzlYnuL/KHRl2XIs8tJS2TCY9umA1DB+39Tr6+XodZ48JLNDmjx+
vYxW8tnz2bNAmoJ7Mc6DmVXvSptNbR/uh5kFtqw560psv1UHuGSp0txYWwNXxnEm7dELEE3+r90e
tVhC93seSoyzhyERSmaSTqn0bWyPkJ3WGgP61ji6AptcNZq2Dt/DLKKb4hOSW8/oHV0I5m1PGHWC
nW7D7VRylmBrpQKCvk0O9i9KIU18omvtYeODo7kh+CI+mUf/u+FBCAC4nvhJbS7Z0EeQyjXhVFQO
f8wvVR4nS4orCHGtMu9RiNXcCXFDA3NSOaU4i37ZoxfzuiSga3PWrjzBzfnBGRdjjYG5YF1whBi1
2RWPbCerZ6tRS4qnl9OYrZEj8SkyxdlqbEdgpGPB+YOOq5HTb8hBWn0NatGQ/Hyvtv0/w1M8odFK
45xBByvzAGXaKHHVppzmNJjSXW2kjJ4xz3ftrLIhunIo+MIpJ/esHR+soGCtp4KR9UFPziqEsolS
T70fYD5V5ZVaFUuWgq4al4Kt2JFcQYLLsEDT/rrwCah5pMVVwVpD8y9luQ7Ou/t+3pD0JQfkggNb
IjNLFRV9MEkb0nH0eO5Y4lNgajxSpQJF7Wa31TY255dRtzu+uHu2bg+icMtC0cEOCGJGS4onOX3/
TIXjYA63jm7u6PkBEuUDlaSyPe2LAP6ahnrJlQpOLCjBSVA+/9wwJfXXOvNzFUn16NscxzLVqVYl
sx3Ko3k643JmwLdmeVANruiBqn81G0vzetdkaufe7uR0AuM7HWXzpNOZFgB1PYbtffFOqON6GXh9
u1+cIKxoQLgJXCM5G/Woz/H1Ae3FbfJdgrEOMNYAPkWiVjTXM+Y6zolwhtxqnO2pZfm+set4wBLJ
voaYdQn1yO2YKc+5lmGrTcNXgMw6ML4vMkDpxmVZyfhdexqQKo+Epfn3xFQYtUDEkSWip4FQ2m72
jOAJq1Gm8XRrem4skDhfvXzCx60Uos4djsDyiD/+9vnctaX8IsM9YTl2vyNZlK1F6992xggbJ4Xn
Y5ti86ZOk8hw0aHIBblW9thoI3QEkUO6Mfo4VJnzrUdnpnQYJKtTMu6jgeAWW1Vnrks00fh2q8Qp
E5Ri9DZqRVkl2VnSIVKdxHypK8A3QPjS0mkt12HZ19jTUhZgi9kwTb/e79yzcifIdKonYVJTMLsN
qzegjancRev+IRXnvilMfhkDwI4BYyEgFUJmOIiFFhLNt4tENASm7qHd8Id3OGkgux4q6vGtqoyE
nWi/iUJyqd6ZWP7sD3LgbUuaYgy7rJTn3UTZSwOzumT7eH4g/hYCvxmk9dV+ryL4DlQsNs39gwnI
aXcdHACNEW1sDmznG0lK4ci+UCuKcNWLWhQAU7FjKEK/tYge2jFldfEkcpA6Ak1vURnBIzu3CtH6
ABQm+MIz3KXkANtFnJCf+yOeoB8c2Gi7541L1tubFWJKkpF3tiLRPZsBXWu+vkb4ameBisx841wI
NGaks9DUl3KBwhOW7rmH+Fe/gmovQAl53XegAb+lsWsZHLA0+0jTm7Jk2CiNyT+dZVsBXU2XDfYT
QjadlHT5NTQhIH/h1U3OCe9F6s9vKmTb3VGh3BbSv5iBk/GzrrOfPhrub83OWI1fauFxx7EGMkyn
OJJXHujzaqVkQJni5EbKizVy2xFdVRtQPaQ7AsVX8wfHlMZpDnd8oYyqsmkSENO+r9bnKofOf0G6
XeakFNNzM/Z1ec+Y9m8TFPuB/KCr55vwAM7SxKcBMemfgxKFP+sweuv3NPPvwYdH/57rn2T9mLte
YPWf41UoRk5Ynlxf7dML5bJ3gWAuCR77R3L2vT2Jk7/18UqS8IOaPEak+z+tTZB3PlvhVTCXUJMD
xjY9t8bdZkXYR6KkU60AMRsXWSfdQa8KYH9kuQ7ziKf5oLY/nxcWfYlf9VE68KOlcVOGrL6VhaW7
T4ubAANSk2LV2e7usKZ1A6LP9xbA1waeTxFS9x+z/52T20WIIh4BNA5XluZmmDluJUtyvJ6z+xeB
yuATTfIBIWKQckpocXRDZGBNKJ3Ge7azADv6nH6/lu8C3nvlH47NkmQQBX/Wj6aN2nqYDjFEfBww
dKMZFd2e3AO1y1FeVswFrcATYQY/4LvMNlzSYuU7ffeCKUKNSumqxJYdlneqjYlOTBhblOu5eaZt
/XzB65JfOJvNdVOQBZTnmr64t7YBFYhDtDeNWfc7qv2UKUtPmyRhKw9Y1AVwb4gyClmh3qagFQvF
NPG71J9zNu6QiCJx3xy0oL6WaqJM65LiX5DFYtPPD7m9tRUz63J0YGh1IthPMQf1Pbrcew860/W+
M9ZC6IznnGtk0YIFvcEjjHD0Kz2uORW1w/yLUbLdmI8aWIy3pBf/wMTHRjI8lvUcN8tFIeCmx5Qv
YpxRGs3SW6MCXHQg3i0RoUpAL4JE1jaCfoH3I87f/CKUQdcubFa4xCKE15v3hVUL3fUHNDrtYMd+
4Gbr/6nH9/3zFpweSIQA41ab4vhdbTBQdwssctXNnP1R2pXzY5QJqDkZ0IVliRWBnCxcHnirMOVA
vi8emaJFijzpSUIjeNqIlWqoOn+1+vPHVSnhrUa7O4Wuk6yTAwhFBYT5csKEee/0w/nNWTAlhf0K
v+4PNUkw83zQqnD0jMJRBSX2SkUPNml9jK36ypEIic5mlMWxPSQD22rvkIq9BOiQKTekyhIfulD6
AFk/t4b2ErVyXh+o93mwgkU/P/Vv76BR2PPba2MIITQek0m91/OFbi70abjYS7fIE7i1zCq12yAw
U/Gnv52jeyDtjA9U0chHm4N4PTNN2Hvmeka1526TTRXzMardI0mn5CRYCNqm2VcdCjCSo5rdps7M
eGlIOPTZvgzpCC2VR51X7fNOgGYFL+fIx3RjNTHHDmunfoMsuOIEuvsQl91429iwfbhnBrs70WC8
/kwn0E03a7iEyIJFCOTsfO3xQBp3vXOB4BdYmO9x/1ItbZjTUTmvcazJkfsIpu54cb6AGUcd4IFi
dXevOnmX0k21iuhAFrt+3CZQPjtvzNpKU9QMOGE9Vp4r+8WF4lBmGH29QudD+RmkCsFsvgyMPBZo
nnxfne1JnU+8pXcz1jSnNvf02PR1cXzbRWor9ja019U+HDeAm3PjbQ8pxV0bBzSJmdyzGxCqmE/m
6uB+GvutNTQA6rN+k/gHbl3CS32FmZKt0pgyz2G0TuaswBtaYHRAgToEHIdmHjNMhtBNmNKGYOgU
ZmDPSx63JyhKsm6Xnlh6H0jmpuun3AUBEKDwZoI+g9X1bAiZhlrGbDvLRzWZqrQFoOKZ7pObkcrd
TJJVqyygmmx773esJ8qnPD3ZBALo6vzX7JGqMqj2KEXpvtM4ZxoCfYUPdIRrraQcVx8dS0OthS1R
Y+ujSj4sXLxaLxPGdYLEN7VZvdYJ52P48ZfSeDtXhYmX/m1Sg143e8EaB1nrwNMd3la3+TFsimgM
RU0H9U8iJHAaHLBbaH4I7GxHd8yBH/84p67iXl8QwrPpruYDoGlTyga525KUtf0WNpG1+itVZ6wp
Y1xNh+ubaJ9CT96VjEdzkmT8QuuN3zTiTIt+dwalkFVx6CHmGlpFcNr94YNZDEWX5sNDoaj69o3V
rDXrFKjwJ/U3l3JfNEnYa6Sg3tYop6z/Ei2y0XdWpGruUk9ez2XXD2l1RZhlhJMsHtm0PwKbwgT1
UsL9jeUgv1u6x5h2v5MnwHE8/IFOdQTaW4GSQ84Xr1mMFGDZYzm+K2G/KDOZU+A1r6XR+JGlqOdw
hwXpdTW3YYZxk18JKxZdbHqWEPeiOVKYM60gejX88e5BV1Xx0zYtseyB9HErFJ6gBTtmVfPH6RL4
6crkV4S1qRWq+fGLYi4sH5LQFiWxwVbKc6rnEPEl6HOMBLMNJ3WlVxFCo+q8rL2sWxqMajAPB7BZ
q3ymIkJ4xyic59bjjYLjA3oFOh9J69yR01k+ubhth82ZitJcv0SIv5chojq8XUEQqoeedZDASc3+
8Gcx2CvUtctlWVSpWtcXFZ/oHTLeUdk8IoRcYbhcvs8NqnF44+iY5WXZe1s60RW0xDtbpykROZjK
ByEgY2CIzCfs/7c2dxAo3MnfmgF2ApPAKoKntXx7AfJzRImspv9ySX++2SBov92DWqBV10HjlIPo
AsIwZWaN7iSjgfNMKkgURGMQFrkdyMT+p923Ap0A9vEhGcWz7FqAD6utcjyLymsUub5yrY4Rc47m
6zaCqZnA77c95APnnMLJLymfj3sXY99wbuZOISMBEWP0Mv75evFJWru2mvUB2KPIZXAsvvCoMr3v
ztFnR3/uDajs82M5axcIFIdVdbJMCrI1noFFMwpaSUDeZfP2/1b2K+F+7c1z9BEU1+HzZD0Sr3ro
0RDPrswa2nZLSUtZ+MizB9LWtVRQG4Uv60KjIsIT0tW+0PI7yCFnlDrjEMwW72t2AT1vQnwmg1mR
Sy9MPlwCXexQHss9gX0KdtgtGo8yeenVO5mNpiz2+tdG2DUiP1fFlKMw06iT0IVXVq6kDhX/rn86
a771a/x9L0+x9FMrS0fozLrD5QCpk85LvPOmpoym91RmWy1PqU/XVrfPIlHdhZD1i4QxvJBZHlP6
z6sbCZXH47gxsL9DZU9GJvZfpEkUVIOmb2ZDCWmvfHnf/EFtGXbXGb7xsg5Hv7lmdKBTud9vGiIq
io1Bm9texKF9cLOJ6qD7ArhBw1qdJM3yrorach3/v0rzpBTh+mwetviup7Jv7MyzK0y4TtjxXZX6
H31wZEXs8z/dNNZ0a74Y98PY2B3swaAQH24KLsPA54rPmi4On0sYhGe69g09oxAK/MNsahKqZwlG
K2MsYbJAwVemMue+GJnQRKNCwzhaqPtlJNPmjtls1EsX+/7I1PCMlSctC/gsBOKj50/DshnBaY+h
k7qlD1aSPObYs0269IoG6tvisTxrb7Nc2D+exYFQrRCxKYgZ87CneC3OEP0nWMH5W2p4vjTP7i0g
9LI314SswfUU94KuORcSpM/VKkExUoo0rxdCnEtEmBplTOiWlBJIZw3UVGYtAWhLwFYHsqrPo5xM
5GBrLOnGI9AFOwmN0IPQrb+E5zLb3+VoYlSKn86IocBfHqlEjIaq6EAVFHvb+s6tRsGa/T8OZqCE
u6RJHpy+Y/YYUxNVHHed2h/tzFNePndkv6/JsGLHnPDKb2wiFQDnG85ipnLgyQRBrZ/UJwpDaHaI
d+pL4SdNV6qujRPM+Wv+5m2Z31YNS5JDmDxX5RLL5hcqj8Syz0rceU0Apq5Us+ZxCfu4YjK+Ll27
NWV8469/FMWgdurqbkmEyULX2R2qu0Y55Mxfj8hL9PBoJgAzuoGpp+S88trxMufUDFBgR0nQgZKC
lmRNiAP1zk8HNPuPwczs37RKVnb1QdRWBcbQMgkpSUmfa6S/FnFDhtqm7GYVAYauUIhg2CcNATkE
kcALuv7UrCHyi88yrBUwVftlKKkLp2c7dlx/Y4hr4kYzDvnBarVBokPbRplnxw86XNMz3ITWOWtN
vXbUchwXsKZSY0N18iR9BGdHSbFze+rqylYXrVEVRjT1Ou0oR9+NGOrbLlZz7o4BFWC68g889+Vn
VP9RhNVjo4OgCzeLs8iDZQfTgtdVZIjFO2DgdtqFjFjMDVuhZ0wmoWvRPLUvMbfbs2h36H//2K12
ME8bXKzlsDxhkak+caT2GiJlmAXjrkgPOaZSQyfbjJ0DYMxvv8mKQS09IVkNeynCsZRTFcnkg/vn
hvnJKJCXwY6ns9UmtqqwaX3STvJAqeqGscbo0P6fziUm2ihSu+tUpdIgI+09tBz5qEQV208JYOWR
ITmVfZS4NziJBOpe51+Ufaa3/VU/O1B5tpNZScPRLi80zETU6cMhDo2wfFHVZ97IRRAyJcZTPu5/
51/q5ZS66RgXsjkbYymEWjxD70AGn1vqCH9FRm/rr5F4bTOKa9T+8mpHY2b5re7qt7+3WHvWIwI4
x+hYxZ6SWFbGuWGZhUDGyXG4CLMEmI8oK4ugoGA6NtXlud+r5UyDJFtR7g/aM2P/fE94MUu+c1nc
atwCrOPbbN9UofeU12kH73wbJ6rG5nLR4T+smStY6IXJV9gCXe9s8kW5RYwxfzQibSX4aCdDv9Ps
sgQTG7XzHtF4ZtTA1/EmySSf69HbUc/FD6MT1yK7o+k/vnaKrpJwHCAcwLI+IVBxMTAWDmCCatO8
vvqw96qllaHMP+2Vcppi7esjDcRH9k+U5yX5fjc5B8ijEzTbs4MkpPl0lgvM/VPB6hwm/ntdkXou
FxH+eGb2LD39LGG8E7B2tPxyijGjWRcn6vI6Q2ymyYapahmdtx01jLXTN9DifX+OREi3kq8ykPv6
uYO9ZB2aKtz6BKCir9pQ4kSulOhGFQgYKIg/xZRHtKKKiJirRMQOVxgcz9VDuir3d6dX4UOxkaN5
H077r3TkyMjs8aVFutSZcCKeGi/fAoUqT2BR8BjVtioAjYtai0RWiJv5XFnZTQ3YB73maq58o0yS
qolyzwGSuta3mcQ3XjR0MhXgM/hniLtXMJVdgRDWEXrlc7yRBO362MiRXZ+CgyKjavJykf8yrRrh
MT239q2d3S8VEQXWzkZadU3pcXbbCHKXuIbs53lOPtEwX2nd2Q0oyfD5Xocs77eSsVNLtyS8KnG0
W/cdjJxOV4QnosdQPCkozhmAObPz2QPGFqh2A0fpSGvGULcW2KdihOYTi1q4ntJ1fBgfNP+UNQ2e
rmqmBol+6tgVPA7kVBk11gzfdKvydChBVp9/090qbdATtvjVTE7sL7IWE/IJlsI4mCoEog6qBKRy
J9dR4YU+F4nhaYh9/Od2pajQksaTMzL9Nu8jyNTOM3xsy/Mwdm+fheXVCFE1Fh9rmuH6hsltDeuF
/OohX3Jp16f46SgxQci8zHNsdwN8e1oH67KBnaQH1KBy1PyeM6gQZtvFYRzCYcVRnoFaCtMPqYpE
3Exg4c46sIpkFILALIoO8XLTkpJ9v9UzHFrk4FPFB3srbhR+zZ42TvRPqf/dB+o1Lpb5OF6GPFj+
/RMtrzXuMEXtm/tUSCblxDLIF7SWe3zPHNXNNAcSI3VlghMwZ73NKMjdDp2XP7EEjvYg8GBDzUB5
DJ1qkpZfZbvsJ+SDJORbAf9VjAy3l9vI4+r+cEXFOsd/AiQtk9scaszbeH+5RoY45XXoYGoqlhS2
tC5PxK6XfTafUgArabFlmqejNWo/a5WU/o5tTWnljktCU8vKyaZdH3jURy7z7c0gk8qxSS/tLocn
SZC5ZXIIDD2rNPGnOXSBDk0cujeKlW4WuRL0QnrQ30ArQffIROi+2g9t2/z4eBJLzWnrZXX15sQ1
7VSg57lI20nEKtxgK/VFSOYbV6nbnLanD8bYbfSt9dZ4fY8Or3KOgZB3P3/XkapGieJNlgQUX7Gb
wAOPzCFn3oPcVhuWpmPNZy2cxG+ivAkcNawVnlS7jfjcJ46Von5wciej2AK5WMAIgoohS+aIghHT
XDJX4ABah9UcUFX/AVDG6cP1ydVadRD9onocn8FsMxyHCyVC5WMQQQnJ6rTfP46iDDkUu4Dp1vb3
ttTXhdCD2T3SjLi+XLs6MM07XO4KNHlTpxAkS/0PYjf/RTCGplS3l0NGDNJBGjnSZLVnBzwGE+cM
iy0UsUNsJ2YMxqlzAmumfSEhMYAFEeERJDYdhHyZnopPAuMbyRR9r6YyklJ0g+OU6K/UU46zOD0Y
V6yDAcp+RFwB4AjHXyCUohLCfGtdkz4QhVz1If/S97ItOqhm5ObDKjZpqMQlAsUnuTYsYRn+7hUf
f5jM7/1t5o2BBRWeCWGtnMmX37mEdH+ABe+smMafIIxItV4uW8h+i3XNi8pwwPJnWJz3xfFHz9I/
lbXtTMq3Hgj/OsIijjFWpqlaet/olRACFjrl01fmZI5RDn26jVFHdFgzcGNPw4SrJV51o4GrZWe9
gEoPmVKOEjydBngAAP0EU+t7KUzdWVxU+LK/uZ3E4OMukDZmTW88dmJVs5Cja7oU9eu1bNn1xaC7
+Q88kz+EGapsEequcRrCGDj3se4S2fKRb6kjrsy0YpugCkVe+oLYP8y4Zf4hTIfgIzFSCBDkFG7F
N/h1+AbHvADYYKsO440/WN5kC+bWu+F/qq4xgFeTlAEgtLKDCnjrOxvxb/j6mMfDjjos2fdR7Ita
9y06hfuOVkGEAcJp6doYf3KDfbMFAFK08jGn/xAbP2dCe+1OPogDKVzptl5X/PqYL9LTBqx50MRG
Bwl8crP7s+fR5op6x92rp4JhB6KjOLhEUblaZpBRzG/AGvYXJWLHNPaPQtofjgidlhJIcBWMI+SQ
ZH8gJqwR5pIyfNTQbEL/oUVUUxgDwxWrIzx5eMdmEmhQVFk3WJwUkHu0nre61uNlnYubc0X3Gn3O
eQmfkllpOGZTsWSxfTaf8PUJeLIXxbojjgYo026VoxY1wfUDP0ND0ZLrEiS7Nj0zaX40W5s/YC6W
k/U5YN+4IT72ZBlnp7rHfel46ll944Qlcy0bcEg2GoErLEJslgI+FSAUiqJfDxwmGWCb+wnh9NRo
ykzp1R0OStzp7k0pd5bHZhpbFMY584xB/UnkI08ApGVVSQqhGG6R7ESDQEJNEORIfUFHgBIWpFZc
v7mC9GzF7CSu7/Klrx+DJOdQlpTmlw8tmG9AjHASws1W+DzX7PZTpMI/AFkj+WkFTHvC5ZuG0eIu
h+fmhYr1Bf8PCMiV9d8wpRsVNd4y3U82et2jVuD36zLHffXydAckzkUQ5KRtEqU9SpDsvGdaKBAS
oIXYqN8Lor1kEaL8f3DSlu6UY/E3WRZOeXNtcE5LErzaHC316IClcL6gXCv2m28gHXu7ovVwwz2N
WeYSYdHfDy4tz6viaZxdK9De1JFkxer6hJVccww6P/tbhhSsyFfEMq6NJFo+IIz9IXXfOByURQGW
5XVf+s8YCw0ItGL9RL2eYturm0ng/wD1lGERhM0K064gD4UfJ5Se2i8KkwuBFfzgi996wuZ0KaV2
m+3NQdKRB4ZeGNtvAcMB245peAYFFvczXd6jI18uwnccfmp0rI7kzMAILzw/eUT1HAdicNqLT5cZ
wx4AhRrg02pS/ezic3bxRki+hIXcRI84+P2HoxWLSW6PeHY6rGRnzddgW16Flfii1wRE0mZPrl8z
f9Exw7pi2XEHslxd69mOo2q1YRFQ9lK4V1B0zNoCaVc60Q//GL3bxHYRYFzGaOF3LAFkUfAS6LVp
ErUp3QjHJz55HGCNxRYv5VNDM5r44QCyJ1xLZBl5OFqtmT0BppmUQR7/UqdPyUVeHsm044IytUss
tf1LRoO5pd5nwHqyMp7dYbgwDbUsgNDUsrdG+hI3ecIe8Uxq2tl4GNxrObLDMMqx0JEjJMDzfE37
lvklvxrc38oiNXFOs8taEn5e6KCzYNS+WZGKIgUW5foO5fLUJRto4WFTbZq6okl0Ye0nL3rOgJOa
tsfFU5viTnJ3ah7XpSIBYKtO67Lceg9rArB4wETwpbHyYl1MfBEdl/gMKl3kGShGTGljdlqb2kgv
g5DZubN7o9FnDUVwSRwIHNTWBk5MCj4IZSB1weTaiOyFd1/vwnhRr/1CGCSmyHycKSMHc+jtEdET
QiZJIAdN8abdGH5QaNFSzQjL/AmHwK7y+srpULbKfN5efbBFn7GtMANXsqFpCgjEwLXRZUCOejgB
z+06z5jqvhCeG/OCgyv0DJ4SHS9FC93LtRs5MIGkalGVy8j6jcWvPlkg6SdnSOwexQc/8vDY5bdZ
P08goByzMrwNUcYCedrxDUwseae4l5gAgZ4HurXd+Q5Fm8lD9s4peBE1fVbLYC8RBZnZixofo3kI
/h0NfuWuQAVNT2Q9suq5drhik4EXkXI56d3t8O7HXkM+ig5M7DSKy0cbV8+qBLpHM88Eya+3k3KU
ml6e2ASx6gdsmS6NrooGr+ZwaD2147frpq9HV1YNST3+7J+7/gBmxV/rS8ct5x7aSfMdKe5uKuMK
fA+YYFDRFXDodiaxb18ssNoWfRc2G2BYHiz/oDA9arRcT0q/hWfkXVetsN9H1QY2rQ7oevh3n7YL
zU4oh4gKerNH9PfMU8pF3Q0M4iMeobgFyKZttCyMahZ8MNZlzubKWMheqFgz9D/7F3L2qNeVHO2u
jevaCYVS1ebUxC1goHL07fiteu6ztIOQ3DTXZp0d8yQLAl/vKdUe200qF5ebSxBHZ7I+OXtoztQK
q2Iu8Q0fIb0VI2TvvcYnGhXcbd3HJ3SoVBx6pVwEIpnz84qBYZ9uRlS3ilKydeco3lB5RBgzwGXd
oMuqOL3tM/Xa4MWkfK77+57RPFsR5NLvip6ckk62+8OSUtiQwY0CpvYaRNgaxw6HdH3lSqUnHp2u
WaQ/cPN5G3EMN3hHur7kCOMIR3lc9Gki7ddtca1h8WUDdnX7G4ma5eo9YLfN2yrteZWvRxGq+aF1
vw+r4sVk5Iy1+BOEzTSG1aHRpzkDq2gJ65RN9g/yH7T2xYN67URNd/r4Or+1aPQCDnKHvCAMb0wt
+/ecfVCWMsc8e4gyIViIy60a50FYE1i2b+R8dyC8jZVsZM37R8fbTa+AIcFwvbFr2GLOr5UjjNZU
eY7Xxb4Heq3e12jJCntjRBcMgimfCO6nLnKVy7k+c6x+xOi+5GTSnqby5PO7lyjx9OCOGkPewcLh
2/fFLKdK1g6I9d3v2zSWWL6z6CDVOolvjz44JD1j+h1rEfoEfYjZ3VLUYx8bkON74rcbfTjZT/CG
HhFKB+4uclj38nlF5GiR+BtU6XydXTEPSz3auUQ3fuZt/Oxf0bWJsJ4iJ0CsDWRI+xDkuOhAofDg
l1mpTCkuNsKe6UfcT6KJDpwo21kyc+Q5SuWh12Wvd7d8zBqDxHrJHmtnjeS7BiS0kq3T9Dp3WPWZ
qJi9ZMm6I1wS2JsTnQMWfokWOG56l0nPCGlY4BdAv6LUj2GF9MuLjI2cnGU8/wg1/zalSQowd0Zo
fNgFm4qbGN+d0wX5ZtZCOkNPCRQATTm1NwqTKKpinM25FgR2W4JIugbiOf4fneg2XuBQJKE30L8t
TXUFDjt9PiH5kCjdLPuE8vduxZ7hx2nKVRKNTr8Inel8IyXdu4LtnvLp6Z9xUcaB3AjyK5YRoicB
NIgR3loRiY++4b0+mK4ztvdZ4f+p4XNPPbDDyo1J4lJHgSIScy0Kl38WJXNYve2AieyEZRuRA7rg
p2I6Cffv8dX1ZDms/wR5rQk8rZWlyW7XtfQCzuukYBzVIX5mNfoX4BrugUk7/RBSMs7yg0cUV8jD
EWYlFI76+iUwBkruEul2g76lBVOOs0C4Wr++CmrA0CUFJQB1eZ9mHl9FNVSjO767zuRDct7fstao
CCY/Lp1Loc7xvKKOYBEQ/CFou0bMBxDPSZtBTygLwEXZlRToqMcF7heVd2vJkWk/bfHnL4fzT2hO
CnxtNKi79s//1nPH4Qen1/qstg6GdrO3iN8P/vx//bTjYWDViCrIQaKSlCxm++zO53bV6qvhB/V+
mdgdYRVO0eCl+KoDaqsy5u1wNWA1Y0zVBc4USAhkOco+murhXE2dxle+t1NMiM5Fmuez8rV08mwE
ACqLQNYcp3paKSJjJDaAWH78ALuhEsIRVKdQPyN9xuC4Sg1L+kOjqMwQ8qvwmXMU9l0FqzXFiUNQ
oeaukUTzCxUkdF/y/lGsmRQ8cRPiO1JicdcvVo/xc2ul7PhXt8k4Bl8SLmEil1OEI+gNpsJip5x9
lH+dvaWUWqTN+GF1SUlCON4l4DYQSMyvFehvirx1/UcrnEeHeBFgWtkif3tCrtbNI9Ap8JQqBS5A
WRdaL7R+NNMIH9mBHGX1M0q5phd2HyXuMJ2Ahhn8PjRESWrJ6p9gDMUpFtK9oesduPyIXsoaVs1W
2s8N1ZybnWwC3pv60ib/tQqHuE3v2AKew1RM6WTl3e4YwwZ88kGYznIIEE2aJod689p0KZ8Gv6vK
lzVVKxb66VIwV80osDnShBBaO8dZGjkM/s0ZaiqfjrWs9U59eMI/TKvZgFCaRGKhcNmaPAP5ayW8
RdhgJQnhE9n1oPjsDXidHA3lX7vp9XaKQ9rxm18h3+SRf1xC9yE5u6ljdWvWcUGffQWOwrOrr7vP
P00Zk68P52/ee0F8cgZdN+eujgVZ3gRsm3CS5nnGFPJoGEYrB5hTMWveb7GecGxBlvYgjxQ2quFY
/vj5eyXLHMwTichYAPpUT7Ncv3/PS6ZxFRMwrVhNfMXsxHRxKTv02IjmyqdKqyXhpyJ4sfEp18FB
1XDR3jDxKFtRN3o9jgmSSXtGT5ENkfH2Lryaqs3w7f+Up09zZ0n6cn1KEFuxUjPmnEAiJQ9FJjCi
btNGa91zuzn3jjbc5a7TQ3n7Smh4a9OkhFMfCTCctEfBCfx3tzoecqsxpzIg27FRvzQOFVMEQFje
5loE/g0lR5kYfhU6i1B+BYV9iXxU+bZCu4PFyUGGHp8vTQga9bceTd2hwbh5wI8sbs6aQcs8Im4r
q3eaiyX1Ofg8mIB/sOredUEjAcEISunOXfohRRIAVBbi/VVAPRCg/rPXat3y10TtIYlYk5/+eA35
AQm4O9d07O+UybvmdEbxCIf4ZQ1RlzDh6xK6tkflK091g7l6BXnTizei3h/F7UzWBBY8GMhnXzQO
Qe9gfEKqwUvsCiK66mAJHOcrP7KHdkmEd2aby862gcP2PEitgzk2vCxEC/8nb07QESMXpYoaGFvP
y7VSD0JC3wJGCz2oFEIM1ElSD6eKIhDLgiD4C/TR9o4+qi08oMhPxfRIsI0C4ISLoCiknH0bbJqp
sC0tR/0n/FOKeMKo2000z868t7pz3Mov2wnS10GP7ycEWtGkiEJwLIdrFQAcXN+/huo6To2VWNsl
PCrSEVpoRdCX/KxrVLs4peC7c95VhUAzmlf2Z2n/DV/huCddmOJHJbBR0yISSjpeD1UAJw3sbXNQ
WDQxiG6qLfDQ8NXK5rlnMYF9eWsYyv3SKv3+QhBt5BdTTBg22UQ1+9m5UG+De3obdvl86XtK4wJm
B3MgSK0HPOw1U5dj7+OqW0mceCamgYOY/aTMMutaHhp0p1fDL/RQsrSnBRn0KsQfPvGf84vqJKzM
uLGD3E4IgmCpbG3yFA9syGkWXaU+p/UhVjd+jhoCVj6pXmIhcuRc3rPu2CyHjVloH6qiJ1nksUZ5
Oylj1mZ4y0OcAP0hZd+IswvW1hWC6nWP4fJ+vZyV6uYfIpR64ap3yBzBOm+4jPbq2w2ehZmVKEPd
KEmJkGsKkj5IZJqgX6iIVMI95vaYNm8Oto+ae/EnG7OHRpzKJ4vibcwcdQfXIaD2S4YQLurjKqdE
Xqgu8DFcXopnO+LMcocGXT8rXySVPlXqqBAsxUQZt4HebPFV/OGDuGh5OseBP7VEvb7MqvdVvnG0
9v61rDRnWhsIB7KvfMlvUDEWfMuQ/hoa0MY04Zjw3lap/Ag0c5vcDkNs9BPH/Og6fDilPoMRLq40
gdnxTItS8jhrw1LVqzG1pxfTqhE/XzV+PgJButEIek1fZKDh8cneMtm4mrMpsS16Ext3yEPm3y+p
MPiSccABWF62DinoRkpiJMmCxaJl/BTwN0VU8LgDFVsL+PLbUAmESsK4GLpowqB3EKAInGc8ICFp
RtfBYt/K7BVm/DhW+VhEa7QDKPVOhOcrxYy3+MMf2pTyPTfMGsPSQXutMr+94WScMNpSDhcXoOUt
SpMOU19L1J/z0T7rbTUxMuR/bjcKwaiTvmicqVUkaFbu+PV+yI2Xniwbj5lW7kIOmgh2Dap7E+ew
FVpwAnqiZ1ZPGUaNKFf5b1NQFzJxYKuLHGtLrsrbF4fn3rPhLiSJYt9a/lBiLDhzvfscbDx6mZs2
ojKiA89Dw/YVLQBZPCcSvFNhRX5SPx98V69TJ+JcjKkLKL9o73yx0uz0Qsiu+z++HbjRDQd9hZWX
cEm3W/PYVvXlMkDLhxeSBgS5wxEh5MGvd3yGVESfynHat4ousZ3BoYQ6RYMh0FIpT4n1vnH8xRuJ
SRk31xIlyx8wFemgvNX0gLjd/tSI1Ah8NZydAPFlp+4CIRwXH6XbSIlI0uKhqbzhufzJCM6Rgp6y
tz4K9ybyT6qi9w3DrTW2Y95Lr3QtBicVrjm9z89dznkssh4WaohDzbsHaCMH5CokhTHlIr+If0SD
9ntiX/KjyGZemTKs/2RR4Y9jWReuOG4KMEiun0rNN2KARxXNULhG51rdRrFiD1kxQEfJ1p2VtYjO
foy7I+iGMD13JhZL4tGF1PI21ZJPNwkNL5LUoSZ2gnnfVnKaTQowwAU15EJ2flF+kpTO1M6LwpLI
ry9x+ZyfvyZ/h16/YXy6vSjJL2c+ABRgbHGL2fg5W6qPdGLUDwN1aLe7F06MAEsTQl5ZzlUFos12
OAaJAMaTpEP2nY9CbkmfEoSM7kMehK5+oAZrcszFPY8TpfhoHj9yTrkHtwIcAzxOmJOKjZNk0vlO
OHgIuDiZKzKKLvkwxBN79UiZ3E6CAmapAoo4a1XsXbeNfLIal0Q7qGZqAX+rPoaWFA5d/ze/YjNc
O/nxslHlZJnZK2D+DjP+FyUgDyQeTeZo1Q3nnW59mjYE5xzVsuawDceW24tpJI0K4nZCnwxGPGoM
WdgIjCq+yBQ+QFs0Go8U/JeLCRxhLdHAe868wzMEa586xOs4dHzzf4S6FTRWtOc3AuMhouYHcVqc
IkGpk8M2U04SL03buiu+5JgsbGsyJMixz9edR/ypEAUAKMzCuzLjLjKtPf6dwocK19FXl3L1ZMVz
XIvcBP8lqAUBcvFvAsmFF5EELgtUNPAVkBT6PSsvuliKXZq7oDacMaIdXJl4bFiow2l3bdsn9jCn
nz1LdIGzqMzFha4k0jYQjFFldyAu9H+Lf24e6uenT/CSVWnW5n08qpgb3Ys4IvgLizDnPKD+xkwc
GZeunBBzDVrVJMDl47hzDLSv7+mbYxd4tCv2LS1Xbd3AD2AICAkHoU/9Go95qu34I65nukP/GEXq
0TiuD3a+LntpihJ/LR+qWeMYwsvZhqOeZcMXujfgaBuoM26gOo9ZNCxc7Mt4eXGAMXEZ1d3ayTPH
xfTrtLlHpm2Xj0cA+WpVvTST+Uw0HywvF+zcMVDmYzqb/MAx/e5adCLZVjP+1UFtDYCnjvt7QAjs
9Cug3+2XP4MyZv+Qbd4IqzziD3c2WhndUmL7KDMfCO+Mft0q0jUjptpgJnJfUSPQ0c2H8N7FQ1uC
lvr5QN9EVNYq9o4Urj1v4PS/Ytkme8GwWMfLFEW25FJxRkTtGQhiPARiUstqdUwGYdR1e86p70ji
2WOco2Qmtx8LC7eD/dCW6uOd68jOzyIBL626qYTaJqnzs+V+7fmTS61gFY40fu4aIHO5/9klLvbl
AjcYnv6qhbG84Y0mcvo0kRS95IT80rxyesSxrJtApuYxqE+vd0WeYGWpgvaR6coEgUCTeAvrGbT8
ctgbKTtfD58afpYZaDDoTp0lX/tzoRx3HaKr+uSlvPYUrIxOSdADBm9/KaHfOwYtQsJHA0jj2S6w
rz0m72qqXCkjeLDLT22IFEOkxDEXrGJUhGvKZv8kGLrARmIZ1aeaPofTDBPiDFJGoINl+PCHzbmI
1MJAZtaL+yAJdXEzif+f5/jJCAyMBlMjzjw0fvXQWSeoc5pOcfKSN136U07FEjlwo6qxqikx+imy
al5eHOwFCyz//Ftfci4ApKsHhuxtdk3MzhqiKvYt6CO+SH5+pHUJ4CChre6/Ok4x4gH0g3LenfbF
fASs5v/SOtoFs89S5QVXMyRXFWrqQWO2itvZ7n064mZbJTK/zqL+yk2XpRw5g9tJhXjetWZk85qj
hQnmsjYAXzkqxVPZc2BzlPHsY5mpFep+90PF/VLt54WwF2spN3r/8xV+eygV30DDlCTcl2lfxG8l
5ksJUxV/8jVvZA3DUCueJgnL4JkcCIE1Wb+qMdg+lpH2OrefjK9z8WoEzJpb3n1st87DqYa7S1rA
1ubC0wDUJ3YsdHdLkfezOTVy63S9yu7IgP72dFUYhLCH7vOad5mk0wagcTu4KgU7mwbiRbYwZS7H
PjchKTa+BJf54gAgxXEACi3FtKN597Po1hdHtDKyuYKuxuLQr9berKua9vWbAmOglcd9l4yuYSt+
oHFU7ZFg3E5JOq18rA+XgjPXkixehy9wAYITj9mudxSRixg/mhzGHeyxySWDXKqCzNNFEuMa3lOV
8r2+/8AzH9v7r6+nQ3TUHylQrnOXg8nAJqlOxvzRYLXtWjs+kndwAoFd+Vu+KM77JJ+H2ETb2Cbs
NWKIFi0FSh+/PqUtHr4SKIlvYDR9LawT1SWzEmoYckAd8dO630xjGunDCLdKOqJmKvOt26Bv9Rl5
PZfX0LQF+0nGulRAMXVukXZ/v1v7QdBtthwW3ycknR2gTcRKhRMv/I0OFR1rEvL2gZM0CnNKHDQL
0986ajwW3VMOl3mvmdFj99LAgnZvaNqR9dBjahipZd0Sjkvu7IQYfK0sFBTk9hn4WaBwaiQ5SEiu
tzL4hoRxWwT/sNpotKl8Jhn99Pj5CRG8sFMYHai966SgsK1XSI+T0PWTfGEyv60iGUGavefC3pBL
E1nNatq7970PrAvTqA7ho6KfjqrXRks+9XjquUtSTDZQJMsK9ezg5jJ+GmMg5i/ylq239GYH266k
31tyL3RK7NVzRDzE9THnnKYq0aRhblwok3XWAc6fxLRWsaRtqLo1vbkinQDSTK3LH8ZNksAKx7rM
jpCtXwfYoNKlRbn15Jl+leVgx1BL9w7clsqRV8ypEs0T6pNf4XBIBUd5xivU1oMIc1CsK62X79Db
r3O+ErpxhNtZvyxMBJL4US1Swn4IFVWMQ4gSrh3eJ64wT8+yk47WKh7HQ08vAVrRMekgPB5p9iMT
eQdhVCl2cW5AQg4eCaPj2UphnEQDwhzSaWBC2Q6epvwoCnE+DPH0cdkleXo62BdEFAos9SRUGP6L
ZOTDQ2hthmOhy7mGInl4TnQnMWlCp52FwoZYo7gfHejhSLZguBZusoiq/zIHq3O0qFYx5MkrnAfH
t82CBWKFumTkyy561j7WMRxpngdz2x7TayTFhTJE+UGwawX2SDvyMGlbZyahUK9Pa74R+NwU5X00
iXb6PL2qFRuZgNVKoj9RyCs+Ek3GAcOpG7ULrefSPX+ryFeTV28MoDVrOI55hYmeP77106Bnqele
5t6hH4EdyoMHcHMNZOkHwYw96fvCzDq5l8FSMNfgjdweAfsF85uOvlMUhQml1iJdpQO8dx/pPPxu
WR+NG738k1+ZYHfh8MNk41LM7eOhElFXyShUsNi8fbcFQ6U+mlALTliq2DvtImkqvR3/PEejrjzO
zxZf/GHNvmauxQG5AfP7Ryiyu+22F3otiTxsuhwQGEb0sj/FnXNTrjSjp9qdAIirw80oBga7JqKD
toaCWh+h4KzINs5CyPG2XyUU3pHfipqdTvRYlO6M8IFQ/x6DB1JGzeJJxIprPSiE8JIjkdmBguvn
zH+ctK5BN5Gv0tqV6ni/8Z193Tue9/j+wjEVitnlVw9vArZfwju6kxDA8/pYpDnqq6pvjYzD2H5g
Y3sE2/W8ti8nRR6CgwRHtsYpssZOlfIHo68nUYd0DFdSwQYO2+GKl2cbqy/dOH5VeW//bk9dVCQs
pme6RRhb9Ih0XXqx3ZrlwbBygn8m5tOuG8PPKmNKi9uzsw1bbroh20cWh6EKFxu4DTdIcUKzT1rS
tTQOo47dFdHvYfLEez7Gd3GSWYw2yaN8SptvuyYD85O0C4hw892E3VmFzEYPLGkJq+0S/RI2SMbW
0m9CXOV81eVzJhwdP+pQHHhuJb0a4PlUaqGmCp2rGGXW9pgqryvZTDxbzBQZbT0f+8cKM5w4kADn
nJzgg/BxvdYXCBdWIYHLwK4cpqaP7qDuDxcRz2hYow4XB9rbJzIFZPn87lf0xgKpoflRVP0vXIMC
GrlEXAcQTNiNlQ6fb39K6dJpg2os8p0TazqcXeift+v9iX8OlQaU63rEZbUvYUy1thf5WkC2QWfI
3w1n2rID1vE6Ntw/SqFuolLuD0wMYrT02e0Zlp8Ap1HTHWBeULAdlfP0XCiwFF4rYXN/dGHOb7TX
Iaq4/v5poSYgXZ6ylLLhVDaDMpZPTXLquPJD49JhX7YHSUYGW3ts/6pJBxLLy8ts/Caq8G1L5uUq
FNhFkGEDkwX4TqI7FR+DSgopp28RJx1DXjL54XOc53RQWqWb7pgq30ibplaREFVr/ayB8PPUpDxx
mgAmtiIycTtQEz51y0EYggGPF+NPTPRZXpURuAyuz9RRazy+IORQgB3Qmi6hE2TazmiQYcDp84uS
AvyEoZ2u/RHdXajxQSIW1JCtnMyTPPoxElVSGLfs6M3GziMVVRGR5+UisyjuxrMU+n2VN8NAX4uu
/XdT7tQ0rttwwO8ySoGZkqIwzluoaJHkU5tk1Ie9ED3agbtmk2Q/CQhboPMZ8VfkK2pe+rmsc/c5
rBdjr86LlLB9lpCEgyI9JMSlnizbE+NdbbCcBkggNbsMjSFvNyvhTJdUIfV42lPh0ypF7gKiP0oO
cUgBWyLa2Zm+O9WIASnyScQjEGVM+H+hoj+H+qiJlf3aXEN1dH4Le2+iThTUYYO5LrIrJKOs4MIK
I9hNsu3D5U4OGyIZ4Cq2Ab5bfZbac9wnTtIsr6qUq9DRRntSuhoZh1fGF7FRsilcRDTnTgZIIUYu
zasybV2z0vki/kSyMiBbTDVTZgUQCx81elvyMmBO5vtZiYTQ1WGz//Y1+6u8ezG44Mngn9bOldUp
HDouF6EeglzRckEbM6W5f/ePoGPPUBlkGlZ/FdJY1Dw/CdO6xKWhzKhO5LF6n0f0VZ33ShizqnuC
2KwdQmkleAz25/J2IvB3nKcyt9tyhBrjs3gsca1+TWcyeKyHaiG7qaUDw6i/weDkwn0rqrU6lOiz
op0gEWZ/eR5oJ8STcRKGt81PMYTtNIfOc8hVePcy303ywYVZ6JUIBjLIlPD7kIysI0YXuuI9f3Cj
8cph5v4cXS3IIKiEewyUcWyGDTG3qcvYEGdZsFiF5MMBda0PVyseUoAnksUa5bw/xT3quhTNrIxv
Dg+SBVvOZoA629mznX0VeyYLXjDjd1o/iAmJujxmZq1C7yWAGRXCYC4tgPz1mum6RVpBbYNN6LL7
QsMjsk+9RuC5MIAubNWD//Ebm9mClAiKUYjo8b2Gb4pzHOQ0qIRarE9kq1rvqJsbV7O5rcmJSwJm
d0sXNqjWCpMis9ZWhwsG9sKTC+xerHWTZ9JWwhl7pVVfaGsC1pO5Aiu82FcA/hax/55tNBqJ08Ta
47C0Kzso0itSNNYp5ZvKfcv6FCIWF3Gm+OE6R49BB/r7PA3PAjHk4aCCyFSYeQXo+VK/xZ7q4s4q
NYGWXwpbHxOgcx46OJW8UBCv9DbgsvvLF8Zz7qDS1ufmwNVKJrFANZmsNOd94sIL3v0JXnOcYJMv
HyawUsn07f5lGgTyV641ufVuJw8MSeZHiCKiPWWmHupc1/tPYrKWnKHHgefU0/9zzGmmssad6s6m
5913Kmm6yA4Tv3CS1i1KZXKdwUeawFs+9Ff1iMBrwavGMjPAvkts+KSoGeiJ1nVgBb1tiDS326ON
MR2D1M17kxrsRHwkv4vwMNN+Yv3qnxCymtbqnhsjgceEvYHIw2JAfcN+ekEohV4JSf/nVtDQ+A+I
XKbYH+qiEBZYEKpAUX3i2TQnB+VZ/GustYP3boyqNYf9Vusa7EViYqknkdlgr4mGMY6kvzidqDP/
MJYZ3eIRM1yS8l/WHCxVt7HUJn4VMJX1H2ToMQDIN6krMx/uthQqmZJHyA1NXGxiKlaTMuUC3amZ
28JbCHbby1h+4EsjuITbb1bdhd4J0fg/vAcHCeLO9awZ13NbSgHKBWv6PuuwxHxa35HZ0aBnVl9L
8M4a8lwet4mUXXKwqrWj+ja9bU/HFszXns/iQk2b9H4lImfdocZsQEm/pn1iJOO89GUAVn8BU9fm
BPCxkAdfRGj2t/vUPyztNUN3RJnCffwDQi1XWZC1fJ7dKeSNyKl7F2JMdRHZllOE2H0EYzlZTNTH
+bOFSz2Dls+lXvxN3oyaDclR5maIUtFcjoqH8Yjjm+iWUvDGqkAclA6+yK47OA7O8eqmL62TP87B
hKqYhFH1LaHymM0BOmdO5USC+yA1zxn7x8mfnPviLViuaI8Jtb+J9LqK7W4JIy9QpbgM2ihyNqXA
MYOTeFohE3QEsO6a0MHSXXVdwwdwcaHPaPwbejpNHAkjw3sHLZNJgPA3tNGFNeXDhq4ZGVjwhGka
b9rBwE3cBQRhfZk+q8mWQoCXRXh+1A9qGtNVmY5usmTqTiLKlqrYlNmSTjrAYd5JPiV3s5kqrOLb
F9O5lieNFVpBdQhrOQ6ZuhVY0iXYkisJ02Bo+jc8pnBcv4ZvyZIDYtsDGvcqGxco83uaqS4aSY/S
Wmm7SJtS9KSHlT4XftdJ4ExiH4rqQHGrol9x37fLSFe1+oIAcvIN3e44d9v6hgRKHnmKvtft1+yc
2rfUiPoVuSJK5PKgfKm+GKJOMJMOuEG0rePt0+hnsdl0tdu2X2sr8tW31d6ilnbFpSIqYLndDhZ8
2vsWY3hnWQ42QkHfzJ8WCVOWgufJ/P57/y+LnJyXkgxFaLnFEhl/xWNhTvHjumE50PtgIl5lkYr6
iIF2qE1qes2WrSKWAsaGtYx1OT6H2UouaiL4ilzbyK/f5hwUAcpxb8OcxkFuudswY+8KiKsGbBHw
F3R3YKXuIMeF9QWG5BX65NvkXkCStVhuVDsih5TBEKRaBVHKwLsioO+A3648lKjxMBHDOQXNq4LB
RL2s4RnxEHgeZJQZ8FWMghWxJHFnA5bjaNor0sOTCjaA4UyDS+scEdXxjQEEV+EC7ALh212OkSAM
dSDoLcUCNaMtjxG2RSZ5cjjognFFaFmiJ0pnYyzBa//drqUgaB0jWMzJQMETJrp0sriq90VH4cc0
j2eLWE6aX4aABGT+Hq/MKsmrVP5u7d4+YZ+89u5kppD78D8rc4llXxCmRdIQyVBdhBUd7sfSBn0a
JscZ3j9pBg3pMxD1/1eq3av2UTQuQSJ5imC8hrU07tbCHeCBLx2qyddqxrcQvyop2lnkk8Py2fmn
kF6noTgVIKHVw1rWU4jewp6rnaxh24TbdVRxXrSLsnVbZA7iaqyIYEAuyGsfHnOAWD+W1uAhbVcm
ofZFkPXIquMrjtuyywAUUa6pUcl6BLXs8p9wgFrckeHefPk2VYHz+LWNouvIwgwSmlyXmbiMLWMM
JgTtdtdu+XFqNgsy9yhJXL97G5tmYb+D6WDsB4q8yGU8dXKwCUkfAD/Vh8ZDk/LGHvSUBx1/WPld
qp4vudgjkDkkaELjgzvVJb9BJDHtm+rmmXt1gXShSOLJHXb+fsI2UhbXaDIEbKUiZf7Tvg1IiV/t
wefxCCzxTlSV6uRT4UoQi5XJYjaqmZjgrhbVFMah/PlOFl0kdM711QuJQ6lhrXDz49inLxXWAH6j
VYioONU6kGcKtVvyJBMKn1sV0ykVBbniIBh2N440Gbe64yhDKMnrkDqs1NBUjPOa0DyE814PiSi2
gqCkmcaqfxWnOM8+EvFeZbhxNlPWmW0LT97cs/ZswZi/Fgjwf09d1PSsedeh3/ss4bJVOTEYVMB6
YFqeMhU8UEKaCyVouxCdV83/tUvhIbXgnnjBpGTlr1n+uDY+790/Bleik8tfIUFXsIgqkVNha3dl
9avG34vo7lrRQMlwxsbb5MPlUU1t/CTlB72ZNJ6HwRd10iow10FtaQQBRCBpIYsDFmEmZo/iG6go
RG3s99zd2Pp6VTay/5nbWxh+Ca5ArDEzRHRZLC1fifjjP9h+7tsNmFVHAs2NFryZ/enEC441VQl5
21GIoxjUEKFKRBHiQwXSz3w4Ek83t/BXuNQ2ETvisYKsHMZfdomJXZQWyPlzKJfsRmPmnuvD1ZR/
SS0bPPneiq/cmjBfj6IcZJmw5LCt0px8BmdAcDNZEfyQfRR9+/YScy6B1ktwLy84QPZUcaIIjxBA
hyePqtvEf1INmmDiJ9qecgDJHqjqCk9WFMkZJvb1LB2D0V5qr2w4upoYoGaQQvoVXc+yyEELDfHv
dPgiPRjNX0/qFClx8r/wIIlQQ0JTjFKcz2qudrZv4BufHHgedphKL8rfM29KHgIMGHhAFG6kc8b4
3bw2jNXDP6vNd2telUFuTO9G4JBfFLusLYVPNLcAvq9dsY5cxAaVy7qsJEbfOaQyKsKhpN6LrnCB
dYxEVcxNci19EIkLRvdJX6E77bw4hD7iF8M8FVg2YywOKnvy2KKWz+cbkyaC2dv2SkRpVFb7LrJ3
tyHwl0QOuhpOM3UnswG+98g7EBNcS+XtiPSJ2q21vzWfUxA0A/KV1hiypr5z8d0qR39gKjZiyhdk
1tOizNJYnCcUtlG8RCmBzYnSf29VPLk/mTMMHYRU+9D/f9yeURd8nIHx+f91f0oIrGtDUZ2Y5epS
HGGCxpM/rVMX/3PZ39qZ7nzHzoglagPsXyRsV4I6ecEXx5i/i4GK4r09MDhqfv+03q0UI5wyGNs3
9H8krQROA+U2EwfqGmL2tVxl4az0A7F30reIh/xn1s/Ew89IEIwwXPkAy9ORS7BSiPv7CqYQdiRJ
wPwAivV7N81GuThYHHrrJUdsu93xr+rEv3fdEnH6sNu96khX4+/wY3tcqCZBCsq9apxMlmDkXW+G
op2lY7zrq7xp9dWgUL/wHuE6wIzMU6ltxUbp0EW5oaGV9ygGWEWe1H+aXer53tfthkxnIEIM6FUh
JAChPWQqnp8wosSOaURdMvaktnQzekcvOPCDLq2KKK+R8+I6sIMHH8ZOY3rE2yUzODqUq2QcAXKP
eCiORUw69LTEkgmTFNI6bPmt+I6mmj7SLgzUyr5WAYVAHaXQkcGGd8WP0zsZ0Xi05noJUkCbBIxw
DmBDE29Fk23TuZqtfyxtWfW05yjZiDpnJCp0tu0Ypdp38oToKIA2dsPoLVUSsF+VSWwdoB6C5iGz
5iFN6+p9jKjnDyBYk7so/gtEaKo1U53mLXI63pdWJTtHe9R+mHN+7NouBTBtG1KWMEpjwPSn4qi3
fUWtLOM0Eb45DIaPzeXhjy1XIZrfhpbiA8VI5B6ScBSmUYVIaS/PrtLY+gcWvp23CVYv/S2mJpCa
irdgjCZSYlLefn6AKq3n1+oaO+buChYV9V+2sXSQ0xMJ+hTApMg8ChR5jWoVJkkrnhXfgEGIaGQ6
4vQJl16l/BUASrDng/lUCKpICkCi0/K0wWwq0hbsoyujxUJzI+Y0FwEv7seF7zY1A+hI+BT5+4Tl
igTL+O+Z2I8YvuowVTSMEkqg74NCE0/YUO6eM1m/J3x3m/FLhQGMgUHyucIG/3TC0aFjqcTCHyTd
xtH3RRyygMcDaQg6q+Qb9Ex3MKejx9j/eQBBvsgugDa3ghy84rQGMmL7GtJX8DY4z0SHvRQqRFId
2uEJHWhWc2oHtam/iOUERDM0RTxEfK5wWbS7TFYzTV1fvBuyo879ANjsJl/zYf+oX3VVfNCZBUjR
jKe62v9LpvcWXjxHimO26ssjBW+davZN5D3VvrDJa+1Js8Dv3/eVdTT4g20e+VDQyQ3AggvdxpOb
unB1li/Nz5eo/Umth+VakfOozRGngPQWXs11Z62SRangzbPv0+YPYjzk4EBVKKVfL+Ql4CCTt/qN
dtUmkLIg5mmA5FuVMzwAR45GRg465NgtlyUmEvniIB5qSo7HoZ76ZmU/sJO3/UP5v6RjKoBm0wFN
WpOGhjYaboZTbIwNeXgDgQfbWnU8dsDcO85sIj4dPPqmnEGjv2LNZY14GFatlcSzHIfbi/I7/ToY
2mBUwdJpNoVkZxyCHdkvD9iiZLzvCiV1OVwdtBKgSnhaFA7u/i6roV0AfRez/nuZuh8wFz5cCAh3
Hvt4ByXJasqW3d4G7Q33ZBfeHaJUfqrJ+AKOTw5lSt5jfrHIMC8kDyJIIm6NNWa39ioMkvE3awFw
Tud/AeEYLXsrL5EtPH8TDm1FxFcN5sv/kKxeVZhD2oR/l3AqxIHg/yZLTCH+timK2q7ICgT1Uvg8
DnZLLE6lUDf0Nu1qDGfWsDF6H/ZtH/8SGoCdVAPiUDWNol7UprKM42NwTKrMCXOJi8uYc5ouO/jz
65y1Fsr82E8fwR0fsbun8c5Y+W2xun4Mq0JIV3elg4ojKVoiVy5UkW0yhtu5lQFvLLQyW7EKxEzY
eCVCWS8fVvAdElAIoA5hmdHXhzsfsF8yR4M75q6m7a2dHyi0igYyzXT6olpdZm9c5ylbV69fGam2
biVyKo8Iasd9Oq/wAQdKrj/RquzAbJPyqJ9kFSPfyWxxISDqla92zddkEAY81JSyHFxzYJQcKN/P
URkWRx8LD7AE9OfeDUxz7pph7GaNkhFwMJDClytL68O0lmwwUCo5Pj8k7RkpSFV6yZAgdhTHRfG4
IAO7zCrWg1Dge320cWOfVSpozKTMH1NfaE8xPH4LujiaF5J5ii20gmchfg8fgbFhJxC4ZbNhxwFo
aPzvvcm1o9EfNPdNJT00EDwttIcMl1wLoL7xYOcAa6qdNBUI+0h9J3dPiuZoc6zmfYg+Lq6pySve
hwkfGE16evYqQYlo22KN7aTrsExfr3sY0D2XVkigq16nKAaFyxkA2GCVwONP32RvVEjKAi41Sw0S
7H9UyhIIb+8X+VjkgmWkb3SsxorITal8AGoNjM7slhgcNRS2RbLgc8XzNJYRYQc2y9W6K0GoS18r
eUjAyh+4toot/tfnfKKlEjCL91czs/NPiS39JoJpArVixQ1NBDBq2QHFSRuCUi7x9ImFuGUdZJEl
GBW99M9a7lQN0e6pWX5LheCJzPZO6N6MXga/TRXlW68bV4jWODaSN3iSoHpmbmrKLmIlOPXZ0cka
oojkvEStk83l4LSg2jPnpN7s3JSH5i7kbW8LWhzhQHl6UoZwdzu2Ly/0pK2gJGRvo7zhYbxA0XQe
NoWUsTA0KnGBc7E9twr0BIEa2e2tMEeq3Z8sfmmPUoxQXDQkUH3/BUSxFH743dyIBDyNSQI6CyhB
jbvXa0nxN8CrLa+bgkadZLrom9lH6P6kQKVZnGYXb5w+8oq3XkxH6oelthTcErcv8xlMAJqMHviI
N2VUeumQ6L93FsGbJ9wS21AopTachBV9wgVFBTGLDpM7DP53uegNytGWhGqjFxPiGJvwEnS3blPQ
k50PGBkmWY39dTYBw2C1hZVOH1+6e3LJ4xsjnJp7DBYSJIOgyZKq2QtvPtj1JZWguKCOqmqeGOnu
YoOvM81xIzugrKE0p8C69s24AEAjCURVEeVpWqLePL/Qc8Bt6IlgTWW8GIT62ye0vbX3yEieUuRu
pZ8/kdfdgaW389k27fWCsMWGhihN6Xos2zYuvBXU8Dc+ID8m5jrtyoq2MVAxGwG4jHM2S5ChOwIh
V6RWTRUan9lbh/ZcfzArvC75YIL+hlEFo17xHpe0Yi4KApii6tzwBmxxBBs4DjBl6SRZMaWak2E6
uZ7kTIPXn9kaInposek68HN8agLSKoFGEdAPFz/zYKW+5FSwhkQKPlRbIttsY/Ym/9XDOhcRfJix
8qGafKCyYw2SsEgcCcP6mtIE6jZ7S3y+vU5mcnJAIO0e+7EDPlbhn7XCIbHSH3DqBEAzxU60/WOh
mFOde2NT+OMg2fen7albkxbASmzW+WREsIDQdXF/DklEr4uqn5BuyWwjbq/kQKwwHhFPB5Vx30AL
vMqHgySnqMx61HhcI1M5iX8sg6nz3hi7Y84p9YWW705lc5/X8MKL9h15siRhEeIUE4jrc94sLQxy
qstmOgebhYkxIc50PGxeBXuySVGFedv2sFzPI/ROUnGg/QKSw89lGYCA6sFK933HnWZlzfv3Os+u
EtMHUv01K84Vlo5WQJ7ekdXOn0WebV5f7GwNFvRS3rUVrwDMFvX4Hkw2TnAcIa/fGVw/BSD1rHeq
q1ACzUd6Nc7RFq03UdKuDm3jh9JydWPJFfesAhT9QvioknwcfUn4ZkW8gVYy+ZsOMFGXf+dpbtsz
Ozgh9+vdWHhd9GWXoOdKzDMsAtVHau9C0pzfw+NkB3n8wUwYFynCGG1EWjDetPReuQoO8yLhSqFn
k7Q8Ib+QcnpG8HmaFvHW233Kr8e3+Eb/g2S973J5UMPB4B1nDgR5KK0gxx8dw0fgMQ3x+z/if9g2
SjWMm893IX2OSvBuRygzpmLvO9+hvQDSzsnlsXGt9GaNA6N0e2odRd93FlXeTjg0qjwpiAeetRfB
LLwIreC86d1+V42hiW7sc9Fv8XhveZvPHXLLYqrEW2etEdAD4aaECv9MYbOA0lzd7+MOQ07ZLo4L
iWeuESsgEIiqDpUgvHMMLqxEp1KwnCjSQV49kpmFpQEfJzJ6EHYq7T9XVWuJJwSyxORcv/wm4YbZ
Vndyv16ZGNSN6xDSxDMZ2oWOed2v1evIMgVvr2r82jJ3VXpOS2BZH8nMISTHXQVmjOMAvOp4hzVA
21na3i//yh8Oqh7XyU1+Df/sEjvo1ghpthgrS41pPzZ4ON6OXb4uvSPDT35oI1X58X2tswK5IcTZ
5IOj11A0tLFL8EQtqorkH4QdSdiB2SUFklD8ShhKw3yQ8PF36Z6sZvkPr8DJr/wG1SmzqN/kusbq
X4tEPdLdER0Wyz919+Tf+syyY6lHJPGnk2bFe8gZyyCbuk44/e4fqtCsPjUn0wGRtG6C5jc/e0Zl
EZN7a4HuiEZZDgeTL5KjgrTKwMzR/N7TOjGRrdKI+qHCgMtRCUMM+0N0r9mA6w3e0K0bOAidnGUv
WbXyeJsxv2j/g1wtvbTqGC2kGqj/Nhil5izLK2xsVtd0kfebPt8OZJrDXfBe3Xt8M1dSnZxG3iPn
kxnpb62JVz+BDJoDRZNzIduPJoKQAxw02EFl5TdpOcVyl7AY5M/HPM+pj/+5dZ6O3AHmgufIgtG1
2q5MTzBsEl0GjHhMtp3zde2jF7aMc/c3uqY2O8sIPzXX7kSJWLdkD/AldOnVVn0zq7Ub3IsIHtBK
7z9+Psem1ItjBYa/cE7zTINkKiFZv6lvHn0PwthyFizRff0O+9JVyN/aI1+re3bGLfD8Uz9fkuVE
KPqpPEGQLrOxSC+5S3muQ1yUbdXLWwEfb9E3KRCz0SlADttA1J2Ly/IMxRIDqtlr/yHcloU7XEOq
izRWE4R1Qo1AHLf3/L5xI9qFQ6wnn0gnxtIFWT/Km09b5MwjbvZFm7NvwRlt8XoNMCqFaR48iY0W
9DVMgkqh9MtJC/GOfcpvY9gLc0d4rL4EWG5V9sWJyf4YZhKkCGzxyKwptYnZ0WKFEkbrmVPn2ZnN
mX0lCL6qLb7dWLXC3IknZjhaHD1/bP1AMFon4fSG6jQef4DxPKOTUvYzi7HlZfWf61ZCdfu/DEbM
65eO/eWnWGz5HOIsBU/dYTXukm10ytGY65234NHd3z5ZhIxgysDO2TrhhUCi85w19Q3DjGiQxCLD
9OwBi5TcKIixVpwOJ5PcAiZ9fK8jRLqW6ftbHjjE1VN5O9uh3kZlBqTUxOjH+2aeYINw7is2lVEz
wyiYyjwVeZ8ISAMO//4cSDE7/p8MoEl5KiriXaO1madR0dTTa0/BZ0mfLsYRNrL+2LxKRLwNuojr
WR3jqIE8FDRJo+oFFQxkL+u2FlxEOauzLS8u3twK9z31TbugekPUXIoBQEZqAoRaoEKSh+qKIvKI
z7PHh0wkxkWtsx+dfeaM4WRljfjnOEaaxc0gdmrNgG9U+5irm/DjCU1wEDDzbGPmInYFL1p952bJ
lSfpMV7tqLn9jaVKice4CmWIBaS7mLUM8ks74odUGZU6CAW6h59nsWzqVaGGwOxbhk2405TEvcsc
XiZm4juGFy4NAEdqJsxamYtsjSERKVobNMUED/ZTH3yQ6MEuKRm7yG9IXurXkLzxSkMkGXlS176l
+/uqr99TRpiP0ZclKArcUVyVRXE/NbVHnY9l6OfwWG41d8o/Twfel3whSTUiGhKnQJpMOancyPST
Ux95mMkfo19DpU85VuBwrtTHrxXGygOCRs8HE1R3XSf2ANu+nXJ7kgED2J7QdFSnP5gfyzMEbULe
fYgsKGvwQJddsOr4RZ2zZ3LnbgbRX2MLOu9x9aw2AVzz2SPUXkrNLoGdzVQapK2X7xBkZIIvCdkb
U9qNNCum4srfIcDwjIarI9E+HsiO0gcKGWyoUzm79fecjvqJaMWitLRx6G7jeDL5bLNLshxSMLnY
/AEyJhqQ0lncTDf4PFRE3S+OnfVkfwZj2jPASwNH32SnobwxdFgquk96iBi+O1GAYPctM8c1tnIi
oBO7WpDztylvHDPvHnriAckDX5YPAdrbaKia/8bQrHF8+5881f6IMJTHTzuwJS5N9zu7l2lleyim
XWSmlrSXQbpl+wWVsttoonEwze1SR/iEiK+1nhx5DiY1IHsgDDztAOk5SKm02NVqAbWp4tBs/VrQ
nyT+/gFL7AqNLRNphM3un9Dn+AH3uPSolTaRrP9aJz0EDDi0brQYWoqu2P7M7DP7eR6zR1tW5GYs
HBXgE+Y8kZZfI2bhN3hR71HEUrAu0rYxQjfhH2d1d2fv4u9eclngJv5DHWGBWT7EN+FWWpLixW+/
MdUCEzJjh+gozp1AtShO/WqPSGhk1/+ppoCzPp8hH74RIb1X6Lso79qU9xFb/9MB+eVr4yLo1Tre
t2hF1S+CG+qmHJHDH8t7Xx7TmEbW8XWhzu4wUL4ujAFnTKSMoschl1drGgk69rXyjt9rYswTwHIe
DaFB13KCpBbas3QrDbTzMVtL1e/QUG8JvlrCjbAd7JCN8IdXvR0ejiqHbnnrrGikBGFhCkGDEx9s
DWpJuxYTOzFhAKqVsxXuSMRuvHohhQWMVoVLJMl5qF36Bp9EIld1lsGUVyBJhbbQDZZrNGTlXiBl
1Tf9zJEQlk1J7f7Dz0vmniM7lfSMPhkYJDRPeVB519pSUOMDF3NkGy+siyj/kftsCxZuvFrZ+aw9
e0rEtzs6zD0ouwCFngpluTUpngOq/i5xIkMEC2y4lxlfUa3+CIm9IkOjq8Ca/q69kj9jleo2lS1F
EIzWCZzhFCNy5U9TvdqRjc+PGBXO4UtFTB6euLVsSPfBpoP3CwMmfX8pJM55yLN5jVcIQfjNJffD
SpPOwspEBjgzPydkR3YwODgq6L7Dds7Wdk9lBiQe6jIcoXYHGHi5DPsFYVW/g+myaN438EV/PSPy
uYeNUgd/3u9zGv01h4lB0Iq1IJj9opNqq6+w5z29i79chp1t9vEtfuKewR4/gBMnnF7neRn5uYay
65Nc+l9aor/AswvHlYOYJrT5EX9tIY2Vva2g1P5eyY9Rmg9VBc0LbjFmhW89MkwTFj9AwRwl4UcJ
zymxIo9ep7Yu6tD3ECYwPjt/njlxFCOwwCZqNtKQVDEAeWRZQ0JkYlox5I2+RMnZe6R+sxy4r8/5
ix/b6ECWLgz2vSDYmb2mV5fH2mkJZz7xZ19HdZybTnwzT6L+oYcoSINx1sIHy2nfMvzUtIXTeVxY
mSUzdvXn18gZCqVm3FK8kVYL0CGg3dDQ0JHv/UUkfgNOj4DravDqsbKSeavzifY++u6ptjwSVkdJ
qhIdnYBBRk5JHPcWpVraBdLYso3tRfik2VLYIWdIIjxZ+91G8KvBF/nUhy4bulUcL/Z57UzamEof
fdOorL18GIFJFdaJCq3TMB8nAwxJXktCspgEtvX+Ys1dtSHZUnGOmR7E9BgdS1+bVAKZ+/ktWMoL
RkJt4krTzTI1fqhwo2E+mpByEh1kUIE0LZfiUH6Pp+QvDhT5h89PdwCiw+zh1OBpgVyPh//ZzYoi
Zgz9ArK081AzQl5DCdO/nEKUFJWf6xaN+RtV/HOPZKUegxeGXTS96LheseKjIC2yod5ehu0kONPn
fh2N8l1KEPu8CaKszIk1cbvTSyTG/dDmsUicgtqAS9ISbofSGTWXMB5orAXCMMtEeaVfqbY0Wyxg
hNFG8BwjxBeyYAGo/gwoGCNlRNeiZrjJf8ODjQS2IxqO+4XE0IBy8d9cMycc5kw3Nwdf5UTYkvw6
5KFd217v8BJVEjLsFH9kk0D1/bEskPslGtUIP9ADtQG8mrD5xaQAnJB63gN0jf7Eka98uFbP2JvL
Pcw+lF+yzBI1Uwio98eUxmC3q3cxULJiVTMjfk9i7TFug0Zmfmv2tuL438W1mF+o5i2wQWg0Vyf7
MAHmI1rA+xVogi5Rx9D4W6HnSA8VP28qd8lfUInRSWhapoZMhKKBJfoNgivMpIdFKgs4KD+BuDjj
3HHu2hmWs/QBtbz0pAJdGPUYX5Q8trKsXhcrf+gQylDwps8jV+y05I87oqGJ3cwHjIQecwjaZuMs
RUGtA5o9z62ldniWqz/upWQVOBhWUV7PvA2Hah6Ho8hCcOjkd+fmSP/umZasZHb64dIH6BkD37yo
ppXyUPV35ba0M5HH9DwSmJNvjIlC9vqTNOaboD48yAXMhXAq7X29DzdAjdW0OzD8fYx9qcs8D3R3
CPJP00AqRwWZPlXtH9WEspke0zKTwMQcbdSNsX/jU0meYx7xpju9xSWiNoTjMzNGZH+lSQaj/jbh
7dx7ca9xdnD6hPEk9MeEccNs0S5iTbRy4bE5Hpfb7POq2PM2IMvMOgu8XKAymOCoqzjHf2CkOpA/
vTYRf8ZpCY/wqbnA353uziWzJRlZjY5DMf1BRsX8jDXbzOVgPTFYtEs5sDFuRHmRqDEj5T+FvjNT
9nn/ePO5P7rcYFicWa3S3MSA/QW/l0yCqtM60mjwP/GlEp+f/0bdZ0Z0c+/NIypXGN7zJXX4J9yr
rQzeDeFaEcdT9BvlWGECE2YhTZVOuMPcIffticuL5n/YqEo5ujLjjLmd07ZnceE7wUnhD4iExY5s
th1qG8inGwBWp5QEvF77fTIUpjt6UFzVrqiw/yxr4J8CyEdofyO19ymK3CrHbH9UNGvoyw2RTR9K
P3THabLv1L+JUgMn/s0jhuwTwH1DH6d/B9toYpQlM4UqPydThCKxPfDWGVruAj6AVURz/DfMferK
w7I/WscR2p8li+RKt+Q4O6m1N7FPEUblGMPRfwO4WcrLgsDn6YiF14QUPAeL2kuw/QAvKFwn/e35
X2y1dzowFT1GKdUle/xotBoS4L6w/BPxIgJmIdRPigltZ4R/DV/Vf+0QXjERUTYpR2Zo5FbktYeK
Xr8nfPI+KjYWUT8ArBi3Dtj8HJrMPPTnUrqkmh4mc4HrSkl/n9U2mdHDhZEDz38Ll+HFgyzwAACz
kAUzY7fPcbT41oOUSUHY8KwC9qAISYfUJYZ+5tA3iqtZlMEdb7ei7KexjR6k7jew1zgPNmRgPjz0
sCEGAXqQY7lcPO5H8vrLdpSWlu0TY7BFYkaakaljRZL/WCzkYF4uqscKsuH6mrZ7O1ifJoouZuC4
2bdKe09riLhhfgVCKemLbF8pJ4agDodKJpGrEDz0ZtDZ8kpjsM8euoEQl93JD2Gi/j/AK3dxX6eM
phklaMJvxSSTu2kDdV3Uv4jaA4HjUkTVtwKxq3qYRnjMH0vkoLE3yUpObPdpl+pfS1ePzgEQFoDS
9DFx0B1eLdhGl8TIxcRTBg3FTefqfPEKnn7AAaokQIDYXczksGBvF01IlTmeMRuVwnRSOvpifEFn
EcAi8+nmL1WLzn5jDWPrYTAEj5V0zbAgZIdEFlJiOeE5Ojr8QM5ka1NyR4PWuYGUMsMMbodhSPwC
9fFp2kkh3U71t9d6sjB3wpM56PYoV7Itsh/f6/pO+qDyvT3Y+ia7mp+rkL08GMvUOg7jhPlLwhrv
iZ8/tyJp7g31Q2I9pSlhuw7PWrds2T0+/MkYi95P1gnc48x2uxwn+VCAXKtsDDUH9TvgS4M+d2xw
hiOnIt4cKInhsbBT9FR4cJrMM7YJSJk9nJ/i8x/DZgUw37903KShrgww0rbm2JShK9cCa690Q1QG
1M7eF+wC1UkQyyA2eYfc9/CrIQOANYV2jAD6BmKoCuCjNoRRiU+80UzadF45QI32o8yQ0UJWENOJ
566tOUpvcu1enEs0Ij6wCBqHZn910wEzWXFXq3B3EP6//RoP9iL7RLotgkPY9so2lAHAz6VpJMYK
VsFtalhKDu0XZcAg08Gz/PkMKGejJC75uPta5BrAAGz4soK4wRupk7Am5JbMUKSXTX6gLPJGpfJI
NAaKMdiL7i6B+f+VEsP9N4+tHIvhUOId/DPaTZiC51tnTtR+79nUX2lW9tgcvOqzknh71OvetAqI
8o4zAH/psjEz2CgXYbL620qeD0zcLgjL7hvMPY1HkXYHXQuRt8Mi/XmEB2A/T2QMnsPS1fesecgW
+0q+e3SWCxrmvj+NiqXkNc5VnZbRycaevmtiTk81f8iHt9NGhm9bEQnC1Ijn4SMPj4Z+z3BFPd/H
lpF74XcftsocFpYvS1jFGAj7yw3xLaguI9Nxef33yjLuEBscCWHG4qVVZaYkTr6WMC/SArrPTDBu
aYmVAcYSznChcbVmdlDL6JSXsM5ilY5Sji50N/88KRBTAR4YKf+hRD0F1AIFv+IOAYtbf1d6x40S
YOOJGnbf+acykZ59/NIv/AUnu7W5Wo1PkS3UdqKa6e4GhhYJ0LEJmZsgwiugQDf1b4SbM2Sm5LIm
XA+O4Npm0+yi/qP1oEqepKoO4WCWavZZ9cZgERbx7xZh920MKE4f9Yrr1pXk8lT9g8zkOqRpf0ax
/ii6RYrsjaebA96FUVb7vtvI609tRJkY4Cy/DFdjHn+T/jugUt21/TJA+w6pGOY6xqFnkftg1nYs
kIllGoVtnF6Z8ivWScN1U2PwlmZf2s8xIY/nzMpsAjZCjyx1Unr7dpoIU/hX1rUN6P1VNFoINoxm
86hN8O7a6NlatDiyVPgjY9RcFVp5SEQnZQOTJNSD8y4pV6AVgvAwXDVC+yMKwkgSHsj8KBi4WXSN
RiPbWlBOvR08jhSUVGkMm01dn5no/SESqzNCxRzKTA4DZFB62v8Y2e07+2q7WxwrT4QTyA66wbE0
xP1WGdb3c46XSFZl0pt9FKXWtviwWcsln6nC1vx8/7KkJG+2lLk5WXETohB0L2y5xhT5iFDemUEa
BuXOkzBSuhOUdhPdIElzXWCAcQpOiq1Q4C7JuIIrKRge9P2jElsvltHAnhWzy5BYdoZ1jHDB+6ud
j7j7MAnddV4K6rgpU1lMTtSxer3y2PX27kA+Y1s+/ChgcbrfZudZrHFyPJXW224fc+DvEAfGZLJE
KvErViTCRMPMHaNZ8ATlvx7ab2pAbaXV7EUMYoezC3XLzQfy+yq+LFEIA22xv0um1SVSbpWqJltg
m7jlae8olAVyOttI3/j4NE49+fnE1CVRro7YeInxm3KBfU2wDCRieTMC6VbnV8YRAea+i5N34juN
19dEEY1cpIhBBd1Jyao73+X5kER5jhw67dPxWLbhM4VgqVJ4vxe2IZkSeGusSm9O0vsBzdQ47Ogl
T7C1nvukNqBMvQVVcs77vDa9xQ3fbFH/npP+Mh7GewC7jBKHzhawDfxGLfSPBv3fuMAKJhkPybsW
mmhwnb+li9BWz5GGqkGjLmLSBk3Vme3XXLxh3REOyPFYvZkhaULcAfmIKSHgFhwLWQ1XcpGv25B9
3kZDnSZicgm2rOI/4T+WwD0TGQudRczjJKWffNrgVbyjGlHBwauzFxw3x1jqPlhsweb67jX/aCNz
jEZW3oBUbNGXjhDqZedl0L/bPOGcmlNMclTX71PGT2rfyp6viW5lOQhFa2Bi+10x3WOjZAWHF8sn
rhsCmtCbv2YwtFQTHk6F+tUyaW9WG0f5LAhVIKCB1MqUFG/E+qHbR03jX+erWwUQBspSGdbAT+gX
zUk/9J3kSOESrydsTRNA5yqB20yGvE+hOwPsoPk95udJAGrD8rmjBnBimaQIgLXKKsAjS3Cq7mQp
CqNljWPohPblDcl5ljxba8El5wfKWBraESHHYLx0GZRp3zpZ+3ksnIgGzAwPsXJlNIMz5c5Wx/NS
PVDdi8+yq8z7jYAg8e9Isxl2MSJ+v8Xp+T/T4gS3kFEPos9QOJm2kWyPE+mnCccp5UM/BVCEfnlN
ulG0BHtOCRLRw+y7gWc7WXW7+h7RjOxGGvi9jBTQ2P0wM8crQsMIZAaccl0OgHO6o/EpzORpe0JH
CDHqcU7HkUS/BgOd9fh+cR42P+kQAgPMohdT1tSs6cWFM49BVBaiVTw/uHuwlyK5R0J+PJAIaK83
LEwGbrq4ZFOeYF0nVw1bV+VMlChKz7DG23TCCWVlUeU5gR2alLfW7eoUd+mziMB6CnymRV6MUbtO
i4FIH7l5TcaHMZVQ7oL1IOeAIah1dPBYc9NGbmvr7Cx8tn4urxoxOdHRY4W0UV4kpdeycjE+mwnx
vLudLWElVmyEQO0Jvp40QAf9yKPVbfT7gh4u0RzTXYaK/kfKTIMkUTibr/BppdgNWAUjtfV9aTs5
RMnWoesbZzCDliN6fGpoudAH3yy7Z8hhQQqUUFdaDdc5QIa0/c7PwMoryhciZY0T85rCaLtmbG+m
BG0+LzkkAk1YaOZWZTmRtvfxYK4G4lPjzPbD0r6YC96vTCBENcPAwqVveHnu/kLqtNv/crWYK/FF
2ZcBZSnJb4idcTOkAhh0zh6zUwrW02pQjUTww0s+KUuxmArLtQrkQY1laogQRLfJcmRC/ztJimZU
kxWj8Mv4MHyLpoxBizNcRpxFLUVpetFWfpsCXnq5Dc5L1dvdYW60KOxTur8K+878vmGVElKYWTj2
WH8G6e66yNlwGMHhb6J41G+S9WJZtE6iKnQkOgSuNU6zx7PuCdiP/RUiLOSFionEC5lJhcnmMZZH
OSTNUEGMrPK8BotsM8msXnZ5eS2zXgFXK2wG0MdlxdxXgNJcBNmy6quSIAPhiXwTbC7vkZCpu9Su
gfiGtoNhRi9cy5ul8/BQ8oPi/hBG51XU6eruN29jbQ70JOOx1Xhv+fQ1Vxi7amvSY9+x6vEDiI6T
CQHpoJxWUdc8fFJAIgFwwWmiJZtTDSGM3/OMFfTgw7wRNqpkOmBygVArriBbqhUaWL7M2Pysawf/
bGWEbUKFsdRzUXgXr176sWT7exjeik98y2m1wi+qr4LEjrk8xKzEh1NfueyOGo/2EkZkHPsHqt7j
VAuMMtFXbF7tSri0KHwg7UBSKtGnQwrBKzmk6h4mNfgg5EdlgSV1kU/HGqjS3c/lfeq9f98hiEdB
rhmsz95SQikG3MSzAi0fI0GHOkJYCYXfdNM+KYP7Yo0mI13cKw8U3m3YnKZ22TOJVrdOPbMHybyT
3Jk8NwccRwzIV9Nj+Uk00Jb6WPXh3aU/PAwicEoNbtiG+QEPuLTVJVLxp3BOEt/Deu+MYLlhCKv5
x4eT5xAgVEO5f0HxQkXobv0MO3R+9MrTUcsWmBgIrWg/fVdqzxFUlovzohlABgSlaYzYk/oOOXJ1
wZJtLah9GACdK3DrfY0UhoXNv5qvaxCBaPOaDeYSPYZRws+fyuCGG595sKoseJwYxfKJIhcWqWGu
yzJSoblZRF8wXbJF1/WQdEv4lZSaIvHSj+KwzXvJ9LnKIO+nwznTaXvulp2GMZiSt316P5vsAMfY
qKzAznpDG4Gng1XoAPC/SWWUwvf7P593NRiqOYvBTtGM677ForfHJv+VTG+EBwsiVQ1frSQkpxxJ
nZEz5kywfCKG2XkuuhfYlUDRM7GhiIDU/EtIKick9brxi07KPbOdOw5stfX3YpzAMc3buRPig1Xj
EjguAg7pGytikXR1a9mE/FKVyMM1r0R4endTvi5SbP7Qmvfn/js2HHOvr2GvW4+uX31LiqU1w0yo
KZnpXjvnGYqrJax8zvBJBu0dWRXAxFFxI/yfQLhG84jv1KMBmsSvNf1sDTnKgqOHtURwTC4BKIzf
wMsiRTDj1Gb6xp1kxInFdYNDz3MnsmfuBn07HSzWrOgf2qOJ4m7WNZz8/R9vkDkaNw9zS1X0MJii
19wKqksGzHHJCDXzzbWbUCaVH1eNFZLp32z9vWyvilGxhdFhE4An/l7MUVx/tX3rJZ3aw2cXu+eP
h1BAnj8+QJ3nVdIq5DYjuDxVgaCWW5hboRT+myi7WvCGLPXLSuex84Mq6by+YjCSkeiUP2lh/meT
dIexl/JL7yyTFhw/a3HM2fX1Tyep7UnaXR/eCZssgXk+NFxRYaTjQxNWPnEJY0eIKtlN/km1EVGV
Dzqt9HGRO4kbzo4j/ns5wLk2Fqvrt6Z+EM2eRTKJRnYhKhKLcs4iDUvTbD6v7CLWd2zOu2ON3ZDb
GZ8CFIKBsf6pmHSpG+sBHWE0HXHLREGHnZ1dzLcir2gVe/ugDAsxF22E8xxvxMbTcjki/T57USoj
AGc03jPCX2zSQSXoKTrk0ipHqp69XaqBAqQ+K/kGpKaAwJ17qltn/dFLf/v/OxQCLpikTbHPzHrF
EqkPT2drhVdiUbxZTuH9PxGYCoUcKFKUg9oMsRCKiAtHDWkvkt7gaWKyGaDNrfkPYSBKgZagr2wb
ttwKx06JiNlAyyW+nuG0+iEDwSdyXN4VpD82Nk7q+V3V0bXvF9UvYoCW0ZnVCXI8nd6u3iUH3OkC
65l9MCY20rrFACOkjMctPuKFjVLFcrIIMo35PUeA8YoFER5d8fR5mr4CElWFcakPhJxwJLs9V3XE
ap9phBMpJYOsQDJI7mSzddCSLBHDFm/gDdLw0bf1n0t+mV6rMkU8z+S2Fi1OoVYuYOcQw8eD/mKA
h+iG0lOrn3aJy0sV76Q4cgU2imuVkuXZtIR4znhcuBtDJFiy0HTAOoRe9UzdjvG6ZXALrHJKg8dj
/r7U26zKoQmL95npjvtJNrXrh5Ui8UF2+CScvyvSOshH2CUgLFgVVw57csa+8o4PdsgpFMzPTQSo
WWJW04ENeyXPfRscQL1zfClNdGLIyyTK8Ov2E6vwCA1KRAEBVJ1V3stCv/4oF2BGiRFL36NSlYZg
t+/r+nki84DRSK1OGCT/HRDKtAGS+A9fF5tJKE1YnnkyJLZ/PWtJa1CktgrsG4dht6bqkomFpfdn
wndyyadnj4NhSs4Mmq8jw5g50UqSg8WBrhqo5KSWPU545eRI4WNf1nGTHEzYyVTSqleHER6zpRF4
Eu+9jf2peyBq5jrnuDy3jPi9/p5vSfIryUqQZYTi/RmqKj+r1j1UX4HLybjW3kZ873Ni+6zaWc9B
zSFoI4FCervz9K2tI+3Im488LLiizSGamppxd80X86iWtwsA+Wknhkfdl4XtmTEfe404mC84I1vP
Ja5erQxoM4LR8bQ7B0m2y3a82tyZ5T190Iyvh7+1hzIiKjZrhi2ctqkuiYcVtIg1Swj3RkBt15iK
vjjfh4coZj4o1NZyRTNsDxPkKI4fB1pazuPW1GqGkRAneym4tiEQQ9elOgoon7+LlodV4cXx9d5y
IMrBYlLMggM9cOkrAltH5LbNqKtijNBe3CtrfzrVv02ZknIdHAIpm8upninEkPrUP2QwbicK+g8i
R6vvoFvmVSeHIFx9o6mqNe+K3d8vWsltpOn8ebU0x+SPigtF425+anDt5/zRjuRlASpYVv/x0DzF
0eTunnuxv9lzWftwyTvEOggISmNkjuB4G+Liip0bWnZUG44hYw90y6DHG60IXDZiCzMKlSqEKHhL
2aiDk/oprGZlC2Y2/Q7eTEOcIg0Q2VRc9l52WgTLnF2/O6wHNGSTBxZFJ325rGpong9365+bj35k
3TxHmvU+FnEzjjuUlUutwZBl+tUsbQYjDY2I7OLM7U5nud6hjrxsI/RKhNWgKvNEAQtMEMeY9fz0
g4PB7kxUGnmt3lYv17PwPnbCDTMpgj1ljAbPXe4yyw18fJmvjaYSFHlOUOZqb5CLfc6uCWUq12Sz
4p7U86HZlk20FOnateJkj3/R/6Xp5P2Xu0dNBmtIQ64+5rnj9Dr1z4nx6e+9j2S2caywVbv6mjA+
bXaI5DcYtmgbq7rPv4GSVIdFLL/yAHdJ1HXs/oCAcJ3Qt6ogtaYMKTAe2efvFpzWRsZKM6XyVwC+
Cgj9yNbmlxvsFhWHOaMA1KiMVe8duT4ANbiDL3XS+MF+/Jae/Pbts7ptZXZXpz/ahOMRJisdsoLx
qV3tj778OlS0qy5JLr1zkVTgMisBMVhXHe40tkzDsDcSrze9k9t77z591wj1CcPOOmHyTVsuKtPW
mYnCM+cXZ2/PS/RVSNKq0UUlXWXc/28xqhEJoWAaU1q9U9tq7vdKgzBqSBleBbePUtgM9J6Zvxzi
SOOxdTulq3Vxzn73BeJ2Rot1xG6PrUkDgOtyDsoEcRDaLw52HLvPvPACN9ihkfHzILCUZIEkxwnm
oK1EaMMHaDPwfsDI9azmBj+0Q1FNfPzodqPo9CwEqStHyrbb7zFopnSserCoJH7mON0tcTQHyVGw
zVU1n4mGBitjV4Bt7pgagb9IirAD3OPaC4hrcOpDS/9GB16n9WdeWYKh1Vj5VR7axtqfxjWliDvz
31aHLwevgW0gpnUQPBZm/0EBnsNUDqJp5qX0WPPqcwlcw8pe2NCg6zBDY3K2dZpHEtDFWQ3g5dL+
kw8JLLdmfeu9cYrmBx16UADH6IUnAOs3ch0IP4Tu2sDN45HShLsUbYP/Bh0jxN2eQU5ZP3Iv2ZCp
2zFPB+6hNiO4TPAx5Kde66Hssyl4Sjvl12pHWLXx0ttnvdi44aazvwalAlGpcaP4lIDKHC9TwS8O
+8nA3InkZBR+quTNJUK3ezBsAA/ZSMICTNYylomjTjtvfWlGd2cgjmWNSCP88xf73all9SUVw5si
Hdl7Sgx9+HU87tCqmrXcPArXPAGQqMfGslHyxootI7rP1ojc9Uxmr14Cj6bnmAQu5KTH8Erj8G4J
ZLA/X0Z4EqdQHk1UU4oGtxhq4tZohtOSPGzy9E/Kx6aCLR3WaFbPXB1IVy6B71QZIM0WCLIt1C8D
vk8c2pqkbQAnycE9AEm1WH07knboTrgf6x7ZoBjnVsbzfKdxMVrbem/VQfiRqA4dsm7d8h3F+jp7
YVxr2Dn3wtnrIoToP4VU84pU0RdvaUEBx6UQM9m02DCKl+dR8Xo0ziCMBtb2zS3VHcAxKmJPcSiT
Dt7GG3E5NRvcFpofSn5t+90fY4wbOqfONINbu2DkjrKDQf7c3fAH4Tg0MQh+M241d2G+ORL8Sg5V
LT7SKCsgBzHHqMC2kWCwXAIF+5UuW7bo+ckAX0jOO5II9eW2z6HsT9SOQYHYz1C+yBb6sAJmnVMN
wC1fe+VQ6U/jxPyIOTkqb6wp/eNbe0GObV3X16FU7RsbA9tuZYSgjZ31p1p9WCVs9TNxAZTrzEdE
QxxCYK2oRj+oPKr3mX9+9Y+gTORA/Hv3taXgh/8aRe+nW0BSqEfpS9UJ8Dg8eTjJ9rq99Et4n2zs
GBNXBQiZr4h+9P/V1F1aLKwn1brfBn/kg/mxFisPMYDUuCgR39QkhHB1hmDtTLmzAt3ZCfukwg2A
iOuGYou5fP1Kdh1DgT00lO2Yrjx1g20zNsoIsck/fi5t1hfRYW4zY11D1zaYPGVny2hmovs4Cr1P
wi+RaHC+YOR2I1pgyoVZdVLifSfrsc4DxL3WQ3VVGXwj4OyAsBwl3yR0vipLW2JIln+FgWpwy2eW
dmOSE9VVyZGE9A+igOB1TEK+TjBbKX8I3PutdlLYwIRI4aA7eOw2uDnhvEyQ6jmaEhgbLLFtq4Cz
blaRfPb8hGQGOeBvzmzwkW5coBBpvpxQDoBYceCh1H5ecNixzlSNoTUFrHM2tOcAbofv8iOleCb1
OppoOEsDDJtreVRMpVptTcvsKLM1ARiFUwsGOj5z2+y/y48xedADox7HAGzYowjV0+9AyY4UibEq
RVjbhUtN9wHy1TZX2wlJK4wEww26M0QRixKRXP0CFWWs76YWC0PkMB+uDBwZmMRRu07d3f5j0B3S
20tebrYkDwAII0ubjYzGL0h19E9ykyOd4AakGITo4HNgDWdGc013gKDcUeazB2rFrSV8DpRtS5td
a44TbeVpplKpPhFGl0BpE8U7QZ8bH0U2dJ9HuZp5UC/dgjx20rbdhNVH5O3NJSGrTD7xtvGQQfJF
jolIdML4GMDk25Y8/J2jo9UnQY5r8Cag1iE4GUV6hCWR/53O1oPvSy8j8TbGBJkb5CYBJQrwGPuX
UYHQIrvEf/4RGJz1X9b9cYqAyVxMKpUtbfAa91Xwt72UPMnh930QhYJcDGXVqVZf6sQBmKA/V3fC
6+6dvpqcFVgKgrsjpp+KpI9Bjilpar149G2AT/Ha/4hUZJL579eeWEAoplwBWw0nU69Rc79GheV5
VM4Pb3UvPcYVm56fx0DSZJUgg/sNewRZPRjm+Oxa6drlHGMK8MhcWSHxFIuid3fglATvckoi4Ibs
7MdugQwd7PKJyuo07NbgGFtB6fOQ0PUGZBD80A+vvYEbg7pyLx6gl84F1NzSsiv6qROoR0CgJUwt
F3jitcXgp4NklBNVCvK/bJBcIJbv2W1MJ98oxBxjZAP7VJ6lApNJwb+gufSlhaPSxHz6rEHilH94
vESGuJpVfgmsV7/BzcWjvISnshWE4SjUxrGRoC/FfXwlLawUrIOokYPRMx2WdlkxQZsnHblnOEoQ
Dy7DfNDHWEtU4n4ES2KcwkcdFI7wWAMldz6Wq+ScMgFj/aR0qDJ0e7H6i5K5U1KGWfqxUkHb3Lhm
nG/DbzMj9rW12x+jN+rpyVtoIJIyxDuixbw/EXx32vEHrp7r++9kgyIL+goBe2v4BoDkFmQKKOMe
8vXg3mrXiRHakddpPnQ6iAzbgqJdOoWNLwLE/FU5sEs2areQyeZt+Shd1D11RZbAYffJMiU6RXYE
T1adcPGDMY2V/tRJvkjctlAb2Y2Rj4B9g+cVwJw+wvUmcxhZKMzKyzpffHIsZemPUtylAKwcqMlU
7YaPoVjyaqrlPRnmsaJAJQjYKGSkieiHIhRG34KG9tK7nLVcjx/kvOKLEaWU0ZValrH0AViYWw26
zrqJrrCY4KF7GfjgmZ2/W5AsLvonXdldN2v76Hwle0vQ5dYUhSitbrQyylTKE7HBsqzUCgTj9Jot
Vqd9JSmPOLk/XKgyVBAYkNc2dcsDT/lGkcOaZGaFEcA5dMegnbtaS9aBRq7Yd4c/HQTTPL0cpg3U
j3T8rmOXxEgA/dj6DGFGceLJACjKx8sg13y4XnFD6+P/ckicPI/VbHKTBHH86nNrEonMrY+diDJv
oGytusrxhMv4EwFmq6cxWnHy03xuwlte4XDf2IrRtkYcuTpGGx2Dt6YuOcT8oCA8mWMNPChPyEE9
ZmPIz+/2MvtgcRTY82/XjnEuAsz7MYm+0Y2OFkYBRlQpBbRhHGcjbJR5MyHaUfFiEyJuayvloyF2
QZqidDTU6qghoJrA3SH+ZQAfpiXnKjb0BUY2q3cy4bUeSdq903Qjp/T8zKCBfRa2aFEn1bO1XSOP
1KpK0qd2paaH3gN+nuLET/zYoLS3e7wCX8OnQRoUxFwzmg8X/xsW1Bti0I7V9gFUuYM5rW2+6w5F
GURaqY9JYsX+p5LwouWLSJ3H/Au9RilHI+6uGLihSV8AAyvsbWLJXdLnP6a2JwOV1svcxvqsN7Lp
rG0di4Lcjj6K/rI7P/bhAlkBC4v6JGt4IzFfmHeXJLmShJ7F6sd4pWydPH51z5Ls4gRTQiKFw83S
5URu06N15GmapOw0YwW1Uc6rgDp49C3jqnEtNLBS3Ewkc9lulWjOAafyWq39MHAswTVmNOCH9284
JE6WztF33Ur20HcgmbQaQcr3l9q3vU+KSDXEFDPtur42l/VfaSQpRtIWaxGMvKYfdN4aU3ZtXd8r
p/u5Puqk8ZvaLCXixOM+1NGT17uUXe9gTqGC+f4t7hyBKFkNUuclNaMEVyLUAM4jn7kae6eU1aA4
/1hpgUfpw8jWGiw+y9vuvGJ7voztQIuq275unmF3/uYj62Xvkr/35X3ICAGgtZFqY0MkD3+F3xp9
E+2Txe9vtbL33OWJpxDWnz5PYrnhxTni5h0Uto7XzDvl8WfOUCMV+EarNYm+ZNZtrAF4YydD1VEg
+w1u+q/JxVqzrfeCKlo1TSTungNzVUVV0iB4EXYKOVf7+bVPQOw7vn06rLoNfpJ68rH5KVBEyJ2h
S1edDMDqlVtna8vKjYhG7ua8HdPVVN+cxhw5AbU2k7MkYCFcay4TkuONY+tCqQm6CQrTfLMFqkcb
QapqrGrFgnAYlGrrfx5gjVdeKGja6N7gXbl4XtAfD0OqHObb3Ii25ekT08RwJyvptb85wWPoiNXe
Yo+uSCwxGdxx+8cZvNxrZWi5WwIW8SFONp1yGd7RZngJOBMlkZivCWmJHwu9AokOxp4mHggtTCkQ
e6c0y4e+GZB/F7a70vB1iiHLZwd9BbJxHnXWHD7bnuPE8WQ3wetummkAjDDkuxVLAQSmzBiuIcj+
KPJQa8sE5fhjPLiIhZDKPSyfHfiQPDNkV1ycbR5JXBgyjgVR5E/qJHOVPP0wMdynkzgBDtubqe8K
8/cfHyXcHzYBWdBqXr4PCEySKxaXSNhB+s7VHaBrYKJ3UvsAdr4dfBxiQXPbewIWGjrmg/eyhneZ
FuzxpUoeJUJQ8i0laBoLBbD/vi3z0xkMdaGEoIhVtAcdRw7wAOIuuA1fFW1bzkjfHXfaXPhtZoYG
haYd4eI9p7q60gqWObH2yCTCI/upW+9ZYHOTe0QME3TkJCONd7PKSRa8ieh0wQf+6rfCizzCnWs7
ciS8GeOw35mJ26QBiryd1cyd3jmqR0TRFXeItvzJs+G1EqyYE6GQz9/28GfvY5xPgjYINv5scoSZ
jt5tf6wPkt9y2OaRpZwBFFpktYtVmlVU0W7Rz1g3dzxiIdBr6buN8YQDannV7bIi2DVTpzwpPXVX
3WfYYfowHc14xVT35MlF0J1vTK9gu6MRdfUY5HluAyk7bi2Ml/ZkUKeOUtMdES+8MQo/Lnzm38Rl
7g6qtjy78G80tcEWrXyDCSAyVZIEO3UGLsdIsvr2uL15fvKPLGROA+nb+kkVrSRN8d9JHZRW7hnt
gbuy5lN0L7TQ2MKG64rsEahx2HOXvHwCJMm+Q2pB4+irDe4WFh8Fplnlsnc1+qGGb+rr4p3aFANn
WMgNBuTjMNA3ftLo2P+dvaD4Zcd5EcNM4KtfAhzvFxmH8bcIxPjOCsVGENeI24gUJJshCdfT3KFT
wRAL43D0BepiBoR/ZPyWyRer4v2AflhJAAc9qi4mhNzwIOztifdNsdHj12VeDpyWt5hhJJGLw8Pa
x/r+6ecmNDrIb9+d8ATnEDBUybh5FtLqufZfTHIogc3cIiGVJWPujTSA6IQGSaBurWnwjQoifaow
bgK4UFKy7k/nE1kf4pptsBIov4OMQKqi7sX2OSrJbBJX1uokKhYli7TMB8Om5T3vbskaOiEYL6ni
LiHbLBCndI0MnELYG4bnIeZcrrbcq4jy9OxZxo5W4dAfM1XPXfgA5M6XKciYQAAbWnnZK4fP5mxG
7hStwI+9ccVUmrPJEq0JlaRctyWSZIhSR0eRhi7bh375S22cZZlK/70jNJNl4ENXHOc+oAwGS5K6
wdPnHhJeJHepfccvTWn+C3QqBhlizqFD/kWKVV9XOyTQKo4jj2+X/bjp94yv8n+PKIJ/sijvqugD
hZYOvdFszyenknnU9TmAoBaVJTu9k6XAsv2S/2Sj/Ourtulqc+eBeeWg6p/16YZMibHKJ97mUiws
1I4BwWs9kptiytMbVKYiI0ZTirF21Nrb1Jm2pZ8jB3lW2NF7frmJf2/1hDOGjmhv/GqtqN7MGd6e
qipuPJ51P8xDi9lEm1jDdGAhi54LbGV4Gub/8S+D3yrDJWFCtZfrh56pTyj7oYN0p+4GhUSUbZL+
+gzWb/XcxP4NIAxPYnTMwC/HAV7QV0LYmu/ZedCMDsBiM6qyEU4regTmTRYt+Xg9fV/UtzuJbBmd
nLLY1gojgZ4KdP33Gsy+V9Dt0BI/qP7LH1GhKiCbC2+15d+d9KMJ+vtF2uASn9yw17SJDjH36utm
rm/jXQ7JO+/RSHi+dc8rXMAHy/Vnr5YrH8aApc1x7gM1558KNEhaxI4fbuhzNJCYyiLbABgn4Yht
mb+FYM1032rgqGAS91h734pY1u/966KvUeD9cbm1mvNuWeIDww5gjomlIV9N97NhIkflMTMQFW4c
AMsyNCTW2UpaNflvdiaxOJUR+as/asxZPR5VM5lfIjZWri4zzemiaKtU81TCAvV8/bb+DLnU5Grn
06T25bmpRYJQxxu3G5cdfEnuxidyB7WCtZ/NCgsvaTpG8L1c3BLpHS2eHM3JDeCPBjnelv0nzHWM
JF3jgmJQYKccgY1ZIL5HT4jHmyEUCFvhAqiE6zE+NzoUJqIY56S5XS3mtOIQV5joVymN+0IR3PHd
KSmXnWorLkAS5eDnrPl7+UliDBtQoKQa7nNUFkXGycUo+HLCRQPFHJmXmoSha3LWbxTQTyI3ocy/
5OEDsEIyhE6PeIapFwQqa4g8wk/7WxATdoUlMuG3RzdnXkN2zwjI84q9jWCbhY2IsjcPUGjy87MW
DmhrK+eyYN1IHEA44lTINJ60m5nbTEKlPdG6qm+j/Lj0cf+U60xi6C2yqJw/V+zucQkiZC6ENW3X
NXvjtXgdf0ItSsphGYwZdocPfWe357R5xRSJvwmwyNMqJjrEn6iIq3QFXSsHtPoqQAl85Jyrv8Dm
ulJDLSgcSn0vQPVOnOhQupayiMYe5r5hYisC1mdEamnfVDyfyC7pzw13aAfFz/lslm8vw3Or8e7E
LXI5xduLbGPEyqpivML/lUfTSzIhYnh+8+NDRNK6iGJhVsuIYYi6kW4VShgWDAP2sTz+sdKrDYJf
+tRh9rCe2cxffS9bySBFd0pYh/9BFy0CM8ft3CbCZS2XKgTJnoJFX65IoRlIGr2n6AyM/ZKBxD7i
kAryFOeoiy7HFBxXsOfDxfipo1Q3SQXXrBmkpbx23Rp/svs3yxXJUrlwgI6E4eZpMUi8rpC6ACAa
EfhTyweK88eOfjKCXBPV+azY26K7QLljRWYrYvmKKlodCBlxlsdtd9JP+t/lUM20Ty18I6UG/W74
9e20NcFUEq/V2o1NJC4ySkqz05OqVLqvNLQIP8CAKpeRkxGaFMW8jLZ/y40o/b5dK5UYrr+5IddS
VURMvsOnovqYVsf+eMzfp5bdrWT570NbOHMWa8LGTZkM0zR5LYWO9vtl9vxEt6kP5TxIJMGjmm3j
DAt/Z5Wr4H9ealhz/wFgEdEL+JbGYHTI1lsFioEob8g1gwA7euOS1M3PiIy6ZznvA249txRams4O
5vQiH9JgtSMwKeFSo00im2SHmyWQozf/5msgWXNa9DfoDUrIHkkoZVt66yUAW/sp/smI8bIJ2Bzh
GL1vr8skIhX9aqSC712YEj/GAE10ckn0+9nnb/wzCGe/7vkB7z94LoQ5gospJk3d2RnojSM4Tgds
MxIexqRRJcsKuMbY6uGJ6qyJGYW0p6Hj8zdPKgj8OXF8/xfuvCMDoht1iz+pPFTc/LxOpema9m6+
Vf/UNS9e2A5ONgweDBNZ5lgVMjjFl0DAEBV+LKVis/8wmx/VoPUgTr1Aa9gR3xayPegF3IRA8fgZ
Ve2Nv4cH/R2VphltFU0j0VlN957hp5knYvTWED6ka3slvKewZX64rAbBuEfzGrsUCGP5DpQHSGrg
rROOFFIPl5jnSEy2Z2YTkVA2yM6BGE/ouetgRDysR8/OdZhEMk18OJ07sW7kDd2ZMfnH2RuemnVa
mqjFQu7IWB4t0w4Q1WKA7dfVmNjsLxSSfAA/yDZtsniehe6oPDG/lP+y/Xzwk8MN+DiZy5V6g+GB
pymySEq9OgLL6d+5zIAMRw2XHYtwN1ZrDAJ3h0b7ae34gtObGupABkIs/kIW3KE9Jg7y6NDmIN59
xiQ5u5GqlHHxi8715pzDJMpu8xkY21gSPaVL5s64fXyjHQRP91UBtJuajb4GElAVKInrjaK4rJbd
+XPlN+oU+lc4zZBtVv9/0BBID4lqRBu7xDE4nF21JULCDdFHtmzwcqM9fRjCsJJ4QQI3qv6M7s6g
XZrppNhR5yWOw75GTcd/3XcTu7rLwtR6WebDc6cyNAna9l91Fpj0lj+t105lQE1fGyujGgYQj+Hn
95SxHLDPsoPOHF92TehIouWyPSu8ri3q2iOjDM5lhnbbjoQ5hidlHC8DUTNNYz/9XzZOYqbpJDhl
JCKD+B6kgvIFPvoDtIhoy/l5U0TQYWuv7slzBhg+wzbsHYSMbSHeEH8C8uRs3jyc0M3vKu//wFwk
KJGMN0rYSQpmlrPDd05KIvxsdAtSDdJuFBZcb22TjCXm96gDQHSWMlVEL9axd2BEPNUI9OgGxgNB
CxOIJqGZSPe6lFfDLrpCMZGGUItceXCZiPl3cC4EvUEa/33X1rvlzbUvzfnBwOonIMhjySh3xfrr
ANeh/+SO14W1zUm8y17n07/fzmUXdapEEJG6Ew/VmhJl7Yd+CmdVIOddErnS34BmKDrUG9++d5D5
pQgalsfHRlWa34hIjWQAWT/pCjk3J4UjFECcEF4KoHyw6V/R+2m5cifZLmt5jIbaV/c+meIxfUlX
C2l3UmTkyz6e1ugXW4qzxCCUeByo60j/enzOjU9yqRkx/RbrVGw7CDbzvbSmzEn02VU92ekmimfD
eoT+UbYmmMBMjzrw+r20F86k5RlLT2aoiN0E8r+DVMtq81/bWksWQNcvNA/qa9GELmUqKyKfsfQt
WKY7KsPpBo8yjDls9XSqXfzO6lrK655k60m6sQo6eHJSjZeyMG3Irn/wiiDyYKu3je5NW3CgSBAM
Gj2aDy7rpZGdZeSW28Dmdnc+wYtp9zn7RmgvzOgqvSg+V06SA88pIkISdyC3KTozE8VypOZqf5K/
wuz3OehWGgVzkt/6/g5CA6dQxw5vPATR4G0T0359V4al6n4ivlYSsASFcxWSrLraplNG5BnuzsI9
1k+6fmBAy/bLEKVAUB+SnzI4Ej1bw6p9DV5mrRnAa0l8V/NBOMxo6R+/hw8yVyaUxKVTJYZ/7sxr
fdOZAvDJYrNRGQVEKKYzcXC4wX9KG3UcDZuC3b3O6VjTQKC2xooNJ66P9tBd5xtxIBMWhE1PKxlX
zaLq5GJ7XrbUVN8dMTDiVek+BaiIkQ3C6U7BIX+ftTTgAcCZYCl1bY9kb3/VmRGkvWbOF2nAXG2W
MDVXwki0nBp4L32lERCXexxGKV3d7tH8hZclOgSmCRKGtff4HQJrnom0uTGKVVm17WFs9/u4kqvt
EPp7NAgqqYSUzl9sP/TgD5mgEWg2AbOtRwZePH8MlDmmF8RbRFfTEeQ3Y6yHrMn6zZHSXnOydSCM
a+QZ0sqfvqQ1gLHPGLDxiBacuvBHn6x5g8LUH/PDupR1l1rl244YA4ppr9qib1pQTl9dVsFkPMMJ
uiw3+vGJWPYQUPgAsZ/TBoGMjAjabSIun5ufb+1Gwl8qyhKX1RBBm3BflvsYiG5vW4rN3/nlDOVQ
/01iPKK7UpBTwwj7xZXDEZWZKwIfO4t1yj7Na/KHB4awCH5iYP/6R96HI+0gMcL9fjucUa/RzdOc
fxd3X1nMwQsC9NmepOqHJKq1aU7n+zo0dXmmaqHKw8JZzdlB6fOFLTyNQc3LyEjcKh4RVum1HrYX
6E1HRmhf9m5CZEdMhYEn5iU18khKw6Qq2w7KJPTRReWtIUmxp7Cdpoo168YlNZgwYng/ao7vM8tW
GU4g9AF+Of6JKZiaIGRoAQTqtp0Zo4LVKefs2atmQrKnUOQqycV+PptFxZJ5TWlrtAaU7kxGtA9P
rGFdMPQe+9zm4gABh4s7Qf7yy+qfn65PYvqRhOPW2w0rWayX+dkbWQdQF4o33dapQ3n4g4rJlB0P
zM7RfgP5haH1ILlNBRaOi8Z2ygvGesQ8A0w1Hpzafb2KCjjopkCNcmGTmwZhCwmx3LX+XTBLyuat
vE+8rNePkygc792h+UMYue9l4xltVLD3ALA6goOKrVTNiUPS9BShl4wCjIeoLVimE9lzd9dZDEQI
tIxNYAlAGNeQa4wItTiN/qhhJXzl2gmSdhwrXR3VpnsEgxS226TfXi1xOjE11YQhq970mYyhC2/C
cr2di6rVBM0x3LEUa2VmerjDpbLdwQ2PlG4lowkNeVwWTq2Dwv3I2rXHdJ0FkwwdXL9X1D176DF5
U/C/NzpZZw283GWd3qKljP92ELbFFklhoHTWEAbQbzTg7J6xrmoKk57WbjBU1EtwkMm4L0hDz8Gt
W/dO9m9opM+6UlMoz/brJ681gKahgqCvBbvh6/8KVT4fFt1bi4DaWIfom59lkyLfoudtf5BMDF45
bNKGrTzquDBs6H1sURVnPuguZJVD/J/t3gmYh5npLNhvlSts/sTFnrkvJnVJyTxcX0mQBW9dh9Ma
0Ysu1QR9mE2ly87wPn8W36NlYAY2bzf3L5KmeiDjuI72Mjf/oJU9UxRL5l70hJJxavzfnMSgvMaC
+on8kWdQR6DaNdeeUafVzwVv3Qs3bGkButNQ3gggNxbPSII4SivDM/X1iYE6gKEHAEsYqhlQI7OI
fna4v85Gi0tqWFLlo4rUpTWRGImttOP1694n2ixbKtU59QXZUqrf80Wdy4Iw7A8jXU0/+Lm2syRR
5I40HJLEYofQbh1NLMB+BArYQxu6ygB1qRnHv7PFw7O8FR83tJ9A6qKcxMJwPmIpFKGpXvTAqWuz
ct6ldUsBH6zS4oWqLK4fKpf2o2JZ5pX/9Oa3hBsV7NtcdvEOscyYZSAuZmKv0vZeiX7llulhdt9L
tzM0c+A5twDbwYrHnxYW/moxDkGPDZbeXCk+A9+Pi6Ad3L0N6fv4AcGPIds7lzNk8GwJPz1WOHn5
dtlQuSEHUSHR3fH4xOK+gsgv2AV3CDcArTxwm++t67QkaT3Bzg9tJoHQqmojRdYwrHae5MOZNc7i
Lrr5O1QQntIZ4WeB5T19qVFW4QBZe5IFtB1Efyc5Z2v/tOzlaU/qoYo3PQKmZzsZM5i4+1wnWVMP
QpRpjYvW5oa9iUOIGPb989Ds744LGt+1jptoptp05QESygnzHAsPJnFX8m2qw895YDGV5fM/3IMi
MrHwHEvpqbl0bwMvpg/AOg+85hVvUsvubns0J8klZLKoHjBE6Pq9mSt+S7iFpnKFrPBRQfibpdW1
rqLK/XRlsppxfW90fwCURKoN/VaMbZFmlpRTo5ki+wNIpQWBaQvpVgjPp4R89K4IqBSMR33ihj54
h1M0355z/wfBGFduQnTqPM3AxttrZUOkrvsyDDHmOetedAE2C/3Oay+lGUwbpVY8oh9FGumOpmMA
MlCGaKcpYX8yS67SqeFn4KYPcsvjTHSe9k1HWGvler3njC07/21GkYP4AOrsWFxRKDXxbFBDvxYv
UpTat1dJK84WjkFn5+cKHMjkgV4RApXZfeMQo/vO2rUoDFyoBziHn7AWDpcTyhCUrpouy+LhaIwH
xWjxg/kkHXKGjFFVm/ESEamMRTN86xxynpyHxS2EwjGCEzE1UgLh0L//SNoP7LRwMFSsWrdLFLL8
+iEAvzsiY8BY7pO1L2wqk4EvVnvesRijd/Ul0GqtN4CrHB2bE7r5/5vn0e0MGY/Aci1Pg4gecI4c
RRroeLSjl+NSMDarvjI9sr0/lvpnAbG0/GGyOPQKgmWA1BCl1vB4+XtkUmLPD8pWBBTnxmuz0IfG
5MU4cOWHMSTxG5mpFl0nIjGZXm+x+h5Um5CvPG38PdJaPQmT9xGxu95EwVAHe0k/mNylMpKwNBWG
ifmFRQR8AlzmNxHaYxY7ZSNU0GjmYR8dmS8wGvKF23j90h7/We3tADYtLp1ElhlP7n3rcX2vRw81
u9iqXMxhPO1Kcp2GYx2HqdahtNtz8awkYx3ZKpvu2FPk5sGWNwh4IQIXdEUN9cB8NcY8NVS4rZXj
XwGWqv9zGOIOKmloY7pKfzE7zRgUL8X/jXe1fR9j3B3EIK63EHrYxXCC4O8lPH/5bXof91BP8ZEq
Nxy+Ha/dmcikWa9Bcn5LTpGcruV7o2WmG4IjxrHPslAt/gMYv8+pFIx9SZqiM1YqRr2m5i4SAiAB
kbbARAm3F72prBpTTGG4TInd1ZPS5LBetB42CWWSfx81kC3MeRqlpSXNlVhcA3pD9LO89AqiqAhx
KrpJ+NfhsjozoikHtmkVAS2jNHtP7BObnnrtjEkt8slF+Ut0VGTNIL8tNMteBlqzYM35X7ehuQhG
lbYsNYRq9BXIhHBNrNmbqNgMyTUcdXk76IXwVLSPAB9UqHEH0oxDsLCRX7cZ2BlC+DV8fLjHA47q
3khbQQei851fEqunxiIPEzRzvOH83z7fP+92UCbK4Qxx5UBBHoA1alNtWRJTbE20tYo7pV1PsxtM
0CQtR6f0Qa7WHyvInloApqWweBtvP+TUrvChy/uZbDO47xRN+RvlcX1NoNWvmydH2ju2G47wsyV+
nJlGy4yNybdNFlyXSQQs/EzPIdZKDWLAG8/hTc/5vcBqDAPwGyoK1pH1rK/zcicn0sS6T7jH32NC
1ayYhawloGt8I+1qzerEWYmrSQLOe+BFEj2LZ8+SdDt589e0cZPY3dWdiMJqF+AUqzzKQPc1e1T3
bdmgkf1FBaWAQCDzeKtIDehgF/kljLqhfMudto+aLHRWYQB1bcSwJK4XOdbTZa8SmIw2D/9BAtUO
aPq25O6owt2Gh4UARLoiSKOBcDLFEUzkNzdCL8G0Ac2Py6dAJeOsnGcAhXqd+y5QRQhkeNpN8c0N
YeYO8JcZDKCilLP1HItsl9XkVxtLKJMCx/kPxZZ9Gsml4GUvb2qBP7k/uVp4ggM+spxFmv0BWn7O
jYGkKjd5e6W5hrsbFWikvEPBCI3yiF9Oy3Gxmwyh2InoDq7C/Pt4mLXS1iHyABv9+F5PR4Ne3NDQ
srznE6aLcXOLO9mdK1/2DArxmXhJmcXDDq7nX9MJLcJ65j8lBu2VayUo041f/o34ET21/yH8JRkr
omcXrmXyHf1ZNyTr+rUy4xM9VsUN6MUkHxA7rtUsBwLyIjB0NraXcvNnba/blqx8WP9ziacE9YJK
ytlMl2u+kWXeZ2QBEKnWnr/ZGAuH2qLxlwIV/1eMxQoKoY5PiS70p/0gXlblm7ZAL17G0Mp5EWI9
RbK3B/MW/2/Odj0O5KL2NB6U27O04ewggcaHAglwTlWJcWnP5GFzB/P11XRsLVyX9e/7eCS47wLM
H86g0VUF4LZXTfOLqBIaes7hE4UB3mS+5hkOvueSGk2uN023XJMvR5HacYG/iNd5e+i2eep7Nlmj
U60Unk6HeIpTxvqX360UulFmN7KrUKN9gy3ob7Pyyt0bFwIno4pDkPwMyL9gMUkKTkaeKwKxtWRC
GSrQO8oHcrpQQybKT7cPW0xPKBeiuAhyqvccRSkICYdNALYB464esyWFfmFQ8ikvxc8amLul18tD
hn51Yr/3AjhxYBuUFv8U0Na9unu9JAW3jyuogpGsXYrAaHK3LSfZxH4Qwvb1hmxUq+yXSqPLy1QW
Z2eF4XK21TGWNZYgUfmDNofGHkEX1s5n8Tklt3wVHAPjjfioPUyoUV8RnvwfEWPWoqz1ADCqq+sm
2fFaqvvr30MzyKMFL7IsvvzeIXsmnDUiq5OMnLCOtOvX1ll1KIk3/+uVljJgZkDULf5ZEJDoXiWk
zx2hopIve/NqnKxfh0BeleLvZQNPMpmpwEQHN6umla72+nbWUe6uvQd5npBK45xp8irDGM9cdD4v
jXaw2SuVxnzE9d0183IThn14AVU/83fM0KbiMHOivMVl6hZVXyd9Ui98wr9RjBg3rAF3rtX31NcQ
bhrFGIkukPJ+8w6h9fKElr46wGSa7nChg1MAqI/n02cC10/r1tVh1wqNSnHR3G4HZppETkL+9J4z
RU7PGPdiQCKS5jWT312UUklYGeEprK6IxLFideICWnTZeYXJqw8o88shPIeM1w2MPPqP8rO8N65q
xAkHzEmCQyanNdrZUCqNMpKU6xSEdgxGwDrUaNljzhqbE7DvjGCtO6iKYxU2mh19nCuhLkEjiqzv
yRzphMSJA/SX9TyPF122Zfh3HycBAFEAw48UTrwEZjWk+oUibCIIwYzAp2hNBCl2Of7cvhB+KKfm
wVfffYoWr1WfwV18f7mFNOMChjbBAOR1rkIcDrl6xW6j9KeBnlytqmlf9sHKrrZlLHYqGfnJfMcl
iuLG+Et5nGlRAKc0apyFezE7fwzVLaBPVhmtgq4SS9BDMGicWXmV/AmNVAQh6fbZxRtm6Ol1/4uN
SmJmO3SFUl0cwG+ptJPv0JoYJLbd5vo08IF4NeBXAjcktiw1BVrNeuev34Gg4gifqyBc4MoPM84h
Y45pe2W28NKY0iUXqtdUSQV3G1Y7PU48/bjVUB8m6OsaiagPwgAvH10hP0sa4HSw+8CFahEL4YqI
Ot5GWS+StsstUH2H1EzRvVRUnsWxt4H6l9ZfNLxIw6kweVq2RaMmsbsRGReJN9IRsP20WXrMleir
Ol5saW6bMt9pVceg5eIPYD8vcFSPRie/N2ecm54jdj1NnbWDsiYSw+iMYRNY81Up+mdsOURW9mZZ
sr4gG+KbMj+5j2tB4VhULYmJcBx1Ajt4KN1PfEd0GfZ2nciHWMmFiDetiJ7FwnEjNPNYntdBQnI1
AzBkxjlxxsFyFZWG39PUh81DKT9wmulIliSs8btjVW7/0obgd6gxw1utomtqpJU2Gcg0xURUvdcu
5uwG3Kvh1uuZ3pqbFwkIDHEO/DlDSBxsnJxenU9VPqXjhEGa9xImCmB+F+LLqCW8SqwVP825P3v5
MUcuIynZ/4RiQ6Wo5nJaa/wB3s7RjTjh/WpuK3SD0xjKyFoTL2dSWjUw/6+VOB9d29ZtNhAbO9rV
Wj4bCXXUq2Zd4K9DjN7bzPsz2I5nAvOSAcxTpwJcxn6noXphU/tc5N2cd3TZv8W4h1GzBJfDy0Hx
6Duz3JbKbPdBQo5ka3MdOozG1n9fGkx2JzQXgcCbdWQ65fVywoNZneQVm7eZkofwxPG65kkscXWU
ZroWpAkVOUrxDQ8iCQy4QMQDEHbXy4r+pzGxKe8HHRps3VQnGU4Ay5skZARDp+qioMZ5aZ0z0ONe
srlLPRBcH+CN+N3v+hEpqp0qltABry6L9IFZ/IK0Gea30YD6XOy1xMtYsjKLf20rB66Hs0iYDU8U
717deE/3qu5+k2pH1RORjzxwRjvApCF7nKbFa/oi/u3XLTkn3T/paTIE1tvYuliM3zNzu67CTb1J
u7zviT18AJhmcr046igjAEY2WdduWLfgyN5Qu1nMQ/paFT+1kgRyah2VIUIoknX64UQ+t7hRHUdj
oQMGSCHRadGOjSVSs0GP7KfsWnO6TN+gWNFNAq4gw6a0OrO1NoDKtH91S1qCYDRK6rpscUB89X4/
leuxa6aAd6tf4D5Nkq/IgLgh+MLKwXJCpZaTPpdqcEjYxaE8yyn1I/RDLCeSUAolpB1nnuUv0G78
8VvmLXifXA5r9UuLjhSaEMQGAzFv6o9FLGvmCJhGPQ5CwmVxFTUozEqwEwrmKHbLn63ehRu0ipH9
GkUhugyst6IN2QXREMuHirQxnBfn+4dt1KtMDGPg5U2guzVBFmnf30/PifJ76RL+iMmDW0rj8Mu5
QHB2D9NEkpLTGg8qPw72VFv5mmLTLwBXIlYUespGTc0NC0VRffk1/y4IG0XPZ6rw1B4IADelAlkV
xHCNvGsfSddvL1fT4WJTF6khKe1kjGoGh9RNdrrHyvsRPfhLQkaX+oPUclMU9IEsjno1pRV3JvjR
7G4JIuE8ic/CTumdp7d+tVjOl4mt61SkGmGp8Xk5S/vyYe9s16YbtBbxwWiYp+uf5NBzC8mNKJBF
O2SoFxoBpFQUJHJyb/Mr0YRPtlur0AI1stYgRwwfwDIbkeQHH4pEdPaEDUJfPzM9QM0g9/F/tybS
LQsdDywMJVQvPzOLbJBbvHShqDcXfyAdMZqCs+YQm3113wmQqOA8GA1NSNfCk+tLkiOvymX5j95y
1W8IZAa655Ncvb/T3xFtq8I8YkhgQpszkkf4o0BeDpMw0NoptXU9pQq+0mL6TmhIhrw4YcXT2pTg
xjJF6daJG+6snrVymnOpQ0UTTbLln+QHnjYpTxYarQe5K9l49hVE3yJ0BhfO3v/QcUr9fqG5XLOn
qqNCOlv/n49loCmZhFGFOr9hBTI7I+Y00/Jm7WviX+3VMF3L0D35q5PLTo+K0v3AYxPlgDW1LTKB
RM/etGwWCu62Pz/kR/RQH+OQDD/mTBLjO8eVKp9W7ypZYJovyaTT0j0LuMbjSGfgcLmJM9EL1BKB
UUDecPwEl/M3HTHQb1E0e8WHM4rNzR4eDD3W7yXiYKR1Yp6RLKfIpyHwaGlVITXpRl4hCR+LbzIW
VJ7xAFb9YFCE33ZyxNBnayhwOT9Kj5d6C1UchttxlkzSo8pj5dtBU90dG4EZjepSY9vRKW8rj4Xg
Q0FEzxRPiBOz3Qk1yxIcKigwOy8v02uAKFYamp34jy31cGKgDDjU42GPuUWgtPMaaP2TAGIommKn
RzqWpW+ZOwIyrdP95t1eULELWEw3egAuAf7a1nVcSHqkYH5hWes8DSWL/T6ydBPd3qHmynM9NYKN
BUDTyTTiHrE4idvLoFRDHG98gGIQzXwTDrY9uYBB+RoruATyRXiyeefvldEcgPOIxRXrAQvgDU2Q
csI/R9Q4PH+Q91m6ydUlCFwevQfhlsqQ9VKFfehxQEBbVFe1iYgEPnZlhUcn/gmxMcDqLkpAruEd
Gjejd/XMZD7fBdvf4V4F6hpKsFZvL8YUQVjwagEcerPDaqmNNMG+ErmZE2rR8ZevNCygoPs4d517
S6Cp1cfqyS9cy/hocDm0MndlCWaLnTxP42Q1aCJR3jjM7JkiFWpXYtZQgqmIY8zM+vm3kPWWS9eP
TEj5V4f5H6qE+6PjwYwqAoLFDMRI5RkCwmVNjWI50616iBduR2AuebmoXyMU+7FsZtq6mLKc44x7
8pPUAyGuBh6xwoNrOYb+Hkthf9bMMagaiEiqwqnSNzbqfVOGuicB+A4EsS7IyYbVEVT1Mo2Jg6x2
lpkbKWXW74P3DBGXFrB800+FLL06V0SgRHZgtnR6gxjv4rvvBMww034ITFbUSekF4iNyzBj/A6pp
cU1i0m/rA4fp5cIxa1Y/TdpjTL2LNb0CeFMztzTCCyooRaqGh80XN5xQRbC4XbWcXnIyu9DQ/gWF
fur8Jp1joNaHwGBd5ELVVS1Ni4TJqrJfHAcCTFErk+HQ41hhyCaH4G7UWqETI9PaFi248EUBwpVA
2+ulpnaxBbkVBXg1MYPY94UM+CAcu/3e5O8EWd7jCGx2Hqpr5YzLXNs+cYyRMtBy9+GT8LJGLTSM
bFo/rHI+c5bO3VGv9LuJgVIyYakOXqoUo8XSb8zn0R6pRKcAS13OlbBWoEJZxclauw7KO/Vi+i36
duoWQOmBDXpcDDQpJYujcH+ZjLH4pOZUQZDNvgQ6KG1YreXPiixhAbiAapl2fc5kuJan8NPkT44F
+33kl1JiYprUE0c9Fc/JNFJoPM+XS6Ijf9s+FoN8b5i7BohNijHnePSULIy+d42b/NJmN6qskv8a
aJ0QFVGee2NYrXGKcIkMlXgob+ym60Rt77zrcX2/UMPJ016F8zDx9UG7flI+86xy/KlzTxgSBeqy
N04ojer1WKeCh6ZB35MEW6PytNBw3VmfIZbAUnouOmsoXskuUdZLQIFjVEUheuuPGRe9GSMuTgQ6
o+pxWCof6WVe3KTwIRBni7VozX7YeXTG3WRd17Agu94jc075JdFbvfWqOnSosZ1miNJJKRKdD5VU
MESRAga/MZQiqdkq3+CfwCSd6Be+oA96vPynoYY9YNRGKB9ucOEAsqcYlxobnkf32RkaApmMhi1K
xe9SenFU+/mAiDKlSkzmjcW/41JUwg4m6076UpcMugtxJLwDu+gQwpoUTOZ877FIyFIirL2n5l5s
Ug1GMW5lKmSGWeA3Az94jqmxkn+o0jSPQW9A0NPudEYkZVNUgMaN4X2m7M9OhK7kVCpoJQePAuYs
+7IZnAhFmg0SCgeuhz37KbGY/F1RJOIRv1UZzYshc4aR8rtLMpB4YZOLFycwYmhPERkMuqdBeUMT
wTakCPmq/1zide1EJjiaWLONFVyZdZR/hV+6dkGr4kx3BmzNaALD8sjDc4FNAt5//2nSHBsqCceX
3eVQxeB84lew66Mm9zcPa+PaVvVVKPD+Je7ZI1bF4+P32SueV7aIwAVEt0ET+13e+QrkZgzQSIUy
7v7w0lwXb8zFNRJknoidNOKBb1zydtVX+QYAh41JKKFQCTxbEEMSDNJyo4pCCEEJ/VNygsrdZVYu
zCx71j9iSmN1tqA+SGY3x7iwcZ6/gE26hxAjiCjZfHQwWznaA6HHeUFZkj7MncCJNxHgIjrZdsS7
EaCf1VUdsynjvXw07N+TJa0z/zA/WtWV1VE0Y44GqZ8x3By60IuxIXMRdFxlBSlV8c6DYvo8sDrj
FbetQjS4ZCgnPtcQcaA72MVwT2n5iEEot5kO/kMsAzDkncEwe8ObQo2laUl+uNnU/pgcjhnG5xj0
ApR58dGCvLpXyv8yjfNpWCvos/x83b6BcdAcPXqZ4OTBaO+E+3nagvo7TnWK0pGi4dWQ8jRBp1fH
3Y1G6bauC/vJAJP0EBUyTvWzaabtuJ/oDmRmAced2N/00lajH2gl7NqQsvvAu5DUut3DatQBUtdm
Aki+de/g4HeQl7TWkvoTQMmLHpuY5l5bXVWUUHeTZ4dbl2q37VmlxP4E9vl7BeFRTxVeVGjVBOiL
g6pXv8dDvlqJVpXx5unlYqaZVP+7Orl/VWVE3TXNaOF6vaGCrFgtXSB1h11AFuMQRSKTV/oi/5c1
zz2O5Ctg0gfQOfJn9FXCM1t4jYm4Un9re2VN5JE0XYkcaGSPI1yr6A4z2UmC8EawbXxdXNlSFXYF
T/JRhyfGzvOaDDj+Ez4Ty6p1/3Ot7EyWPZUOtQCQu8O+FWPGe0TIgJNla3sUvAblfF6kJdSz6IJz
ZMsAMWWPdx8r3Y5W5fsnNYuA+uKKiW7FgTH3Ayt5aaa6PKh+nslGD8w4vhmS/DL/JurCrcX2jJIy
DFz5rb7HtQznd4WdN4vAJw+pYibSrgrtT+2wkVIZHdcY55Dghp2VJOOAyXxxNeMAsQaSU+aooF0P
StTZ7GSiAmOhOXzLUpU9c2ugPlIWz2Win+506ZseDDfM7h+Pm/yYEx1AY1e4T0iUmc81G3s2j1Ck
H91XFwrNkDUjJSc2TQEmaMUAu4fyDCZcEJtZpVxRmrWx/sEIf6FcDyXpuW07YdT3ZtLY7SU3QaB6
o63VT9o98z/4AXPiw/eJSWdoKJDZC+epJEasuxvOvvz2c6ZoscL7e1e2F/iEBoD2gBSOwdOV4Zlb
3Ln9JTniALH1cqOkQ3jPxkrNvF+ubsPsSBHp6i3gB9x1i1aIKsFJEL1yWsqXuEPSQ1jpAHtoTMzh
0ZFfF0Xwmx7YbzXWBzGT9B/tD5vUYIV4euM1n1pdiqahOJkgndMc9C35C2nOjo1AAdjNEacRfEQe
BQXUr+nT87YnGx0Re71yV6eE1/LVOjbuHPNbvuC5s9yf2eaoHjSF4lPJfHJ/700QSWXQZvHOye/s
5NkRLvU/nKDT5azP3C834xTdh2/zqQLnFPR7ATofxwhglDJJp/oYVjlHWPIrfuE2ZcCMi4H7vHHq
POIAR1n+Kd7g/Vw/WLylke1v5DR9IwO+zx+b8fhCcOEZsCeFDFWSb4DcaA76G04AL3UEeUbwGN2o
b9oss5sjHmqHOD3r1xNRFSC/9NY5QPcLtc6agyyA4McWhrWbp3f4supNn4eTSQwXlzA9R82VZpnG
bBQ6QZTDV6riNrpL9VCs4Ht5jlOcTspypGZW1jaRV+iRBI01EgvmFKQ+I/2XN2svYo1veCiWp4c/
PrysLw9puJ+bWFH8fII1BF5frU3xWdVOBpVu0XP97lMYyC1QbLlv1A2ChTyBSYJco9n9Ee/px3e/
yj22MvTTWJIDLEc6npJyurxYbRNACO8NdqvuSn7wG0ki/RgJifKWRGneIFXgB8ZpywbiBO3yKWfr
xKPBkDKB7dn/eDs17JMD7XMbRk0X8noMhUWkJY5JENnoJ450p+GBE5n4kpTg1GWdB4RLQNtR5CIB
xHDm+ncUWuZUcgEkfyU279Ic0nNVpg4vCpeohFQsudPs7rr7suerjpSt1qf7QhJkn+G098js3r9l
v0pbXck9SXtL9+mpnPnxvZw26dRg8ddABS/UkOZPQ0oyAzufBjXgcbJH2KHsgyyvMKKODC6KU1xK
bP5A51cdLF/1al1I3/AI9lPvNCXE88a8Ekx26u/IH1WScNtWXK1kmZ72AyPKHDDkTFWfLProgBD6
REZvvYmPnaJK+AliRA6SnpagXQ9ypqZmDpfR6lBUwGkMopqdYmfbPWDyr93NjELuv9t9Rbx6uNQ0
OSzAkmrHyr7bmSB3GnQUpCI+qqV0b9BxcgqdR9f9gFXHn3he59VWeMnRApvaOfz+AO5xxVOau/Ju
q/b5dQYLG9dJti16Vl9KV+CsrfXQ7rUXEM20pZTFiSkq1OUOECzb0ql7Md4S86+FbBDEpMuXYDxQ
MPEEJ66irCdmVR09yDSTcgHB8sCvRGPYH/DQHYj1cHbU/zkssg+BH4DPNgN+WSZOQrQi7BvI+HlT
lXU2c5jf+zbfEs+2pGN8k5Q3OfmujwGEdwhE1iIqqmiXuj1nvznEEk/6ahlR352CmdjyvsMCBt7q
VDYJg4NQ3t8YKPI6CTDSPIVLAN9XCaZqjvJldplEC3huf85EOvf11WeDvcf2ty69bAk4sSSrcTWi
SyiHBakDk2mSNOcdlUeIA8/aZoSKWJmSNnFsqC16hu2ib1ogKxUs3DwhdODfFJKDZsQhRCyfty2U
eg60MKOJbACndDRgt+k296MKPgKpoEQavUinRfjjQ4y8/0IoUs4cqrjrO9C2tQGH4NwgABhzlvGS
GYgJD+fWDCA2fTlL0mKimYydHDoiHR0gQMMO58+9efs3CzWQY9SCQv+BXmIjWMry83Uw2X5Y8JCw
4/GpjjAGFHXRVYN542NWJBeVSllCC1wxQ8FDEK2Ubpr0/rFZppz7wT11X1IutQy7yjj8rnhyZSrO
QZIKIYKIPdlKKSZ2bas63Gr71OZJXZcxEfWvuUgcEWR8R2oD4/PIYGgcJyorp7d/2WnqJjLIUDo0
U6arxYBbWzS4hgqdzaELoQ2DmkXb5+HBM9MRicNgSAg2r5wvno5TOxKZMlKKDskZ4Y2V65ktm2G8
bRLkeT21Q5mB9cVx0ST9xAzb0W5gcj0AGGgWmtkpfNyLwtrrR06bWRxPijwyQW4Cc50EmvW+8JQa
AK3HgoocSqFUVdyL03Qi3Bnc4QxjRci4SldiZo2GGYrTiyibfi+5ETCGRkdAyJ3jT6+A2PLQ+Yb6
uXIDQtg88QJ8JBx/zET9BpazHmLA41y40LjCurvHsOWooF6R8Wfnak/7CsyPjwQG2dl6JBGplLQd
KlaF+WhMB4/H2jjRkd9ac6DAKMTJ//f2c1H8K6/ojCGnRYkHmPuafyVtrj0ncNUMCMK9wbr7Yasr
nPrRUCl1Jfj4cpfJXR7wEyblG1t6suOQtBjIwHCddFB/0ymKlqd5lCpKhyzVVIHl1ls2m2nRpKJe
vWdNdsU/pPqQiEJjNEFieykNWiI4EeXn3kso+JoAp6OkdLCykqvUWpz/AsumlMoDnLaTCEDLoSB+
qRaHiZyTBXKw69WYgXlq1AWWAxtcNuMmxYUxvNy2U0PPQS0PzgexepMUHovkRFFTxOLNjwQSC3CS
3gIQy7asT2pQrVpao/0VOsmGIisdUpPGqTD6H+mN4z+VaayGFEQmVJxZv8tOS2q2etEdx9PJeiGH
8duGLKybkNmK0kGwWXydm7qYajxD8eifNnmd0Q3MTS4CU9PMu4e/mwu2B6AHoXzclEoH18LAc27k
rE3rcx98kIWc2MJSZa83H5UgYfmWG5j5ngv5KSav/Nv2XpQjZaL+fYdYZk3KgjxPXV3k/ZqwRrCS
JdGq3hAxssTxNk5x8k8Z9Lt2i7SnUauDwlYoNd59xv3wD7gSa+SqDv/AsSupQpN/4vC9u82zE5zI
CSMJAiS0Qk99XA+a4RBCYLCoJaKYH2NSOrsP/9CcCws8m3x8nhDP1X28Wq0TKNOEqnOYY8n2Yrce
mE72b6+gJ56A9eMqctiZwAro+u32cr+OYrLTmKG3k3Fq3YTiXz05ZFFAirjNawfMQ62mS8KSgOfY
yxVRV0hNzNpV1Drs4TLtqxH2ZixBjIT965t7moEcK2g0l+VvN3tG338GY9OpkhFuONf2CMX3oIPN
0ClT59Z0bg49+NiNQuG9cgMKBFvMhDAgqh/LnJ18UP0YOCR4AcYMi96uWJjnJp1cr9tg5avQZEb/
4Wvlgk4EqZxbQX6K8QqwBbvIJci8tnV2c6qWZPM2V5cUV2WZ1dXNBrlhcj4Pb+t6o0E6eUO0UGV7
J7H4kBVAPqYT+jtEjtDTOjUN1IR5Td26iIUHQIEKD3Apwevg52Tue9keLwPPPYV99zh5hYJOjRmx
hCe20Smujy9GEaImgifl6aSd6KSUwIle+mWlCg3Lwb2/hzakpUuVUVf2oHx+Me5+BI1ggU/vN2Pd
4KELVcxJZzaMGB5TGiSRguAHwdccQahgKYchuHfbuyhpNOobvIEmHkC90L1a7XN2Gss5/UV3ln82
ukLeAmWOnZkyJS96Z8Yt2Mb+1M/EPE2s89Zcc+knAreoFGPYqRIS3+28ui1jroz4A7ndfPggn+MG
ZXsO9c1WcrvXI81AsaCkjWvyDH/7HNjbOiTSb2ioszlpjDZm2fqtkQHLrKO/XTvJfuUCgvC/r33y
4UpGh1jrQTNTgzM380Mvy25Ho01YyotbTm51Kro61eIz0cgjgW0U57uKi4iP6ADQpwbMxi1tGmxk
vKNhYO1Dnd7eYVt4xc5F7RTlV/GxJ6UfyWpsvhzqQ0RpDBTQtqpKMyMhHKT7g9yrkwjN4RzqOC/m
nMklEFDeHccMkXx0VqVBZ83Q9tGJssxuuXe1Qb1yIc/QNbOZsU8QvLlyW2E2e8qTgEvKvDSSczNn
LxWW27oi0aPZ+5hXWQBlc227WuniKqLcNVv/0EjeGu/lgehwcfGetq+ZMyDciFJ5HWfxUVJCTcwo
h6wxggv4cvO4Ka6c37NyqWWLISuW8ZEsmH7hixL2EPvjCfTC+yogLDtruFaosSupejO5yKJBJ5zL
fALh3nQM+X8qRawiE9FnDUqIgJIn+q50Cu/LQRovv1labnE7+E6NFxQ7QwZUDuZZaCrI1i2wGTSa
VwsoPjwSEoyJ5hWF1KAHDkEb3eanAiPcpLZ9nDLg2M2ut7jNpeC6fyGvon93GEZKGYOzhi4LQxzw
ddxCKM0oJYGtxHZudohM6u+gfYI2HJEm2ZdhkaWfY7ZIWnS1alUpnSL1ST4v1PTfuiejxsqMPx/Q
wOxMQt4Y2hMCD1GM2Z5w6aYFhm1x/o2LZYcKlkQ4PfYrUVIaUByTe67yBlb5ljP5QDKlvPadzTTJ
p5US7LfpjEcmZVixsLRl+Y/z5v7bDtwDDJu8LrrMpegoanXdlGiqC9mv3keItHzkuAL1RlDu178H
0P+xdvMiVlJjloM/624VbAhQnI2SjkZ+fK/wlKQGnqjiv7fPhQbzk/LGXLccwcgxAOJjrprXVfCp
uYfNuFt/tauzIg2gjw51zcBP32/zYVFx1MWL7iXN763NAchvhTuZeHjobOHlLUBEJ/2muRSBrdMJ
4IBu1sSGOc52O4qAi6IA3GSyg3QpoVFCtGtNEsFcNbek2mmj7DFKnw0ixaSukmqgRdMGlx8mDnIx
BB6q7UGGk4oYJZXNah7TZUJtKu1azotxo6CL0y6jRqp+Sx7xLSt9Q/PHCMQu2FSEOnOyCpFpLc09
k6cj8uDdyFjxfg9/B4Bjv1fTefDULvkbO13JskA0HkVRPgWycMrACt03bbrd1Ptd/8WXMXYKDY2w
r3zMRbd28HsH6nEjDPLAC9MnW+fHsdbw2vKvfaVbo2LDetLa/L+Yx/atkHANxtyCTwwPmXuCzcBB
X80+sTl01u04z8azRIn3SvsCOwEdOoIvHqDWv/kWOSDCjg+UUNqRMyUcy3LSny03yWciYnmdCvDO
GMu5EG6eqloMRm7RJmVg2RbsbKlk6Pvt+FCcEzWIKya7FvbEO2CMEuXk64tKwejddVBd83uJU5MO
N5mNP4RuDBk9XKSTSav0IkJXuxisRYrRoutYYNA1nubIgMWHcwtg+YI7IU22JUgEpVWI1o/Y5qT2
Uj8PYKKBV6mccklwohdc5lll5hmfvI/D4CoZNCrvwoo23Zjm1mLYQ6jp/O/y6mP9wIvmEDi43Vwu
ohGne0o3Q+yS0GxJ4O1++RMc7x07kQpXnmbkFV0wShmLW6znEN15F8WufWx4CSbUdZkx7xW3fuaa
++z9vUkrX+ELVXoAYn5pvVKrKPE0EfZJ7ENljElIU1kFw4aS2bjBIgN13Hnj9i6QIk7INvgXPQ0X
TV0JmrkoL7o6N2a5ZRuiSxyK9yzwQnKt5k5Ov514udXj7NbLD8Ya6LXikRh8PJQkkukCjiriFHgl
f10/PUaov840xR0G1XxAnV4Y6avPk+AzN2Cjs6X8iameVU42dtYeISIOLEyA4mCSM9qoaEIMsgYE
cZg1Xgztip667exNAjMTbTy2IfsZb581F1oXL91YTrZztFLch5TLsbmAkLDie0WOVu/L1zbOfuhG
fxCgGp+qKbmdu7N++WVPJuyt90wHmY8oTo6almrWwxOG3R2M9GY18KdCM+0ZwNFZS9YhSt/xLxOr
4P4HI9P+7MwFqiFtGSdUzwocIWAKJFEo67Xmm7UvzciIRA4ippyD85nzb0jmJsMW05alpZgaHiD0
IUu1GfeNhKpebfhP1xeLGMdCY3dDFdB2m/i11fhzLZWeelkK6aG8gzKfP8sPtNMW3ojAJQ+vyLjI
J1hGUCbb/71xHlJ6NX4ufDQaLShtfng/e4sV/zAFJeLPQl98mE0TVyENvVSUQsrt9ddWnBLH4yD8
aIB2fu3oIlB9P72ZcMCgPNDMlZVYp+LGTwFqA66K1jR1qrJIdAuuHnprgGhKlGJTy/MXUpkT8zTr
PCzI42kMf3hXy401dNTmboN9ICMjKw5f1E3YeGmKPx/ySFoNBqUMgCBr3HGhPm39uwzG0eKVoORU
eHadyPyraQFgZL8t84H8cpCYxqbKgLYte7i7QK9HBLLWIqa29DMd/Ni95C3CGKSnV22vXED83gNL
S7eANgnVNSSsf9KtH5z4TmLcGCYbIs5skvTFXoynu40LgKxjpiGxc8klBsl1dMUjs3p6r2DZSKNG
hxMah5UEHyTUs+pF6DBS+aHmIQh5wChoKwkmL3Gof5OdtUKSocQjdKI3F6qaujzX7rXKT7MhFnx5
oZk47q0P6EuLkAYv9rHHYSG1eXxoJLAbFme/BbBV65tB+3G0C+VUR5HVhQ3Poif43T6cFl8jppLn
dVnOj9TnOTEG9J3dJsLONOIXSrjRSfkFXCVML5LiuGyG4PS8P+A7r8rFvrIjsSv8JO9d8jW+A5sY
x7TZ9jOgnozEG4xRufTwjSuoeq7lYwLkdoTLfVFAakSgKHVMP13E5TaBDLD/6Q9BJx/btsApwYky
XMzsu+OwK7iI3E3FbsU6YycMr6T87t5Vx4Nfh3Zj7TUdMSEJnYhdZAUBLqES4B7ZGnogh43H938+
9bkO3XG2fJ7VQMIbYpVnbkjlkTs0U90rVWrdWEWNgDspg4HSFYi9Poj5r/JwBG7XVHo4REDkJe4A
R173ZiG18i+rwquIU+mCVUFqW07hBPBH736npJ31ovrXZaGZ6JjdxvPX3aocd9E/AP6wIoUASd2l
MFHwHlmBvpJndWSDJVPkiGwAHbnutJWnXH0ED462V3pGZZHOparohzRe3zxyWzdhVBrU3leBL8F5
6omtqoEyL8bEvcZSawsz5+h+n55wQPnPaAidWeqGhVQVrLHCQGmxwBTX/iY5xN5emZ8Ax1KMCE7M
VwJLpK3bkegT7n5cjn/yOjgNyNUySmQb8SJaed55qDtIKLchmNeP6l/suh4JppIw9HFmuVBTGsEu
icd2R+xuAi908qO0c+QdugSGrBh0XHY3Zlw6oNtZXYxjQBZmaHn48qalt/aSUz0gyyiluvXFO7G7
kc3RB1hlJWnHZueIhFpv6XRJUW9Ng8hDL6pIwk87SzlZe2l/vyqGi/gbBu9kSkIWrjj/kStZvQ/T
SKRXl8zbjy+TeN1RMAAWrQeuBeNB+42Av1f6zhGWIBbbhy0oJIXfbtU9B0KCLCGvPEw28GFiW7bc
/+KQ/RQrNgVAzyuxVOo0jQ8lbnM1Kb3DOxuGvHwFpDX4LfAKG+VlOl2C9BJH/sv9wOOiupDxtwpo
o99+3dGOyhMZPtgHPB0UEw5SDbBTnY53thjF3SCNDFG/dHr9kdwFV8jBu9u84ZPc22RZXLI7mjwQ
EemNoT+TgRMRNLLcsd6HALj060QTjjNwkxvdCpNicZ1meZ9eyOVXeBBc/ncc2a+QXMa8BDE5Ypip
UMiY2sahoUv0RX+bR6d1edpIGbWMl7+CH2pQTdkyOBSzC7qtYMjXyZeEc+DKUjJtUUArB3R5ARFY
l+23xd0C0tvQudqXRM+RfQ61yicK4LqfjGwAZ24W4wj0ValrUi4xm0BJDgKctrseUAQpzkikjVzT
byeGo4XtoPmLhv+5oXxMC3wJ09vriMnikWYRfptxCm8Q7dSM52ISAgIxK2cauVR7pdJ9an6O0VGE
tzfCitlkIB2EtfJOe4NS4KBERIud3XOVPJ6E7k4Q2XH4dweADjT53J48z7ifZkwfTLrQ9UN7FFA+
bZPATIO1VgHMNLEzJv9+mzrY/TkJBVHSEHyD5CzLZJ7rfD+Exo/f+t7Pz6kpM5jHiO8AVadWbgTe
+l9TfA++TqauAGsAngmNa5JSE28xR+hASX61/a8OxMP6JzIVw4hims52AVwUs3Lpo70JIOymmC/W
NDCnJg1tPqFk2u5zKq6nWHHc7hFh8NWrXOSiG5dlJ6X7KS/s8RGwLeFKD2370QOnA9IeGZjulJMx
7CWPWd6ZxIXTciBhzkmMTmBllsP19PvaTq4c0YKx6ItjD/l2YKUj3cVAZfbdr3u4oeuEQ7iia5Qg
Zgjk8g++TXmErvpNZAklaei/67e2UR2Q9TFvLOf8ndyWqHGGbovX6Ko/S5OAxVP3LJtrvyws9PDV
9bpa31sh45YpapyvOp5Aa6vOV2M0oldMnPlGZOOGSUSUCTdKj/HMrFrYv1iS92wFoLky6ndXsgyc
n2IivTkBgr4CH+VkSeH6svYjmUBEeq9vp7WiPTVWrwD2YrFx7mGxJVD/XLs9IWK48bvakHirSyMK
P3H5ga8PdAFozgduUJS0E4/t71PxtEuJWH4IG2YyYOXQBYFyukZq0KoJ9pVsW4ExQo5HoGUR4yj9
/bBA8tWm3PLvZ1CSqZqJJwUOIVq4RQEysm1luSGmxhLYcN4PZOpKev7kYspC1x4QYMnzSQf7+J4M
WbWAPqZgHUw8Hg1aIJeK21Wt8XI2vsABHnzUheBZeRjf+2uyqZbNjr1G5gbB1JC4mBOczfZbM2sc
Xrp2DvIeNzfhFPYsjqpH2/Ct7+bTuU15o/3Dk7wABvLIEwyLlNV2CzyNOsA2l9T/bpwn97d0cwHc
qpZB+FNrxXbTnlZZr3uNwxMnIyhEyqzTgO5GI4pSA2MNmxiVU3sojjxHb43sv0dnXVoZMQFwow3b
Um8B7jmFlrDvXN/eEZCn8ZV//HVGOqLYn0Oot4oCqIM1qLKVdskhaC2E7/A59cc2rxEO89FxFnrk
ab7veOh5yFYJFjZ1uFZYATVPemYfSVSDEBu+p+62LUQvZJWoVe+dcRESOVCn8Ed0RbYMXALBE+hi
XZbiNNwV872jUmfCACtghwk0U2R3vImVAJyffy9UMNrab2eiM/H5J/v0cfsJWn9bEX8CVnF+oj4L
TPz6nh933OcvB0gF8gy+WrMk7hInFd/VrBmXDM4BNukabO+uf25IJ7VZ8qOzWOfnWBmCDED4SO5u
bfhc9XbgYyfZMBVlHD66odFUSmLT3P0OTIN1Q6V1M/wdRYqsXC313EiEISk6iXGiQDDICY5zd/Yq
QZmJwUWzBlaKm3/ZzfCCx/3QYEIrRM4cC94XDKKrtX6QQZ/X02fM87+vG9hG2cmzb2KLkX6WvPvB
rh9kfm5ffNYmXRCxKcQ1rp+ylFz0T18X2M5+k0LOKaqJiif+C3wAXDkmKRLYCFElITvOR6K7qYX5
YGsDO0qUgb9fpWpyb8QUtEN7BRF8XXms1v/OnwiypndH2eVUa9BWDoblpzH1mb2u0ZMedzsK+iNH
Zv3DUjiasuQ44j0JBwBn8mBvBwrYEA36Q1cj9TBUe20SigJMKrts0mOhETXcVHSTVrhY5ssHNHKy
W+IOiQWhjvHM71/49044CJeUwrUzrT/OinIlb8rHfJFHWDhkgcKwVY5IOwg0n/TrD66KLGGx4m2w
4lJHcPfzCCYoH3egaM6VumC5AC06ljZSqCfmUhvAhX6FV51t5UtMCKT5/pCpBWWaSktMUcCmxeGa
pdmrPc2xp2boclTMg+a0vqqHtscCjyI7DIHxBiL+2+TJ5Eq0vZX9owJ0lVFxtZgCh+fzRFthy9xU
8OHZbGwUrI7N7pydd9VK7DoU+CQFpV9txz81V23ro647Ub8yaDIrD3WOqKRURUCk0go4Fvx+o2BC
7cbQPWYBXJT2e9LZg71SFMNln9vTgwkYvbMaiLAiApgXk658WMOkQEuB0WUTYr8I00HxINM3svce
Zaze/vyZhVxWMNqFLBeSh7tkraW+38nrUJeGaptjqipxuowDm7djk5dnIGygW2xdC5zbwVbhzQWh
GgHvyp/o+Gz0TqfRA2vEbTFZjNZWd2uE1HSuqbKgJY6GXIj6wYqTjFbqmEj+mtM8orpq8aOFvfPh
qHrAiDH1TEdQKV19gdX89N4ssJFEHCdkpnnSsfoFbalCqrCs7UMrAyz9vDTD4NlzsUtTIkHzZFjx
eyxqodOQpNdxiMLn+EACqpQFGeNOYQ86qaOrXfDqV3ujEpLEUDvfx2I3yOsCQD7qFFPcuIZj+z4k
JFF4a75iHXP0B/ZTlbUqSIGArhjP3VN9eSemZ7YhagpOnNQNqrO/l8DH91gX8Gs7FHQFctdjeIhw
XP2fDsVhjJfUeBKCScpWcz3CZA+GmNWDMW9Jp6wJZbnuETdEZyGatCYsRMLMC/KCfGnCh1szY8CN
v5RHpt/2QSFMxEv0caEow8ghculA70tpU8Xi3ftAtSGUmc2fSac5IJOotw/5aRjE+8DlEtS5wTdA
A+F2iKD/eaa4BnZaNqGgrHhK9/pBtQvzVggvig0FLBPdOmpfmTG3MKTMC7lkSQ6Xfio7itnRxXnO
NxTfRXnm6AWojKHpgfWPHY8zADybjSC5XVIxP2oIYXl+xToKVQYX0OMkkNERujEMdA7LrBaQ3WPB
G3Fy6Wk3qyebLRhNxaoGuwA0wr+V762NhWpNFTaCocpjC3fgBfstE7A9sK5zm7Q6Z7tpeeDfmnoc
Nzsjhl3vcjSgh+jdDs6iD//n9ekKRUSjz4G2lx/VXWM0RjIZ+Ab8LtMrqtYw2vnxM1D5ktY5pBfn
lQi547YTfzAhb2R8y77iDdhZrxoX9DncskdMNh7jv7vg8tONw/6qUPLHpytJwvUfNznAdv1Cqroz
9XL/qvPTgG8mmh/zK6kwQ9XeGCAc+24IErsGIdMxnYdgbC694QwvQWz5+fvQnneg1NCswLlLgqDF
X1iRtMJlY7Oo4wRvV7H5P6+wG5BYMlerD+Oz4CFPVqkbRKZq+4gh/v7fxo2Eck+6NBEOsfy2xER/
xcHC1sFUMgNj355CfzjqtfBVO2YOKdtxG0Iv3+qabaWeuA0QX1OUIKmrbYNtX3IAABL5hj+MuHqF
40Mc8dhWFewxrL4feDw1BX3o8TpSofXCYfYjrXfHHjuC2zq5kb2j7hPz7DSiTlqHIyGrZKw9GONi
j0hqDaLstGfr8CLcvviVP9hgKWt1ZXDjseGW0gr0WY+inzjJTalW4B0jOWDZ7Fe0rP2EEVfWT4st
8pG+mmQM1GaG3iWVCWC9q9urEynWfTwbHD8vDjDuiRjP61pXWBQShhnpjLm6JzU5hLJgJ8PE8JAM
rFFtlEf5AFLth1Y2H3VR9k8jMWRTSZ4MIvezD3DH2HeDtQI0svGcxoRHuycU3xrUmgjdfYCZQSwT
XyIA14VnQMIFJOLxNB3hGiHHdZ9lLtT+IgZJ2o35SD4eEpMB6ebTHcDHOMAcR65vyPKhac0gbfzv
AZJndCUtOecG2JharEjEGU5PuPBaKbAPsWzGAxkVALGF8AP7GpTLnDTWcGqwDSwYtiwyMWXEZiNW
hmORLsmF/mq32O8yrnHVUDlfc4bDrLNydtRWx2SiTykWLd5wl9tN6tpii8FbGTR9sUq5PO6vHPyY
A9DqK3y68NeyjGLF2U9cBGo3HvyO1YTMHbFgVmeENHsg2UVoTlCE2jnEhFTJyEaN/fse8X72wNZZ
HQ4j1oi4F6bUbgNWp0Fo8jiTpC5kFYgSOjIEDGEfxyQCON98iwhEwbNamVtglRWdGMsL3AjvghvO
O3N1ggez6MyW67rYGyM8Reco6UgC0HB3E5glWgQp+iNyo2w7dhru62gikwW5zd4088x9CiFpoCLr
aBy7MqCC4nFnvr0WZwBkCBtne1tBfjjuzTGUqTbVEALW7TKKdCPJ3hgJ+OaPgXXoHasBUvEvclQl
UXNForVmIH2hhjtn9XuQMnl2FrgEfMdnDvf7GiAXoagIB6iLKT2tLz9FHMMguLFIHxzG0EeFIbyl
6wsXSx8jCA9FMqSavvDPNjSa2F/ruLDc7xIu6hUtm55OoUDXSV9D/MpKlFzIcuf4LhaXF0nsFFqr
4+zsPXHs5njWYCUNI9Y9lZ/GLXqBP0pklatkbwa8gKa7WgdoJCn6RC4MqTNhy2w2f2zbw4tG+rZ6
ZYTQamjTutnN5o92PH6GciqCeJ92kQ6tESGlESt+p92q3YGlakCD5XheC2wrTs0YHcZgE//jd8cd
/LDYPyzQLkly2pxAAMr3A1niyFEQ0wmfBBM+snlE69CXzV6rnd54BYg+4+nMA/XPOHb+WZDDVrkv
dgILSYofC/ydXAIkGlzRtbw9zdqPkMoVngMzZsp9E57Ma3TNiWuKblrK3PAMqIJMpnv44n1ToQAn
WN4G4/WHtOcukErigt5/ibfEMof1eC/Y6BsZfSV9mhL2qrmsqhxds5uT7aIOu16dLLbfqksmL1ri
f7Fhe51PD1tyyB8gJ7diT3UtVmMjS0JSQ9xo0Vvt9PYOYZKFGVwFn+h3JtDwJn6eKmU9zJXjXveo
kYlt4eBVNSQ75ynD5eus+/6ycDIi1iqZ+xR1JT6ZtUh8TZcPA1Ys8i3bd7WzwzuCh9DFpQlRG15b
Ns8B5pe4lG1D90bpNPJw3KzxU5gQZXMIp2VeXBLhrfDyzMIDAHKzLrpawseF4r1ZyPIblKajTX/w
cAgh4YTVpPIffBgrVThELhKX1kG6vQ36tW0NTzFy4w7T52YiJO5EKH3/ejARrUOR+u6+GHyQcEDa
pDndIr+nrvjP+aGBzcEoAPpX9G9m5c4vZdaB3B+fzOk9nbwuEvjTVZN3RO+hoCCIL8GLAneZYmQV
9fwRUiBuVkmUqHahOmQaBDn+6o7Sd3ycsEOUHwbrJ5NdZ2yI6fM+TPtklFVyDB6ZFIH839p4XVkT
Foil/h/p9fDeONkUvjUKABlMFfsUN/CUCAIAeQ34/VYz6E65yHmllrHy1Q8TzsJnfgGrnPUB/3Tz
hdQRj+7mwsm/sDyAiz2NKJsBTsnLlqxc7WV9zlhGuQRLbmG2HRB3Ir91PkelTvvrwGs6TAaHJZKK
eHN9BnEU+p7eZ1hFy0aHUzuTpnurueUOpCfrRd8r7tqVbWjGFGRbWazUH0Ih8fpvfVpCwvR/kZev
2YOErE115vnzt+Dx39gvxAF3evf1KdjFbQUW1fkc0tER4qoABwI4oBA3gTCLq/BXealEIq8w1I+h
UPsjKFsl3SVjZBeyydDvmFK/qMfbXwx70efoQihbfv66jsdFWatZyc2kzVWGPAseRTiuKVFJQua2
VA5KNZNhklIBiLABdaG2yucIKearwtJEzHGVaPgCbdfPIsIbssfi2RhBvagbRWkN/ZyL4ZatptuM
deZiFwtA07Hzb7iX19j+91KkpHbXlms/WgD3FBBnwuoHlywOo5SLE6TCLLTsrGLoBrzRVLnf6/gs
DQZS/AAtKWU3qpyAS8jnd91Cj8y6qy86PEc0A+RRqC5i2THBe0c6iq4cItxTxVmGnNeoBxQ2mIyU
NljvfgsuTv8gf8hfVSesblhj7rXHkrJ7dU3yskhd8HwzT76MqdbdH4Po2eZT39B9fm3O5+BdpeoP
Jjkw8sFb3kFAIxjys8ir1Xej1hOUziX4o5DShcIVK8A8RniIjxosOawNdvU5yrNXFScho6M5R5Oi
A2b0CiMBrfH2NaJEqJ0wZJLCBjR39hYaAF9H1fhVgwLQNy2sKlcndMyL2/6Dq4/DNlKTzQiB1PYd
EuwTxo+2lTpgbrrTEsQKt7q4Ag0wu55wjMyMVNv53SEKDRG13d0O3tigYPUBk1GWKRLD3yj23KCi
/9QKVzOWynE0quQAvFn7BKQGI23I9BKuKT4xaB1KEj5qUtF/lFufB5FUHqlGMSl6VBMWQhS2zD49
j66ms4jk4l93emhnEO1Cf82f7trGCL9y2uAQDm1rJLwr8YPnjGEC6kI8+YhFE3ElXsNfY039UOsm
emUAK8hDCwd2SBfu4pVJLB7wRkoG9PFACFJdr170C0UgSZGGOU4AgJUKq9RM2U3Aw90ud+3BB5Vv
VmnHfyv1M6pCe67P9KuWkopP0BYdM+oCGuOtzChTCwF7iAvUyaaJPZjwee9PX3TKyjw9fPYbnY/k
U0GACpHmImpQ7KE7aaJ522nSmrGeFy9A6W4IZbJbv+arE4DB5Zxc1Da1D2B+Ml1oaalF0SToL7SS
9h0YUPxeCaAomfTJhoUlqzSCU4y1DnElIQ3F3HPQXQdB1xKBjKTJWDorRwQK8HWgUdeBC5+xQmRW
erroZKcMiViJELQ7nH8+8+x2qU5sxRcewQ9XvcSHVM2vIy6y3dfDtP2N64G2Wc9KMBGBTxCPdS62
fkQ1/FZ5n0NyC2ZQklxLhgFB66S82RV44pObRXwE2WIGYaNzhp0G0xdfcOUB8xqkqp67pXPUH/2w
dqj7ok2NSuXmhmvh7oRort6ItzuK96PamaIllL6KUNIgAm4UMYOvx8le2dUnPKU9MD7Q/3W77dHp
snopI6tJcCwj2tOnhA1mYYk+m23E9DiQ/ryHJXS7HyRKsv0bKefsWI2ZgYHDtwJhZPmE1JKqG4Qr
vHjkKtFtKvC46djKQKuflpJ55JiWO4MWijipF3/v5Uvbskn9TE3XsI4G8W54xo3wsb/6HrGffngh
nGAA7U6CmBEFT+dQUmXWtBtLa9hdvX3u97dmFI61HiQ/k65Rg0riq6Xc/z2naGLhxsn+JQr9fx1h
FB7zG4LM+6c2ZfQlerLn+wdls0Lttht2YwDbP0f2TNmhHlNpbjqA/UZncg5y2MhRBOyQCOat+iiE
xbEuE1/ueFaCTyuO1dbUc99eIGSrInS80Neoupcd8hap3dht++RHEpBmslEPCMXikxYAvsXf1vXL
WCXxdqq1PnwYIHunx9sT+417S5ill4xKb7vl9ZjDlAImyEvqPMAE8QMAcMg+BfsCVjxNv1coAnAx
0DZcOCKRfHdPv5c1duErBfUCWxL0WsVKg74Rf97ttkkLjaxHs188Sg6mSttn3Ni0HrVN+/C/ooKj
ze1ahQngTNiJ0tlJcIoNE982wtBb4Hld/3p0zcJLgjFEMNm5/614XwI7rGT7WQOMNafEeLk7z3nK
wbiBJ5JHgRcElYcRS2o3e61AmLuspFx33S7rb0e1I0pWuCUYkVPG+oXK4o/LhUn/Xwr8wrpBtthg
nKl7qVgEbuT+LfmFpC+TpL8PQnFKyGJd6jTQSknnNABI7xotgA+S46ZptOH+6U1U2lXVT0jmpgIB
4pXjWZouw190f8AWqiIpXF+MK3vgs4pf4D2Tn8rF9KKwtVc2Uckao7alLDXeHRj4D4UfzIC64Wcf
3xtmSx8vKImqhmYGIXaF/Ym8M6rmXRC8e+x/jktritxYSKbfMVhJ/r1M8IW+itEFTZBS+U0Nl40W
ZyWYLwrKsy5JbjlCnWuac7SIDBlSzncjX8B2l9f0O9+kWjBimpM3wmRl4vEVLRWbIJ/ruNh2Eb/R
bA0p/br2pS6tSCeqsGqfzI3KAC5Gk7ewRaoT6xOaEIeU0zReoKc2zA/awNF13CR8igNN/VIACPBi
+GVhW8AB/Ht79HipfqUTrkcCBtaMz97tQrz3p0KBJIIaPoqTht9xDddvxOCXE/nY01IEmDMJ1b2i
Y7FMG+8I0uKXuuUyXyXSvhQrWYth2u1ZzHK//oxCuGxAp0VyvsQth0uapdmC2IyB5m2cwX1fMKKh
Mg7FhCYfDJ//LdLLCiu1kiELwOinW/hYGjlme3hcMMSj+ci4MmXhqgnu6QEEdtngbzL+JFJT9IT7
IOKnNQhOStbnVL6QvN83Yq65+IcSX7MR3cVXzqpw/yabLNJef4SXoYIuwKZXnjMG3kze7/9khtZL
qmapnDqCGn0uadDA/SF4XQODYyax/o0vsCnUJs1tyB1DFknJCH3lChBRvoYCaIwfDGdjtUNuAHk5
UEIaAMTOkH06yOVR/myd3UDKlNFNvLHFMWkQ2WbDPl0dkItw8zU2fN6g6VvHvuM2F58TruHIksJA
/zufSHATIpRNk9rd7//jOmnOJP65IxNWRv1Yr6EXiRUoW+VfsqEBid26MdFPuKMXCgf5S6mzQe8n
tl3kTDOoRlZINpk4c1fonju5pB045vFoEqn+fMzEf6eM00P0ByJXrRUJPVrCXkGXoHItvCDOZJFK
yt+LbDBx+dVZD1cp3itiVsgN/82NXkrbjoOpIhMKS/GESV4K+HhjjDPK9zk7mWSjEtKcy/3Z+XDQ
KtitFve0gcdPc5np6HLtkQW6wecfWEpYBhK8Uq+MZZsjBV1Rrdw5SoKSBXh+r0kT1xhXlPkHEBvB
0aznzXbTuu/SEiS3OqIOEnx8m8UQg8vn7YL2ZoVcZmUfctxoKqrxeFmp+iky3cQqdYD0VarXEcQI
UlXFsaVlkmm6ep5qeUwrLrjXHKVYhIikMN+YAugTDMvG9oze9aZ5YVPqMMinxKJmb0tbtO2yhiIV
hY8Xu+5tzKprCa3X6YLCITAO1xGsaD4uUDERXl8RbS4LoQuZZmEdjs6lajML/jW/MhngNXf0hoJm
k8G7Kg0aKqe4S6ZR3XQe6UZubOvZR8It7YlTcL+/ZGB7k3p3lRR4UJQmiTCCMG6Zz3IB/MgoWZLj
3Z2UFoJz/oCZ/B5fNXLkhjUiIp7+3RtK1nT8DcBzj9VVogJqfDYXoe9FlfQlghl9ssr+HocuIYNR
kP1RgzcwowMS5PSP0gSe0qfIZtaadtLUE6zrcw7Nm3qlFVACHLnMQbsKGAnetEwkjwI3x4ppXw5n
XA9ywWVAyFYCG5HaIQXD1Uw8U85f5oJ4zNc4LnIGnYIa0fGdycTXx279XfVFysU4bQuF8MAfIAGG
/aQNNEp62ft4SybS+4wX/w5T+O8O2TjC/9/hIL0UI7XFct7hXTz1jt5NR0V5qNb1aZsqD28aEclQ
s8c5sydPhnMyU7cKLGFPfAKENMHncpNX6Bx9GJYtyTb1WlyhxAarOlAIa+kadnZvchTHaCfDLkOn
yJTxqb/izluZZtB8YaEM17XBAQAOHu8uVT0dY4Dqj76Zvx8z0mhi+uWVzhwgLauF69jF7phWr0cr
LhSJ3IwhkU/MXvvf7oXrNIjhijuPTCC3oomyNani44b1KC007dx77RojazdTEKiojBapH5Yy3fc6
izZpgZo/gmiKumfj+/gX3d2hyHDHeE5ksYKHjODa8wBeEeGFhIPqfe1GMGkkvL3LzITNqANQ0Y6F
B06SpHhd+RCiIlQ9+HbN9ie4OyqJGeaKln4nAMmUzA15JFYk+G2ai6nDwddsB9WDEC/ok+pNraXi
CD2ZevaXHjD8et+FZ6P6/e/3d8hIroCQlEOKhDfhHHbAG5OL9Ib2h1Qp1O2vZGQAi/y6Ag24do5B
t8US0LDhaptOyuruRhclcxPhQJOEzSgaO1ddMwdw/B1ItckCFARLrXLUgBShJG9egBuaZZmXt2Na
b5vbVVITfnT/Y8xaJWFd4ztM3bQsvF72F+pxso3lv8ip6AC6/NO0xJAhzbw4EuB7sMG0nunqytuf
lRrc/pdfh5U5W6TgxlINj8YZTQHEcAalspZ39Zc3IsXjVJBGXtrIEqVH4W2Av9nL1O6ihgDFLbrf
VfKrWsa3B7iZiypL7koVfqPKUHszPgnNjrFpi1aZX3VEQjUINUyONJxkaPojxWuX+ltfNVAwFD1M
6h6SKHy//ESbSzqdsNOqDPF4pISIAYQFQxEzbhgigPA7lNO5vVuT8HLKiHyxpMr7xD3AOx6BYfUm
xnOwdKTgDaq8SnhL95U7P2gFOestrNp+c1tFs6UcyXsF2f1BnS7wHY/f0EPvyIhsYY6UjjIQuDA3
u5lkXhCvZrq1B/2kl2guLalrX7ZisAF6kbxkj27myH+3wJWOeICUJmQItG9OwfYaWlEUhJeu6jmr
aC9UAk0C17rqaCReG+1nyFUSFGL8RLuEOYp1EFLpAJCDBt9J98ZHzxKlewI9VH6KjF9pbHFJ6RcY
ruoxNrM5Lt7OiGOOa+zxALni+zJJdLchygLgOfR2WlmL9u0zguYHT6SdYSvcOL7rTQWrZEwMbQqD
mpKMrctexfvZgqN1EOsbbWRMeSQD1oxrZoXYEBVkn9yochQiafFVCiMem68NzsfyK2hQU+nx9ffQ
YanWrVxfgPI5Y2ODus1Uat9ZihMYiQtauc+ZlkSuW1mCU5drPUf4VLif8R8wMReU8mVvfIN+c9T9
mKtBaUKfzYjpvMqCytxiI8TZLmiBBARCFHrXL6QKmMZHqHCHMfkVxZGDi5i4e9+5OD1XRik+ncgg
dwpBosrtR2WtvYWsmnwHzE3c9O5RA83BZ6ayfjxvM4O1tokyH8ycuRBpB5W+9geCdi84Lvgz1Apg
wO7XOxNjJFoxjFdSQYtvkuAw1zf4aTX4kKwFYoTPSSxiOJENi+7Hoc7F3/Q9/wzsX0+S+0xMACQ5
YWSgCf0u8yL+8viVvNxRexdRBISoaktjSaK5zD5DEIWCZ3wlYDk3gXC+pTDhh5oljyZEhxW59HBZ
/Xh/w79Y2Mg+r114ZVX+5caoK/3BHV6zTRcdF0rZVgYCT9VEN24bTH/UT6bLyMCI0DE48Zuta/DO
2Cs0mqVRVTHGjTwIps3YRWlYn7vEj6CQ/bU+ZizXXComxMCfkzk9IVO4tUrnoFn2Oc6cHHs76H8B
lDNWeQ9fB0OOD2hQZFn2MHK1jNw/WNOVVgIdnhn4NfXudyKJ/imjn7AR+00qKS1xphPQjyo3Kypa
e/RqyWMwfvIn3vwJkB3hpK7m1FQ5w4e9IjGQliauAxzO85cSF4566CoEHXcNNECoJdLxHF8pG/jo
mGvYSotY+dm/L/81QOd+Xfz4izdu8W1c6Er74JelZunmeRaEAOtH9Hhm+KGRTUFMy5CCLSWLlvIj
6qTj+oH3kpu82LetBVfU5LUGjUlhGrtNel2k02Pqhkw9EiRU/LzE0COgEQ0tKc9O/gLmgegIFcYB
amovJ/hTjYmnIBsW5Fy97dlpgftyyjFvIyiS0RPbsc5Ltv/BYLSxsio/J4ZUxL9zFHfl7LsbRhY+
uSzjmbuE8jKdotIhsE2aPMXIiU+OxzKm/SjJwxuCOOL+lb/dtEWRyGXRkWpgUaTuWLWZFsRSYHyN
gDuxCWG38dMVPdsVAQ74VnVFpryu3s5S28cIsdvG4bfoHXOVVGYQBDYxC2fA0FqR0BtTlJ8EPenI
z+tYJ8VaQpaqPE2yrSdJqwkBVDxZIuEldD9V398VEbN9psNNO7X9JdYhsQ71PTizv1oR/ITl7DWY
jmNsKJ+skQ1i+snlvVE8ZZXXzA9yYnaPFJ9uEOUWvLQEt1JjV9w5D51cqGFH1h2C9U82Hsliue57
R0fcUhYbUYNVpSBKd6vjGTWS3pObU6+S+lulKQEfpxfyEdmPyRTXfTb5TTR54ibdMTq0gqGyilD+
PnqKlCfiA0t/EBTO88MNX5kp99+HceN5AzX05/7RFUfBHG/mUnxgPNbHLB2u4s0XpsBIbYMASIC3
reKVQW8yZnF5cL0AHCI6mLsCoQHk/Sjc/XfbYHT63PgpF2aOADT3HO6vphlwh4H9VEa9D78uxb6J
5ZAQbmSl0cdGcPF6GQG85gI7VLNfzsLE6uBJQX6EqLztQqgQDfhePcaAzLgAtUg2PwgXuqlozvU5
qqT1RuvNe1bMGQBxC+ANNXmk2bs+1YlnurG1gdtVprpYgMAVJVrXKoLz3e2Wvnpwg/XJWDURXZY7
Oz1A2/RY51o/5dG/GwAf87Jx4fjUdMVAF+bmC9O0/l4M6wD2GGNg7nvIRKJDD5xitvXz1fag8czn
TYLgpOLG2A19tgqsikf7KEKjFCJxGg7geEUt4P2f9UFNZ2mCI8TkvfCEmTQiF7Gj4dtX+mQdxDbH
1S6vJCl71kKoL6oBcFHUceh0cPP5pEPV4b0/BnkdZwPBW/fMb9gyDVPTsHOT6Yqlde0UjsZUdwL3
w/kda7EQ2GxwFl8pIJsG38wJ1NYQvbaiy1rl9liaZHu5n776Ir0PaPWR/dw/0Z8TLnSVNJ/KmD3m
bHes9uR8EF4Qr0SXqe7K/aXzVGjrJN8Ks5odoagr7SCdhkrNrcsIUKtPLaGgM5XZZWkbPxCLKn3/
UxtBeEZTRi+SyH4scwlqG70CV5jma7OEgFSQNCp0SmlSWa7xFWSuSlBIBjCB3mV+I6gMd4el+nsa
uTmr5uIr16d/UxRpccVlqGKSWWoDWCDpeMRjs+j9kGZ9YxOPl44GK3w4/DAzA+v5EfShkHHbXTpS
c1m3r0sNWADj8hwAsmO0lwCQAo8N//PxKHm0f0aIOVN6OEWMuG5Blu+6NKkb5Eev4dcUkfN6VuYY
C4C57XihNoL7kFap3qHECzCjMoIxibiVJAhqng1AJUfV5B+AkB/4hWZW3HfXjtIiHeZE8KRHnNU5
Oa2IEmxwSg1PyTBVGhcmx82y/KnHAn69pvWvhpo3B5t3Ady8M/CZOFVNJmHed0ZeSSYXvBMl9e4o
unhg6vDJMmV02XdvEM9M4m9oOrQG/xq0y5otGaNlcBTTKklDl/y9yvZfBuzoxHaOASbmW5LIFVSK
4wP1kb1HDklW5yXth1djVcYflj3UsQKi63GkVQNOD4QK9RXe8aLakCrLKikDU6SdIqS+xNsfrtDW
FSWvQEBjXLzDIC52ax8ZTfFsc/4DQLH7QFnwRgCsZsE7kX82Bud/KBLAdifZ5N/ctus95DSEQkmL
FrlF15zL6wwEAg2kLVtBGIoNbby54x/MU8BGJDl+opGtbQlRbHhvwXdynnNJjjU84sJQLkE/r0Pi
Jxx+DGhp2uGjm/Avs7QadjYiRtKfP7svh/AYxYLnyqX+TQ6X9Gtd6gjxO08d8OBUIcAlR++v1+W/
tTxlvDVglTbovXHqnfpB7BnkrFaBhF2bjKsYcY7zPBBxH6XE0n0tJ4SW8FeJA4KVHRwz2KvlyRxt
mLfYdO7fN5Zs3YV1IDXCXObLuK9zWSeyJhRl6c77wapcLV58A3yn3vaU/SsFXcKQ4w2UD6bjTo5n
31qGKsJif1yoCk+6kRtbRrkil30tI2hdD/k1Ep9qQxqqwtKawwkz5V+yoFyyTIZgFe3uMFDXlMlK
p//KMemFHhu8Ji1e1CZp0CBmGCT3KU1BwI6LsyZnvuhdqG5ZYXLMEYi+IymA1JzvH6iuQZ6VoFaU
Ly8G7bbT7NuwvRVfXIqNsu1ylXp/0Ssf1MqumD/d9/L5dakEpy2rMZn5FtLQgimGrlULSRjnveJp
AtYYyFYezJWqf3uNcAKeumC7X/4OIKwjCDLki7peGcd4FQJwKs44b92G98cu9tD3wtOY5zQimOSc
6wAodovMjO7NbrqojqNJm+CfOpAbob4cMoIDJ+YNN6S7AlLgTfmMuoMEichTir/WJ0DF6KPqP/dL
PUakSsNpE7/n9/YnUAJQ2rD2CHJwxaqVt8P7nnC8aON1lhKq9RN4x7kNM4d34j233d8zcTS9a1Ge
uUsOHmoRn+Slcjnnj6UAAhkg31uzUJXPiyo9xyWAM5F5i96dNodCu+f5KvwTxxNHcRGdW3ltvo1u
EJVJZdGFjI7CZtGIF5s8EGSO2sEVuU7DokfUiDPIUthPuj54WPs+AhLa7oQ/lFSROfar28OiB2hT
PbupYlbKauHWRtaMY80rzNGrtfMEBKzGQ4dM7ql0t8j1yLwQk3pva/rvRKKSSNre9UOCVCcnR4Fz
qYUjwaTBN/CIa8/Kvwqbwzk9dw0aLP7XWdMTwFtVJyjIG+OJWatFiBw0i2BrCGlXQffwePT0O8f0
/UmLB/Q9Rl/gREqI62/OTAcwbY1CCvhQ8Cxj2sCWjf8tEHmIE/fG4QkJ24GW9j6Y+K9jJJnbOCgv
W+KvDFL+Qr6/hXYHb/4R9ULx4PXsavPbcxWE/iYrcoLn0HVRyjxhX6G0DIKP9FyJYokp4AAcHDEr
jr3AQ12CoCp9hXu0NZAz7z/hJ5lZR4xe0iVV3trDxvUNJkhVDGHSItU6X05um1dzC/bucp/7BciT
Wfx6M39bRsGmvo3yc6Dc0tWWTjGMD8FG7rnAV72WS66C1VJ/FIQuGNnT+QfFbZza1gB5BBK/gPQr
PKcStDCGkp/je0Z/wx4aHxl6gRsNBgo/IrNKI4H2MpA//wxdG0Bxhy0wKFQxwmDI5qcpj3flTSvz
Q3/aRIcIG9Gli6F69j6bSui2Fgd9/70fhm5w48ADX/dEuT6S43xxfgOi6Aah0nIy7SNNzAK6pNtF
YhAlSqEWPCj4HNYyFDKZkxgoQ9w8JcZ+ptbkNVpFofnU/7H9FSFlFE7yzr9r1F9C7zRBRRYMd78/
Uf1GuPshQm9eBF5XbBHokl58E0maJ/kckXaBXq2tkMZOcBBdX8ANwkpDrpV49H9n7CYufv2OZzXm
Qq76INYvxv1B7AxaelXuC38EdpQ1GEq4KfZzxznStPRvQoeWBXaDHkDbrTWnzBN/ijNp1fYbMKQg
vAwv5iRg37hPs5L1jqUaGS/sYY3GmxJR0AOCQpl5hP+dytKGgRYGFWE5cZ2eYU7VgmTDy0BRGVHp
VW/IvMdH1YGPh6mLDg5K5yuWQ7vCh+9seXV7PJkvdOj5kwFc7ChqvsPmd5/DFfA1/nwJ8Y7k3uik
i7mhKLwUPaAo/WYgXCpVDOI3Viqrpw4IqZ5AOJbTwSpDmgCv/MHkvNhVo9yd3vdv5lGbW3Ijdqvw
q2SJbA4qHVuzuVtsGjC7qUr3VIxrAU/68GzIXQxQsHJmSEL5uIA0MvymDKfLLl+NK7Qlz1ilreKo
v1bTezpL9z+M83PQZSUi7FYKFuix6eb32jITc/XM3HVG+0brn93KaJJdIGu2Pk2zb6uRT1xONMyh
NBW3cjJJl++aQ0R1xSfGauo9doVX5k6bCx+u5j87QroboezYEZ4T6AoZy6WMzcVtNLfJb8toej9n
HEoanCZJiKNuqNhkipErRNap8YoJ9xxpFx91YBI3qJXsKpTlKRm9Q84onrxllXr6/J5Ul5mUGyT4
igQ0dkuHOcCb3f7U3xBqY6BOmppt6XBOZy0Act5nC/WDW6d2GBec9Vq4vaWhdIBUfYza2SC7qTSJ
M5gg1xBjpEGbb0BGXZZLUVsVKqDOiQa8wRyLBFPZkuNC1XTtLv95XDf1DFi9upoTCGqTHlkNYYhE
SCTBEPAvutCcX+TNaQJm/2MnYKxxm7d1IkPMeU3cjl1oOKzFW7MYMsT/gk8mZ6dG0xxTBzrWPbch
+K5oeuL/WS1iG4gYSpi/KeH9CG83gTiaHJkG0/E1wRAd62EEc2M1B6V+OzOrHXgKA+YA50qNPtb6
nSma7WO3KYMWPIFTbFIVBJfztLmBGM388RH6+i6Qt/98nTFpgdGDxDb0VxbO+YScQQR7RPh9MRPM
FT7i+i0dM9t5huYd1relNqXEPG5uuo1utKdJx/B45vpGIKCcScF+XgIORHejBibQx4V5oe0epD08
kOJXRTO7IQ8bLkC8vB2GAdj7zOWGYYLYA+qVvmZqX1pPeATIj2tsMIJ/EnTd2Rg/9iPpK5Tm+cik
SirE1WOo76M1R3xrDbcdTO8N4UPbx4YrBaVagBs61NJ92QCCeG1RMOLvcnJRA3yZeZFBxxHqiwP/
0hKgRAIdeMjYLU80p+1wA+kksswAMNbuFX1kKdIR2i+VEPoeavzD1Y+74wVCzFHpjZd0jLG/gmLb
xkjJ+cBXFFrrdoFD7N9H0IYo4sjSxOFM9PiAP4Xgr3J2zzs4hBSkUKp37A7i9jZFhFoWphHATGZ2
190+tThjPBkm97RdKdQ2zzDZN+pDvyovz0ZD3Fs3I+WPz0oMdCT+ZIpHi2R9048z6oODwW3smhsG
iOKtUUaJkv25Z9o6G9TkbKhOAcT7GgciPcV+PmXUkMnRI+jrLsbVzGwHuIg2fq3D78FxqoM2Kulj
JnYsq0kkzldU6bKcDjxn2qhC6pEUp7tx6BvHO5KXNghBesXGOtuMbCiGMplqRE7R1DXAOOSc78SN
rQEFHbDlE6y9TCz3kQtVwIGJM+cNefYSr6P7iJeLHLIaLwf3pWxXKkqYdTl/pIp+mqBYoEZRKAaK
V9osFodiX7yehht/JdFnppk97J6r+tnX0ETzMAgyrL+GrtvmhS/A8hyYWWszvl7bQLeOhMahR9V2
O2iC1xatPR7tkD4YCDLeJnD3RB9EYngwOgfQF3VFme8YBJxwzd8Mi8wy0piNhloBjZEyBFXaYgbz
W3m6G/fndsakvnunmSeJQzKPG1M1X94xpIlfsyOAwwUqMcHeb2AcQ7NvHmOzI1o0G/j2kUcsXRw7
T8YUG1I8G7abhZAvWhmJO9J0eO4+S2JPKnajfyMKFiB5FbfAInRHNFO9vD0vs9b3Ud4JQtgu01v2
TFPD/jhZ6oHjXkOjH2AqTPXFu0kUcFtU4V6dPsDmC6FdMdVyt7fYHypENYepF5qJkSEAQLlGQWr+
EmpK3PEhHqKRECYhcAm0sX/Ag6/mMJ9SkIdBFYFVYzpgm219yj3kVdxrcV1RBReG8NcrjuirAbtk
fyErzO02m8SLnF9ZEHRa7lA6L1RPObA5y6PaCYj+GsoPl/fAx4JNLWIxLvIubWgp4VlZJb8PgHFy
KS6afmGrfiQXJS9SaTu1habIwXE2Qqk8n5EdjZ1XZK28zwWcYaAE40gXpXB6xgIGx/XqAFKrDTlN
sa7gHOr5tcz9ZJ0L6PMNKH5Txe9VDP0fOCbpotWrPaBr0gEJ0vxos5QzzFIYZEztOPTrF4Obt3XC
9X8VZ8gDBJgo+ES8cLyse0MG2FQoOppuM4GCZEhRZauHdFWnLnAIHCqOlSWcE18mxIJoQlVdZqTx
E2Ut+283q8DVjq/LFEHC6oDY9lRqmDkCWVPiQuB92ELw3nuRaFMEIKaUcKcS8/G3gtkEJcpGolas
r66jeBZMaFGBxCyO/e9tXivkO73PaBKNP8OMDE4DBhre0FI/zEyDWD/Kj8Y3RtUDRpB913qFqlmO
6eVtugY+c66YDMN6MfAzJhKyAoA2W6c57Q9DLVMM5NRvshLwb0TZLwhPTW7ruCU7YF88kSirXqQ4
F8ZXvGe+s05+Q2DCfamSPO8oaYILl6tEr7h00zjtNXegxxwddCBFvhFtn4pdypGn5qmDE6Qqy4MS
3xkpuCP3BSbyYTWqaIxUWQOpHcgZsyXZQO3FzaMYio/UBfnwrMh7+eLtccHeFlYtvXsnZ2DgLFoQ
WNmTAr1qYta3ThIe37oTylWxUd6t+nrUAVpatiovRB04WRCWTOJJe5X4h0BRXq329EOdNldeQPs/
djEBUro2jPC0ZH/gTDkot69xCPGFdms8nuvSijx1XF+mtKgdTfA4eu9O69fzzG75eg1XX3Qsj5Gf
W6++vHqGOziZ84HKpNYJSxEuTUVjYU0BxQsk5OFb5AFwjULm7JZomJk5ZhXkEEa1JMpMSlJKQbMV
gpZT/usvRCy9jC6vDGV74v0CG41NCJ8lMDADKpmHj6I0xAttGx/Sj2PG7U71KlpP9y8CIcq6C/R8
asIQXlXma0ivI0SEUGc8Ksezy/SJApj7iu4gQo6lBHjfseO1T9V5cGBckOJTFhR4ndlVzkVG0HkH
2q0C6y3xYshDLOVuchUyeUkztXmIVX0Zn1QSroo37lKgsMIl28JOK7SeYa3jU7iHKi/1YUHt5AxR
LKHowkwn5y+HT2akDqz5YQXw79X0IhXxU3dqtOgZ0sPIDW0ksiI9IplmG2MUUw3TyapdpI95zA9e
p7fCwr0m0C1OLvRNudCgqE4kA/ztF73wXBL/JtOtrG5c2QSR5tJUFEQ8U/HYyFYM3iQ6SCrf3hHT
nnnC2SgaTv3/rQ+ZfR60LHymZ1wCYMe2hs+rAun5jaPYQhnKibqs2SGaGCNiJY7JeJ1JDcS4qbUc
ILA6XbxwMJekd/DPxLc5HjKjpy6cTikoncEoUCrFNuMiPsTJV69t5/lFpiid6MXTjfc8DHRk+YJe
ShhqyK0xHnPbH67VrZJ2D4oxi5dfW4R7+XbehoH4UoqOMsrZrfHFNMwBHSoIIF7BE9rZQSc4BRCR
7rcmi/9piy27cNfeV1+CpkIVTQhZY6maHziKd4L4svdUAW+tfxtIoTiYMBotzQZZXMH5KRvmigDr
wOLmNrK9lnoS6P1oqJFhm2xqFteN0EylssFzG9FrgHwQ8bBSwg99vLFkasVAeG36qGcM98Cd6s/R
y/0SinLHYcpEA+sH/hMYIwnUNymbJfWo2tEmI6xGahRItWmBH0ZkvsG3CtPtrxMAWnOT5WA/GeJx
hASkSRgG7xuDcNmncIZXOcxFXjVShVdfVrjFFORwkw2ztewNap0AAT+yiWwRS+wqfJ1H9KOpwHjP
yny4tfG3Mxvar12ISVDuBZILg+yN2y6dQc6o7c57Tnnl37D1QEPVlt/Dmor1hRY7nx8IY8FCXKMn
nIPqDd3NAs14hEkEXMbeCwfksDqCmsp7XuAtwidO4pH52SGptD7em+673IjpygJxYASOoaMblsOB
ASVMGZ3hLZq/XkHF9mEkV0CvAIKKuRuq2EprLhGZSY6ORxN+5z9K55vYszC8LokxJkBnWXiNA6IW
bRMdoDxiHDwrAYtGo8EWV+Kr2RH4E84S/B1M3VAk8qwXW9OOUrcK0TVqdFtFrpLUTxGvptlZPTK6
pCOM9PoyJuxV8SjZqD7F57ufc13DicslQGX2x6O+5IB9ppupUK+9G2uEGulVuMHyLDjd84wZfjUc
rKrdRcHQHzknSc/QRLddR2uZLHKrp2L1CJ63awsutPEY5zd51TkWWlkvb2V3k4mBzgwuUCiQI4iK
X+sDHR9hZyOv22tkV7xaqkq9qqOOE0qbJNrHdKhLPxbc+KGYxa/hH7OD5b+EmqvAlooR3q+H6oXn
VAKf3WEh4ExbdylTpS4710eU6pTbW+GiZfIYyjV1jcx8HnVC5G1yXDhRgEKSb/hjGROV6bnJQvNs
9+313O2gtYGnzJE2TTEjCneLAJTz55FYNRL0OD8VgsG35SSzRDFNFqnnKt0J5VAX++8LOK/DjT+P
QR3INFE09O6eVsNFbm7w+xO3Pv/voeGWsipdGNDCqgqMXF3aGi4ePdenwmjnS5cLCDbF9yjqzJdE
Xaos9F6hDoYfCVTvBtmLb0LBoNnZo/DqLllHXE+ok6YpSWKfvebPFVyJ2qLIO6FAH3efazNjTl9J
11eUVRggE9Cv119RU6KJtAdrSWsBzg0oKmRHfLwB/2aJaYhKJG3cjXav54gccT8xKjl6yFa0WDfw
A7jU2CD18ONPXnqb+QW1A+ufii4hMK7m00scC5Z5w6z6bhtrwbzHXiI1xlFUK7ZP82hW3vQELzPg
9GirYQxYxY31hdV6v8lGQI6SRZX0IHjTIGkrXS59d7u5Ra7+QEon/Q9yv2rihXotjZ1VHYTGYH9k
XaHL8Kyc93RDLf2G3ssyL8fypfUsQJclm9QCrldFOGy3+eXwyyLLo+qpgNJpXBPdMC93Udolgkps
0MqmjD9/xT/XCLIen+DEtsFrOgnTWVNkOi4dFn+ugxE+0FusNSZ3bBh/yWN7i//7Mo+jpKu+tDrc
obzWgZPagAfE0FFKOAVtgxPpLUnuXU/ww596LAWgPSAAOY3jWYs3FOpr8XDCgig28g+nWlMlrix7
bH2q+PijINRXiDHG5krudHcq93FQInxaB+uyliPhxZnm0jOHsmr2s1uDUl/Zy19XrNw/Nor6UUwi
97ENcWV0p2GpgivHBniHrpLJcJUATdX3PiStVoSke7k5vsY00XmBR/taR9ZQpF+kXZSys7kOPDn6
KJnpfTXBjAUx5srCxiMNnDdB6FT1PRARexyg9oVUqRkWnwWg1MSOH+YKvA+C6p8Uroiakbp4uGJk
Fpj1dpyWF+TlnIHlQURFwJ2b/j/p7AcCKMyZ0L1DMwVKOp23YFnEel/6q3ldpRd79aq9u3EO1HN0
uW1/taF8N/JNzw86ZIaY6tRDnofpPgHBfbkfgdu4DpogQFeSm9y1TjrfveiPsagLEZ8+q7puwkGV
k9XB3Ota8xLGVg9ZXTupWPQwrOt9ZKhx2Aq1ZJy0agp/5+YppcD/zqO4fosizQ9m9UD5yZ83vcUI
xsJU5r8FW3gOKetBVO/Rsq2JAdXnvwG1uhjqYRycxFxxEQk5kHHrxyY/+5sLVLDGTRbmH5OXEl1V
KXDYIU8h7TBSHJCYXfkrryzHjCDFSMljGPSv1qJgGKtorpJCijtNMUXbIbqFcMgCqjtTYTieSBvY
H9mkgP1rcyfSEYTqp+LEbUStRcJ4BZH/NMhMq6jMmOixAwHYTaxe9K5b7jx68eM9OHBX5gWwnOuW
Y0dD6BmrALWXXhgYMbuLHRDbRZkjG9hUyPtw/8gY2OCQ5FyvvEdTzApAOajl4I6VGRDaVe5AAP7n
AO6hk69eP+a5g3XnmffwbhTXvR7L0+rUXC6Ax1e+4YsVq8O3fwVg9YKyvRqszSp2RvLcYqFa1cGf
SRVcEfM22VBHnufPqSWwrhC4wtrXc07Fxum2dqPQ4UmjUmVpwjate+BVVplNo85gFmDV/nqNouVI
MQrFegG6NtaT77b1g/TJNE5RvOGOQuqOBnTce3seXyd5oGuv24puo+1Qu+7hgdAo4eTxih4DrV+N
91C8PSRyC/FcCZ1W6iCuzW3hj027euCa8X9gWA4ncTx8Lsh+a6eaMyBYvjgORhIq231WDwLXq9oO
/dDKwzzUnQroo1Pclbf0nCjjIGtsW5Db+SOFzV3Z5VQlyCIRgl9a3NIB2kRpnCzYPJy7fi2/EBNX
bdGeIlzHyGUE3hRxXXI57nhsHf9wtzkBWVkoZKTJhIEjJcr3Jlr8oERsdgzcKVHUOlKnrkTPnLhs
8mxhu2s+N74y374SFEdB8pbmfJkXaESE0d5bbwwut9Mt03ZXdBH0B0NM23RwzQOSwvbMQWnPXSNg
RWL4uKmLsCwg49IU01TRH8En/SxgdKUpcQOx54ZCWbyQENOs7Ja/Ad//Th8SZZPWBf8wtVaXV9Q4
OK5+11dxf8M/dZVj6Nz50HGeRtSncFfM1Azqc60/TXRnxUjpVtF75BVYREyxzo3RGlTvt5ZbdeQq
4eDUk2Wgs8aYh7DyUBM7k8BWSQVRE2d4ANpBnSfVGy9UzsCw/Pb3BuvOOqrfw/SWdL1ahnPFXbyU
7Alj28i22lKoKOAz+51WSYV3cvwygvFxT4K7lxltOI38k+1edaSFDdj+Rgvu/0U3YnmdO9hAaspX
wLXrNsgq5ahvg+avldtb79F8fBovn/Ez8Yd3ca67jhyB6jFNwm19hlAg/C1ObQpjrdXBfIRRDPmm
3ZqDRwNmGeUMJUo5gh9YbJjnCVY48SbIiKwcPk4pHQf0Go4oLjMkaJ+dCwiDKTN/Qo+p5+BZo56C
ZhU1B2pebx4nk55BTcCusNGun29o7oVUeUOI79SpGNM+rg7wdPg258zNnDZQyLCWS9SEvz4+8fku
ymBxh2HpTgokrv/m2JWtQOxc8dXNuCOIBaN6hOUzScSRiNmQ6aNXQaGU3dAnCP0VGI7UEgHIztOd
aUJIfP4EZ/zuDChbr8o42DtcE9DE7ftTyn14RzprMkAVPf38zIJqNUnNg24uSrenRKHDfSeAT+bh
QDpjshTbCovm7bv9V1UT6M8Y8ISmaLuJ9Vyr+Xo0RlWomrRZaVHxPqhi8Vt1mzz6dZrTF47XdU91
3qqHtTWnQtLfztNZ8zCpZCM/R49xqRjlcbnzxchegh+UWHz8FYZ6VyEhYXUB2k0vhrzMlHGTOshC
Uusg2ttdS65wnX2+FQTTZy8TvH/nFX3QGnWJHrUkiX11S8ctDiK9x0/uUntWrME8C8qa/sIDQiLM
z/vr967CoaiAAVXF+/HM/DcYB4MPRjglHAHD7WVUvAlEpUtWlf/3k4DuA6cy/+ONg2n6wWFPJAzy
dXCd/OCm5mh083ynpTLK/gIq77REBn1/5HVx/ab8i0WosgbGRRKGVSwaIwT4256aB9IgU/sIojq2
z+tz3s1fz0GcTk+qptngTzkICQ+Zgc3hZFSS2xuYhihyPzxVb4q9M2x1C61kjkYtGJ0S3e4s4ym/
BELvNEZcyfNfSBDFgmtwjaXWv2GEXtwFYRrkx5oW/vu1SZ5qSWQ5xJxPqNotn3+udNdaUMt2GVdn
gJuoZwiI7QVzBkbktnyMi1rb4WAM2LvsYUjBk/5HnGiMHpL3Us1TGhAH1wSjaV18cD7mlUDnbbXZ
8nZYFFaug1q1Dl6g5LJJIE9Lna4n+KnyCy1tGDqp8GqNokhO0+Hv2QaWbOlo5YskSBX/EqWkFudO
xicm9d+IgUEFztrVrmjltxOcrf+dtl+nShxHPh28okGXsBkiSjUJk3qclYXRG2sbuck86HvT2d/6
SIFNn/Pj13N3W9M4WgsWvaQpO79iiV+wpoBBpdqVfW+PIMypr9mMQ1xt6V2x+fuJvkjmB81F1qKc
I/OBtKyq+uux7O9kPDvTKYUHQxQtG2cW2FspP0xU9RMamExiiBbscj7RjODR+v0C03mpphZeQs1G
8MBNbBPCFJTG5b9zI1f5hC8j67/SiRA4iVapbfMzEUGQSrXzJP8qiIyECpkGxNGjwSKWHO30y7vA
26NTT7Yt0hZXNmyhdfZ19U8mhyxgyIyuWYXQ6qt59u+/DgcH1UzbnuMuWSXEaQjeMYG4g2RlY6an
At+pfgXN/hmFEhyPweIT44WhhPJfFbrjoe+rMUHpjv2eNQRCYQaSl1QVp8Pmddh3i/7v/eABJb9k
oo9KoJO9IvztbJhjSXe9Y656l+9qqVbhYRnKWL6a4PTA0ZbbTTmO9gU+0O2ij6vDaBJ8Kzre0x2l
HozHtArqN79FOKlDw1InvfneWsXgAFnAH/8BpKOddFKrLIcdTuBlly2CRsIttlclH+8aaJsa2giQ
He2RECfhowYZtVzN/bbddmOgJeBs+4I9ALWFPGNVoOTu9Iq/pUWV/I974Zb9i7S4/gUnmvfRrfRz
HL94Nw8gMx4tzVWsZt5YrXfu37lXvY3omNnPEPnJe8g06xL4iDxGKPC7hDAtkFhg8OeQg700XtJn
t/07YhO/fAlmDW/ai4rBl63/cxP1u7JorFVNQWT5AlRM72kXvnzZtbShQWowmyJueAx0dJjAnHWl
H16hkdVg5BmavNSADSGomzBoqEicBDMq0oV6eE7EOOOxzmvAStLD+NaDhFdVWyxHhSo/131efGBo
eRSs9RmWle02hZUxcJplz5aZPLuWP+6E7vf2T5oEL/nqqjyPfsGkCCUcDQRVKnHuHvk4QalXFVjq
lVpXlxZ61E+u0oQtrGndQA0Tb3Mjika8di42WuKeqqeCmz4yKLKKTOJwk1rmEMG+9JOydLMLZiO9
axCxGna1yfwbufp54UEgW4vGvaZNfqvBC1TV4PGdkO9q0sQ9K+gCn1DYlJi59DWPqW33sPMkDsB5
UyJwSI193xlwX+Y2ao9vIjmqPQ4FpKLcyJTArCjBB8MxhJcJt8uL0BiTAC4VlBYCRU5FMMxIQo+s
dCDhf0oo3e/SC3z2jSniLb6sv5CeBo6/oPUqqCSQvL5XIjIcmPIqJvc8VcIqPWL3mSIGcdMBdI/s
E9lAwvFqlQW1iHIaKtdNIdUaL4vFF15kDpCDUtCAxbadsw8xI7T2IkZXFbVMtVmThdOmG2k5642/
v4n3h4/pL3/QhKCKLos9KJV+73J/hrUU6HEqP6yorff7KuNJcP6VYYQDPI0invSG+LHr0WI6hnE+
WoYMvyApAAQkDKttX05OYOvI+qE1n+2eUAq9QnUPeXNgsB1MTIzcaux65fL9PVWo3dshYU4AiLOx
ZQ8TO7s2+vSyJSGJT/yiVke90Jg1REXodgo+NPvgSni61jYcYngwSu4rVqzqDeLUvSRqUrM1aZAK
IJ5UDrnTlgjsTT6eST5LKwZZDwo7c/7kR2zgbXCGgigjonbNHNnWcHtP1R1S/sKDF88RERMeiA/W
o4u/OS7ra1yzRwW6UybUENnEWFib1TIZX8V1MNBg3zVWOVUlax9cgJMZDJrxZfQq+aSHfFIMUi17
g5NUBZuI2djd+PHyNWd11xguG45D+GxBNmiivJAY9CuCVFtPoQ3vSKfXC/NIvqAUAN84J/M/D323
5dLJvZL3rZSTrVyE3qW2izl1IWPU5kSJbfcPy4fvBv13W/IHnLjbtTG7uuOyUQCNYBGlnd5YwjXl
Mj57wXPN/QDDMItj4uQ81X7tAOdUHSHJsjDDeztv/yvr0rGk5hIhP4mHWR7mkq5BMMKbdnzxy9wI
36u5kJr1GDs7O7YivYSRoorrjEhwSsVwSjdzxnHcH/sPHU4eMkd4FEPoebA1TumogOtouNIN/LVI
GduhBWtb/BRbAaSkEUrqI/StJ+WlPlyw4GbZ4Vzi3GKavBXsJK/RxDLh6Fwm2w94kkAwpGVDnxqO
ZZDDgV7TY4MZ8mIkkI9ijShXqZVBzT49SiIdZm+K4ram7FeMzfCWBJjPR39HPqvHL//3Gg54gmBA
I8oZ+jL8MfT48fGcVpWQXqvZ2Xqcd8rY1fShDciiJCF48pBtC1j1oIE6hLvP4c6BYrgMPd09HLaK
PqJvq36tawaTEIeV/TDFXzerA9sAytED7RkNX1mLHBKrnRRo4/SCA+80MIvhd4bj8YGhBJ6GMl2x
082jx8qqN0Co1LJpXSSxPrYZMpOLKgfupq5at6gntI3j0x+cmscQ2o+CapSah7mN/tnJ0PbHjZgt
hgPcNb/enwyKDpVOMvvtsy8C993pKTyJqWidOSHd///2bAB0h54eZ0DC46T/Q2hBT2Xq4u6HsDpd
5xxqD6CNDVBc3z3cAoCQk0JViID9QXjNU51prKTtD8kSW35D7oRSKhvw0Bx9NW1rVIPdpER6TZH3
70FKMJQUTi9IU1Qir6CZlUDssV1bSTik0DiP/c7ekuJfT+aUfMZ0GNcdk041tyjUmw4WK7i5d2Ip
XFJCmWGlu7jqSaahbQaaqdWUqJbFD9vPDEZuVhzkvhMDSOup32FUge8xMDPNvYax8GWuxgGzJZln
kHRPjEtrZXfsuoaqi2twibkq77clo/eB+PsSEiJ7t846p0J/lzrblhA82AjSUbo2sENTZ4PcdGya
H6Ij+vAwkBFmHrogwZMPs7os+fQA5LcvultifYFje5tKqnAwyBsN16/wpH+8O0RaYnBVsv2utEbK
OrsDPlfZqkCc3ooRaCkxKqcPIXoqZeZasMEFLAVCLImJm92w/QijNiMvM2+pEU1+Yx/N494hq7uq
qLj+VAdex0YJ8WJKBtHVGHsVC/cjIEnQzGtP1xQyb1MkSCEjkEdxoFHXAMpgXEYFobVWbrA4kU9U
OvU9c2sFWyUNsSQFurfC4tlZBTRhEia0AMrCHjIv8cp1cDS42/Ye7uIUHxPLsTTcuIdigK/qKFFo
S6FW6YuBe3MNpW9tqigpdx3pEwVXqWjOOm+S0lGsGl5JcuC0r5xK8+yiYRTP3dlPzEJB6xrsyu0W
iHVvB0Wp6IMT2cjrLYFQza68uHqKzIBdXd/qjKcv4hGMkN2maYq2U2DDkDzhYBhSewIXEMsBQeA9
v8gvZ8TcTvaJLP4dCgLQedSFlCluXYAhGpzWPkFK832ZC63oWpu/Iz0a7MjDCsY0tRPVmRgf7Jmg
0Yt77OK7Q5vzQDio0eEs5uXtTart+idKlKFKphgXCq7rkX+YdredLyeln9bTt5k3dE5v05GCteLZ
PcQ1TakBWQcJCTNT20Fq+x5Yk/l9mzA8ihqQ8QV8psTSfPMHzzpY0L1bWTa3/K1lOk7easNddxnN
BsFHvzaLeZ6w3qv6225i/4M236i+9iKR7dg2zArBIVJ8k5pZ0N9nyNzqaAKtK6iNxPAotSEB6EY7
m3tBFzh2j/oZflnkZAK5tOzUWh4DdAas/LNNV93XyY5WDdYQGEqji5V0jAiMdBcTAwjL7C+E92cD
5vmW+DTNlh1H83qoHpJ2SBWejhPScnIj3RMnPhIVLHvh75QBJrvRcy3X7MwW4K2V7EtL87ACJTKG
ncpDOsiU+wn5kisphljatmQsu8uDrkphq2wkdJkCIYSyrvajdj/ulxvi9KsphMPMzg3zypURd/oG
eil0Z7VmV+w3OK6sT3GYhtI3mHuv7R5MGt+qIBM4hJCICT1N+eS5WfDeWF6+TSDLStzZ3WBs9vDr
tt9md11BI6qsNkMGDxAOn5W3e1DfvDAzopcVpXuhbLjESNZhtfbCmTCq6IKUto9BiaRqbPBe/fN2
tLZQX0H/yIVN3kj4a+ftuH74G0FEJthQDDqDxkaJ7t2R2tUNvU28hiUDDqih/uRyWijjzszYGJzI
25sHusbMATaCTLS06EUckvdG9SkkzZ7YUKxLotoApDIIuxBZVxl8BXLRg/mmRXz+4hJvkGEs+DQh
FMxErC6nqUxQxjGdzrIBncsz6CqEddPw2PrTAlXMTrIBwmXnH9tW/py5Bj/0oJItDQCHm5u3aZ7y
x0bWmyKS+xbdlAIjEN409sIOVnkxjpDCnMcpQHv4UOhyyDxF3yENIzUNPiWiQssMKZBZAGingARK
A9V74szZml3gNlpj3YwkiiirEpT+aY7kvWR9O4W8/Dy9fAcM7aPQWnTlagplZUoGcBxFA7vH84wF
E4LmLF8MX2yqiJmmti/Ge1Kjljp7G1/xLX/bbjBw5QN37WDhidKUpycX8DzSgjzLIARigVUVZTQT
PxJMAVu4M3K/KDxHEonyVTEe+LZPJrAHZOFF98DgFfdHd4pFl98lEwqpiZ5XvFUOqioDCKxm6ahT
WJrYbS3OU/0znTCTXsoiDMVRL6WD8F7FgXoxNd5eSHABHSuscuujE6+k4NG5HH5JEl+pUbZE3vQR
kzxc2ghzi/CY66yhcTWurNlyQH1dx4SNJxANaKCsEkHY42u3BgsnfG444zbSpvRot4cFLd66U3Ag
K7u5Y7Ie7xFA9GSumPqrYs4IDmkUm3JBxZyFghJC2BSeR49x2OlT5Eb6d42xyuizrZBZLoI/bc8B
1egvNwvzjNUlRXVQ1bxmayfLs8BjAMDMoQCIrkwl2YOhFyGictiMoUUIIc0dTp8OxP1AmlVIgWgb
a0h6hYfQVjjcAR+UFt/CVVlzhTKTosIHhyhwN6vpVJP2eip7+21HfVrQ+K1xMki6daMhelEoGHZb
82mVWaWtgodPNUzsGJz0TuKcFFW1WPvn66DbaqpZmeJfF9DEg6vBsQRVZbcIqExe2ACjkmWyia8f
8qXwtc/F+amRO0Ld1BJ++yCYH5SoW7fxvLkB9ONvyN50felvy3xpbTpy/T9Uy05SWfWbLaOuMYd/
+rIPtx0f8Jyl7Wze1VJACVvEE+ksuyAHh4OzwdJ5zhepIua8OQTyUuLblQ2csyePIfuInX8M9aFc
4T5y65ZEnu89aFD/GNwR6Ni2cS8Nd15FKyQWkr9vhlz+r7zHt0Rm3LNLgrtpt5Tkd62s69D5nm7i
d56v2ITwRy6VAm/J9UMw5DJl6sWpQUyIDRFEIgyxiwfvyf5oFdI8R2PXi+ZZH9HnKzU1WJS4r9E6
cwFU/D2T0bXB6/FzHg4fz1XfywIZ+5Jig/PaFFT6OEFPrwRzFLpKI+sRlbjbzqtGGH4YL3AIuvdd
ppVgnnwX8AhztN4E3cMkkPf2bIP8Q1UMmUFKI6xrED3GtOe6J7ozkyIOS/1A0EEoEqpOEmJafRft
D1xNHUdSQf1ZLYh3XG5fMovdulLlLq2Fx0UB3E4MsjPkmC9baOwPBfdeNnwKtHhebY0PSndgzLwH
7FOTT/ol8RaleNwlW9GmjLdPBdOODN8LPDEK1+FOQzEM7lPJLBMbJRftWhPzNgiJfYtS7qJm6AKF
fpq6MqyfM9etq/zh9KXLptySjmrPpyUpvcbBJHPXBFccKGQT2LURX++uzI5dElrT27CeSqNG+GT5
YEBdJPwIHb7NDIXVqrEk1FcZyNeTf9XWx4/MMn0E6W0WchMtoKHh4qe1zCWLSJ+B5PLrgK/GWpye
lE43Su9xTH+ApdvwFzLsnGVBILpcxBmXv/Kujze8MQpPG3uUHQPG78YSnBM7acWF7LcRmlW53cS+
qRzeS4RyeR/59RqAbcp/HifMwPLZlrndrJQmix4lL5SW5MRvTQGZ4GxDYXFtcwQkRZ7AZBozlA1z
72ngXpVQzXMy5o6A4J3/90lpDHuf8Crf+timZ4D7FqJAp208BRr/xmWslcARpDcCqLbhviuVB1AI
MK/8/IdPXGTH00mjvECUxi+VPtHg4WXxCUJld7r9vektSRO0wyJvq2xOn2RiESzHCu1xunAB4mdL
P212deQxOIL9hVMDSdF/9MzGNpmyPyz6ooI8SAQYJ+dtkYLS4qobKEdsrjg7+qXLSCwCJXuHd1sS
zbBOVO7L9OklMjKhcGo9JmjR6kwQq+5Z1lg1naASWJdFSCMTxtelWL7eM0sI8DeJEaZA6gKDh2dr
Znz+WrSovWDGS8BcRdWQCty1c8R+05k7SbdIaGwjE5O/1iOPM5fAYsmGsVMQisyLqoSGA//jmrI6
UrSSIDDFQiM2AZGh9JVikLxZ8Ww7FUTw6Y7lidp4UQ0Tlk6R+q0kMdLpFmpJKRoFlfNoK2eBauU+
o+f6SfP5X5Crl5FxFyv6d5P1Rm/4UsSlecrby2Oqc4UTYH56vSyjZAJTyDc7hvRRLHVFVqaVIf5B
qALf9nxLQCPgHuknxaP6pkRRopF1mXmhU7Lls9ZRcbCteGAdmBHWO/CJZztm44PymTOaZZuZ1xF7
MfB5RdKMcGVZ5/fcc0zwEs/Wdi4ykt7FJv5Z2TSwxWpSkwjZg/+Z4X6xCLJa79cByxlXKWirSHtg
deLYqDMsKFipW2qOw5V1ESHbtyEixVxox/AfsJ3Jmw4KZwoI8IFKsxqxPFvtidX7+zj+zg+EVPdn
Q1gjDWeLJB547rI7VjAM19psAjomgC3qq8Kxi3zdsLy0E+c0S9m0FHElTWauIdX7RXPLezxY8LSy
vJ8qJw9YD/SZhzSmSHgFD9hmFTaoB5bU0eV68b/l1ysG9yt0ec6Objc3hPYccMmxmRnuhSRBtlEB
O7KRSif+YJZwrjIqdAGTiJXF7na50pGiVlrrxN4vMZb0vUG9gz1ZGuC4ajo7WHRC806lx72BvLTc
YjM01stQ4sN8lj2ZR0bv6bSli3qEQLhmqft1yNW+0dL7D5Ac5sc81Lc3j8RlNxpATHsem36Vt3ce
NBBdWlJGoG5rnjgCHv6nn8yD6UStUIW48EYpYM7uIJef10LBb3uV5nr+UqsLfwudtb3VVu0ow0Pg
+0460P5evX/L42R2Dqco2SNDHvGiD0ch7eH+DG1bB9+RciQn4t3Tyo7Iy0dGpEndgftYLdw3u8DX
oiO4cB6nlm7XtAGbVsXPaqgjNxuInkw8QUs6HyMObOJipaox6PYeb6oz9W5SZpN6Qk1HL4b1VOCc
sEYJIICmzc8gHLcfZrBbiQ13KUqL3/vePTgLk995q7AJKBPuhnb3mmXYrqOEtSgLlTVrrc7rZzrx
Uzn1JuvREaRP8HBQE9pENgQ5IdHayPvKzM0MfM2nKKaaIzNxjkKOH81XklhsFH0405brLnkGd40c
OEbwjSCcdKH/WgmJTXfXvTQdLOcMd548DPxm4WS1CoRByPfiWEQ8f85LQR4mbkCM2ddlAsdnFlNa
GjlyBWwXEbusCmixwy2IvoPppIv5QmeYHbRIlMhFqM+rH4xSNknIhPJoxGFSgKvX/TsXyG3BvZkP
Ksw/JattZfvjEOafGX/0W30W56V8J3kB6YdwVJwjkX+mK26fZBfLco/6sciROwvYhZ3av59+3RV6
ZHCNmxCPueej1nqcl5c9JI12J54U5wFr+DJI0GJARuPoURPTZ3hTp4qp196PJoXJFHJ3Y6QP0Tpd
u8qUfATRab8zGIHCV0eqOSrGVnujQF+tdKGUe1HfQhnbcH5xmWiLOdcio4iAWuA2407g/I1wBeaX
jd5g1BItpfmZ+uLODczdF/RwgDKVg94gq3iJE16vO3bN96Jia8ZhNXQpcSBHaHkf01KrFt/SK/yP
WFjx28SnUyYXAvVa7QKilhEtreSQbCWf5SoHtmG76mw/7KMqTj7nVzk5N+9VvGM6UGHzAlTfRae2
6g86M8bZxV44BYM4vsZwIgT369yjbbCWLWeaJbVIkc4SuFbMjhOA0meesmNsj7vAS8tF2I2V36yp
xlhnQN78tvFc99mZMc3Qpob3RevSO9ltgN8HTuoIc0OWE5X0QUuZmMpJI307Vnh57tiZyYWcFoEv
BU9A5p3Vb/UX4wQ1mlX1MFBnrpELAAfMAdo0FrSsuoHLJSlofZ9wp1BgtgX9pjZEAzMY6v83CGeu
RwED5NbxsZeXIAmjB840meERWuzvXpOAz3AoBDtSyt5SytZumsxLxuFDolP7MzRa3b0FXKL4oAj5
eE/alsCTGZeBio9hCQNjSPx6wgenMB1zL4kElfKHFqMM+Hc2nNclJav3jGLg+5JO/qOU+DdmaxYl
n+CdXtmxQv5y0prh0xk8nTKi60fFkYC16pIRGqTayQMoNPGqaOJpoRkPwT+MfZo5O3U5CFrGYn24
iRCPi+9zU530aWXzrUzh0vmkBAUnS4YdY2tIXBQ4l6/mNffYyvF1PyOvd6hGRkpVeyfcsiwRch8x
h/Md1PdUbhtYNapM59ubFvsgZFoOaaiUBwVPFo9N2sBW8pY48Uvbgr5py9epT5FaqqCFBBrBxuQ5
5RwpQg9YPw0Xw5nBzPIXN0mdxr32YjLNQZKBm2db0Qx+NgPVSeyikwEsKh9QBEn4It1uzi6R5pNm
Pwj4bsGROrIGG1k6ZbSPR9v/gO2vQQ2FpcDN0m0CMiFRwS4+N0AY54xEssAOpQArulWVfGevsZ4r
V9L2fcDkFqHvfhlMJvNnha3RGZwfglsXC8FSSx7nVG+lh3TOf/oQCkrhv4xg89iD0zBgdSTNVwup
2+WLJLjzNr40e46BlL92WLK+OJEvYn0ogzN770ejc3pW1n4C6Onrgih99568A7CwATXJSB2/HZCb
xrjLr4VkGaHQvxjE35X35XIifctuKIEsQxKM95uV9eCWT4B2JNDZWeII7w3CdU7VIEDvjTDHFog/
kEaVDa76z+UNon3AR15eznmeUiKcI4AScmGNy+kLTdaDkhf5bhFgtC8SrcHHS9MNS+yuMdRdOnL2
gBPEw5l4NMiB/yW+CTpcsGQNwFhweGoFN4d0uidiQzGfT/zwM9sk03Sflf21HCfDkRx4t+YVpaRA
Nz6eN/CvAROuG/Lgli65FMwPDFrF7ukdRYy/YdNj140X2KLh3tnvkJ/tBiRoRveqCphKIrUholHw
icNXseC+wzIbsCb6UdoB973B2otytL20r6vApbj9Et5dcUevmXd3JBz1Kgs7wnrbzgx9zCRTqF4d
aRbKIolEyoRoYW0UlByTof3H4ZV8yfru1OzNfEoQwctSWLTWmZiW5Iya0uv+44Gxk5u9uhrSmmG5
D9rVRN2vQfIxuVJkU7v6ono4gP5KbEBWoxqRUnwPaqMJPdpjAcaOXU+y9WaZpmS63973AW16mpt0
BfPHD6Z1GZ3r1J599xjW6EQ4+qu7Co3Zk7v5liyaRC3+saMJVbAbOdY1Prxz6e2CpM9mDeoFDNnA
Vh4Y0ulNboOBPE+yGhxZAtTnTGghksncsoCwhKHZ6NLN5rYYCk8t4uEVBMd9nK+W7EZFzoElk8oa
XKuHUu1bRIkkRyHrmTkp/y6YOr9geoZRFmkkeeRJbf4Y4gFskv/Jd7BD0cQRnTAy9trEB2S451BG
H5eQjNYf9v6uQ31WLdfxM4n7dnlyoFvjLCHukH4KCdISupVkw3TJq5gbJPJPGVrYF2l9WWWeMWK7
c0TC0sDOOsDx1fK8wocRhGiuihnpFuy7ObxPADQWhzEoSDWhhuBoNU+BHoIydAAbcK3RL0ungi7k
t00Kc0HA7pf8feU6pcbZUUmfml0PetDe1LqThxLGZBLVrKaidJGwYUxb1jW0x/+43q3OBW58hK4Y
QLP9gsgmoT91pl7biarfBk7siMQOYKvpX+LZiUDSmT3CwIrHe8P98r21NvZDh9hYZ885zVhclUEt
aOUC1ien6j/KJje/0Ak9kMxH09NUv6/Zg5Dlf1fSVwsUA2ySMSaq3lHu3rXh9vhW9K0ifidwxh5r
u3a46P5OHQNlGjZSmdSbpLpAjKPpBWOkqLxgSdNHxNwJe3+qI5sHJ6Ly5jB8bzY1NO2mzf1B95GD
NN5hGeMBunC4aO5hkurO3jPtUrpfYcIHE1bvV3VS0uVh5uj8CLm6OGBEFQhdeJlc3EsKRE6uCYmc
xqwD2sr3P9Oaor6/UXMBtNmOI8y1+VHwDq1es3cU3GG9IcZswLw0zqdub8De7Vd8rbC3+bUYHMyc
gNTxGRsPxlBRzduAZlwx5sCheMA0FLYyt+BJf+BZU8WTpqmB5YRfmiqn075QBHep5eSlaiOKp07F
y9t4JuEuPZ9cvkRz1BK5wY3bTiMZLX3MEKTFMxK3k5gUGbMxfGDWncQbp1309N9scqHayrwMqDJe
OJDyfa3P5hk/QkmOANvYw6Cdk/qKP0aI7AZpg/a9lnIV7dnnx1hnqx6HvMbRbtKVJNRQMR85JT0Q
rZJ1Sbb2hWhuGvgrzB0N5A0tOSMaRwcW1M4oNW/VktV/1PhJwHlDPHyXRNp7QHVAVj7q/r5lNiPH
GYRtacmrAA6J2Xto0gflOSExmedR/92iVfDFChN/OijDJQYcBOzO8OfIFQRAkBTliRs3EMAVF90e
kRftbFPjQkxacoGlA3ZjeqRKlzi0z1Aotjl68PGCmLapk6e1kxYprBgScJdFRI073+ffvvpN73I7
bs4IcIjfA+NTs2wSa0v9rjFufuHBfdevFXiRPMtGkXm9+/eAJXM7SbviluV8uQUfDChX/PG7F72+
MwlDz0zgC3iVIIOP0KT3girDUJHjZkNfhAddxMJUaEr/egN77Ag8/CbFz1egMKTknWq2mCavX4ev
pHyXCuix3KEN66cvmLzY+lWkIOmFzhmcRfNKr7ZzVX4bJ0ZG4aCpGbk9rqpopG+rNywYHy9e61/k
UHK7NSTTLSW6s5uMdNaLW+HfKg+lVmrgBtbEyBNn0LJ2Uc0aLiEzpCPNQnAz8BgkNe4MKVJ8U7tC
kCIgFWYH4AXKp55B4uYzP0UUgZs0tSvVExTMoDcNEQYdn6pH4wB22SZ1ETYGZElPZOAO2h1BVXi8
k4cgyfNyvsvblmymBr8d6O3A9kMUlpsMeCJGTEhgri4gBLdWreeoUIrb+ao+q5ntIDDVZ16vDh0n
jcUv8C7FIQ9ScFHDwOL7V6/EqBgGfG2oxbWZPRPa+qMKiJK/KzWS4l05wVf7ewMJAWIT4ml/O2iU
isAv1BFLAxQtcAYc3wfWve1nauwJ4NbaD4v9+tTySiKEUjYh2wLz1Gz25B3kPidI668ethd2OZNk
FBuPwH4tYX9D2y6JKfgc+O3LIjxFi1eZL2ZgXRiJ0YwdlG2w/bilSrGk73EpoMSzBfcMNZhQEsuB
PJY6palBznynA0JzPBQHI6/7MftcnCha+CJ9QqAl0Nt6pqAAw4AWJjI+8SDhtDLMYtsgKBMo8MvS
vAeU7gXu/tdtgYvUk5am9RCLEnlRhI/cYNo9BytGS7HNHQqN9cwk3/g5ML9LXX/TrmuM2tl6Mb7l
4yjjQoGlmfixVhuiMiI1phxnFAPsN9V2BKH+7gP+AVVs7ltiz4dnZ0MgZfThlRdilIISkXLXhoyP
XbQexVT+54L/5+6f37zL7rtOmoOR0Y1rRVuXFUqxnSKs5aX+MkkUuehjnZvyTgQsaDc7EauIRPt3
qcCmr+pAAUC/HAWOtGopUQi0QalPWDu9D7fTQd81wZC8ewxKzNH2Rwzkmvl7xK6yFyir+qqn0TpI
+SY2I9yOLPLLnCMTuEeHeYp6RrzZJFTjfagOHx2OqhZlYMpdwqBQbCEYWx7Is8IvjZlQEKIGPDyc
Vb4WG5o78JS3szMXn7PCF5kOU+mwZmJS3EYnDSHVYw+AcR+n0/CQ/OdkQ4sTsPQPERgoFXtAY2pw
969tXa8tz7WiTJOIA5H/42xNvQISkNm/TPcS6XGwyJQ6N6uYMNXWPmyGoXG0x012aPKiYL9MIJ/V
jJfad8qQJtFXYrwwdNVDdN2B2sn89IynzgJMH0NkBjVdhmc16ptsXOSn61qFrDmVLoFukGItQTwm
FNe+JIH1g4t7Ogb4SPI0fdB0OFTaNrw3/OSidLQohUFp4xHtEwCPTC0rJSucp5H6r6MmOuME6ZEw
JC0PH4XLlzmpMe/76+ot8YxOCMLncEC18R/Yu4xUMuZ2IWglGOdYhcRYvmwCuaSTQo5lDO+14fC8
6gFoURFlbPmn6YQEFeR2IMuZe8DaiejhoTGEafB7XO+p/CZqy1HEHAWObfyCX1fKLDB/KF5+L/8W
E6K+wnyztpp0Bqj2jqmAtboy08ZESKvmT0j6AwbjmqkTLKQFhXSoktjw8LEM/dTpFp/xJ5orpbQP
dSMEfrqXcypngGWvruVGMOusO6sclPlMgzdqRl42Ls4M5RvwVhZje1wTSfpfPjJ7Om9/dsSVo9xq
Ij1bgEOD//VxueoNOLMIs/TzGhkaaF4zwqTCFxfGBj/QumRqyje4hQ42jYfOp/fXLbgkDB6kDAla
n6SYz7zajYeijST2X5sFkXAacb2Iu4XRJrXuSXlZmxbCHg1i0IS9CCHva5FytqZ2+NUj7DPH3UPX
HYKjdnOfm0CTwXSI+2IvPw9z6/LtYetS7NrYaKxIenVGvYCKOgKrvQFhv3eTCcnSfp6v0VFA91VM
qc9Bun42FZT6oWvdWlVJsnrBLVYDZktLgX27+3jgsUn+iOFop03mrPK8d3BV5NzAJ9HlynKT0wZ0
3VhHWRZEgRsFCcAgCet6a/loOugyUzyzbWwvittCuEMWKslQ2F+kWWqJiwGfVB+thKEkzDC0h99g
qT8hZxTScKE1rJeYWNWwOarQK4OMfqFkJWAp0sAd925uRVqHQ0KjhAkOyPKAHWUmiCh/hu8G8VYo
Pk1H3hqeAAi3OtrdtRBlgmDeRWlv2dyNP34fudggn6qN5k5j/0NCR83AH8lgQmkoLb4Z0uqBbDXr
8Zie5ZnVU9C5s2YprctLERnP5bsh5X5XGLmiojf+a3pTzHHAhrCTm36bD3PR3qk9/Z5Kkf2PE2fd
19qcaQcUUuUgBj2R425P47GYsV9TSTGw3eRJNoeEhgW0PcZjo9rsJTEFvsMfa//zQnHnwN0GlYmJ
m70VTMPk4QlHkRBnsCexaeV3qd8Acs2H/pqRw9F8bGJclC84G3hiFPrDT0Z9scTePiXZcVsKvrf5
MuSaSF+pQEAKMc+r78dXD2DXsELmkGN5MOEjMl6eXPdm8XBLMg88zaiGAB2hr+udR7YXg6I2nte0
0T3MX7udpxGagWWsAbhS2E2McfpeHaMWXf95WYbNIim8fXcQZVu+UYqy/urhJkp219rQuRErnj7B
AV2y2v5uq0qBn/SZKTn6Dm06tBj3Beo4Tq4K04VDGLqqsSeCHSwieoOVzp3d7hy8jaztqxjDcxJU
kxJHVz7iJLqqt7P8BOqDpo6jItPK9W5XPLIX8BGGvmCRwzx8NJUpubU/G0vjOgcc42ZV4jHxbkXB
ZNDKIWo6OIS+ZwWFBPWVhvtmcwlhuHCmRCm1FxDbmiTD8VPgx6da/+E8G7S5BMUhMOTQfBnf1m4M
SGCVX22yYrax4shwJSK+OlK0F44AbtI+XFcs2YE7WkEXhFth9vJCQ51sDIUhftMzQAkPclTN34Mt
AaypsYsnCLalUggZfLw/SEa621COJckskXv/kxjE90BQNzjaGAWrFCFY6pJO17UWY7dBfGLe43WA
ahVRj0ajqQI6hH/7CdGNst+qRXFD6zzyZABD6yu+dibhwIHG3h5O6l78QxQ6L5aOoVkOnWWLwc6P
1J+A1MKlgPqt/2tzDsmYVs/6wARWu5mxEe6K6a9wdftLBr0xzh4BWzjfV/WXfF9aalY0SsqHPPai
Ify97GwLRv2aCxFhNwHHI1lcQNbq0rDrm9UKeLHKA8VKhHcAPS/cxjDQxBjctC+sh4HKPQOFuMlg
RjX3L10OyXwTa5Xo+zHEZ0cZj/drdCLXu9vJEiXFbYFmFHeXwGfrQXdD4w0oDJYP4wgeIAwIYfUL
e5qZ+AIcuf8y0DqoS/D8kjix4MmLqb5ffKfOQv+t8NUMbtYX2hyE2GVDfrXNnkOeOl/ALR9aTfJ/
fEFEG+s5IpKw9cE0kmoEfOET19J2nyavjp6CtVkEsJvO98DPG2Ci59A56IGjsZ7C9jpHYHSVFQQ+
TACZamoSeboFikZZYAyxYButkX2BBMIL1/BWfHXJaC8yxeqWpA9tOnouIkJXqbTOMfy3cyzwKyhL
SWvQC7jFXrOZKKlTzofb/Krxmq8MqNJusklh/cI+LGtDsB0jVBMBbQ4KbyRLQxv2c+ZPrfNM2S1S
2cYMxK/kIykTkEhmcT33vTrQXg3U/MzPb4wuvYUNNymODVozzkts31zdCIgQ6BaOwRIYgXCBlWCW
sVQOEGuSCYCqDPZAxGg/mt7521pSvAExAWKbxXyy5ebOMgLf/mT4o597YPvjBfPYcgKujrBfOq3b
uSSMMfkyUDY3xWI82K5etw5A5fttL+gTtszFmYiz++Dzg96Zh7lug/z2QDzlNvRuM7duQuzOKWAV
V13U2X9245yX7omO9soggjoCmK1OuLf/bM4TMr/rPha0hJ6CCZbBCICX33Oc0XpLwWvevkOTx2mM
rGbwdoZvlpaomAv9d02UlCH1heFe1lM51dBX6UwOh0HRP/MoH7CEgvqbV5p5QpL7WCS1uebBIy+0
cHTx091u4L/B60Zq0mTV8kBny5mzSL4JGkPg391UtEZIJa/puVyj43O4Ib0AqzNzc2cXFglThRzU
J7yLhA6OS78s7Y0y3tMsdayAk9HwOJRPsgZTB/HPEG01GlJyqWuln6zLGI1LzCYbdLO5KYYT2TtA
LFTdCxQGwM6B1IAHL+42y9YrX3CZJGWXqYeIxTpbRMrw3z1uLNyZDZyeiPPm4zA/4VLvs6MaMJIS
DWOEOvcqL5FwSazM0HqnR0C4wbnY9yBxIXqAM66DiF+rOR+HTMbOsPGArOkOJvciYJd7mit94snf
NGGaLi6+Z1O1yVxo12ZNCZ+YsEFCMmEGnMkAVFmD8m2YjiHlRrRnKcswouCbBuFc5jnvih6NTgeO
c4M7uRK3+zXe9+zWwoFenDSxcgzgSs3EgKssUGnT7MWBxKa6nzp7FZr2vUucVIejdw3G5qeYCG+J
kPlFqjgwHzTTDH9MZpT9SErCZIisdeKIqyDCZ8RSqRuFYeBTQ631DXOxc4P5IYNEdp5NZ0YMOuPz
dn7dvAKvtrM1mCkXWOkq90NjYjb5dfErRzKLxsCbXUlWENccbHbmKmeG/fvNnLhmQN0jM0q4hrUe
Ygo+O6qxHBus41rztjuYbAhRxthRIdv1dzSuV5Mifb0ZqeiDzQ5ffA8mvHBnffo+9sFixFKSFWC1
Nn8FgGgRz5K3i6WskPOa3/g+U4tUvFW8Y4YdHdUmB/rydRnH5sLekS1GiT1W7Ti5GZmXEkhFOgpu
Nup1peJcSAVQbxgIgQ8jUQSZwxTz1Co0ioGtbwKjk/iEWFeXrrA3/dIoaEKtT5IZFj8jsa6FRr+D
J+fXry98GpWfNvHKwW+j4SztIRzC4VIer89QIMaPGk0EBwQHYzBvpNKxMwt3uFDAZXxS1w5iJc6/
ExijO/3Zb60kI8ThHpgIJLjyvihmcUUQfqTa5hlOn19KnPW8caK1FFWQ9PmF20nuh0o/em7WykAM
zgOMixNZq0Lhpkk2seBXWU0gwoEoutiqd0Nebyvnbpz/floQsmDb09LAAwXcyWzJaC+5V782YaFT
yiK8qRGKhf/iX53V87uVrbnMLdhlieSX2xoCWfdroUxfC/zaRHZ1QNtLRoUYRo3akcE3Sk0Rz1Jc
viGv12fuZ+JGxgiDuw0fXivZ/H03CEdQmGKEI84y+qPtrhlQskxmMUMqFVAdonFYmR9tqVV6EOKR
1GHxQrLUe8mBQTljDga9BFT+II3if3LI8rZCww8SMh1xnQqtVdHvY6neSKQKCdEMYcdofZlvebk7
4bo7b+gC42NikyggKEgtO6OMJJsB26OYnP4pdcbc7IlPlIZMbPSrXZuwpduTqPnvvbDoFcVsFER+
InP+fN/OS7GydoXBkhNGI7CkGiIvizAKEUfB/Z0Wrcz0EQdd43pwZFNAeSPNUfhKUGBqYvn78qAQ
efz3h86QC1uL4un6qY+OPPIDj4nv9lXETda6W1CVPFMeWhbbdHW2sMFFd83PZsKNsW4h+plWCevG
4Ke8JG6VCub5uAUlS9VtKymE5wXTdcF9s7SFCU+sde8xz31KNwHrevBCYZvJ7/sCxRN2uVo+4aHg
d5ZryQt9FHpGdLG41P8nWhTXS1IW1lpaPWVPOslns3ZuM/eCeftfq/AU00e1Mb7jKnEtmlDuYZus
fgJCAa5rXx2yCtwOxd+3RZ/FzprruOZJzUfRaTO5h4Z6Lwl8kPHk2rTz9nuEzrBbDbzoeD0n7Zv5
UArDwGxOO6a6Hm//6i7PGZEbv+rWUgs1jhX6/kR0hYyUmIlabhnPyXTbrCDIaOFANFfRi+b6hazD
oIP5bo7T/6hTwJZRMjap9J8ApC6USkQdL5ZCDhNpTU+fVFL0WOqiyxi+IO+AOD+04rinS2orphwb
5CgcQtVas/gIl7DHHyHbaTexBa0kwjPa+El++eHwUkqyEEvBpzL6dzsI80738QTHlQcU6HU+J66X
KCYTFhkxXbkXwz3bM7QecCnx2tU8RXhgDd3qaP4nbnVwIPV5fpeDzzVDATHdiEs225k5SwleaUJD
CbNdF7H04XmXkVriguK1a6z3CB1IK58WbWVvF4cxXQc/HeyDOMLJF6z0smpAL/kdngGIWv0Hj+F0
mBwIosmFkYVvB5ozN7xKbVNuYycAoLB3mvSe0ssRnzCqacap0L5cMn1WPWahhv4ROOpHrq8pE4Lx
v/t+3btsmt8ZxRKsGd1FAWC4oPwYD6OwkBF1VO9++b+Ug5yEkNpprAW0E9J6BIDl10bfBeuSjSsV
DlHNZEnnKChzv7E89NUnrPM4wJ5IiK88a/1u5IGb/9BxuLAV21t/mo0i2zLrjmXcLI/LJs2bn+Se
zuC9GTk0savUiduKArMulWjJqOuo1AtT76wp7mUuO9Qqp0CKT45vJ99RCh552p0101H8ZVn4MOhH
eL1GW9YttEj10A6+omtZcHjNgu0ZAIysDmaf0s58ubf0LAJCC64jzNPCB0AG3vOiNa/2uk9/XXfq
etQ0/gfJCMJW1sroJ6383D29ZYYoIKw9z0SEqIwjkfpo8yTCKbQc9KAPGC4hRDqxtfogCvmMvtNP
hHX9K5z/NlTiHxOcD2ZgZf9Hq46M2D1HUJM7AUq6E+idYJzXtks1uArO9Sl4mOWhjz4R5JKqc6ka
eRQanu8z5k3VpMjTLyAiIAvVqPvVmA1R//cO9/3LaHOhRyrGfRGDiASNeawVhL/SFulcOU7pyfaT
YLpdzIn5dB/EdlEEWKNEv1tSiFLQr+0osBdiYYEjQjYH9ybPt/ekBcGdgmV5p83jrV9g+vSRWUdG
7s+66flUKy4Y9psvIWFPyoZPBbsoBNTQpzEuPsDWP5pDjDkx5nZi5mB1fI+ua6ZBAV53KNQln8Xf
K5QUj9eFoZOoJySOK2RMPe1mVOj+k+yrJ8is0lMiAbYM93kYDJDudHGmw5W1wBqvSdHxburWqTOk
fi+ZrTgB530Me6U7PmySWDmwOCYMTnVJ5++SiBKcLjAn/WXfkAgbvSezJQ02kKVD1PfJmYgN3Olh
UhMYyw+1GV6ia/QFnUXY6jSVsAmphFwh99TPpjnYnR47VHe0K3I7VuucTNobPg4b+QCU8Gr/mmR7
HABgR+p1S9JwKIRIOiQXIZPV5fMDQrA3S3UKDZZ7bqGYCkeaPNzkjtg8iPsCo7F0tARy4UwKE+CA
MYloTDGad1mwTz1o4UC+wGourd8DpEVjMpzU48XYXm2pwuDGChr7RqBCf00NPxH0RmJpHG8rYPLc
utv2uZQUBQSZiW7gF/EBeUrv14H4HroTC3mVzxGpjXxJF0B4YaeaZMdACFES1RxID3m5QwuqCFHX
4dcNewI4guGgXKQtiKZoL25iKkOtgRmqJfYEwb2e7Qp1fvZ34t0O5lHB9zmT66qWAeFHD/6R2ESN
wsBYpVnH5+a8ByXJRMPlVnLx6dYbC/KuvogN+lhWG/Y0Pm1xbRbvpfJ7YnmLUgRtrZsCZCxfYvst
qQCTXJwo1WXekY0lshKUaDRswiwjmBOBdSD2cC89GhDgLis2PYvUbk6QDJnFSsmd+atAyHkswFfN
8FL4j9qlCUQkJ52/lXoCvNd5DP6gh8omB5qKt/HrXhNSg/CSkPsQt8WHiyLbpS1/TRJSEXWx1+MN
i4Bo1jOVIg4sL/sHG5ipzGOXmX2NDmrS2Y5DeDfGBb1dkP4+cVcq2xNAMstTSc9EyOaDDYQyTfgH
/MFkr04S2XB9F+S/zGViuqj773F6NJkQdEp1KmabOan2aHFAuPnnwmUNPxSym63odOKNkVJ4IzgA
qbyPf7l59vVHqpD9tlO/ys6hDG8Nm7cF4VkpNa2Jz1Pq5uBYaN8fr8kIYn1nnUXJEM6EcuMZ+0Cm
VESGqvOEO+jIhiGT7ITiATMZ6A31jHlro9EAzHpmxa37OPsYKBVU4jKNpwcsuhJCSxeuMG2W5nDa
abTeZ6kIUUIikzO4RrIRpGIcJTbQxN7LC7s7XpFcihSAi7wp01YGqpSdjT9bAqJqgrpK29ucgOHs
F9lzRXIQnzByvX2Myx85CvWogZqZk8/LkmdHmFZ9SRL89pkmc6FTOREZHfi4nx31rcBmkjP/YzqI
ZP+h+UuiT6wuiTnAonLUwK1wGQEt7fwRtpe+hEdb84b2w4ibWARYMLhMTI6Gx8XRYKNZkAnPxMRx
lUJt41uTNb8AqErgHNrbTgJnGBcMyQJKGAgiPyQvzAdfwDnX6QXTp0Zv2H4qG6ZzPilqcmWqxDCK
FNCRG2vD6HolhNsyioc5ZTa63WrOTUtfbmvz6dKyqKMpDCijA28MCJv27Bd4tRwLH+OtadcWXMoZ
ceYyh+0xJLnhHEG9gg4kXK9PRxFNTQAOykwefia90QSxjUYsf1edR0VsBu99K0oWpziA0bH4kDAf
hj0MO4NSQVHc/1zuV46w/BWTrpvSkEm+dw5+PZcn5MQKdm5eWTd8YG53R2Kqwey6FYCGg0V4ZEDX
wGa/56QQdyXtDw1jtPHWiXwZ8TQVTiCrVP0/L3WmR3UVaSVOrM/FQljI1Gvd00oEw7nxl5ChLEEf
Kt8dzTWUSauzbuxc1za3Qt5JFNHyfXy10mtjoA3W3D/WBNqYfSD1uDLf0TcPKDEFwcTZXInWbwmK
8cla9PHXE35RkNlIM2yTG3C7fYfPL8tHr9RGc5Cssy8NNEcsgemCH9O5BIzfr++YbqnQT7pGUyx9
KmkowFdH9NorRvGTAIVnJg2FbMaeqBWM7XoWZy+ZFpj+ss8Zk1Gw1Gtr3jvERt+4kxP8N/5HYkW/
v0PET6s7xWCKYoQzK1pp1b33dncv+1squZ+fUajkeRPzvxHVmR+foCn2OE2mZtOFdwdz9Ys9SBpy
fIS7FOlJ+NuJAwJ92PZp3XauxIbpf6nmCt2CtaIRHqF/2ArtMFe7kuRL+za5mR3GaexJIjA3FBan
7kkUsLEkGjetbp42RM9S4lOdXj401xLTxPaTyt+GejnW3D+b4zTczQK8YpeH/wFMJfm8d/mOeBNI
rYyKtsjPdUCBAfX4bsyx1aQdVvxkrBzv+IYVj/daiKGLu7hLIoJOzOmuqCZUemLZKIzvVAuMlZrm
6EpzkoB7kUoddrbD6Cq/XkXSwSC5z4hJWQ6+jR8d+Jwqeml+b/oDeUmN/IILUkx4ti5Ty9Kz8vLZ
r4OLsdhZNyYa0mXcpMUMHaxk0lbvlb9pt3BcR3hp35KNoC/QlhqhAfE+h+Dt1hEmg5bIJgpwZ5B6
h876a0PTUIEDF8ezuGtFXS26zulOpleXW4gFw+R5GeCfrqziPeY8Q6xXSVd5CljLvQKDUfywjUxG
U8WlWWGxMf9kEyxap3T7Z4P88uLzqyq87ur3YmuZZpdbG9gPB6AkMc7gpIkhSHYo2q4zucLuOowx
dxa+pLIAFKhMIpzWwPtoYsmQP51usxpmlBSCggKQQXvuL7pLzXTPuTadiR4GTKRecD0sxab7yXZX
K1hC2hNxuq5KDukPuTqtEsiQjO6u+oW4scGj6hm0BJszutq7+pcyQH+rHFOLntOK6e+ri3c0U5CI
s1sEIFBJBFU1Wlddd/uUIF6FfNDxZBKSbfYeiECsAPFx7VBDP8wqFbAPzwbWliVos5uCLKUo57M8
HEbrl/g/T9D+TGM8k5rAUateV/Q/nbzMy+E8rep1YHpO5PjaEmJIwZBoxJYWcAksEJtUuoF/vYpK
AqzHd+pCaJDtKVDrjRuZiJIa3wMNN0L6iYDG/60cUVJ0Uisy64o3WxyMFolmlUvN7/vpmdyG6u9w
ghH7xVg22raH+DnjlIquOJwaKqG1lPwh1c35WWN3qyWM0c8SgX5C0GgOEwV0FugfouqwoE191bL6
/RwVSSE/AFNF8kJHO78bWU+sq6qgOi2sTUHZMVbO+VqlhvYPZBRoiZGlKC3oIwOM4LXZSaVTIqe3
f3pctBiYMNUo1pHvqq7Yc1RLi0bmlGweP+GebRHezixVGYSF+/tNDlVQJEyWmWx21Kt4Gk85EaGp
f4AmpNBrvjCRcZREaGtOBnQW8XT+4zeHZeIlip0kkNlBHLg8bNVBJstG7YYnxSWAyFbPTDMTToK1
wDr9oGeO0neiTPD8hpd9NGyMI8fFRQbzS/rmq4ikRPwNiGGOvFTHJvYMgs4uYWw8AitVRqCRNdDt
WxXs7xxa1Vc7qLu0jYhqyz6GRWcEpPR0x1dkJiITj7us+diaIheThH/wXborGenvJcD0V2uAlhSW
DpnLtOjpfMaJVxkQm17ef+fI5EIoAyWFREZMjo3uBV5H42T+PoAIxg5xyP/ZRP21/0fUOO5UmNAH
2v8Fc3Ik9p4QdgPAQDkhInZAh3D6gjK0EWdXZrPAqtv1UcokN03jfh4562a6RMHVqc5fkdDVi12O
eozxBRI0+uNEABHSaAjxA6fy20mrApncKTToNHOeHp25uyT9uMM1Ucxl0NXglNstckxQpY4z5hhv
0ulqVVYzCp5CUG6zooun+Z4vJijJYw4U6jvnLt8cyDpXNIXSgHMCPYlwbE81qUk6JhVRN5Ap3kBM
yP9apYn2Bz/2gZiYW4RPmvHV/Eb/GWluaAMAGpCgBb471ZaAf2tQzQjRjY44xVW6xtchCSjWoFDS
1xGT9cEJqHmkN/cf57p2HaG/keQD8eeaBKSOJBYsN9jYc7+GW/tVW0ZPV6GN6Sl/GFsoy0EyhiZT
pX4d4GqLOC1OYZmSSmA+9Us9GaH6tJ3QKa5/0xJYX7x3zVZLv4iPu1ia61IK4AixkhhGuwUDj92o
x/3F/9BpNZ+t/NSHC+/eMAM1M7k1fhjVrMMWTgeIRXC7/nKHAIcwx/398DTJtPO1op8TQ7Lp7bZK
zwuilw0xWwbcpVuAlulbLSDfvXL8hVK4Z0WpWtyePIK+GQ8lLfptTPVaGXaeSjqy7kjfDntOld6h
rKk5dKncDrvtvGznXVp8ABZI4zRK6ieHr50R5nQUt3nalb5Jz7PLxOPNeiawK27vmh4A5lu7hGr6
fkVXDFMTCW4aHIay5fbosPR6h8AOI812MiUyYg6nJFcGJR35atntM8if0glBg6hEPRbFV51VLcQz
j5VEdCRV0zXjyJnQV5THM3VmlHJPqv7GKn9etJS8hvSa/1k3157cz/rxd8hNU6pXjA3t8fyHmFF/
J8qOlyXwmNiHL2B3BOX9SBFlz/LFfsp5EVGv+1B3y4tLWO3kNx6Bo+oI193m9UxX5N+gryNzYiD6
WItoNdg0VhuuI9zbDEM5lRRQthSRSHINFP5OENtuwbg0ewIC1JbTXmjyN5Ts3IC8wgWH2ZHwiMzR
IzkIhshvOCUTcV68D6+sjKWraUDtt0B69LfcTVIoqic6lkuqh8Rs5vLQ7w+4/PL2jYchKpFqiqVh
1NJtHTm+SZqGLQZbiNJDXxsBti/6DzfxejQDconHE/5NBlmak2n99pzuByWsjjIYUPhJworSnyBl
D3baWOWz96g9CqMzuc4jkK1+VtjL3WqWdkLeH5Le5fqogy6iDiR5j0AiCFdHEd1rlSBoI36a2F54
8itspU70U6ZTaw4a4p4c5nKOcBvIu3cuIIGQLTdVNgdrj/WgoDU5CKhnUGOMaC1oiTqRBuF7400a
hsrOqBqy0DOPvxLiMqfyQN8gk6OP6fBiyIX10JvYUrOWwA2J0H6zHJ8fY6mDiIZNgOvTyLQRY8cO
Lluk2qCFEQaoU47WwU9iADcg2lCAhGgn2L9RSvWKgFQvdNul0IZzaFqzU3zjre3d4IG7JNyaKz7O
vjdMogFaf8CL2W83Gp1rrU2TtNuNL9b3JUSFFERPH+jK0uHAEV6HreyW9nT3qREBn+GbVP+en2vb
GsJ0sxTxGFJhM44FADPosRIJnblMdqBn+9W4lGqIjBrFjnCgS5AgB2Pe4814/pVwTbrOxU4C/VJ3
Jb3YF2GLbEenz6LjtPm7UwT2ft9Mo2TDfqtUOk9z6AHsm44mvHfi/6tu2mmcR64HWnU2o+biVlIj
JazkFd+oS7V4iKDJH+tFTg7dxjZe5LXad56RPmeOpNMqd7ZA3aEQ8BESAxcZ/2xxONInCMv4CQYK
W7MJAnRkG6h8IluEzyi27u2EmOQlHgG+yzIMieiNYr5DkIVh4cBIkPNETgG9q/uATnbQYZ9LLRw5
XfQtvvWFnxrMt1tD4a2Wp61MdGCjWR8j/Iw4GLO15cu6dNIIP5PDpKyMe6IjS2LSYItousWsD6Ms
qu+TWDv4Nje/ySEVdE9ZjV8TX9zk18YWTh2Y3jEl7YYsziQ1tVz/0Z9y1g/OCp2AWtirOyQFK1Fa
7tLKFJ0pIcrPi6sQY5JejQd05AqS37W0uCCpQSkxZcUASDjvk8AOYlN/qNyimCg8Wg5sN9QaouqN
2PVSLG4yAjsdGmtXRCpO5K/T2tuPgB4gpEPGFamACho0q6nUTjGMEjCyRwwRq/wXxwqwVumlCF0Z
2QCtXyKmQvW9nF35m6vVtz1125gyFbUbKnhtE3Tyj82udr1SreW9ohQVjp3VZ7c50k6G6Ehux5qA
9Ix6uDLX9chNXHTtYh4gvMF5mIlo3Facavewc1Po7rPYHYN84sAyhNoEw+lYLqq5gvc9DYWy7XNg
Jca4VLYekamvfanZ3uSP8rby3wM/ZJ3MAjlvAUGb3gf8LlJgtlNcA/epos4f4FOBFoCejWBDhups
ut4D//ajKbU2UtXengPevc92/if4Qim+QCDzTPiZ+xfg4CtTYPDHMomnirK487SjHEnKGEKNMPbX
NMwgILEzYykFbMBJkNUAqzfERYPP9gNHCAihZ/IGEb/wYy0jMjqQtxBz7MeXUcZ0fiJm2KChMhJj
46nL9MfcR83hneUGLTFKr8tXF36smjnmNhUGimhL6n7Ps++NoKqm37wyTKdqd/5SjUPDKFoK8TBG
lvVgVMp5Ednd6E+u9QTeEkxiYSpG1cxCXtlUoXhc9HHMb6PlKpsgpNd7R1aspPpOe3EvtToAYyBN
BBMOdCbYFOnrMM3J3O04XC1tlGRJkx3TKPubmf5WpPXm2QnglYz8lXeLFw+3+MuJiJUKO196HtwB
24vjKqfNVtDEAX593NaxL841cd7ffxpag9Co4YSmnQ7QNQrdrLIQEDORbrfM10PTQKTs+DE2eJGh
QRJPy08aO0y7x07Xc8QWFMUQEo8C/bbE+xxTLJ0/LllhziIyp7DB3QVz9V1pMvbgs+sGFceQDtJg
BYcG3o6U78GupKTvj/XxVWjYPgpD7Ym/9ZnYAgfGcuCcEdld2aVikNPKmSDk3rQgWOV1GjVc1wAf
+i9Pdt8q9YlQcTfsfxxwsVKybu/q62ZEwq/poVSaZJyBh/baxNwFeVfGuR0nIHOvHuX9oqappKE9
xyDFcspOTKkDNR02rOHJL6v49WRTVz/q87ptcFeR/dcDEKpLHla09JACSiFaXa9BqZqVp1TM9Iz9
Gwwr6gqSNVwiSEe9w+73c7lfxWl+S74wJfU5joDxPYWXSDPfaxh/QtD4qcErFpah0p+hpj7pYya9
w6Vm6UtfMr5iw+W8y2btF68obA9NptDvVKNhN5bmotElL+gfjeR2ijVWkJPE0XP8XgANYODFJX18
iCh0W/yDCERIqtXCvb2pIhuTaYj4HurKTWwkfcelDExHSIIq70buB5k3hzgbzoVinhlkxvVyj+mD
kx/7hxaYXdXVzAvcySAPRPapiXbBt2sgKB81BPOUxNm1YJcV2IX4bfcQNNFI9Fo8SkzPcQpFClwf
6QmU31idnE/qytk2HlV0YeeE82LBSOezDJldTgHALOgXwM2A0RIFCS1hqM65OanHvuM1+/3ryrmv
rVnwuBsaL4OXzBnU/hDvmTUvp4t/Q1lAGplS1sdq8eTP8ZEiLrLBvHJnPH/vYkHUwEglsaOiVRto
JIAfxlQcBZmxFTRGNggptKw3eJvAAbtKt8z5OenbZPkbKZbKpDb4ufpfRb/ePauQXmclmm79/kRQ
vlv7LSkzM1Aut2zm3lwqv204rBgIPHocgbxmv4FM0TwN5HhF6ybjfCSSFkaknqMnDfk7hWX26pZ0
7H1PuxUQ3YeRxW77PA1h8cr3IaPlIi2FMjUV6bMZkMujpnsrzFkIhb4ZiQT55+GZGYe+OJtgbCeV
Dsxs+L+LIqRFOuoMwRYoQYXq6Br4myWVD5r2idfY+1y8+CJ4Is8UODQ7OcxEQpTyuxdYFNTQt2NU
OD4Qhq30AEYJUlSooVb1/rX4SxLsARVC/yMJqeEoJW5nRnadhhZ5sfSGT/OVGNJ7+x2LtLkccnou
7nQ0Xrrik8KPw0vzelQ86MtnlK74SGCYb/qX/GyLv11q39Xv33RRQNeBvy3Y7MRdggjq9g80y3Hd
VXdT5qBMNfZBzwHeaxIfvs7DORnAtP8w55SpnFiWzBa2WR9Ht4Ily2qY/Z0xxS5jzja2CJQiANk7
PLtOQR3ggHMNNWdDO/T2XTAlTo+1Tqa9i2q3vg1hBt74kgj0KeYda+y+xjw6hBVqYdGPSNPGAg/T
rCc/F1nLLm0KlC3J6tdaaLPO1OnyQOW0JCudfhAhDe2KSsD34duuIkz/okp4WBVkmgtFLGIKVf8p
dtTF2g903JdkT6Yr/zZhDKBdNXEFA5vQMWgPgZ2F0UjEw/Hk4AF7ExClj7koUKXwQLzZP+H8rfp0
eNSYEXKfkGvPS7CSnq5d/IU0CLJ1iLViFoTcY/ezlyEPXvuABsWCzSNteYbcjRamsujrh9mq+dQa
yrKVPqJTbepFosvqAXGKyYKMCjBALox4KQReH9YXnmm56seksY8j9Y65eqngMxTlrNwndG5Ya1n4
e2F8oXGdDmKkyir8+fUvCYsQqf0MH87+jjqb3oz6ctoTAjO+jeSG9xsZyb72o4DMT2EtcVqWIKxM
A0xM2v0y4yADXNVzds8T4hAYUKQhimQTnkD0KDmkH+/ZkgfuSzd7XWiRPTG8kwI+8YNn0vjUeeFZ
mlUKwz+ZM3ywUlrcAo2RbIaJ2wzeSbcNEC96t98gDNy9InTiU2apiGIvdkG1L/78JN9pG0S3NKwa
O5K56Ga46vy49oSwcfcv70YTbsnXefmKNb92MOoPPOmyfxTnTKek2WSPdIPMBXw51T1r7xbnoALT
fN1nUWbfzLtiGFDOgQyIx9io6gLO6Xl5/fRyz8+sPOO0918jd+UiTERhrzmAlB/imkzJL4gHKoQS
RN6T4yHnLZ45GE7GdPnbCaMfb8RR55mhQqOtJA/6ClC/CdpT/1lKFQDoCUUlXmc2EiJ6Bh5nT7w2
xd54UHkCUTkMwCRtPCcUjOPq8gyPgFzbj8+BhTKBd8pALOcxYTqWSNLyO4FRIDRgoK79MyWtFgAA
rVAx1tHJEDhQy8lXw1/Mx8CebO+6RtHGNFFy3H+AI5TIDa81TcLvSp18ESNUocAasUCtS1OMGTkG
cq6RlBoNJCg8rJBNo438+rnKzvxfMSp6Osoc6Y+72YLjvLu0WckjTyxQPrptiIw2AkLh9g7pcncy
TltSoZg1OwX9QOW5tEgKTHJ8eI/AlYLAU/e5jqtmcHgJL35swZEYtnxX2GbUaW62//4n9jv893WD
uroEUv2B1KIPmpV+zLoY93yKX9B4b4GSpkApuWs+/d/oAH0A+tFicF39gzeNQHChFKCA+8X425Pe
ohzlwE6klXynEnS4j2Twtjm8mHr4Q2M/yfZr26c2YhoE6bvGznF0QijRbsGglntcr/N3nEIu7qK/
CPOZWYPssLZabCi3tTb9kVLQCvb4UTp5BeinJeUB4FPjUzT9lrdVJk5UVM0+qa9C/HOAmi2RHgGA
YMhZUota4J2AGQ0Lu3uakKtGk9zXHkPnY8uzrnj3xzTUeGnFJBoAqbiM5MPiev0ti6MFHDILUCMb
xT4yu8FFLVvLiSKihncr7v3Z4GxsHz2vvVVW6NkFzwYegaGVK/hg5hLgkAf7xzYyGuu4525gqykn
QvB9y3Wsh+T3T/XrSLn3P9vpk13ChM7y89CikHiT1ETNqvwUOX6/IeJK2SUDaJZHt1q/UgUZj1tS
WRvEEqkXuMgIM32llEe7Bhgs4+cX+qE44S67tvxvUG8FpE2J8eSGte6lGv+IHZRg0yTLdEAC2k0s
Kw/C/IzZaLV8R05ojD6sUlW1XnyYfftftU2MrT3HRd0zyDWIO1oAE5e9T8UWvJ4sv/0GHxsTubmQ
pzMhBa1QodfoK7ZV7wWIzS6T8sPCNTEzYKw2GVDqNmKFL9xpHpkKc/MEG7AiZiJFA0k6CQIfWWJ2
S/5BjYK2CVmJiHZNO9E6XhbqiR4KoYnJSCo/ySrjC62nehhSfdX2IoZ2WEFe7QrtAJPO05PEhhdH
Zv9eFucT/C4aC9AozKIvldbSe1QEYKVj3Ru2aQH9WM6ErwdabZUccXR3QxV1Brz4Gg/twA1pvBsf
ixLdRNWDzxpxs/L0CyqjHP6MREzMg8xywYTRTV+OmW3ITqf+QCX31VRY/n3sSHBFc4FAsLAYYSDb
cmPgPgS5ToobpsVlHN1sxxxNSvN/l0W6gZOd6VfvyKJYQ/YqA5rhOiyoZUW7KqR3sWhx/iD42YyY
yB7QDjOAlJeneU8hpAPhiqyeqL/Pb81h9au7ALhtOM7YbLA/FnY/2oF6dK6uiPoQxFY4exEnrsXK
ETX3NR2LSvSyd1ZjOmqImIPMQfHdjDfWfLbObOfbZQEFRRDTZzI0S0XTB3QIN9LP77BaiEpKeXhb
C4qepNIylyEbYCbpokD2WmbjMKMNJvf0YwZph/GsYhM2zP/W2TENv372wy8xIMFVe87Rngj6N99J
AIbYlestzY8ZdL2mU3TRBJy8XwDvUlvMHf4lCmQTSGaoJErKbPv+QRn5TAQk4FmrbNmX8T4Evpsc
8mxssl2Um8Bqzfk2H8kiOjECb66lCkvnmAN3Ql8gwsV3Rdc+TkdWg6INmWNQ/glwH1EhTEEQJv0d
WUH9BnWfqmO3uKVBzH49cF4VfUnvH1X+xcFcriOpduDPjSmq7cE8T3lJTaQhcyHJeH2hP0kMnuLm
Rc66rU1LseTS+nmFfuvvTI83z3UTchSbdwlzf1OUCUQpa7gZjdn9gat4t89x3XPZBitgfbd4dJcU
RS1xku4kOQeS1rFsQEl+dWWxogJO7zsIuEzZZ/7paDU63DISgSDQatptf43Hgoj5MX/3AA01X+Gx
s5ig2jfWjv9G7DsHZIDmzXlckoTfbKXWxCKEp9WamL6TYMPI11ok285808pcWOdPUlAMSsnfPmeP
VRASt91XevHKcsl0NygR+9Y9K3iJc4qGO9FNpAHoInjU8yNANKrpfH4MqYRULXgsCfwqBYnXVycu
Tv28sM3hdOqFKW7JoVUT7owdf6ijZNbbERZhh1oPQSuQnJlRAGEIrVEM0V0Q0h8ox5bIMQzEhpZW
LUC3GdY9gTioZ32YQT5Nm0XGRNB4Wk9V0pW/oPBN7VwzojePu1bDEd+Ju3+oJvHWKBQsOBKH+1iM
DKfPLawSJUkkMyziQcQ/aMrmON2KB0XjJmSlaQtR2YLkcsgEZLuiUop3WRm3ujaOKE11gU6K0Ud7
AWsUTMQyerke0azmJq9F5ICL0fjnXwBZcykpT3/X8RPtbAztkKDfSS0Z3JzD5NhNXKBd7+j0evQu
YhJD1D7aJhWDJky8hjmTEe9sa5XXhnGhEqJLFgzD6MYWOaPVfj/YBltefahBPnezjCyp+yqdqlRL
TQ4qE/61HXUgu33isKusgr5GO+4zEOOy95vpRsRbbeec625Z5bxaSHOoCSMGNkBzDhZtDlQNgGwz
TCUkJQ/uDeIT9oXuiLwdSY6oaLQJH1PT96P36vfAU8pmUabLHaQf79Wuemalulzj0G2PEk5jiLzF
1DRfLfg3Jhi8MVt2q2SrjRULHJ2KwQUBG3wOqeb9hbWSMaoNhuHVz2TADZGg4X8pejRL/TBJS/ny
tQs0i755wQ//4AK1dFFbIj0HUnY/DYLwCockGdR87nhmhgA8Y/WLysAKi5HJn+fdaRuGBF2lV7H+
zNnK0IdS1ivtRh+zW+zbw4nta8xhwn3wmeZaVWyK3Z/F2gbSy71ir7bLdbbFQ6AaGAtzSL3DJOun
JzokLcOhcvFjlqE+eIVfE/JPPlYEH3Ci6OYInf8wD7NnXGRmJM/sNn2f2QbtiVgDqPLNHq5mQoLg
xa0Jbu86AjobKqLmrAjJARZh/AitD3PLmGK/3lgAk203HH9HzilcUT42d/v65S32bYzVm/dBIkc7
TUEDEopICr9b3h2IaHcRSWWeZkHq4Mw1pGS+8VVKrR/nIddtZo9RfgulhcSVhsaC9lLCi3pGFGr9
vDpaVCIS9jRzT40axtmbD1dpL2ACMrUWVpH43eyGppLuntJOw+cpRbNYzMb/OSolCZhKIzrzNeKe
INaw2LRy7QjX3qTOIt0KcYBwE49wWHAoZwIygdSwspNX3WgR0YxkT8ZkwdVujfjYjzsW4VwOCIpc
C7SL/QJvoVeaPuR59HeRzdRa9XbL9ZjfPOrJKlGpKmpozllx1c87pbNZBOHCabQFDFssYaoaJw+J
EmFq3VpsaHZ+dOE2aZv1OcV9WUe4LDjGtcOdg71h3mCEpEp7okV3aivTL9Pu5J3FKBFW1wo+ah/x
1wRQV+IrAT1pzCxhGRvgN+fyIOcnJrgkrUucCsEWAH9WEFnu2fhBuwX8o1h9JUuJK1mmX6zAujOc
njB86yHL604prcB8Se9y7YI+0WWijoORnSJJ4ythMcnz4XNy4Kwd5UpgajXK9SrUGz/BKsgV7GIh
gR+oRVHZNURxn1GdtmGUu5fE2to3qBjip44QRNF+6n4qtDo5LGSI92fK0F4Jlv2B/gzl7kaQzDv/
eBS38LQf61CD+dV4inumdG4n2W85FGEyt4zbmcDXEILT9pOej2S4bxJCBZTNxlZLDrt6hRHps1WS
yGscDN0EWC4f6IKvvVeu4SNgVw0IqMcsW6TipQ5eT5drVedOH2sTRWf1I7EQTpP68cbIKsP7+9dr
03EfGmSqYFDLHIA5N+jEeTlirj8/a0ZhJi7EiPeGEAaLCDWiNtdpaZ6bz/Ux5z3z7M6vgezqtjHD
FrNbtIDX4zrubkOrTf3jcCK+lXu7MBRGOkpZ6U1alS4TcMp8Qm9HuacpcNnoCVlkXLVLE2yKxdDZ
29lZcqFAx9ocp/QcScph4I9PeIhOXHiSLe9eO7FyFSEOh02wK63HVWsVNXkJp2oO+KvotCdy34b8
XtD2SGW2GRiBif8LnTH3Xa+ujzbVWQpky0QSDwWk7Bwe9lk50xg2wwc9+ly8fejEtvtu91VbYwrP
HIMDsIE5E0OP/m1J6l5C5TlA4KLpwxTPlkDySnTzE5hi5gLOTyqxSX6CaROZk+eugm/+m9ZClbfI
mDW7IHRkN37FzFJR6Jzi6x4UHaKH3mLwBZWXNwc+WMUX4cVnCm5pwVJaVIuqbeUFOryA4MsQbe7l
nS/QRrIdkZeNeOc3PEHgyv6ZY/onCbR1VOEeMV2jXxT0SXjgD7nNpeqesV1UatoNUT2OBB9J4aEB
YCeABA0z2LC2DW6wKZ+K7jDaax+rO6cduydjIfheDjCNWpNXYxRfSLsP2AVVtRs1B7s3LgloK8av
/aWP3oSwt8e4LRt9NJ6QJADGiHfIuJEK3vpE2MVlxWPhNk70y1rYfMkSaNVgzWp/RbqDeFHzjub6
qldpTjZcp/8wltXBxlENTCpMfmBbS5EEEXD/q82b2loLcXyI30YqPyRtde+20tw3oG/dDt4fFJ8M
35SbO7z1z5m8RYTrn7N40FOHJrPV+l8eqG2gLrZJV+cr7Po/5ILkfaix+HKOOk8yCmlMneMdrPHr
3gXNY+5ZfHc5jMSf3SL5wOHSITetBrKP+EAz8DXHGFJIYoAl9x5nom8o1jg9Zhd51NzfymF7eopn
MK8g8GniCB9gh1u0COVUbd7NRjFPRv0quYXuqKeoGcqGEw1H+WaZAyhjzeqFg+Tv3ZErFbk0tONS
UtX0I209shn/+RxTUk58N0SAAqzcG/Esg4PrMJjYUeNW6Bm3Nd46pDWwqM1BrcfvIqvm0iPQefXz
gF10LQkwEpUqBuDMa+eFBCfm2sXnuK0EUOejydWBvIqfQhJx92fZSTs1I5BK5978CZJiCvR+ksbY
HTbynXMshyDQoAywFzrExEAvgYRbnBLVRMM71jQG+xyhX8W1cxwj+/PCxjYp6N6qghF/BrpWWenk
qUOEP7b3jeFn6l72hnZFgRNxinZQSAsQT53yFK2XqoSN365FsAPfeu/T66Tb/CMJAb1hS3xNlIwy
XU0TwGN5m7ObQY0Pznx+RioFdZFdCMsZ2LohTZmSn0Umf+1g9873zqFi8HGPO8zk6+KVrzq5qAxj
eKA8fz7PWUdfH/78K4/RbwTVISh1iMQvgaR/10zPwGd248pyW8/KsskQLIBrn9yfoqo0ovsjFE4y
BMy3tTadQJdtHs1bIA4phY+o3bkbvr97/ortxhMGo58W6X5e18Gobsxlpe+qZv2gdSMGM1Ot7vsT
dWTe/WQ8z2Dcvzr/5Up/Xbh41cz5F8uLCYmghayrFHbMbxyhktEWAptlYV/z+n9M/3IxfVjL//uc
4XnYerFTlsJ2rKPbjR9lx60an3V5uWlkwweJpSYhU45MZkUf/MQ87mdupRnA89VW2oSKVZFET6Vr
qf2xj2/5Q2gkFv5enS7Rxf14gMO2UgKSpC8Q2UdSCt3i9pJ2MkSIlnd5dp7WMDbIKfnuMSBobkrJ
07e+MmkIvmwYT4r5YFBbhg7Arcp2sUFvrghXwFpLydzcNMTYs+/TMYElixvx0qN4tfbl7K7OVWtj
/5JxiwxNb4NjQPy4kKxBCc3r8tlitwBMWm7Stp1/gAE++SfnehXOYJ+opYzW9bNYBwn4bSlT45+K
tlaShRcyBaL7M/f/LM6qTmtf1b/9ZguT5XKTgdd3hvdCtEl/+zOBC2rF6TBbPXtkr66ILMo8nTtn
LjUg30payxAAGttnqIpWNqAtqO1y1d50xbMQ81zsGNp7cdRX/AiYi9jZTWHvhS0Mdy0DyDW95sXF
jbcVnHCmID/E2R/qr6qZGbzyjHEtezx7zV5A9z5j2ysVXiVTtuFYBsdjqtc0tkRxxzp/9c8YVICC
AkNTnZ155dJtFD/j40PvZ2bpuVjgOdeIF/ro2Xx3sg0k6zzB4HOIGLiMoKua0Pbk0ZicPzDcRfTW
q2KI7QhQVOY9QXwSLgJGLpA05wJeALDbYJGbT+Pz0sLFdTnY4KnhoaZHXHgRRkyO//0IAlbjyX3p
7r5lWFP9EzikRiPcNjcLP8hgfU2yxYQfLc9eY+GjpEEbGOjB6AUHwSwev+r3cXtpMrzvwkguAY4S
eXDyMbG+cTWeXvUK2Au47ihd+eCF/zpmzix45C69DgiAN27gih9ICe7PKuxtpmUHAG19y1yl4+Uq
bwwFJ+emwWKnedcsnqcZUc1D4qdea2GrHWveyGOcZobPagTrusmVCa5AgMdsIbWoOZc7XTMAfTx7
gMsmllgIkhrWXc5UadD6plqDF3EQoAwMSoWh9t2hvY5Cf6+Ao4TLDobNtKo3DOaG7xb8cTijfqw4
rB1D+LkMsPye/OIqHbnrpAYwo+5vYDI2SDtZoST4dnN29kjQPRK8JXs7YlEMUV17g+sOj0mINhzF
MYaKZDWJQlzBp8ZAzTWZQLzR2Gi/VzKN0y6jTpX464axZTTTbpKSh6vZLWETQ9R3mMlKD5Ow4+fu
sRgc8KPoK46chplgiELBvPlm9lRzAA70kHbKIOqbJitJZEsdO5rojZuc2x90pCLObznETVKAEb4/
h29pmFgcXfH4B2cl8doP/smY4H2jk3DfGCX8DdkiF7Mp6t2gSHtu24O8Cxr5sc2scbFPLxz+6c7w
o0b60dvEhU/kPofXmmerZVNbdbIYo2+3gWWUpuw+hqBOGga0ZfsH+ZY/gz9oT9Gv9C+oeZ+S4ZZI
ZGxV3TN9jm1EK/REbZRV6QTFN6gstoPFyIUlSBI9RdHb53IciSGRC4dAgGLEtUNXAnntPlJPLmTH
AWr3YBxfFGE6ZIjCwA/nGaviRsDCh7RsFZw5buRZtlWzYDjwGagjm2fel/XShEh0D1DeWfkxPdDH
UIwO712eqcUCiJgtrbG4agVwtafmAI8hmxgh28gukW/kx7pL1FS3C43zsrg3Dp7U2JG4qeadJ9Vr
FA7BrteBCctUgLKokM5vebUcngIrjqmiBz5HnjzoYgCCie1mXYcWgrQ9bkA4tATG7gGyAVs9NoUb
Y05y2O999xmmMRHBKM3eyAZbEROze0WX6cGu5ywDnkS1JwveNciRbGqEE4A95+SQXjKqsH9tPWu1
m4P9TdChY9foo9DHqCy7NP8GkC1otFiXG5VDRbcKq40PxT5lKFTG5DNDGNJb2vsowmjHgz1LzBqJ
U39G0HTwOIwwQ9BQCcUHyJAshihTQLALsSU6sx1oZ4U2bPE1WGlMFfytSWYF9GpclKAnqAduid/r
tQqBeGW8X/ylar6fMgJiF4A3pmirAK3oROXzoinhkToJANPXOTfi+egfR5wzEkqvtTaPEy1oRD8T
R/FW86x6uHkk6/DnwNuCxEO6a9pMtW87Anj8Ar5nObgpJW/2Aitm0POFr2XRpqq2yucG9h1C6Zfb
nvppV1xqQ0y/az1Hf5DBR9v1R8qZ3ZJ6L7fVcKqnGNzta9B9XabWsSOiViSVxHbIyNFUvQhARCXJ
WmONpRzmStS1rK8Cn4f9DeNy6eFp5uzmGzdbE9A1wHxkz0DlMf7/2y2EEs+9WLthPYRoaHGcQniN
Nu8D5D7RBNtOTP4m0XmRLB68rjQXteElReO5xgj5xpRTWT8GZquMBq4UVnPKYO/Qjz5UKlxdNbNg
rvnMfktYBIn5ibU8wKXNJf6oeorc2KTh/ekBSS4TssgC6HmVyAWMHvOXyh3oVjhKIMdyNXHFGdVN
UH1s0XuYrFEbY7qhD6degrFEfB/aCiukHfvYIGHst3ECZVXt0PDZni62vuVIrOjjiAlb7jrmu3OY
+wVYRnVIlwYC3HLkeWUVoxyEMojBgEAGyQILdRJSzd3o2yuT5oiBL+m1IzURNYUx3Wqgp6sNFuNy
Ssap8G3JLRP3s8ENygrc7u6SnHm+h+aikpfeyQrIQlQB0SYYhZvYPIzkLnz3/7EEgAjo4Eom3UQp
MkbL1UJlgu0ia9kgdwa1Mm/qpF/cPWL4Ct6W/mi4AcCAKcE/Bl2CjGOe4flN56FPmyo3bS0rr/Ey
tenszSNp8FCTbsxX/GDkTCvYLhrYQnqcOdwINhCJTaWjz3QzjLZAG0LiRXT0/xz+lVictjnadJeS
DHTZ2gaXeB0xNCG1lPc5UAVvJRPO8xi2/LeMMRO5PwqFisS/cEg6xqa3Tmks27bhmzSM7xKb7FuY
po7TJkP/O4izoC5/AWcbFCOBYOWsJTlcvVCyFEB1+a2uvtd9cz1kagxEJAwQRM2uI3wa4u+UwzR7
7Kttqtal3DI9Sde5aU439acumtTtTvzq8Pfwom0HRFToMoTv0WMvZZ7NHpkwMIu/ynCFUZI9LT07
PdpIKVr5+gjEYiZMNBpEIraY1fFHu989YBITzg9N1BdV2N+cxWWhlbERSjbKe5ck6ZsLBpWzC4av
ORfHQAw01SUqwKDmULqkXj1R3GVqTZvEeRNHX6Lk7yUKxCK4jHAQLGIoX9f0yQxRWAiQuC7kbHXq
ww2Sc6NNXzg7crIRXqxMlwlXgvi3HWC2uD/JRhSf/j5WAsYLRw7ZLwiWK4MO4Rr8tBehXKLuS/dg
/vFHiDixUEEuOvGOWhz3D0Q9S2I2qG1+yexnK0mL4ngx8zLS6oIZow5Dg6pGhpICNRd/1wZO5GBw
rES0vdrftnQIQZjhBawpZBmw/xcRDTSr9ZRHDZfyO0M2rMCXrKq33chJiaDNPA6REH5gfT7GTKF3
GuuM4z4fbFZSJHFNTorcu3YB5mqj5LeS/P/otuS/oRlLcXPNDdZaaR0YO4s+ak7I1xL987uKc3VJ
q+Zn3s0FBH5cGx4Vg12eAbYb7KfgBnSQOaIjSxEHT/wdbwNH/JrGEyrm8uNZVXYYg2YMS2Kvu7+H
6tJwDWIxbWe41ySpC82Xf16kAL92MlvQKkkFqH56nE3IaMX10bC1MQ1HQpJvPqMGAzVjz9Q2FMFQ
A5CumVsjWxmSFTA+n6IgdQCHrAUV+XTUQqodO7Im4v4M5M/EAzVa3TH5wemEf2iJtZ6CvIs0vyJQ
o84+F6vGC//DD8kpU3/WhL6tHoSngUfkEH0drLvWoB6erXGC3erH4027mb8vRVqe/lyS6Ke1IY7o
NJv0OkNUziEeXa7dxv8XbsfqH12fSodJ8UiPwsMemPysciayD/AjxH78Iqrjmeed+tjlNt64RN0u
4NgGyueQtyT3CEod74nosbKLdXPPXy0rHpBgE/g6wl58d40jV3hJCL85C5OK38LohMh5EQqCxMmV
dneumrVkWUTgYjqL5yUwM6cA6XGPRS6zkoYK/J4k0A5575uJiZSVdTbDJucV1Pl4MEVIT/Kwk95A
MRxqK2upn9VR36mX8zGp823gnD0aG8jt4TiyDOuxoVYyv+86FoNcj1FWSQn1L+Abdnx0LXbKu3wl
M0iOED7uPg3QZmcjI9EWXyYv4v7ge+tETCMQe7HCBH05ge70PCw5I+aSc6Uyp/PigOWGCIrtgQoy
Ut2vdCpYmn38eMI/WEXJyWm+lxhiTpke1VaHEhgQii9sPA3SXavn3BB9K7jyNvxtqX+gIA8lpg4s
e61MqhElC7aGQhwTHlhJu3IS1/akjOVXx+UUYKUw+Tod235avcXUg0hFAqWLUue6PQgktSm8dS+V
Xg+W+Vs+YW7UYtt5SO4tr1By490U2mjte+EK5WlqcSSKRKTpuJM8r0Bkn+J78RT2cctgHtHTS3qi
jh+8LSw4W4BvojTG9RUXkGUgTyncfNiSm24PfBwvyL8by/7u+G8Xw0ypIjAu5ZOFnw8KyRS0CwjC
P2PoPJcUQ+NA495xVOt6XScdfIlFw8TESYvuIybF0/gCKMtKZeScB7NiHfLQGVnsCnBt3Mob/ZTS
E2hm+mz1hJW4+4UUJVUxQmnHjBNp3eTsnHkDfoFWN+GSxkshU4vqxkSq1yt+lIDLZvEdsHnYThut
vnOnrfbay5unVQ8XinqT0WMeVCwnUadiOY8l/SGf4ayewbcwvtqRZYlxQal6G54pdxz2UGmKOnLp
TZvPNpfVezJRkqAGM/346nMWvL5OV1bM3VQ7bjHjV96UAOAkeGAYfogGR+hNgUyHBc+llSyQiQ+b
D9NIuz14Pt8KEqmbYl45boyEhjtMFbOXj6gO+O4QBtZTCIa+bT0f3tOLifTSDzZUBYItUa9U/Rwn
InvpRYc7vMspejkYY3V4ErvSDXD6ZoVFgbNfof9JY+yqDobRoj+MKKOCVrYX3J4DtZ/5hueWKHOU
wBabOhAKYFgmVKkOeLCmy/Jls4wrkc1eotJlttfvw+RWsCpYd+eD7WysPNlw1BR3cxKWceQIFgZb
KmTE5Ls6YgrZ0ZEnIzr8a1JgNTY10ymeHkiprKCrOkWjMTM79tOx++L/t1TgFbqp/XqHbN7s8ci5
23MYfwHV51/3QJmUAV4p0OgzxwL1/KM3iZeYHJAZ1nVPQfsuCHnclGNqhJtGFVaaM4MGKVstB8X1
N2g2Ae3o4kgwthM+uyKH4GpYlhOIQ6vpBuWrYa9ZpLwQQgXQfzn/5Wvsi6Il5Uzk+sbMCZlQc82y
LF+RNB16BipAkgI9xoMzD9zgyua6CHnHMN6wAn922yI1ULVVVz0SpE/dLvYTAxJYe7pADR2w8T+x
NMbC7np337luuGOCCPiLIshINwlEYHhDr2myq8dun3mLbIxJr2IahNJiK5iElusKfeHhI4BRWaAA
lGEzy7xdMOcnwY9m5CxnYsD9AWwQWjnn7n1qmZVYl/yTMwSgoZW33Wz80K8nC9KKdjddt7UcJg7j
vvn+beKguhbGuQowIi6jBqVKWikJAIiZeeg7+2xLmbe7PSKNNBwz3fvKGGBWnXKGlsuPDf99ezk4
/65hdAHCHzMrZyKpHDXO7BsTya4Nv5T/U04O/6K259xbVWX0EMLUG/FT5pn15QC12BO4UORVyur/
m8XhnUnq+iQnCWSFOuwlANxr6CDGbNjpTLlsbd4YJLAaQLKc2dbG4Jt9UUh/ILH+qMtlXdPJqhBT
2tYry5QbA40w4dcGWeuDPx0hMXuLGeyIfNk5D23FmO8DGhzH8nSe80DLtrGPBtK+AgltAVeg3PKt
iCcge3/mFhEozBRnX7WUyYobtfkgvAX54K6oo1DEag1suPsgmR2Rgt6D4GoU9snyIsK/Kbm4dfDZ
ou+H7kF6DoVwwTPqbDsmGnSPneDsoqjlp471QSOaqi14Rq3F6XC4x1H61/ZkMR3z+4lqdGBLPU9B
qvuD2fc2GYosuh9KwFbzYJ1rKuZ/0TRrAP3YlyBq7+GWSZ7X3EAPKArvcYuth20nAX6mfWXHYoHi
b7wl2eXcg4FbJpVrDVJypZSUz3jJOTgtoxxnUE4DWA3Hj7nZ0LQQ2gTy2fpH+R9HJnviOU7iOQX5
cIPd9Q6LdF6bMjA+okWa3UjhE/D1ny9IoiwqDlOJRjafDqwu4VW2FRV1TixAY4gjUZj/c2TAPuXJ
CNv+t9MemnMvciBXD8ofk7mqRM9KXJs7ZhfFuQSLDeeRkgY9e9KY+2wXRc4y/WqAAndTuHyhGuQv
4IVuV7DTjG6w7Wi2psr4G9U8r0VclF2O4350XQq3bimTnHYLUwatDWNCV7ENuXkCGQDG6Zo2aEtC
Cpw08tHq20SEhhpuoM2n3lPrvq3n2xlRJJp25QO3snOAUOR9PmO3yBr6gAT16jHIbFz907GKftVC
60FtVISziMS1FGO7Td6WIbkGaMT1sLn1/tPavtgN0FSyoVregmOcPr+4uM2a81hovNITqEU43vK9
qxmxNtky1ncDvdoXaF0aOAtJBQnWBmC3XvuJDLae7lUHGxaEk6K8EmxgYYwc3aNCNObc03Dyl3pU
BP6qO0u8Kl/enc9pL7pzATv1yCKbrOha4JH7Nk20xtib8a2P6frbR9yaQqLF2XYcWtaW/JtMclcg
gRjTvf9K9u5LdplxkKlvB5jU5dAkTu96fToI4EW7EYRWEvR+PFYLluidiUEQixP3PH/T4aGRn/wQ
ZGsjHGRT4Dla9tM8Eb+XqUmIPItkeq2GN+HxDvR0QDOGoY0CtuY4QAu5AC8XALHvoi+iK762Qyyt
b16mT3jPq02k2yPeC5CTTmltiOpBhP06wQhb26F+xvKULtcWrsOk51ZYuJ6NnrQP5931f5enEKpl
rOrqKVoCX9JDohcYRoRl/yUTBcaX8kQZgDL+x3X574t74z0141n4XQsU8HA61kk0e8dQpNGY0kDU
UsWfp5AK9gaPm5DASBAM9mNZ4H7xRuRwC5pAAdWl5IM5bXyb3ELwgC+/cm3qD6km3Cg5K2vd73lp
/XL7bVjcw+DExv1djGusIau//dMT9Rg/77VBYUdr+kSuRSuyMUQH9XZSV3c0OmSXFuHWWIjVDqyc
qSMQu5fn5ymYPgPj7V+sJR9MArbT+/jnk5Jhs4Gaweq0KwLa9CTL2ihwlbY/YaEFVUCNdW2YaG/r
PK7/dGsX2FFf/GGuVdCbo9tbuSGkEWE4W9aDe6N4SzW9AhGbdhd4HeJbc2CPuLcVEePVQc3r+MVR
XHLakLf9YURrHX/Ewrz+yXxQqLiXgL24CFfokO00xTjCEnp5v/UNH1wjJ+/+NVDFRZ/LaUl0XMp/
DywkrfmWR1/jaUVDlZC9vM6eqktEYwzBLvTdn2YO1iGFEqs+3z42oywYDk31rI8k4L/sPFnkiMug
/4aFFWIR1WFcKkLdMRBSBkKElxnJV/iRDz6l7dzb9oMG8XSQqLPG975mSZU6MDj/KMLWu9HaohMx
ZXRI+p7xfEbddfo1JIf3DGQfQHP5AuQmSKU8OqA3gQzo/ahJ9Sua7h+oc2COXJn4TlZ6cyuANW+R
tzMqIrixI8nSjvww8gjdMMZJZTzFOVxbHlxQmSrbftVGmrXKL7+j/l4wIbNuz7SkQD5E1xIcAzBi
7XgTQ3wSrdZr5Dlr0u4UaGIyT3TI1wxqProhrE90XWQCF3nlpibCbDdfmPfL5GN+gkMxc2Jfb8WH
3FxaO/vwyjdrrHfb7vASHmwh5vGzOWIAEOIDi1WwjoEUAI+f/7atWe4kSLvjTwfzy9+hk229oNvH
Z2+3Q6Pfial/O3rgGCRki+cKc7qqjoGY5uedd3LhPsjrP7YUvltA762ws+8nhvlwcQNlI3hc6OiI
c5hy2ME4xrjVuoq4Oeax3QwWrttqnPSStxtrMR38P7FybAceQFws5SoMIIfUFaHCe7pd8HAMG+q5
7FdtYDTPeGqMVKSOsJ8bRQXgYV6Xw7W847kIuUT3LaqrE2tXjYb2P4SOFka/PTjicx5i80ftDVG4
w7ZsFVGxbNtKkPGDRqPTb5POzsvKFcEv05IqybOWsNTWCPIKTutPaeBMFyMT9JlfYM/gMD0FDiKJ
KxpX90h73qGIpy5FuM1RgXLlojiyHRSRhxKrxHCGGgX0KIlDI11er4iP8KycpxpqiqlxyO9W7BYu
nBoM93dMea9v3UuloyEinkE0zNZJjwYAZHcukPvTaaA8ky8qg/szsX9NybF4FYbfR8Jdlg2tREzD
MLuud9H3DUVOUNx0bcMX13ohI2cOQMaiQPu38RZgxiVCpU2Uh8ZfgdzqBgMQaLjx0zfYGnYipRzq
OXoPDFUQmIsu2LBlfSPNY4QVrA3vdViPz32p1BgRDjxv9FIllAkbo33Um9jWociUuL55hQkh9I43
+/IBBHPinC8PACJqm2jLX8Nl0qHXd8wq074gbVbMU/QYzN8CtdlS43/DAOkNdekIJRI8yJr1tjXw
bW+vcBpf70zXwMATjqltoVty0GAKXxr8Dey9npBgvpuAkA0AVOpaKxSivef6WOxfCY0x1SU5GRqJ
+XLu/6negRq7PvLOJ9bdH7PtUOz2DvvgOZSQgg9mSYo7HJuay4FKpUUgd0FLlTIMskNMt1/pPUAn
dEbW63AG1UKjIa/oxG1ve+9vQSDlVgCjP53kt5Omm4upyNqfqCbvN+QzSMuhsZhvI85mYvP9zcGu
jaC7BY9uK9CBRPz0ChJyp99XDK8NnWd8Wd2m+0L/Tfs8PYz3tEcPcS+HKV44NbfcOi4M4b1urk9Z
q3xzFCa+anzUy2qxk9VtdD0bDKlH8QAK0RI3MYZdatmmFDOu2yFVUuPBNf6x+j2deyUL8lYUjDfm
INE3N6Q32djZdZAafRhEe2R3hYVSy0CQUjvBYzfXE+8PyzLXba7sUQ/oEXzGeIUvWSl9Oa+ctOke
rBDK91pCMRTB3hsqWqGt/wOqq7o4GYHlgs9D+qAoOLrY3+SveTz8Q1FdCviG6MfBEfF6fXETnpSV
0FS+VXP20Y86bkvTZ9NWayeoL9HMO0wX7IAtyZqKNETP2Th8CZLrUYxLdME/JtCpBpl0wH5Kukuo
H6V9LH12geqdH3jQu5j66t71Df1chi8i8/dCXvnDfxCgmWgo8YFfFJFIhpdGhFYvFV6VUdnfBKjG
n0HjDCLYGJ2GVHrcdOl/lzItzw+VVn2yGKbi1fsgbgdtAMGcX4X1oIJ7ypwxChnZr0wihfzq4n8m
yTqBrWcm9wkDbV4ecebsMVMRrvP+quOkgn7fmYO523Nv9RfkHCyEnPUgZ9tFtMpqap8hgWe0BRVP
3fEjy3tSuy8ZIDgZ9MR928JmtATIoTMrmQ+wInx1IfFcMBhIANwWp7f7IpYHukigTkWqCM38vxCX
T2wgfzcsmYtgedHh24EKLRACeo0fwQmDSNMOKNZiV3/2wVj6hbNzm3mFUlKjHNwqRMU+3hpbu9hY
EdEN1fOuARJfYC2qlz8gSKmnlKZUZ8Mvu7xcD4zH6zvaZqsBB46ndQOxdwVUYBai9X3V/xD1l47e
F9Z8wIvt3cKOI8scHlFds702tRDN99C4mpg7tmMawGkJ9O3z9nm7Qy0rVhGmvGQI10J4r4AaQv6p
Rne9BZRdxWysyfVmV/Dh0sJn/bhs8jZo9NXelCLnh5DQX01PylQoaDnTb1a7O1rbDMASf/NFp9gO
tX/sA05VsL3/eOd6cErK4q0Nz0hg2rynn5JLfaoiqfMfzWmlboq6n8WxJk31Vzu2sHe+gHAcGCvP
Cw+cHHKo6n61JKAJqqVFhKM4SOYV1Urgf0o6XGsZV7y6TgG0eI82ZrpRMJZSyiFmils45NSnSZVp
O3KH93BpUSJyZEIfFhtTF5LzUPE92YOLW+CFtXnrj08x1oGcTz+bTGARi96832K6yu7x5HUuMfgn
Fy8jEMHmnLro+zlXzqroFuaIhfOlMO+1GkkPbtPKz70QirzzQ0oT9/q/EFt7lfeETnMdNEWz4/K0
tY+4jp8jYjqqb41DatsXQBKbYBUb+A41ygSK0X7CNb+yC9dF0xPZBPeXewjdrM5dPJbSXWSnB4R3
bWJ6ceRzceazTXyb2SbjeDqxGgI+cXo90Dz7n8MvIRfHXAdCvunGaeDvNmpbq6vCj4BFo3eZmUaK
fApCTF2aYN7yriJakZRsVk1Ax3fm/kl1Q/CqvGS5ffzzWJvVwhIHzOvUP+sWLHDLolyt4Ve6tY1a
ed/Q97oArnatCw7kYAFPqmBSflz/Xmi1HqRfu+8Cqmpl376ONI3aa4+w82XJ/9BGTOM8wDAM+etd
UMQ4zKDJdJmDk6bedfYqfxafTHZOUaeXSka8zaXrqYFaOyxSJ3sdUZBdSFCTRX8Qa47bzLqzNU/I
abF6T031RjysTCYGQl1wAwmWgT1ZW1uXaY2j1UdY6i5fjweutlgc+o7MpbfuZmOo0mvGt6ZfwOhu
R4boYJviyQUip+tAL0+pzzgvW25f0KTzbVpgoAtLp2XBv5X93Nlha31pA0U0UOXC0aQSFZVhIYlO
85Dqd06E+GuVPmwXHU3BN3AKMNDFcf1tGDv3fMy2cv2Keuca9AlSnwsOKp5scuTE4bkdE6KcWgdR
a8DK3LIa9D8sUmhouoeRSbQDHxwYlWGe1Rqn3034dFusiVHJEwFSifw5yQXqcNxmUU/XNMR0+74c
6fIDT40EJ8TSb20mEN/ZpAhwI9U+sHKOXBhR6mXiFZq9pRY56SCPOZ3u4/5P4mUF9ITMN/iJ9fGQ
nNfxGjK8QJUjK2u501S4EsMyk17eDpSNQTNER96UkKc2+8OryqiS0HGPhfr6PATKn/dk7wUs/ZSA
b4gyDhdYOgC1HnY6AGEMu6Op+3JHRXgVv7d6Wsql5lF6i2YNBmJbULH6b9g9IFrIJ9BzQX9MZi+V
sec1qWQqi5lIA+RF15ZJGY54HG5P7cgnbzXayW6ctGHBYWidrAB6WCuUtkbGZfPkL5Q9huQJVVCQ
J99OHay1H7hG5Ii133lnQ8+F32HouQG/COUoMDNoGvXWjm3YgMxx+Cdd5tQX5i4vYwggaipHXrD8
dLEoo4kPUbCxy84X4ePRhkQ0gKB1oj049PdXCUIY5f+qk2SJiM4FBcBWYbIlQNc3q9dnEW07vfcb
Lzz+GL4rO5NcEtAFhzivDAINMNJdj/E6ZXCAAHmOD9nitiJUppUNc205zuDoKquxG60+WQMw61Zh
Cti/0p3BwsGFZjRUBxuyYLwp7AryGvbB77j3Hqw6sWvKSo28aVRc/Ca9SejvnuaswPx688OLI2eX
gKaiK4rtree+StmZAxjlX5QKW+1SLb1NgyEukOvMrV2TAc4Xophl/SzlqIHhJ5pCMNLlzLlZOpxv
RjnTV1QY3sM0piGewt786boKal+fBeFQ63rmnOl/apzvA5GDo+1tUeUo1bjKc1eRN/msgFV5voOO
VkvKEZTCq4ZSYgdkDJXNA9b7q2BhhhdSU1z08jL++EJ+wdMXD17m/DFhaEu42wS9PoURjcBMkILu
e1enQlH8AQF+544dzPOdvCoWH9eoQ/3mupSGjVD+R/h6ZZkuR3rUeu5YuRJUSXLbVMazbrstfgVd
97U0SK5gDifA2FRiqKQEiZGLkRKL1Ervvb3cwChpdHmQCX7z5TejvGV0otFomoNwtRyb28J6qQW6
utKZKogj5P1W4Ya6epBsycI6RYLj7uAAmKLKIudvS8zG2+AsDjrPX04fWt6MAs8/zmW7meISDhAR
ia88DA5NAmbi1pDfGzpHSZXH4H/Vxnuenr8wESh00We25f2i6eSWusfP867DcTO9unqXl+O2Caz4
+TldBS4YEBFcGrM0dhSQ1L+t1T9NoVw3XCsX9M82FqZXveaLyLGVfV47Jg6jNpyweXBDLPMa1E63
hUImvyQozFFAmh5qyKQg3WJuC3Z8e2dLj3V09vEPJSsB5W5Zs0a47PMMmWtgeY0k3S8amAYBgBCL
kWC7/hzCQSdUIf0ahv6rjjaN6fNyeVyovvlM2QBpAUSUQkL31FbKbUaExGMsQec5bidj8uaGIEM3
Un9m6Jl55vfJNj0S54ul3WbyRcZI2qzJ00HeHVkp/+QgFr8dCx4AxkFCEMK/OBtQel8ATtWAu9xZ
3amIKLzDgGa9alkVAkDusWB9nUomuEtO/eqJkkHvWPNHCFRkEsdGVKFgRPukGgm3cpSToLU/AYAk
cxhiRNtME0298N9UfnV4Z4uJi8wxduLzLP6KBdSFA/r8jgW7y571On4/JLZYypStvkZjrAmoTelw
Cg0vMsP7Xrs+2B/ChHms8kKujNMI1k0V6gI1b0KffoH73bwHXDHzkPOiW9aqfk6RWiotv1ty+BHN
9lvE8GEAJZitLvkuvHfZQmMMRURr/ogrCVBSkyhYxNpzmmAU/wo6XMjjAJPCsD+7dtBVWyj+heHT
w1i9VHfe+kFymIeuY5xyuGceSPF+6UFqbv5dsPCn7DqOCrlJNW6eVi59sXhZs1aElo1VJAOJ9bQc
86HrsjQ3uNDnLDymuuUMDwY9yfwJE/G91/JcJ6FPuUDeruJyMTVeHcgU0lHP04mk63OtaFfZM2hH
oFDqvSZpSXDJkZ+DELGlCmdT5fF8DHnxqgsarmqgP5FxxocAr9vHbvX1fVSYdGS6mvMq7CCHZJV4
XGHRBTWJOTYUyBuksfAWHHVNaSf2G3+UctEkFZepA7GtzyWF8um+VG3ebIDdTpKIF5s2of91gS2d
LLFknXa5+vFBLBKsY7Gz92N3pLKptE1piFfXsdYVtJeFo6ELOfBDbynSTfmEW5tSxzTz11nA0tZs
s69UpFKFVRiswgIvbn0tjRhrwKMc9SNgr4fcV89nd8yww76izm03MWI00MJQYeB+WvooQLl9gRO7
HsSsljZPsW7GZctGIQT7TzmGid1pG4vZM5iSfVeB8Dv7qglElD1B6RoioQSpAnkqHfRCf3JNUU0Z
o7e9lglAC1ipLiISruzlmx6ClX5vTAEuBuIcdicqEA75Lk2omKlDOO5OtFCNnTx6JWAiipIsH12l
PsKmSVWEAvcIfStSG+HnBFndDPbfAotnOWwQPLoe8YSOpiK0Th5n73X1jHuiA0PYt8/A1IlF4hK9
bkHA7QBfzfctOp+tlHcFjuNeeTrnlA512h8zEtr9old1v19EHYowdjmeDB4nteo4KOdFokMuoG3o
zcrMd36FCLRaIYnMyGMDBuimvAakcDgenJAdK9X925mPhWWf7c7BiwFThoBd01P5U4LT5rOsVF6G
Mliz7VV6rfZ4z8yPbuWhzf9ScMwtZiOlVmBOAH6oFbzqiVKav0dYV+MDqQfkwIK5SHZEFUv1TDqK
VVbOJrt4Uz5Egni6+yoR03KKeFMYVoEfxb3MLKWvMaRDWwkvvSHBP1H6/GC8i19zarFCKdAibYSH
NC+Z5ix/qPPAnagOc3sqZqWDNA2/LqWzjImxvQmu6cytFa84jlLg/h0ruiC93m9EftD9yCZaFPC5
5EecRZ1PHkzjiTMgYaPIRCIFTeriFVTogFq51cj3i28afPkYxrqW67XB4Z+tNAxzqof8XHXFKjLA
Qs6JaYd3CsqAvAKcZ/OB31k9iUpo/LQ+QLvvqH05g3D4DWg5wLc/WXw3IDxIiTh+uOnbwEX6KyFe
Czj0kUt18fE5iEFXTExTZ61uzOAVYmhRd7g6khLznPaSjUajBoh/wVlulcXHV6oJgpxTGsey0LAE
jkNiljH+X7BAfSQ95GLf66EBXk8/53V+YVONeHZjdvqSXKRXlYRcgD/h4NKoxmINpKyTDlUn2zQ4
4AbBmV0S9A3wqW1d17mmTXKJnhdNscggbWO1A6zSDxxPaZjVcjgeXwSbmLp/Ssp1DXO4WrWD38uu
FPZ3sfFxPy7a3Bm23C3/CykY7yTfKMOOvhBjzTdQ4hRu+tA0eSXrj3npyvpvvCELOiqhnwkKSpcl
QmDgZJURev5ROBxYw+sCz3tn5d46VAZcadWsb1flNweor8bGbVPtONPh6rPx2LXn7p7wCcAnFtkA
KyKDr74NzNa3SkWFpaHFHGz/LTkGHftqmqmaQu7wW+YPigfK4gIqd8Q2rzY3byJpMSgXlRXwecy2
q9r1w5CqQJB6sZP/lP29Nv9v32ncgNeRyESJVrltcuCy/vlZLPPLyjGs2vX6R2jSCRQd0yUj1+Ea
TPkBv7jpWXH/B8vFvwpuQ4vd7tfoe7d6KNZAayRNzL+KOFhfLoE8NfGHsBI60aRWMeglCQeLK3at
IKJP/eZGXGwDlAhT3jF1HAv8HhzJfsI8eDNPD+pNLpsTsmGXIL9fzWv1fCOoTkoPHgEImFoBLY36
Z88dDOazt9lBsRFkhSLXnQ0bKcKJj7zoNwAGKwZTZK63FO4GS6bGoh4B11Y9JA+mVlaJHWhF6hGK
LuU4aPbCcg69fCVSw+qKdiUEIf/vNxEPMD+wn+LxSCbx9i/QUIF0TuQKXjQ+nKvIoPYmQrDxMkXM
N+WF089tBFHIZp/AoSOoaczzxaRiu+WjvQTj9jTz3xwNT9NDDRi/1kc6HxhPfQdjoroIxemCx7ek
bQIwU1/J13peHfcLKhyUxhrASXtidAi8Ruf4X4GKV0MRt90PRaU/hc50f+9Sc3YIOVmZdvW8aTjL
ChKXOnQJ3Be/f5zLIcfdwI4VWNIsyAvuXMJ9QtUQZwnYnN2pI/btO3qtQYLfJmiI7eBOjuYJougQ
anOjSoEsBBrnPb7sS672b6C+kJ7jhowRkRBZfGm24k+DNr84rLeeDaBckZ/UYJH3gB2Lg81PoFn9
frJTK7WwGR6SIPq3o6XcDzkg7VZZrS2cbFoE+6kLdXELbfgYgAJbIr+fDjphIwdIYaBLEY6KTkAm
xN2jxYoUQFsR8etg4+d5Aa0dwAoe11fCaQrsvxITEnKq/UwvulB31J0oCc22UmEtXAULc9Zx/oq/
fEOttRHUJ0GpdRgLmIZSfPObB8X5DVM1lHUM38dFNONjPl7gFzMNOzaKE0Bqxkvg5ha85+TkQEPD
9CyJQWf2FTaQGFKYuqoYKNsGWEUyOkv0ZkjieyTthbGc38LjRsZjRsqjfBbbm0ewa5gXy9WnmXek
3AT4lo8gGDGW4YBD60aPLaA7WH1tT8P/fMsAxCPE0Hjw4DADVcChSbWPNV7mk+/QIYMTxKswZN44
UA5tuKJCY81KkYnyDQ8XGYTv7x1BEWdBmlg29cvWjg7Fq7mJ4ubj85neIC2BqZQdHPMplAzTLF+T
utU96Bs/GCFv1bZZ5kEwW+aC3DWpmWEZ33jPMw42rrxMQYpkVbBf/0H8lY2+FgLmztqP19lb2FeG
EXr4Zgwszd/06ISkLI2px+ycRLwbpTZCO377Dl9ylX1JfWXfx1jL77ElZd47pfbrt3GnUjGfA+Cq
owGug/CDK0l6LwFwRwgSnAbjlamIbWjAoPR11id+KSUL
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    ip2bus_wrack_resolved_reg : out STD_LOGIC;
    ip2bus_rdack_resolved_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\ : out STD_LOGIC;
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    intr2bus_rdack_reg : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    or_reduce9_out : out STD_LOGIC;
    status_done_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    \syncstages_ff_reg[3][31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Bus_RNW_reg_reg_1 : out STD_LOGIC;
    Bus_RNW_reg_reg_2 : out STD_LOGIC;
    Bus_RNW_reg_reg_3 : out STD_LOGIC;
    Bus_RNW_reg_reg_4 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    s_axi_ctrl_wdata_3_sp_1 : out STD_LOGIC;
    \s_axi_ctrl_wdata[31]\ : out STD_LOGIC;
    \s_axi_ctrl_wdata[5]\ : out STD_LOGIC;
    Bus_RNW_reg_reg_5 : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_arst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_ctrl_arvalid : in STD_LOGIC;
    ip2bus_wrack_resolved : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2bus_rdack_resolved : in STD_LOGIC;
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    status_done_i_reg_0 : in STD_LOGIC;
    ip2bus_wrack_resolved_reg_0 : in STD_LOGIC;
    intr2bus_rdack : in STD_LOGIC;
    ip2bus_rdack : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    ipbus_1 : in STD_LOGIC;
    ipbus_2 : in STD_LOGIC;
    \sz_i_reg[29]\ : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    \ip2bus_data_resolved_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ip2bus_data_resolved_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    wr_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    src_in_1 : in STD_LOGIC;
    src_in : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_2\ : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment is
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal I_DECODER_n_5 : STD_LOGIC;
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[4]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[7]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[2]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[3]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[4]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[5]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[6]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \bus2ip_addr_i_reg_n_0_[8]\ : STD_LOGIC;
  signal bus2ip_rnw_i : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \^ip2bus_rdack_resolved_reg\ : STD_LOGIC;
  signal \^ip2bus_wrack_resolved_reg\ : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal s_axi_ctrl_wdata_3_sn_1 : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_2\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[4]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[7]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of s_axi_ctrl_arready_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of s_axi_ctrl_wready_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair117";
begin
  ip2bus_rdack_resolved_reg <= \^ip2bus_rdack_resolved_reg\;
  ip2bus_wrack_resolved_reg <= \^ip2bus_wrack_resolved_reg\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_ctrl_wdata_3_sp_1 <= s_axi_ctrl_wdata_3_sn_1;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_ctrl_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_ctrl_wvalid,
      I5 => s_axi_ctrl_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_ctrl_arvalid,
      I2 => \^ip2bus_rdack_resolved_reg\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_ctrl_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_ctrl_wvalid,
      I3 => s_axi_ctrl_awvalid,
      I4 => \^ip2bus_wrack_resolved_reg\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^ip2bus_rdack_resolved_reg\,
      I1 => s_axi_rresp_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => s_axi_bresp_i,
      I5 => \^ip2bus_wrack_resolved_reg\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_ctrl_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_ctrl_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I4 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      O => plusOp(4)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => clear
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(4),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4),
      R => clear
    );
I_DECODER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_address_decoder
     port map (
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_3 => Bus_RNW_reg_reg_2,
      Bus_RNW_reg_reg_4 => Bus_RNW_reg_reg_3,
      Bus_RNW_reg_reg_5 => Bus_RNW_reg_reg_4,
      Bus_RNW_reg_reg_6 => Bus_RNW_reg_reg_5,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0\ => is_write_reg_n_0,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_1\ => is_read_reg_n_0,
      \GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_2\(4 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(4 downto 0),
      \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\ => \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\,
      \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_1\ => \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\,
      \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]_0\ => \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\,
      \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]_0\ => \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]\,
      \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]_0\ => \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_1\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(6) => \bus2ip_addr_i_reg_n_0_[8]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(5) => \bus2ip_addr_i_reg_n_0_[7]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(4) => \bus2ip_addr_i_reg_n_0_[6]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(3) => \bus2ip_addr_i_reg_n_0_[5]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(2) => \bus2ip_addr_i_reg_n_0_[4]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(1) => \bus2ip_addr_i_reg_n_0_[3]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_2\(0) => \bus2ip_addr_i_reg_n_0_[2]\,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\ => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\,
      \INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\ => I_DECODER_n_5,
      \IP2Bus_Data[0]_i_2_0\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[2]_i_2_0\ => \IP2Bus_Data[2]_i_2\,
      \IP2Bus_Data_reg[10]\(3 downto 0) => \IP2Bus_Data_reg[10]\(3 downto 0),
      \IP2Bus_Data_reg[29]\(26 downto 0) => \IP2Bus_Data_reg[29]\(26 downto 0),
      \IP2Bus_Data_reg[2]\ => \IP2Bus_Data_reg[2]\,
      \IP2Bus_Data_reg[31]\(28 downto 0) => \IP2Bus_Data_reg[31]\(28 downto 0),
      IP2Bus_RdAck0 => IP2Bus_RdAck0,
      IP2Bus_WrAck0 => IP2Bus_WrAck0,
      Q => start2,
      SR(0) => SR(0),
      bus2ip_rnw_i => bus2ip_rnw_i,
      bus2ip_wrce(1 downto 0) => bus2ip_wrce(1 downto 0),
      busip_1 => busip_1,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack => intr2bus_rdack,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_rdack_reg => intr2bus_rdack_reg,
      \ip2bus_data_resolved_reg[0]\ => \ip2bus_data_resolved_reg[0]\,
      \ip2bus_data_resolved_reg[31]\(4 downto 0) => \ip2bus_data_resolved_reg[31]\(4 downto 0),
      \ip2bus_data_resolved_reg[3]\(3 downto 0) => Q(3 downto 0),
      ip2bus_rdack => ip2bus_rdack,
      ip2bus_rdack_resolved => ip2bus_rdack_resolved,
      ip2bus_wrack_resolved => ip2bus_wrack_resolved,
      ip2bus_wrack_resolved_reg => ip2bus_wrack_resolved_reg_0,
      ipbus_1 => ipbus_1,
      ipbus_2 => ipbus_2,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      or_reduce9_out => or_reduce9_out,
      p_0_in(0) => p_0_in(0),
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in_0 => p_1_in_0,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_ctrl_wdata(4 downto 0) => s_axi_ctrl_wdata(4 downto 0),
      \s_axi_ctrl_wdata[31]\ => \s_axi_ctrl_wdata[31]\,
      \s_axi_ctrl_wdata[5]\ => \s_axi_ctrl_wdata[5]\,
      s_axi_ctrl_wdata_3_sp_1 => s_axi_ctrl_wdata_3_sn_1,
      src_in => src_in,
      src_in_1 => src_in_1,
      status_done_i_reg(0) => status_done_i_reg(0),
      status_done_i_reg_0 => status_done_i_reg_0,
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\,
      \syncstages_ff_reg[3][31]\(28 downto 0) => \syncstages_ff_reg[3][31]\(28 downto 0),
      \sz_i_reg[29]\ => \sz_i_reg[29]\,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0)
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(0),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(1),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(2),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(2),
      O => \bus2ip_addr_i[4]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(3),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(3),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(4),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(4),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(5),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(5),
      O => \bus2ip_addr_i[7]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_ctrl_arvalid,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_ctrl_wvalid,
      I4 => s_axi_ctrl_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_araddr(6),
      I1 => s_axi_ctrl_arvalid,
      I2 => s_axi_ctrl_awaddr(6),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[2]\,
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[3]\,
      R => rst
    );
\bus2ip_addr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[4]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[4]\,
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[5]\,
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[6]\,
      R => rst
    );
\bus2ip_addr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[7]_i_1_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[7]\,
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => \bus2ip_addr_i_reg_n_0_[8]\,
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_ctrl_arvalid,
      Q => bus2ip_rnw_i,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => s_axi_ctrl_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_ctrl_awvalid,
      I1 => s_axi_ctrl_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_ctrl_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_ctrl_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_ctrl_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => src_arst,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_ctrl_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^ip2bus_wrack_resolved_reg\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
s_axi_ctrl_arready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ip2bus_rdack_resolved,
      I1 => I_DECODER_n_5,
      I2 => is_read_reg_n_0,
      O => \^ip2bus_rdack_resolved_reg\
    );
s_axi_ctrl_wready_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ip2bus_wrack_resolved,
      I1 => I_DECODER_n_5,
      I2 => is_write_reg_n_0,
      O => \^ip2bus_wrack_resolved_reg\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(0),
      Q => s_axi_ctrl_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(10),
      Q => s_axi_ctrl_rdata(10),
      R => rst
    );
\s_axi_rdata_i_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(11),
      Q => s_axi_ctrl_rdata(11),
      R => rst
    );
\s_axi_rdata_i_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(12),
      Q => s_axi_ctrl_rdata(12),
      R => rst
    );
\s_axi_rdata_i_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(13),
      Q => s_axi_ctrl_rdata(13),
      R => rst
    );
\s_axi_rdata_i_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(14),
      Q => s_axi_ctrl_rdata(14),
      R => rst
    );
\s_axi_rdata_i_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(15),
      Q => s_axi_ctrl_rdata(15),
      R => rst
    );
\s_axi_rdata_i_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(16),
      Q => s_axi_ctrl_rdata(16),
      R => rst
    );
\s_axi_rdata_i_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(17),
      Q => s_axi_ctrl_rdata(17),
      R => rst
    );
\s_axi_rdata_i_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(18),
      Q => s_axi_ctrl_rdata(18),
      R => rst
    );
\s_axi_rdata_i_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(19),
      Q => s_axi_ctrl_rdata(19),
      R => rst
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(1),
      Q => s_axi_ctrl_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(20),
      Q => s_axi_ctrl_rdata(20),
      R => rst
    );
\s_axi_rdata_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(21),
      Q => s_axi_ctrl_rdata(21),
      R => rst
    );
\s_axi_rdata_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(22),
      Q => s_axi_ctrl_rdata(22),
      R => rst
    );
\s_axi_rdata_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(23),
      Q => s_axi_ctrl_rdata(23),
      R => rst
    );
\s_axi_rdata_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(24),
      Q => s_axi_ctrl_rdata(24),
      R => rst
    );
\s_axi_rdata_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(25),
      Q => s_axi_ctrl_rdata(25),
      R => rst
    );
\s_axi_rdata_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(26),
      Q => s_axi_ctrl_rdata(26),
      R => rst
    );
\s_axi_rdata_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(27),
      Q => s_axi_ctrl_rdata(27),
      R => rst
    );
\s_axi_rdata_i_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(28),
      Q => s_axi_ctrl_rdata(28),
      R => rst
    );
\s_axi_rdata_i_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(29),
      Q => s_axi_ctrl_rdata(29),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(2),
      Q => s_axi_ctrl_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(30),
      Q => s_axi_ctrl_rdata(30),
      R => rst
    );
\s_axi_rdata_i_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(31),
      Q => s_axi_ctrl_rdata(31),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(3),
      Q => s_axi_ctrl_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(4),
      Q => s_axi_ctrl_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(5),
      Q => s_axi_ctrl_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(6),
      Q => s_axi_ctrl_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(7),
      Q => s_axi_ctrl_rdata(7),
      R => rst
    );
\s_axi_rdata_i_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(8),
      Q => s_axi_ctrl_rdata(8),
      R => rst
    );
\s_axi_rdata_i_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => \s_axi_rdata_i_reg[31]_0\(9),
      Q => s_axi_ctrl_rdata(9),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_ctrl_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^ip2bus_rdack_resolved_reg\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F08"
    )
        port map (
      I0 => s_axi_ctrl_wvalid,
      I1 => s_axi_ctrl_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => s_axi_ctrl_arvalid,
      I4 => \state_reg_n_0_[1]\,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3BBF388"
    )
        port map (
      I0 => \^ip2bus_wrack_resolved_reg\,
      I1 => \state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \state_reg_n_0_[0]\,
      I4 => s_axi_ctrl_arvalid,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FA3A3FF0FA0A0"
    )
        port map (
      I0 => \^ip2bus_rdack_resolved_reg\,
      I1 => s_axi_ctrl_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \state[1]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_ctrl_wvalid,
      I1 => s_axi_ctrl_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 62 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 62 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1008;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 63;
  attribute READ_MODE : integer;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 63;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\ : STD_LOGIC_VECTOR ( 62 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 1008;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 63;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair18";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(62) <= \<const0>\;
  dout(61) <= \<const0>\;
  dout(60) <= \<const0>\;
  dout(59) <= \<const0>\;
  dout(58) <= \<const0>\;
  dout(57) <= \<const0>\;
  dout(56) <= \<const0>\;
  dout(55) <= \<const0>\;
  dout(54) <= \<const0>\;
  dout(53) <= \<const0>\;
  dout(52) <= \<const0>\;
  dout(51) <= \<const0>\;
  dout(50) <= \<const0>\;
  dout(49) <= \<const0>\;
  dout(48) <= \<const0>\;
  dout(47) <= \<const0>\;
  dout(46) <= \<const0>\;
  dout(45) <= \<const0>\;
  dout(44) <= \<const0>\;
  dout(43) <= \<const0>\;
  dout(42) <= \<const0>\;
  dout(41) <= \<const0>\;
  dout(40) <= \<const0>\;
  dout(39) <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36) <= \<const0>\;
  dout(35) <= \<const0>\;
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32) <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^dout\(0);
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(62 downto 6) => B"000000000000000000000000000000000000000000000000000000000",
      dina(5 downto 0) => din(5 downto 0),
      dinb(62 downto 0) => B"000000000000000000000000000000000000000000000000000000000000000",
      douta(62 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(62 downto 0),
      doutb(62 downto 1) => \NLW_gen_sdpram.xpm_memory_base_inst_doutb_UNCONNECTED\(62 downto 1),
      doutb(0) => \^dout\(0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_15
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_16\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_17\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 144;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_pf : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wrpp1_inst_n_0 : STD_LOGIC;
  signal wrpp1_inst_n_1 : STD_LOGIC;
  signal wrpp1_inst_n_2 : STD_LOGIC;
  signal wrpp1_inst_n_3 : STD_LOGIC;
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 144;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 9;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 12;
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair7";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized0\
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(8 downto 0) => din(8 downto 0),
      dinb(8 downto 0) => B"000000000",
      douta(8 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(8 downto 0),
      doutb(8 downto 0) => dout(8 downto 0),
      ena => ram_wr_en_pf,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_18\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3) => wrpp1_inst_n_0,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2) => wrpp1_inst_n_1,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1) => wrpp1_inst_n_2,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0) => wrpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_19\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_20
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized0_21\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized1_22\
     port map (
      E(0) => ram_wr_en_pf,
      Q(3) => wrpp1_inst_n_0,
      Q(2) => wrpp1_inst_n_1,
      Q(1) => wrpp1_inst_n_2,
      Q(0) => wrpp1_inst_n_3,
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst_23
     port map (
      E(0) => ram_wr_en_pf,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair65";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair65";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[6]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair66";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__6\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[5]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0__xdcDup__1\ is
  port (
    \gen_rst_ic.fifo_rd_rst_ic_reg_0\ : out STD_LOGIC;
    wrst_busy : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow_i0 : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    \count_value_i_reg[5]\ : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \guf.underflow_i_reg\ : in STD_LOGIC;
    rd_en : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0__xdcDup__1\ : entity is "xpm_fifo_rst";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0__xdcDup__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0__xdcDup__1\ is
  signal \/i__n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\ : signal is "yes";
  signal \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\ : signal is "yes";
  signal \gen_rst_ic.curr_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \gen_rst_ic.curr_rrst_state\ : signal is "yes";
  signal \gen_rst_ic.fifo_rd_rst_i\ : STD_LOGIC;
  signal \^gen_rst_ic.fifo_rd_rst_ic_reg_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_rd_rst_wr_i\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.fifo_wr_rst_rd\ : STD_LOGIC;
  signal \gen_rst_ic.next_rrst_state\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gen_rst_ic.rst_seq_reentered_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_i_2_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.rst_seq_reentered_reg_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\ : STD_LOGIC;
  signal \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal \rst_i__0\ : STD_LOGIC;
  signal \^wrst_busy\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "WRST_OUT:00100,WRST_IN:00010,WRST_GO2IDLE:10000,WRST_EXIT:01000,WRST_IDLE:00001";
  attribute KEEP of \FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "RRST_IDLE:00,RRST_IN:01,RRST_OUT:10,RRST_EXIT:11";
  attribute KEEP of \FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rst_ic.fifo_wr_rst_ic_i_2\ : label is "soft_lutpair43";
  attribute DEF_VAL : string;
  attribute DEF_VAL of \gen_rst_ic.rrst_wr_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 4;
  attribute INIT : string;
  attribute INIT of \gen_rst_ic.rrst_wr_inst\ : label is "0";
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_rst_ic.rrst_wr_inst\ : label is 1;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute VERSION : integer;
  attribute VERSION of \gen_rst_ic.rrst_wr_inst\ : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_rst_ic.rrst_wr_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \gen_rst_ic.rrst_wr_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_rst_ic.rst_seq_reentered_i_1\ : label is "soft_lutpair43";
  attribute DEF_VAL of \gen_rst_ic.wrst_rd_inst\ : label is "1'b0";
  attribute DEST_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 4;
  attribute INIT of \gen_rst_ic.wrst_rd_inst\ : label is "0";
  attribute INIT_SYNC_FF of \gen_rst_ic.wrst_rd_inst\ : label is 1;
  attribute SIM_ASSERT_CHK of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute VERSION of \gen_rst_ic.wrst_rd_inst\ : label is 0;
  attribute XPM_CDC of \gen_rst_ic.wrst_rd_inst\ : label is "SYNC_RST";
  attribute XPM_MODULE of \gen_rst_ic.wrst_rd_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \grdc.rd_data_count_i[6]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \guf.underflow_i_i_1\ : label is "soft_lutpair42";
begin
  \gen_rst_ic.fifo_rd_rst_ic_reg_0\ <= \^gen_rst_ic.fifo_rd_rst_ic_reg_0\;
  wrst_busy <= \^wrst_busy\;
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \/i__n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03030200FFFFFFFF"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I5 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFEFEEE"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I3 => rst,
      I4 => p_0_in,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0EEE0FFFFEEE0"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I5 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000C0008"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I1 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I2 => rst,
      I3 => p_0_in,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004400000044"
    )
        port map (
      I0 => \gen_rst_ic.fifo_rd_rst_wr_i\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      I3 => rst,
      I4 => p_0_in,
      I5 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \/i__n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => p_0_in,
      I2 => rst,
      I3 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      R => '0'
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[1]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_onehot_gen_rst_ic.curr_wrst_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_2_n_0\,
      Q => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      R => \FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0\
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \gen_rst_ic.curr_rrst_state\(0),
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      O => \gen_rst_ic.next_rrst_state\(1)
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(0),
      Q => \gen_rst_ic.curr_rrst_state\(0),
      R => '0'
    );
\FSM_sequential_gen_rst_ic.curr_rrst_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.next_rrst_state\(1),
      Q => \gen_rst_ic.curr_rrst_state\(1),
      R => '0'
    );
\__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.next_rrst_state\(0)
    );
\gen_rst_ic.fifo_rd_rst_ic_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => \gen_rst_ic.fifo_wr_rst_rd\,
      I1 => \gen_rst_ic.curr_rrst_state\(1),
      I2 => \gen_rst_ic.curr_rrst_state\(0),
      O => \gen_rst_ic.fifo_rd_rst_i\
    );
\gen_rst_ic.fifo_rd_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_rd_rst_i\,
      Q => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      R => '0'
    );
\gen_rst_ic.fifo_wr_rst_ic_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFFFFFEA0000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I2 => \rst_i__0\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I4 => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\,
      I5 => \gen_rst_ic.fifo_wr_rst_ic\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => \rst_i__0\
    );
\gen_rst_ic.fifo_wr_rst_ic_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.fifo_wr_rst_ic_i_3_n_0\
    );
\gen_rst_ic.fifo_wr_rst_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.fifo_wr_rst_ic_i_1_n_0\,
      Q => \gen_rst_ic.fifo_wr_rst_ic\,
      R => '0'
    );
\gen_rst_ic.rrst_wr_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__5\
     port map (
      dest_clk => wr_clk,
      dest_rst => \gen_rst_ic.fifo_rd_rst_wr_i\,
      src_rst => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\
    );
\gen_rst_ic.rst_seq_reentered_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \gen_rst_ic.rst_seq_reentered_i_2_n_0\,
      I1 => rst,
      I2 => p_0_in,
      O => \gen_rst_ic.rst_seq_reentered_i_1_n_0\
    );
\gen_rst_ic.rst_seq_reentered_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      I5 => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      O => \gen_rst_ic.rst_seq_reentered_i_2_n_0\
    );
\gen_rst_ic.rst_seq_reentered_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.rst_seq_reentered_i_1_n_0\,
      Q => \gen_rst_ic.rst_seq_reentered_reg_n_0\,
      R => '0'
    );
\gen_rst_ic.wr_rst_busy_ic_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => rst,
      I1 => p_0_in,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I3 => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\,
      I4 => \^wrst_busy\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000116"
    )
        port map (
      I0 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[0]\,
      I4 => \FSM_onehot_gen_rst_ic.curr_wrst_state_reg_n_0_[4]\,
      O => \gen_rst_ic.wr_rst_busy_ic_i_2_n_0\
    );
\gen_rst_ic.wr_rst_busy_ic_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_ic.wr_rst_busy_ic_i_1_n_0\,
      Q => \^wrst_busy\,
      R => '0'
    );
\gen_rst_ic.wrst_rd_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_sync_rst__4\
     port map (
      dest_clk => rd_clk,
      dest_rst => \gen_rst_ic.fifo_wr_rst_rd\,
      src_rst => \gen_rst_ic.fifo_wr_rst_ic\
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => \count_value_i_reg[5]\,
      I2 => \^wrst_busy\,
      I3 => rst_d1,
      O => E(0)
    );
\grdc.rd_data_count_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      O => SR(0)
    );
\guf.underflow_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^gen_rst_ic.fifo_rd_rst_ic_reg_0\,
      I1 => \guf.underflow_i_reg\,
      I2 => rd_en,
      O => underflow_i0
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wrst_busy\,
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif is
  port (
    p_1_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    p_4_in : out STD_LOGIC;
    p_5_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    ip2bus_wrack_resolved_reg : out STD_LOGIC;
    ip2bus_rdack_resolved_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Bus_RNW_reg_reg : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\ : out STD_LOGIC;
    bus2ip_wrce : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    intr2bus_rdack_reg : out STD_LOGIC;
    IP2Bus_WrAck0 : out STD_LOGIC;
    IP2Bus_RdAck0 : out STD_LOGIC;
    or_reduce9_out : out STD_LOGIC;
    status_done_i_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : out STD_LOGIC;
    interrupt_wrce_strb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    irpt_rdack : out STD_LOGIC;
    intr2bus_rdack0 : out STD_LOGIC;
    \syncstages_ff_reg[3][31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    Bus_RNW_reg_reg_1 : out STD_LOGIC;
    Bus_RNW_reg_reg_2 : out STD_LOGIC;
    Bus_RNW_reg_reg_3 : out STD_LOGIC;
    \syncstages_ff_reg[3]\ : out STD_LOGIC;
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    s_axi_ctrl_wdata_3_sp_1 : out STD_LOGIC;
    \s_axi_ctrl_wdata[31]\ : out STD_LOGIC;
    \s_axi_ctrl_wdata[5]\ : out STD_LOGIC;
    Bus_RNW_reg_reg_4 : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    src_arst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_ctrl_arvalid : in STD_LOGIC;
    ip2bus_wrack_resolved : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    ip2bus_rdack_resolved : in STD_LOGIC;
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    status_done_i_reg_0 : in STD_LOGIC;
    ip2bus_wrack_resolved_reg_0 : in STD_LOGIC;
    intr2bus_rdack : in STD_LOGIC;
    ip2bus_rdack : in STD_LOGIC;
    busip_1 : in STD_LOGIC;
    ipbus_1 : in STD_LOGIC;
    ipbus_2 : in STD_LOGIC;
    \sz_i_reg[29]\ : in STD_LOGIC;
    irpt_wrack_d1 : in STD_LOGIC;
    \ip2bus_data_resolved_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ip2bus_data_resolved_reg[31]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in_0 : in STD_LOGIC;
    irpt_rdack_d1 : in STD_LOGIC;
    p_0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    wr_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rd_data_count : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data_reg[31]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \IP2Bus_Data_reg[2]\ : in STD_LOGIC;
    \IP2Bus_Data_reg[29]\ : in STD_LOGIC_VECTOR ( 26 downto 0 );
    src_in_1 : in STD_LOGIC;
    src_in : in STD_LOGIC;
    \IP2Bus_Data_reg[10]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \IP2Bus_Data[0]_i_2\ : in STD_LOGIC;
    \IP2Bus_Data[2]_i_2\ : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_lite_ipif is
  signal s_axi_ctrl_wdata_3_sn_1 : STD_LOGIC;
begin
  s_axi_ctrl_wdata_3_sp_1 <= s_axi_ctrl_wdata_3_sn_1;
I_SLAVE_ATTACHMENT: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_slave_attachment
     port map (
      Bus_RNW_reg_reg => Bus_RNW_reg,
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      Bus_RNW_reg_reg_1 => Bus_RNW_reg_reg_0,
      Bus_RNW_reg_reg_2 => Bus_RNW_reg_reg_1,
      Bus_RNW_reg_reg_3 => Bus_RNW_reg_reg_2,
      Bus_RNW_reg_reg_4 => Bus_RNW_reg_reg_3,
      Bus_RNW_reg_reg_5 => Bus_RNW_reg_reg_4,
      D(4 downto 0) => D(4 downto 0),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\ => p_5_in,
      \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]_0\ => \GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\,
      \GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\ => p_4_in,
      \GEN_BKEND_CE_REGISTERS[21].ce_out_i_reg[21]\ => p_2_in,
      \GEN_BKEND_CE_REGISTERS[22].ce_out_i_reg[22]\ => p_1_in,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\,
      \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\ => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\,
      \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\ => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\,
      \IP2Bus_Data[0]_i_2\ => \IP2Bus_Data[0]_i_2\,
      \IP2Bus_Data[2]_i_2\ => \IP2Bus_Data[2]_i_2\,
      \IP2Bus_Data_reg[10]\(3 downto 0) => \IP2Bus_Data_reg[10]\(3 downto 0),
      \IP2Bus_Data_reg[29]\(26 downto 0) => \IP2Bus_Data_reg[29]\(26 downto 0),
      \IP2Bus_Data_reg[2]\ => \IP2Bus_Data_reg[2]\,
      \IP2Bus_Data_reg[31]\(28 downto 0) => \IP2Bus_Data_reg[31]\(28 downto 0),
      IP2Bus_RdAck0 => IP2Bus_RdAck0,
      IP2Bus_WrAck0 => IP2Bus_WrAck0,
      Q(3 downto 0) => Q(3 downto 0),
      SR(0) => SR(0),
      bus2ip_wrce(1 downto 0) => bus2ip_wrce(1 downto 0),
      busip_1 => busip_1,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      interrupt_wrce_strb => interrupt_wrce_strb,
      intr2bus_rdack => intr2bus_rdack,
      intr2bus_rdack0 => intr2bus_rdack0,
      intr2bus_rdack_reg => intr2bus_rdack_reg,
      \ip2bus_data_resolved_reg[0]\ => \ip2bus_data_resolved_reg[0]\,
      \ip2bus_data_resolved_reg[31]\(4 downto 0) => \ip2bus_data_resolved_reg[31]\(4 downto 0),
      ip2bus_rdack => ip2bus_rdack,
      ip2bus_rdack_resolved => ip2bus_rdack_resolved,
      ip2bus_rdack_resolved_reg => ip2bus_rdack_resolved_reg,
      ip2bus_wrack_resolved => ip2bus_wrack_resolved,
      ip2bus_wrack_resolved_reg => ip2bus_wrack_resolved_reg,
      ip2bus_wrack_resolved_reg_0 => ip2bus_wrack_resolved_reg_0,
      ipbus_1 => ipbus_1,
      ipbus_2 => ipbus_2,
      irpt_rdack => irpt_rdack,
      irpt_rdack_d1 => irpt_rdack_d1,
      irpt_wrack => irpt_wrack,
      irpt_wrack_d1 => irpt_wrack_d1,
      or_reduce9_out => or_reduce9_out,
      p_0_in(0) => p_0_in(0),
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in_0 => p_1_in_0,
      rd_data_count(3 downto 0) => rd_data_count(3 downto 0),
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_ctrl_araddr(6 downto 0) => s_axi_ctrl_araddr(6 downto 0),
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(6 downto 0) => s_axi_ctrl_awaddr(6 downto 0),
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_wdata(4 downto 0) => s_axi_ctrl_wdata(4 downto 0),
      \s_axi_ctrl_wdata[31]\ => \s_axi_ctrl_wdata[31]\,
      \s_axi_ctrl_wdata[5]\ => \s_axi_ctrl_wdata[5]\,
      s_axi_ctrl_wdata_3_sp_1 => s_axi_ctrl_wdata_3_sn_1,
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      \s_axi_rdata_i_reg[31]_0\(31 downto 0) => \s_axi_rdata_i_reg[31]\(31 downto 0),
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      src_arst => src_arst,
      src_in => src_in,
      src_in_1 => src_in_1,
      status_done_i_reg(0) => status_done_i_reg(0),
      status_done_i_reg_0 => status_done_i_reg_0,
      \syncstages_ff_reg[3]\ => \syncstages_ff_reg[3]\,
      \syncstages_ff_reg[3][31]\(28 downto 0) => \syncstages_ff_reg[3][31]\(28 downto 0),
      \sz_i_reg[29]\ => \sz_i_reg[29]\,
      wr_data_count(3 downto 0) => wr_data_count(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 64;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2048;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 59;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 59;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 9;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 32;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 5;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair44";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 7;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 7;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 31;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2048;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1__2\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(6 downto 0) => rd_pntr_wr_cdc_dc(6 downto 0),
      src_clk => rd_clk,
      src_in_bin(6 downto 0) => src_in_bin00_out(6 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__5\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_4
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc(5 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => rd_pntr_wr(5 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(5 downto 0) => wr_pntr_plus1_pf(6 downto 1),
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_5\
     port map (
      D(6 downto 0) => rd_pntr_wr_cdc_dc(6 downto 0),
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_6
     port map (
      D(3 downto 0) => diff_pntr_pe(5 downto 2),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => rdp_inst_n_24,
      S(0) => rdp_inst_n_25,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0) => rdp_inst_n_26,
      \gen_pf_ic_rc.ram_empty_i_reg\(2 downto 0) => rd_pntr_ext(5 downto 3),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[5]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \reg_out_i_reg[5]_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[5]_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[5]_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[5]_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[5]_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[5]_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[5]_2\(5 downto 0) => wr_pntr_rd_cdc(5 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_7\
     port map (
      D(6 downto 0) => wr_pntr_rd_cdc_dc(6 downto 0),
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[6]\(5) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[6]\(4 downto 0) => rd_pntr_ext(5 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \reg_out_i_reg[6]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0__2\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(6 downto 0) => wr_pntr_rd_cdc_dc(6 downto 0),
      src_clk => wr_clk,
      src_in_bin(6 downto 0) => wr_pntr_ext(6 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__4\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn_8
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(1),
      Q => diff_pntr_pf_q(1),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(2),
      Q => diff_pntr_pf_q(2),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(3),
      Q => diff_pntr_pf_q(3),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized1\
     port map (
      addra(5 downto 0) => wr_pntr_ext(5 downto 0),
      addrb(5 downto 0) => rd_pntr_ext(5 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(31 downto 0) => din(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(31 downto 0),
      doutb(31 downto 0) => dout(31 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(6),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_9\
     port map (
      D(6 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(6 downto 0),
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      E(0) => ram_rd_en_i,
      Q(6) => rdp_inst_n_0,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_14,
      \count_value_i_reg[3]_0\(3) => rdp_inst_n_22,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_23,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_24,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_25,
      \count_value_i_reg[4]_0\(0) => rdp_inst_n_26,
      \count_value_i_reg[6]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \grdc.rd_data_count_i_reg[6]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[6]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[6]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[6]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[6]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[6]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[6]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[6]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(5 downto 0) => src_in_bin00_out(6 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_10\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_14,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit_11
     port map (
      Q(5 downto 0) => diff_pntr_pf_q(6 downto 1),
      \gen_pf_ic_rc.gpf_ic.prog_full_i_reg\ => \^full\,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\ => rst_d1_inst_n_1,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_12\
     port map (
      D(6 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(6 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[6]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[6]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[6]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[6]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[6]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[6]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[6]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_13\
     port map (
      D(5 downto 0) => diff_pntr_pf_q0(6 downto 1),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_plus1_pf(6 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(5 downto 0) => rd_pntr_wr(5 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5_14\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5) => wrpp2_inst_n_0,
      Q(4) => wrpp2_inst_n_1,
      Q(3) => wrpp2_inst_n_2,
      Q(2) => wrpp2_inst_n_3,
      Q(1) => wrpp2_inst_n_4,
      Q(0) => wrpp2_inst_n_5,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0__xdcDup__1\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[5]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 64;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2112;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 59;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 59;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 9;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 10;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 33;
  attribute READ_MODE : integer;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "0707";
  attribute VERSION : integer;
  attribute VERSION of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 33;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 3;
  attribute invalid : integer;
  attribute invalid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 0;
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is "soft";
  attribute stage1_valid : integer;
  attribute stage1_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ : entity is 1;
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\ is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal diff_pntr_pe : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal diff_pntr_pf_q : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal diff_pntr_pf_q0 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \^empty\ : STD_LOGIC;
  signal empty_fwft_i0 : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.rpw_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_10\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_6\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_7\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_8\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_dc_n_9\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_0\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_1\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_2\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_3\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_4\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_5\ : STD_LOGIC;
  signal \gen_cdc_pntr.wpr_gray_reg_n_6\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_3\ : STD_LOGIC;
  signal \gen_fwft.rdpp1_inst_n_4\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\ : STD_LOGIC;
  signal \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\ : STD_LOGIC;
  signal \grdc.diff_wr_rd_pntr_rdc\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \grdc.rd_data_count_i0\ : STD_LOGIC;
  signal \gwdc.diff_wr_rd_pntr1_out\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal overflow_i0 : STD_LOGIC;
  signal \^prog_empty\ : STD_LOGIC;
  signal \^prog_full\ : STD_LOGIC;
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_rd_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr_cdc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_pntr_wr_cdc_dc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal rdp_inst_n_0 : STD_LOGIC;
  signal rdp_inst_n_14 : STD_LOGIC;
  signal rdp_inst_n_22 : STD_LOGIC;
  signal rdp_inst_n_23 : STD_LOGIC;
  signal rdp_inst_n_24 : STD_LOGIC;
  signal rdp_inst_n_25 : STD_LOGIC;
  signal rdp_inst_n_26 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal rst_d1_inst_n_1 : STD_LOGIC;
  signal src_in_bin00_out : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal underflow_i0 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wr_pntr_plus1_pf : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal wr_pntr_plus1_pf_carry : STD_LOGIC;
  signal wr_pntr_rd_cdc : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_pntr_rd_cdc_dc : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wrpp2_inst_n_0 : STD_LOGIC;
  signal wrpp2_inst_n_1 : STD_LOGIC;
  signal wrpp2_inst_n_2 : STD_LOGIC;
  signal wrpp2_inst_n_3 : STD_LOGIC;
  signal wrpp2_inst_n_4 : STD_LOGIC;
  signal wrpp2_inst_n_5 : STD_LOGIC;
  signal wrst_busy : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 32 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\ : label is "soft_lutpair67";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT : integer;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK : integer;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH : integer;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is 7;
  attribute XPM_CDC : string;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.rd_pntr_cdc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 6;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is 7;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_dc_inst\ : label is "TRUE";
  attribute DEST_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 4;
  attribute INIT_SYNC_FF of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 1;
  attribute REG_OUTPUT of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute SIM_LOSSLESS_GRAY_CHK of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute VERSION of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 0;
  attribute WIDTH of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is 6;
  attribute XPM_CDC of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "GRAY";
  attribute XPM_MODULE of \gen_cdc_pntr.wr_pntr_cdc_inst\ : label is "TRUE";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute CASCADE_HEIGHT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute ECC_BIT_RANGE : string;
  attribute ECC_BIT_RANGE of \gen_sdpram.xpm_memory_base_inst\ : label is "[7:0]";
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_TYPE : string;
  attribute ECC_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is "NONE";
  attribute IGNORE_INIT_SYNTH : integer;
  attribute IGNORE_INIT_SYNTH of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute KEEP_HIERARCHY of \gen_sdpram.xpm_memory_base_inst\ : label is "soft";
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE\ : boolean;
  attribute \MEM.ADDRESS_SPACE\ of \gen_sdpram.xpm_memory_base_inst\ : label is std.standard.true;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ : integer;
  attribute \MEM.ADDRESS_SPACE_BEGIN\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_LSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ : integer;
  attribute \MEM.ADDRESS_SPACE_DATA_MSB\ of \gen_sdpram.xpm_memory_base_inst\ : label is 32;
  attribute \MEM.ADDRESS_SPACE_END\ : integer;
  attribute \MEM.ADDRESS_SPACE_END\ of \gen_sdpram.xpm_memory_base_inst\ : label is 511;
  attribute \MEM.CORE_MEMORY_WIDTH\ : integer;
  attribute \MEM.CORE_MEMORY_WIDTH\ of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 2112;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 64;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "block";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 6;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute RAM_DECOMP : string;
  attribute RAM_DECOMP of \gen_sdpram.xpm_memory_base_inst\ : label is "auto";
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute SIM_ASSERT_CHK of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT_MMI : integer;
  attribute USE_MEM_INIT_MMI of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 33;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_PROTECT : integer;
  attribute WRITE_PROTECT of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute rsta_loop_iter : integer;
  attribute rsta_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
  attribute rstb_loop_iter : integer;
  attribute rstb_loop_iter of \gen_sdpram.xpm_memory_base_inst\ : label is 36;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  prog_empty <= \^prog_empty\;
  prog_full <= \^prog_full\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"69A1"
    )
        port map (
      I0 => ram_empty_i,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      I3 => rd_en,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FF0"
    )
        port map (
      I0 => ram_empty_i,
      I1 => rd_en,
      I2 => curr_fwft_state(0),
      I3 => curr_fwft_state(1),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => \^rd_rst_busy\
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => \^rd_rst_busy\
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_cdc_pntr.rd_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized1\
     port map (
      dest_clk => wr_clk,
      dest_out_bin(6 downto 0) => rd_pntr_wr_cdc_dc(6 downto 0),
      src_clk => rd_clk,
      src_in_bin(6 downto 0) => src_in_bin00_out(6 downto 0)
    );
\gen_cdc_pntr.rd_pntr_cdc_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray
     port map (
      dest_clk => wr_clk,
      dest_out_bin(5 downto 0) => rd_pntr_wr_cdc(5 downto 0),
      src_clk => rd_clk,
      src_in_bin(5 downto 0) => rd_pntr_ext(5 downto 0)
    );
\gen_cdc_pntr.rpw_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec
     port map (
      D(5 downto 0) => rd_pntr_wr_cdc(5 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => rd_pntr_wr(5 downto 0),
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(5) => wrpp2_inst_n_0,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(4) => wrpp2_inst_n_1,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(3) => wrpp2_inst_n_2,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(2) => wrpp2_inst_n_3,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(1) => wrpp2_inst_n_4,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\(0) => wrpp2_inst_n_5,
      \gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg_0\(5 downto 0) => wr_pntr_plus1_pf(6 downto 1),
      ram_full_i0 => ram_full_i0,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.rpw_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0\
     port map (
      D(6 downto 0) => rd_pntr_wr_cdc_dc(6 downto 0),
      Q(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      Q(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      Q(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      Q(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      Q(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      Q(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      Q(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      wr_clk => wr_clk,
      wrst_busy => wrst_busy
    );
\gen_cdc_pntr.wpr_gray_reg\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec_0
     port map (
      D(5 downto 0) => diff_pntr_pe(5 downto 0),
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      S(3) => rdp_inst_n_22,
      S(2) => rdp_inst_n_23,
      S(1) => rdp_inst_n_24,
      S(0) => rdp_inst_n_25,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0) => rdp_inst_n_26,
      \gen_pf_ic_rc.ram_empty_i_reg\(2 downto 0) => rd_pntr_ext(5 downto 3),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      \reg_out_i_reg[0]_0\ => \^rd_rst_busy\,
      \reg_out_i_reg[5]_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \reg_out_i_reg[5]_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \reg_out_i_reg[5]_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \reg_out_i_reg[5]_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \reg_out_i_reg[5]_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \reg_out_i_reg[5]_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \reg_out_i_reg[5]_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \reg_out_i_reg[5]_2\(5 downto 0) => wr_pntr_rd_cdc(5 downto 0)
    );
\gen_cdc_pntr.wpr_gray_reg_dc\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_vec__parameterized0_1\
     port map (
      D(6 downto 0) => wr_pntr_rd_cdc_dc(6 downto 0),
      DI(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      Q(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      Q(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      Q(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      Q(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      Q(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      Q(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      count_value_i(0) => count_value_i(1),
      \grdc.rd_data_count_i_reg[6]\(5) => rdp_inst_n_0,
      \grdc.rd_data_count_i_reg[6]\(4 downto 0) => rd_pntr_ext(5 downto 1),
      rd_clk => rd_clk,
      \reg_out_i_reg[4]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \reg_out_i_reg[4]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \reg_out_i_reg[6]_0\ => \^rd_rst_busy\
    );
\gen_cdc_pntr.wr_pntr_cdc_dc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__parameterized0\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(6 downto 0) => wr_pntr_rd_cdc_dc(6 downto 0),
      src_clk => wr_clk,
      src_in_bin(6 downto 0) => wr_pntr_ext(6 downto 0)
    );
\gen_cdc_pntr.wr_pntr_cdc_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_gray__6\
     port map (
      dest_clk => rd_clk,
      dest_out_bin(5 downto 0) => wr_pntr_rd_cdc(5 downto 0),
      src_clk => wr_clk,
      src_in_bin(5 downto 0) => wr_pntr_ext(5 downto 0)
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0CC"
    )
        port map (
      I0 => rd_en,
      I1 => \^empty\,
      I2 => curr_fwft_state(1),
      I3 => curr_fwft_state(0),
      O => empty_fwft_i0
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => empty_fwft_i0,
      Q => \^empty\,
      S => \^rd_rst_busy\
    );
\gen_fwft.rdpp1_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn
     port map (
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      Q(0) => rd_pntr_ext(0),
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[1]_0\ => \^rd_rst_busy\,
      \count_value_i_reg[1]_1\(1 downto 0) => curr_fwft_state(1 downto 0),
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(0) => src_in_bin00_out(0)
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(0),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(1),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(2),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(3),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(4),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => diff_pntr_pe(5),
      Q => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      R => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^prog_empty\,
      I1 => \^empty\,
      I2 => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005557"
    )
        port map (
      I0 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[3]\,
      I1 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[2]\,
      I2 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[1]\,
      I3 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[0]\,
      I4 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[5]\,
      I5 => \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg_n_0_[4]\,
      O => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_2_n_0\
    );
\gen_pf_ic_rc.gpe_ic.prog_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => \gen_pf_ic_rc.gpe_ic.prog_empty_i_i_1_n_0\,
      Q => \^prog_empty\,
      S => \^rd_rst_busy\
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(4),
      Q => diff_pntr_pf_q(4),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(5),
      Q => diff_pntr_pf_q(5),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => diff_pntr_pf_q0(6),
      Q => diff_pntr_pf_q(6),
      R => wrst_busy
    );
\gen_pf_ic_rc.gpf_ic.prog_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => rst_d1_inst_n_1,
      Q => \^prog_full\,
      R => '0'
    );
\gen_pf_ic_rc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => wrst_busy
    );
\gen_pf_ic_rc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => \^rd_rst_busy\
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_memory_base__parameterized2\
     port map (
      addra(5 downto 0) => wr_pntr_ext(5 downto 0),
      addrb(5 downto 0) => rd_pntr_ext(5 downto 0),
      clka => wr_clk,
      clkb => rd_clk,
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(32 downto 0) => din(32 downto 0),
      dinb(32 downto 0) => B"000000000000000000000000000000000",
      douta(32 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(32 downto 0),
      doutb(32 downto 0) => dout(32 downto 0),
      ena => '0',
      enb => ram_rd_en_i,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => \^rd_rst_busy\,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => wr_pntr_plus1_pf_carry,
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      O => \gen_fwft.ram_regout_en\
    );
\gof.overflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => overflow_i0,
      Q => overflow,
      R => '0'
    );
\grdc.rd_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(0),
      Q => rd_data_count(0),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(1),
      Q => rd_data_count(1),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(2),
      Q => rd_data_count(2),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(3),
      Q => rd_data_count(3),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(4),
      Q => rd_data_count(4),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(5),
      Q => rd_data_count(5),
      R => \grdc.rd_data_count_i0\
    );
\grdc.rd_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rd_clk,
      CE => '1',
      D => \grdc.diff_wr_rd_pntr_rdc\(6),
      Q => rd_data_count(6),
      R => \grdc.rd_data_count_i0\
    );
\guf.underflow_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rd_clk,
      CE => '1',
      D => underflow_i0,
      Q => underflow,
      R => '0'
    );
\gwdc.wr_data_count_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(0),
      Q => wr_data_count(0),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(1),
      Q => wr_data_count(1),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(2),
      Q => wr_data_count(2),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(3),
      Q => wr_data_count(3),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(4),
      Q => wr_data_count(4),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(5),
      Q => wr_data_count(5),
      R => wrst_busy
    );
\gwdc.wr_data_count_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => wr_clk,
      CE => '1',
      D => \gwdc.diff_wr_rd_pntr1_out\(6),
      Q => wr_data_count(6),
      R => wrst_busy
    );
rdp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3\
     port map (
      D(6 downto 0) => \grdc.diff_wr_rd_pntr_rdc\(6 downto 0),
      DI(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_0\,
      DI(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_1\,
      DI(1) => \gen_fwft.rdpp1_inst_n_3\,
      DI(0) => \gen_fwft.rdpp1_inst_n_4\,
      E(0) => ram_rd_en_i,
      Q(6) => rdp_inst_n_0,
      Q(5 downto 0) => rd_pntr_ext(5 downto 0),
      S(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_10\,
      count_value_i(1 downto 0) => count_value_i(1 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_0\ => rdp_inst_n_14,
      \count_value_i_reg[3]_0\(3) => rdp_inst_n_22,
      \count_value_i_reg[3]_0\(2) => rdp_inst_n_23,
      \count_value_i_reg[3]_0\(1) => rdp_inst_n_24,
      \count_value_i_reg[3]_0\(0) => rdp_inst_n_25,
      \count_value_i_reg[4]_0\(0) => rdp_inst_n_26,
      \count_value_i_reg[6]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.gpe_ic.diff_pntr_pe_reg[5]\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      \grdc.rd_data_count_i_reg[6]\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_8\,
      \grdc.rd_data_count_i_reg[6]\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_9\,
      \grdc.rd_data_count_i_reg[6]_0\(5) => \gen_cdc_pntr.wpr_gray_reg_dc_n_2\,
      \grdc.rd_data_count_i_reg[6]_0\(4) => \gen_cdc_pntr.wpr_gray_reg_dc_n_3\,
      \grdc.rd_data_count_i_reg[6]_0\(3) => \gen_cdc_pntr.wpr_gray_reg_dc_n_4\,
      \grdc.rd_data_count_i_reg[6]_0\(2) => \gen_cdc_pntr.wpr_gray_reg_dc_n_5\,
      \grdc.rd_data_count_i_reg[6]_0\(1) => \gen_cdc_pntr.wpr_gray_reg_dc_n_6\,
      \grdc.rd_data_count_i_reg[6]_0\(0) => \gen_cdc_pntr.wpr_gray_reg_dc_n_7\,
      ram_empty_i => ram_empty_i,
      rd_clk => rd_clk,
      rd_en => rd_en,
      src_in_bin(5 downto 0) => src_in_bin00_out(6 downto 1)
    );
rdpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4\
     port map (
      E(0) => ram_rd_en_i,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[0]_0\ => \^rd_rst_busy\,
      \gen_pf_ic_rc.ram_empty_i_reg\ => rdp_inst_n_14,
      \gen_pf_ic_rc.ram_empty_i_reg_0\ => \gen_cdc_pntr.wpr_gray_reg_n_0\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(5) => \gen_cdc_pntr.wpr_gray_reg_n_1\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(4) => \gen_cdc_pntr.wpr_gray_reg_n_2\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(3) => \gen_cdc_pntr.wpr_gray_reg_n_3\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(2) => \gen_cdc_pntr.wpr_gray_reg_n_4\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(1) => \gen_cdc_pntr.wpr_gray_reg_n_5\,
      \gen_pf_ic_rc.ram_empty_i_reg_1\(0) => \gen_cdc_pntr.wpr_gray_reg_n_6\,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      rd_clk => rd_clk,
      rd_en => rd_en
    );
rst_d1_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_reg_bit
     port map (
      Q(2 downto 0) => diff_pntr_pf_q(6 downto 4),
      d_out_int_reg_0 => rst_d1_inst_n_1,
      \gof.overflow_i_reg\ => \^full\,
      overflow_i0 => overflow_i0,
      prog_full => \^prog_full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrp_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized3_2\
     port map (
      D(6 downto 0) => \gwdc.diff_wr_rd_pntr1_out\(6 downto 0),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(6 downto 0) => wr_pntr_ext(6 downto 0),
      \count_value_i_reg[5]_0\ => \^full\,
      \gwdc.wr_data_count_i_reg[6]\(6) => \gen_cdc_pntr.rpw_gray_reg_dc_n_0\,
      \gwdc.wr_data_count_i_reg[6]\(5) => \gen_cdc_pntr.rpw_gray_reg_dc_n_1\,
      \gwdc.wr_data_count_i_reg[6]\(4) => \gen_cdc_pntr.rpw_gray_reg_dc_n_2\,
      \gwdc.wr_data_count_i_reg[6]\(3) => \gen_cdc_pntr.rpw_gray_reg_dc_n_3\,
      \gwdc.wr_data_count_i_reg[6]\(2) => \gen_cdc_pntr.rpw_gray_reg_dc_n_4\,
      \gwdc.wr_data_count_i_reg[6]\(1) => \gen_cdc_pntr.rpw_gray_reg_dc_n_5\,
      \gwdc.wr_data_count_i_reg[6]\(0) => \gen_cdc_pntr.rpw_gray_reg_dc_n_6\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp1_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized4_3\
     port map (
      D(2 downto 0) => diff_pntr_pf_q0(6 downto 4),
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5 downto 0) => wr_pntr_plus1_pf(6 downto 1),
      \count_value_i_reg[5]_0\ => \^full\,
      \gen_pf_ic_rc.gpf_ic.diff_pntr_pf_q_reg[6]\(5 downto 0) => rd_pntr_wr(5 downto 0),
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
wrpp2_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_counter_updn__parameterized5\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(5) => wrpp2_inst_n_0,
      Q(4) => wrpp2_inst_n_1,
      Q(3) => wrpp2_inst_n_2,
      Q(2) => wrpp2_inst_n_3,
      Q(1) => wrpp2_inst_n_4,
      Q(0) => wrpp2_inst_n_5,
      \count_value_i_reg[5]_0\ => \^full\,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wrst_busy => wrst_busy
    );
xpm_fifo_rst_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_rst__parameterized0\
     port map (
      E(0) => wr_pntr_plus1_pf_carry,
      Q(1 downto 0) => curr_fwft_state(1 downto 0),
      SR(0) => \grdc.rd_data_count_i0\,
      \count_value_i_reg[5]\ => \^full\,
      \gen_rst_ic.fifo_rd_rst_ic_reg_0\ => \^rd_rst_busy\,
      \guf.underflow_i_reg\ => \^empty\,
      rd_clk => rd_clk,
      rd_en => rd_en,
      rst => rst,
      rst_d1 => rst_d1,
      underflow_i0 => underflow_i0,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy,
      wrst_busy => wrst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 62 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 62 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 63;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 63;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync : entity is "soft";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^dout\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dout_UNCONNECTED : STD_LOGIC_VECTOR ( 62 downto 1 );
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 1008;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 63;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 63;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  dout(62) <= \<const0>\;
  dout(61) <= \<const0>\;
  dout(60) <= \<const0>\;
  dout(59) <= \<const0>\;
  dout(58) <= \<const0>\;
  dout(57) <= \<const0>\;
  dout(56) <= \<const0>\;
  dout(55) <= \<const0>\;
  dout(54) <= \<const0>\;
  dout(53) <= \<const0>\;
  dout(52) <= \<const0>\;
  dout(51) <= \<const0>\;
  dout(50) <= \<const0>\;
  dout(49) <= \<const0>\;
  dout(48) <= \<const0>\;
  dout(47) <= \<const0>\;
  dout(46) <= \<const0>\;
  dout(45) <= \<const0>\;
  dout(44) <= \<const0>\;
  dout(43) <= \<const0>\;
  dout(42) <= \<const0>\;
  dout(41) <= \<const0>\;
  dout(40) <= \<const0>\;
  dout(39) <= \<const0>\;
  dout(38) <= \<const0>\;
  dout(37) <= \<const0>\;
  dout(36) <= \<const0>\;
  dout(35) <= \<const0>\;
  dout(34) <= \<const0>\;
  dout(33) <= \<const0>\;
  dout(32) <= \<const0>\;
  dout(31) <= \<const0>\;
  dout(30) <= \<const0>\;
  dout(29) <= \<const0>\;
  dout(28) <= \<const0>\;
  dout(27) <= \<const0>\;
  dout(26) <= \<const0>\;
  dout(25) <= \<const0>\;
  dout(24) <= \<const0>\;
  dout(23) <= \<const0>\;
  dout(22) <= \<const0>\;
  dout(21) <= \<const0>\;
  dout(20) <= \<const0>\;
  dout(19) <= \<const0>\;
  dout(18) <= \<const0>\;
  dout(17) <= \<const0>\;
  dout(16) <= \<const0>\;
  dout(15) <= \<const0>\;
  dout(14) <= \<const0>\;
  dout(13) <= \<const0>\;
  dout(12) <= \<const0>\;
  dout(11) <= \<const0>\;
  dout(10) <= \<const0>\;
  dout(9) <= \<const0>\;
  dout(8) <= \<const0>\;
  dout(7) <= \<const0>\;
  dout(6) <= \<const0>\;
  dout(5) <= \<const0>\;
  dout(4) <= \<const0>\;
  dout(3) <= \<const0>\;
  dout(2) <= \<const0>\;
  dout(1) <= \<const0>\;
  dout(0) <= \^dout\(0);
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(62 downto 6) => B"000000000000000000000000000000000000000000000000000000000",
      din(5 downto 0) => din(5 downto 0),
      dout(62 downto 1) => NLW_xpm_fifo_base_inst_dout_UNCONNECTED(62 downto 1),
      dout(0) => \^dout\(0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 8 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 3 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 7;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "fwft";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 9;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is 4;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "TRUE";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "true";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ : entity is "soft";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_sync__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute CASCADE_HEIGHT of xpm_fifo_base_inst : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 144;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute KEEP_HIERARCHY of xpm_fifo_base_inst : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 5;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 7;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 9;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(3) <= \<const0>\;
  rd_data_count(2) <= \<const0>\;
  rd_data_count(1) <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(3) <= \<const0>\;
  wr_data_count(2) <= \<const0>\;
  wr_data_count(1) <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized0\
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(8 downto 0) => din(8 downto 0),
      dout(8 downto 0) => dout(8 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(3 downto 0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(3 downto 0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(3 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 31 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 9;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 32;
  attribute READ_MODE : string;
  attribute READ_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 32;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async : entity is "true";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2048;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 59;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 59;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 32;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized1\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(31 downto 0) => din(31 downto 0),
      dout(31 downto 0) => dout(31 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(6 downto 0) => rd_data_count(6 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(6 downto 0) => wr_data_count(6 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 32 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 32 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CASCADE_HEIGHT : integer;
  attribute CASCADE_HEIGHT of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute CDC_SYNC_STAGES : integer;
  attribute CDC_SYNC_STAGES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 4;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "no_ecc";
  attribute EN_ADV_FEATURE_ASYNC : string;
  attribute EN_ADV_FEATURE_ASYNC of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "16'b0000011100000111";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "block";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 64;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "xpm_fifo_async";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 10;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 7;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 33;
  attribute READ_MODE : string;
  attribute READ_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "fwft";
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "0707";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 33;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is 7;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "TRUE";
  attribute dont_touch : string;
  attribute dont_touch of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ : entity is "true";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_async__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\ : STD_LOGIC;
  attribute CASCADE_HEIGHT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 4;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute DOUT_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "16'b0000011100000111";
  attribute EN_AE : string;
  attribute EN_AE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PE : string;
  attribute EN_PE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_PF : string;
  attribute EN_PF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_RDC : string;
  attribute EN_RDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_UF : string;
  attribute EN_UF of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute EN_WACK : string;
  attribute EN_WACK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b1";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute FIFO_READ_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2112;
  attribute FIFO_WRITE_DEPTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 64;
  attribute FULL_RESET_VALUE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "1'b0";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "soft";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 59;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 8;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 59;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 9;
  attribute PROG_EMPTY_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute PROG_FULL_THRESH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 10;
  attribute RD_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute READ_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 33;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute READ_MODE_LL : integer;
  attribute READ_MODE_LL of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute RELATED_CLOCKS of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute SIM_ASSERT_CHK of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute USE_ADV_FEATURES of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "0707";
  attribute VERSION : integer;
  attribute VERSION of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
  attribute WRITE_DATA_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 33;
  attribute WR_DATA_COUNT_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 7;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 6;
  attribute XPM_MODULE of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 3;
  attribute invalid : integer;
  attribute invalid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of \gnuram_async_fifo.xpm_fifo_base_inst\ : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  sbiterr <= \<const0>\;
  wr_ack <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gnuram_async_fifo.xpm_fifo_base_inst\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_fifo_base__parameterized2\
     port map (
      almost_empty => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_empty_UNCONNECTED\,
      almost_full => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_almost_full_UNCONNECTED\,
      data_valid => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_data_valid_UNCONNECTED\,
      dbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_dbiterr_UNCONNECTED\,
      din(32 downto 0) => din(32 downto 0),
      dout(32 downto 0) => dout(32 downto 0),
      empty => empty,
      full => full,
      full_n => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_full_n_UNCONNECTED\,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => overflow,
      prog_empty => prog_empty,
      prog_full => prog_full,
      rd_clk => rd_clk,
      rd_data_count(6 downto 0) => rd_data_count(6 downto 0),
      rd_en => rd_en,
      rd_rst_busy => rd_rst_busy,
      rst => rst,
      sbiterr => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_sbiterr_UNCONNECTED\,
      sleep => sleep,
      underflow => underflow,
      wr_ack => \NLW_gnuram_async_fifo.xpm_fifo_base_inst_wr_ack_UNCONNECTED\,
      wr_clk => wr_clk,
      wr_data_count(6 downto 0) => wr_data_count(6 downto 0),
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
JSQEJZA17nTA4OzJHm5DzzkC66jYwQl29MtmtJ35A9ghJl9pUJ0M0z9kF8O7IC1wVRinabMWCge2
ODxVWDosx0J3263Yi5mairw0p4j7aawgVlWgR5CZbm7J1ZY7YKwRU0SczahahRpfpXBSTCkFEAPc
vY47GBblFDr1nrhBv3M=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Kxvshx9KSAsNLnW+SSECUEksqum4aheeMAx3mj+bOu2hpeCdSaDVQk9/lIauRus3bx8LEkN0KnAh
YxbNjxcTv63u7ItWvRiAbXBE6WHUfKDjYhOTc8fhF/aL3iuowQYgmhLiCuebz4y7QiZ9blJ3Lcc/
28tgYXtmUnB1yvTAgT8CCfQO6tLC9G3s9q8nvkUWr43Z5bk7mjw+iuRDpZ5Jqb4uMJxAAy8rofMS
vPVtlWamP4B2G9RnxI7SqaB7t6YhJzJ8RC221TddBd5mMR46UCIdLk3EeV6q6JqDCZUHQDP2SA0g
TtR4r4yRkLofP8ALaHbLBFeVQ1nsf6kWziegNA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
S/MURt05jzVq7DG53shmH2DpjPDQ0xc1CPtmEdP6trLfnW0P5zE4ip7xjKIQTt6nwaND+av0X31J
YH6EOsgNlyaUEYvOMJ51mRIha7GndAPaVyokib2woU9FS6QUMFmoDlW+gTrunna+ToAYW2ssx8is
Qe24yEon2EbpyR+TDdw=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
G93E6qfKKIGl2YG0k6OmlUge/EZEnwT7sNbU04OxnA29eti9jW/MkVKWerQcDwnxyyoBaudiUJSm
+LVHCGzihmlsnwZZWfw9VBSnbnUFEE/XGyHTJquv0UUldTnOlv/UneoNAw8KZFM64IVsu77lQasS
R9sa1ruQGHcjKUs/6Il36BFwtZXkZA70KW4e2+xrYIVzHT4pAj3hyrnrxAyQIz9pEX5/K3VGlvHT
OPF0kY89U+pRZ+4eRtQNfREV9aAKES2jMO+GgLBm8gKEuMcHXET4qmQZdNRCJ7W/D4sRpA0uzowj
v7Q2HkIacQ/Rbo9jrEAFWYWUUzB8IzMT5E6bqg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
M08ebLLG4ETG4R2sYjGO41lnjS000KCvPADSohveSw85GeZN4hMzbO3SLO3fZPub+TwZym+Lrd7b
1tQF2d1BRX0GMHjCzfIZ9X3yCtmD0gg58OZtAZ+JIQIwieUVt3gwK9lZEHVcKQ4/A4aPiy9xm13k
tmv0b+wXsSjUfS2DXVUrhjENSYqX7FXIkELikZ7lFrSmeGdTKXbPw60+iloVluMpg/TDShnF4MDo
SeGDFH/dFVIjuqqAGOqY+fNAVMgrfJ/dlccr96XagO/yHgRvR9WO3ClLxcYNDvOUo3Le5P9X+28w
mr7+Nzg/04oeqaCJZdfGgRZgzCpG+dgBQ92aUg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
uBFznj0ulE8MIlMjyyGBHGRQvkJ3GlUGRmKBtFfH43TdUcUHSLej6igQiB/TBD2EVh1FsxCszaXE
8lc0FPFPuIGjHltIylHu2/QhzNnL0uUPp+nPXympeKqZlaLTzp+D3JEJbSxzOT8wiI4qL5MKAiDe
BGWZDBvISf64UfKporIsiZUa+RX0uaDdvppKTLt6tpGwA0LlVPWjLg+Kkohh/x/dkiOnj0s1BKuo
wW2KYkcKIVH5xgDajtIQJxMDAGApw1PDFgEUOQGCaLdT0JpwGEjI++PeoOctZIBrqVbZ+Qq0Ojon
y89RU+NvttOKT2Bwpyj63DRAr/+agvw50pubOw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
EQ7oYqQ16sQRVwoSIf3hfEoMla0BgRFRSr4+M+TTS5PfbWQJsa4K/p8MT8M0GBQx+7kNS7TQJxAj
wLeAD9OuTYGiwHCKQkBh6bUJy1GxkQFiThpCNpZ549fluVkH6y02o4l1m6Hq47NnDmJlNb5fYIWF
wGv4VHZZAUEDka1uoJqtP6i1cp4rKSPmt5DfL2SH/SwSU51+Gh3gfWMiMjtNiolFiHXpNGx7S5xL
mPHxZMDTS5qtpZsfyLy5nDVBuVuCct5TZASZsTsbzwBeVVz6GY+RR2gcw4Sj2VgtHT0xg/SR8krZ
TDVxFDN6aYItBozD7VNTnwCZRAUL6samPcHafg==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
QTVjCFG7ir3+xI40eWBLtvGbjscEy7ZvNRTVAH084Nt/H8PAhS0l2R0bMSz+vNHn5G4Xc24ajfkk
Lo6lz9Mf2puQCVZ7WY3A4aTfTJNI/rvnFVUNhNqa4awf8tEVI2rAWFts1F4Ao8XzJ5YuEr1FpfSZ
Rf/Wo64togjgw6TD/1+Cw0JPZzJX+kMFj8QLSqAJkXIutyNk+jaCl/u+6+5uplVkpGXd6ti8OPrS
dm7zhZrig6Srk1j5d2od3azNIDmi/dkga7HkQyDOVoQ8ZtS3671U56CpQfIaOlGL5rgYF/YFReLD
y1dIo17SMV3bhaM//6VcL0AzLnVk7DI/yIuU4B5LGug19VOE/KTqN9mqkdyEN8Lk/NK6dkt64Jqy
0XfhjQ8/DuRnUnmLTZKGSkFGLyALzjmI5GHVJQqbzvxOQV85dG/HUwbRdfFUg9Y2+vKkdeksS/41
RnSJ8+dfFEGqKYejtXNalzqFZnbVLNPUZeI3ip3lJ7ZFykOb82z0RM4J

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lFYf6pVGwjDZCw3pCGw9V/jrQi2l0oYYmXd7IXimnaFdPYy+oNu4dRXisnsVZmi/O6zHBr3HaBcZ
9N5LFnoRX25mrPCGuaJJHX3hwdqMWukJ1c1EMXL0FN/Ti0axP7ofbdwAXS2Id1yTxUlbJrACJ7e4
NqpzA+dDPrP1fD0TPDFXqfV8Lm5Iz5n6gxlJL3ONxAmE6yKJEblAUfblfUA63Lo3BeiojJd4s2gL
gLZoQhgIKrn/246sZzNpiS/BFNPk9nqw/jXe5yv4VxfzV9uUo4WpKQBuMQ0Kx4pp8D2SL5CE4S9+
FtgblaoLOUIsUXP250Ws7YpHmdqKTBC5Qdesaw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 191984)
`protect data_block
T2pW0Xx6xUY9PoifLMTg+I9s4lE3uuqXsBps1T6Bz/fvp3wfhYSK9pOeyZbHKdfCKEPoXQ9hYKYH
LfrburOeNU9bdFQdcsQJUCgB+p8MpFetR742SzvZDQQG89RYPuSSLnZvSeZubDzvJhcrRN9q5z9C
MWkrwsB2V6aCgIpL0M50nU9qyuxFoOG2rUS/WskynbBkVC6UtFlBML4FA9yQtaalE2osFL0eTsbs
VpmYYB4OUnb02astx2OLjyYjzuOn6QFMvFL07Y7S7RMJxARnEhXXLPGqu5UUrV7wEGVSS+OMTv9j
pNMmuJHoYXhtC5f7CRA7wINnLmJTV0TgXq3yQQwmECt1dKqqtJEXZAASXlz+Lvm2TdcxWBaIpfah
QWDfgQCB5gYpO80s24kJuWPZPk9iXuJePuqN4/ZVAFBn4ZF3MbpPwUqbSebb4HLVI3cuKYY6d6eF
2ieIxHjENeAbhgpvP74SFr8+5wpYueik1d+Hx7TJc4+NJ0pJBNohGsitqVCJe7lq4yD7Gd7DYy6d
sVSRSQSwxpdrSoYr5MHeBvQRzlL+3UbBJMT/CFIy4ekHcXbr7jw9uTolxSvGKZ4vNx1afGAcfC1M
+8GLjiY7tY4UxIDUYPrisKRqdF8klnpEtgIelmEokvUJ4v6pd4tesWv+iKc8da8h8VOmKdzSHBn9
gsK4pZvdPk/yNNslSL1v+h8lfkZqXu0y5OHOQFZAxXrvHeOKxqMR4m/D536AMOhxJejKDRSiHiCJ
3kjNUHNOUdIIrkoQVDVBGqUvgdJwIB7oJn2EZec3CE3L3yyK3/JKEkJWV7swJeHTH1UQMHeTcF1s
YyXT1RSTDcpbjmGZqYVVwBX/BQzPpFAYuUuXzPK6iIx3pQNcnCe0ha/wXXgM+plWsfBhZWcOJCwJ
N+zJlHB92RVgCY203zWXYlHUnMAVKEFxkRn/mv9Y1q55smya/mmEkD05GI/sgvBmT9cK2PUeQ2k/
K2JsYGGD4QdKFRliCaegeij0nzNdfrZxZKmeQiJRUcY8bkLcjIIdNxAebWcj+mN265JuWBo9CSDd
HBn+91EXD89+rizGRwJXRrc1yY6F07BhiyARZgxe+wbkm4Dpw/4KsHKaIiWoFNZEUsIiuAAZ1ZDY
TScrQWC0IVB8WGRsvOJnaz6j7e6KPmkXrg+GlIRCMQBpxHyWF+eSJWGtc3ntSEPnFENKTaogEECr
nRaOBtR4he2KhQaV8c41Ig7JRzeQKaF6t8E2ki0ZaZ7wXjKeRyWwkO45h0Ypq/LSk1zQvj8+AXXS
BfSH5oIyqpMDEksLYiD/Gv+jWz/mYQ9XqjRAgdzV0lD2D50yzwh5QfGZi5/n2+W4kSz6GUQkGKGK
zp+dTuLu/gJtOvR1GJxOFLZC50Cdl3oPSGG5pQmMPY3kAMrhNpl6nMz/ELZbpdV8qKMNUPKe5VTW
3KXfOzMIMhKHFs0LV8pF8sOQAQVCtYbhTjSXpSbDcgbKDPUjPX6cHy5BVM4zZkjX75O799WtrxDE
P5/HxqsGny7C6rR2TO704f8vaawVRg0fRJzkBPZCr4EtQmIwV+j28Vdfndhki487iWbyg1qYt9Cw
gFmJg91Xv9kooIFO2XXAbdHXmkg0TLU5aWb0W1GCLItp4u1Di9URpGdm3QCBMReYZwpwge+7jdhK
Qq92MdycP3RW2iKQK6E+1+XiOfLL8iKmS/U9nixtkBJIQ7sLpPg0GqsKx1VcH4geR6YoDNOfNY7x
GKkXyuifelLBcvScw/r/oJzGSGOvv0lPu3R+hSjchsPgK9fZizLTYDxkUE16fWNpu4XiZauQaxBR
+DNUaUUXE0jIVSpmpqqcJ0LBEmbcEbni0fd4rnCNl9kpeg9V4L30BJrv96FTfdAMjDGodsvYqhqY
HTAkWlNIABzWsEkDKKKsM+MFf9qc2VKphcMYt3qQjLLH+tdRu2zgoo/0rpo3lhjMVFMZ0NpOWCpg
pEojanVKhLoVJLvCtPzqaJfGjKDpjPS7j+usAOxbyBvKHmE5+f2aRoKOujLIPzKJqtYkGdudeBFx
+P+kUW5E8bExwedRa+6omM0kN6juL4w1NmtZ7rZpsWG7oYh4OBlo8wXALZgs8/gZnsPGkxYU+ERh
bqEKofeKLucyBrZWtTAHjT2XR/C+O4oKsvH2JV9O6XWPoQkqvILXA/wLba/AVuSs7FJ0D7aJMcEb
Jplqvn2stVfGsYWSoEr9eyly1rcO1VPLYx9Sf792i/tkSDTE5pOr0l9OL4UkTlsqzPTfbKkJDqdC
6hTHGTeDyYE7V/qg7VgU8aJQV5JKf8ueHicgkJuWSwPzT6BguE4HWIcX0B79qxUIwGktJ3/xoPLN
oAdmHt/TGuWvJ8yKpq0NdqCSbYQqY12HDSG9YdIwyUHRNka9ShpF+7QM7IAhKoHWpsD6QJOxQH0U
lODeroopmVL2wZ743IsKkKRa/P0OE6YXrfs7DyNd8nH0UNBpyLcs2u2xbnkBxCXKcyFHYi66Vv8V
YncRf+rqB5ubUGLuoxO57v/WZh0a/ie8UFwDihOnuhgxXy3/hCizJ3EXsfrrWf6AE6q9bsmpEIb3
hxJXN5ZlqD8Vs+HcQhX6La5avnbUoLNpN2sCdplPPEtgv+9o7e1IGC8G5ZRLMTqqFmAO3gFMcwNb
aplhQkBmsBBAcHLMD6Ljk39WK0SfJPEhzw3C3QhCqrmx+GM3g9Lcc2Kd6uWx6zSdVpALxqH37MFi
eOaZcej/4/A4nL3LvbPuUWP1+PHPfk/pEA7TjwfsQydmcWzZ28g9W+8Gzdqj8lsZue4Ia+w5Fvhu
rgVYJ6m7zKb10JF1/QaG9IGKKm3yRroWr1XKwSDOytOxwW1g7nMOBdsB8SZv7/myfAgxmv7ZJ3q0
PqizGIFQ4unvz+Zx8yz/Auds+owBe7wad0m/PEupbeEfawBkLVRO26ueaiBYbQBAr+yZW4/uYJqB
vcZ+697wGdYgBbVFBdfxEvJk2/XTBz0SbZZxPcXYhmfZI4AMHBA7CV9Zaqkguo/jbgbYlgtoYgZV
jGT1qNb/iEyWB9eq6vGAA4eQqF2wjxFq/u/uSEwlBOmgu2H/fg6rQoxeUsW12sa3kp5srLZk0G/f
mc3hdDpW5hUuA3UA4oMbPsuINpDrMeBSBeWGu1i4m0kFl+v7pAdDnVaW7FDUhYUyA2Qk8GI46clu
VPCJd1otxeOpuEutlueOWY4zsh/GkMDFSdIzeh02FHpIfe6nzgnYim6z/VCEQU9ab+ZNVC8fQl/T
VbA2PzSoc6eWdHnWbe/5l9zIs047F9moKhejjnt1fR0uhN8DzBFMwtuhT2I/Y9wKllrZQi7YFXCZ
VVBj4Afg5/XI/bPkB7CX6chqyoQuWztl/Bwqix2H3M1xdq4N1IYOzxmMqHtYBj5drmhIVGs2TXMu
+e/ntSADAHP7BTn5clGTpcnlrnVPbmgUM3d3NMM3YRsHmSg0TNxDZhbN18NKDIxsyM6Kzd/dG6G/
n7EW3LZnfmQODIT+bgZIW6m4VYHmLlmxgR7H0O2NctIx/41D+yuDB7wYTnmUpm5pD6fQBQg1Hdnr
Mr47+lmFEUcnPXEnd2qG5FFCYqYfOyjTahfWB8Gzp2jV36Gnn+/lMGjOe4c6p+irahTzGosS0ThX
DWXdJX9u8c4CZcNkCrcZWyK+krJf0DH2+Bqnb7tVAfeKy0oUJPxdDu9yCWlWufmnEOuFnHlduGxS
iQAW3P/SLt+TTFc3aiah8jhgKdTHjUvYFp2E/f8Q4WE2KYLBP0ui71RQe537dfwIBXqU7ecOc/WJ
IQKzqufIRIy4IBvh0wgknn9CVey/I93lG/Ge2q28n9SArF/Pwx9sCxtmKGVPN5eXj6rQPdN+qpAy
wYvrFauXrIV7NLA5bdx4bUVGIDKe4MCEtAx4kkP+HnA3LJGvfjFV7l7MOc3EbztkwIclCyfefgnx
Ia69F/xysRqm3t0ICdgYsRRT/cDfQL/SGvObWmHOV84s0acDcNMLHlmau36L2+yuUFLElgOOlgte
gq84PyPBKoPZQdd1LXtljRmVbjg3P9+a+0NGLGG1ngknUEr5X8u1zArVhGz4vK0kyX3FZIiw7ldl
htsChQrfozmlhtb2nYMhVPYEjdsjshriJAkjS4kq0yt7cxJ1FNXW8f3MH6Wl89fgSxbzI/u0eW3j
qLWdf3EtnqefPQnsdEtd+wnrPNsRIuv9Kiy19yNzXl1hFvaFIRKQL+S2cBm/ui0Sa4it/yTJCNx0
r2BOsBKM9WxyQ16hkX7EFC9JX4ay7sDxhj/AddocLuZtP27DGO7EQGiNK8IIEluUe7MgjSSG9v2/
f/bxerhYrLvHobps+dUnGOEI45n1CZgpwY4bmgvBoQkd285tn9BKkvng2udqyiWoqeXCMzMkrdSo
T9rCL287LuDQhUk+keXgwdYympMJwdf8K3DuoPuj2jWw5OafQnAMeohFvM6QsAsrcHRHjPvVKbyv
W2JvIDrD1aRoQ9tjayfduOtMzEl6NMshxmYePoynVYanyHlvpDcC7Z0YugvLaC+R/S24JIFWlnou
5EC5iGqLPwpj1hNALrRiHlKQfGPYFw8lGFlIvy+J5iU6IQXo/Cpu8neFFlXPiF539+KbkULjobHE
HTM46NFWMzJwtLyEg0XPaoEDJbCbtPba62NtMzMn9yUE5wZtRT1nxWWaaeijY0UGK7oJic9CWdIY
OgP6TRlKTCr/fwtrPOJR9GvzAVeujaZ9Ra68w0QqK3k64b6+NmPUrsjP00hvef+AeU/yvIJ8H8l4
RS2iNua6mhWrZNI+Azps9Xr9+160+vSouiswLeFLolWW9tOAfniE8epeWUyWC9OKT/hQD+NZiL7c
SW+bxF/heBTOfN+o3TQtQV2ekL/0FJiBKS3EvSNX3Fjguog+CGsrRX1GgVCQUTonGHFNFsvjoPXl
9WOTPL2U05VPUSW3ann1gA1onj6lDEpxGkYRfCBYeYiJTYQkNF1KD2YlNlhlxqoruM3nmN9jRD1m
DGvFbn69INyoZXUveG3pExl6kXZ40seW+CkvBGImticWCrCi6JkhyNKwGU7yR0gku/tk6X4GNKIS
JydwUkmaczGa1nigaA3uOTXwRuJHBw3Si97kvz0/K9a4/BRw1hpXHTPWiemJ7g8LDZ/skqQprtOB
A0plLU28Ak+oiFkGpK53H5RW0VQVn8FEfEZ9z/tp8mI3f0Iokgrlni81xQCxK3fai0937PKaIx8R
OG6gxzPgAPk3X1EuR8ynZj5OQGpxyAGDn38EmOCTwJOg31djQqrTBG1QmQA27NpTI9qWWUorYQP2
jMZq4Onl1+5ZCzaXFyESEHcIu7itpiOsJcghBd5I6QaN3HMOWE2d7mhsxoL9ezymCf2BpZaSq/6Z
xAgqoOfrkWtp3uTZ9DbRwWfVKYxWTkrlp64STxdstx0es2V/K32Pn8mTK2TXYSmh+Kf6SN2/PKvF
iSPYpVSt0DuBRnEINZx+fx3CF0Ro80hFu9Lq39X4OWw/M/e1XXxLO/9Fo7Go8WhzYLGL7bfQagzd
aknAiNH2mm3FYp32MpnuwJ+2d2moA9HA5ZpCj116UUqCsjtpF/a+xwbQqneti3z32k7V5BmND3Mo
TgkYWWgQyxbDiJxyOf6w965iZ7Vu/JZEPGjLSMIFPnF9fvL/h+8YoEyzX55x4qJ/mGfblAEzVZFo
wyzeTKtw482ZnUq954leNB7F+v2jsHlyAGqP+hHISeBvYdvTigQVJXwH+IZhuglKL9mcD/SvvnIo
Vp6gvnY2rm4SAU9kraC9Qr1753fB0CRPjZC2R+iHM3RgDxFzUzj90ueP45KSNktyKNuuY+GflWD2
B3s1tmmXSfDLP68Q6PgWbDeTsY43gIYxjpEprz5wTdQygbtt2vI+AiCdi9XGTpZGkd7RG7v5UUAX
AzcoHh/fCs3qVoR60MxyozNnU+3jY/57D53rI+qS0WJZ0anHxFUufJ8Mnsaj5saxlfYnnIb1ll4r
lBY60m3UtG4X6zf+2a4OeXYRratNyCeiu8JONsfOgrCp453FVnJNVpwxXFscGkX+rmZx8dsi5Eqv
5yu7gQoJ1XnOlFN6h5R24tLcZ7RPl3ApRcMGkQLbng20MW1+QCO074gBHLD4clHOUe5WYbcbbvv8
sso99zURuV7BiJxQ4om++4YDS3mbtI1GCOS1MNRR7zEy9JfhsGVW5tEG521olD1RBvl2UvH+ht05
+hDaJY/1H1IuYhUS8PvKkeODMZZ9bpOGVrh1rTwtao/hHS8uwLeWi8KfUFCBni5ZVa5eHohhzEhb
gaBqAOUX5RBZdTBt8mvV2mDEMZPqRHUXeTwIcmpPw+sfEOVK+Kn/rVZMTPLOmXH12GGjR5HMGOAd
kUKUfeQbReS7EG0klvW9vwseBtM1SKffsxidN7XOZJs2n55A5Sst/YLmOaZwI6GmNNbfqeu27eDO
e19Fh6QNnqyhigK4Jv/vHvanWhIBRY4aXaT19Wh8gOW9dvBolILZ89nyLgVs3MM5KzBiTTM1phfE
FX2LjFq6E8m4xq76jlFZ/IgYUWM2sNRKL2ZNM7fjy2bfgFvBqLSx1OPJA+dZgHzDf8tjmK2hWXF8
WpKRBXTlGGM5MGYXwWHWtwm19Y803gi4Gw6criuzUOt0d9y+XcHIoqBLVQkAM2kXCvAClmsrFt0s
WK0NbTSGBsRFaq3b37q9veDkh2HbhUVzF+iixZA+qNJ/0V47JZaQoGAaM/LWxE1y8fWSsB14pPE5
AwlhcF0VXpCVrygab7jGq2n/eghv0aVdPB4R5/q6XUe//gnQ2QxopmaPpKMNt/Kbydpz4irR8XWz
uqkiGmtYjJVPN3DfGdzAze+MssemUi7sFMFbMEdhjvBS1w4twFrggrvidKeAkMvR50oFlQtouMMg
yaRF7JVWRU+BqHEMjbcntyFK7ee+L17esJGC4Ag2QUrDLW7fGywaXYDtVx4sJ0rv+4SW3uiv8e46
IdN64RMuDfUIXwwO3QFBPF6mxyHFOO1oE+TtuqVYyC/GmAGAozhpZncVXK7TY2VEtkfoEc3Oyigv
OT5LYoDzWjTmypl98wCu6G7wJdkh3BfQ2tsNOsMPp8pl7DugLAPEUYU1DU6zr1JEOSFqoXLPDRRD
aYLLagNMf31T18rZCtj1qlF8wkBazTivXEcdHPeUh9b8Evrvb0wJMrnbpGvxrtx0eLr3rCY2Jt8w
DHKimP7Zepg7PUtLf9lhCf+2oDZso8E10WtpdVkBhAXHNxaJKdgayKQlj48FtwX2uRxiLzaBT0ry
0dkPhrWxLET+BO2ivV9xK8NUjjQHMLrIezWGTtEzRJWete22Tf1Lig010N4IiJTFkeS+PsJOXKFh
5eqV2fia1gAPAliBCPOEJVa35k3ciPOww87X8O7v2IaWbLgn/iM85CCObJG9yAte3MO3r6V48vHj
bcMc6+MWsksP1LQaQV6bZDui/9uKRpFMqGyahyySDb3nDpl2erSf/VADSSxB6mDKYaInp8RmnjQ1
9r2iIZn+cC/8Cz+coFHdRe/VYGoaLjumFMHXxeGgNOKqx8hIsgX94kq4QuyjuuXqCAsCS0B2CWqD
5qS6ptLHSXgc3R+rZW6tJIbiAC6nK6ASkoeYsMMVlXwfMQU5gEdxI+m71sJb82kvcEQrJdFUVxws
zZjBxBYjvISdG/KTVPXZBdxf9ZcrPEPm+q3Nnz8iFfBb45/OpSm/sjoVy/dVA7SwRc13y7awai86
szmpIF8bVZuV5imIIr2bdoM4pnFzaA0NzYuSiE/6gZeNpT+dnQ3EUyOoPjen3lHvDCtl/mrjc08h
AL8qO46A/55cObY59Qelavx/Ghjnkv3+92tBiDIX1WkIkRJz5nWrH7R/blnbyai+0uZjfi9mGQzn
9ed3Rum32hYpPiGmtYW3tog/GvvGQGXh4Cl23Z+GDrFyLzZY62/+9b/cYUmaDY4JoIV8uEYRrOvX
ZN0S5B7AF+F6JBl6D+C5J6Fobx4UHFi5trUbu5okj77b4rRJtUXV1xE7Km0dANo17gT+Xa/cph+k
EalGmrt87pBz4IOxsXLXD1tkTvqcwz+ThnFI8bhJWv/CyVwEs2xfekgh6/xN+OTStP972KGXo7Mb
BFmwU+Si2p3ZkGQSKHGZbK36QibMVWZvjlGQz2tBy6cdb0D74wGDd7KWYG8TOrlmM/6F+uyPrLdP
wWEvt2nusPqro2S5j+8UkgwI4FLaBF3ig/cMlQpRmthjh8Zv2yFKNnOq2QuCZ7EXMp/7FLmWwtRi
hz8nvXWkyRnsoXhE1BYmTHS9HkyCwwhuUAdVkVse4QC3026m/4bTvUfjXpaxr398cJTbP7DiFwhF
AzoRxohL4CvWRH0q+aqHPFZoccvTHNJvuLMFiKKrK3oSMtg4d0IYo8bm8/A5kFqatn4cI46STcAi
AeWa43daOtOciefMrXHuf83NyfAntwMuc5ulmDZL0c5ozp5F7PQvRQUmZcoWcfvLEKFlqGjKGAfL
sI6xqenDM0lKux/ttNgsuTAxscJAaUBt02AcmsmpKwxVHBhSL4NEZ/nOPaQMKcyMUV7BQngDGi3E
sgPeVbGrD6ljiFPZs5qKigWdfES0Xn4JU6lPeza2sGQO1IE4WvDs/enCRn0ErlQrPkAAkFszJrci
vq9GAX9iKVNVCTZ29ZzBfHpN6bRh/KOJy76BDuWtFSwzc7D+xRcdzN2dLEVk9SKXQEvR9nM5HMK/
gXKI8T96lvffM71STOxXu/2SGEafGSElBarIe6muM0odNqyOMf5Mjs9YTTbR+Y4qAVSMJ9WVDWrI
lx5b35XxMBW1+4bAAqv6AAW5Qmg+eDouRLW6Mj39kOn4k0guIMMxFH4rpzvA3ghqyKHgsRpb04gk
SrCUFK9rMd6EqjFNX+2AfzFhn9HPDLwOCI1VBGT+4l519guLFBhqAMrhcIo37EJF3LTGScsps6hV
KhbsXUoq6M5AqJMOTG58CvBvPhkz+QFddMI6FfJcEvUSmga94ghsHpS8Qoxam5Dp6Ugu3DlenYy5
UdVhWLed3NTUDJ5cngPBfBJVtw8aoyZYQ0sfM8LpjAZ6aq3Iv/wVEsSEMK8qNUrbvcphbwRI8nFD
7Q+rStLVU3fpG/XbJiRhissA8N40zEf4D4pO9zAHVT2WrK69I4gcoZGUHjSNfaZtI2c2jznF7LTq
Jozmy0Gsn6964KIq7DSXG2vbi1kTwTEHlh5sG0Gd2k7Xwy+f2mb1Fw4tv0ebIAHXeiOyA3OElvcJ
4JYM2E2MNZASzNj5aLv3XjUWXlzJEFtUBNJ5+/gFcg1wAu7t/QBWSisIlzMaT14kTr0/KNGcKhAw
XKZzkCpfREFMFByMGQMkTXJEZba2I0lAc/G1aTOjSGTiqYL2OyqFdEm3P5D1necI6VZvS4rzOoVk
yTPUPouIeFBgqSYzc1sG4FSeMeGDxcsPf8cNApyRBe1nxme35UsUgsDKrg/KlVnjzAq7GDZ6rskR
tjK/pAaoHq1sgGlIJNIryhkdHSYz1C+Pt3FzKucFYz529C12IMB2YdkgZdiEXt0YVagDFGhuZPma
vt9W4AC7S21jMk7zTeY5JmUzX7UoCbeAP95u6JXfsFzzqCJryyDWQdYn5vEA78FLAzBZVIlJFKSM
c5fIlTAfU/iSi+ekYridq/CmIZVfzqe366ZVvTjw8iKjQV3L7R6RP3e0xOqtEMcy52/rfA5hE60S
GYdNt1WIos00/m9/C68V/K5HkRfA4BkBTHfoj5nh/GQKZPMynCKJU+oRGeIrTOYnUbu3K+1Erkrq
o3tT9/CJGNvbL75r7lJaY+HeODfaoE4BWm8POnRezwf81YQwP07F99PxpUo3dSF9HS3fTozxR7gR
4WX7m2eM7ZjyzgAoXwIMjFMykeYtK6avZW3QiKS4uZwGIqyK4zknBaid2U1y7rlDndU3sBujweDO
xTVjR2fHg1mguGCAISt4NopENqs3vyqc7WgrXFrEnvy565NK5/yOCBDmlXyJtUNWinRJAY5235Ui
GATUFJdkutAtAKiLf58vHtr5Noa1zC7aUCXxTf9Zbf29XuQeNXn8vYJx4Iwphb9sf2ZeVeuV+Xzu
xxYV2y72Ga+dAtayPkf5xFrcCKZERRfxNsFlYOS/KNepQEkpr2JlDaFY6qQWSZsCFQp5s8ZRL/84
u0mvB/ebfHA+FUQbEZgPtvZ39T7NBLbEIktweTBZjUz+IIEEyokCtgmpj/GBjf7xTnS8MiQRAMUA
T8NDGVXa7Cef1RXEIrmIi6Xw+9L/88fZQ+17TU8DkHia0ImWl5wn+7eezL3356EudzPXPgPPAYT2
bhJvwEyGS2mzFwmrRIthsj3pp/DDaKoJTrEw1lEvyvv/e6Kf66lrJbDpBcT167jB3qeEYhCKm6OA
uhj3gl0tJj3arsE9gw/+knjAYEghQJXe8S7g58A+eDn+nEy0CBNAFhM94Jjc2u4Ibv3eAwSvqpcm
etNDbnVQmDrtWvSlItzwHj7kfMOknGUS98qVhM/WYLbhfQ8VT3mqPiWX1sL4W9SMKg+tT0fJbbHO
BUPMVyrpbmKyYGI+cRWE2rwc8EZFnDtGzlgvlrGNbdolDYhn5MQju4k35x+yccgEVyf07wJPHmiw
mYNKLgEB/XTGLtJI0yKNm2JGYO10/uMJ3i000+nrSQX2j6LIuIb7gBKfV0lkKtSG69W8zmTpwjfM
wJW9XFIRjObQoKkWFz1YcXibLBSPxv6hxjNGjHdcS9YUDhPLwbml22TgrOeYJc8nNdGPPt43IqVq
l4DbYPiBQu7oVigLimcOBD/M3pcbfJCWuVNjXgU7lYlNlcLx+t5j8yZr+bRu37rlGzfVDkUDLQdy
P/FjC1+esVft5IbSsSvbbeLeRdffjIHIJWhIQqoVPbQIHttQByBnGpKie2C/33+QBrHLo/pYKsGH
bBybPAHbO0Lj24b+fMlXeCJpiFfFimIUyGw9aSmgerFDAe5dNMfOsUXkiVXgHOkECvf73wtVEuRd
vFpHmZNHhz4H7YGmXDM1hcYAd9de4h0fyf2Ilh4FlWpKGse1YdIlJU8eP4y7fod0aRPLl7ecNrLv
9GXkZfy8GtpC36xOzwBMt4TaB76TybF6k03sTCko2hxzJfAWZpwwJQ1PAlOjvtvV3E5UatUPzwLK
voaSp/Ohte8q86N/EnOLSvW3CEf1kaim/j77JgA/pKBbbsD2QQDQE2y6LxBgIT+i7fqCeSymRFdJ
XP7suom4uQOmVR19/hT5SArxMa82vzma8IukCEzUmABsSPuzu5v4+uEbUIlVCSG9gVujG/5Qn6AB
HXD1nYGHja2CTMMM8PsVX5RO/zSwkxGcq+gtKKvlbEhD+Kbv05OyVjR9kHh8wlw/GhlKQp5/Zokp
jx0RnnV926VBwj0Rs44o27E9rMOyHH9BIdDnHgIKMz1yaF2RhfE8b8Rww8cVEiFNYJ06bnr8gTAD
CRjgjMPoTARYARZJnATRCKpjhBCqC13a2LmLAzGnY8dnc76wKidGLvrX50exN04FH9s30gwMzg7a
usjTTBAYQ+m27X0sooTaBTPuieK/ju+3/I6GcfjV1wc+hrCy0FXP7c928QvgTqLeMInv5+nWUDAY
kaErCNdH7IxD/mzhR/e9v/gvweECgHrA4bByOWg1/vEVIliDnWAz5B6FfC6mPNcr3ySHoTgnOLxd
sSODqYq3OD/6Xz5bhcljkB5yYKX3Oxi1NQsi8v5x4thFPsTZyfsFxA2h+VqaFVOxleG0lfBXqARt
zLEmukDmdnSrBsdCDeeMHs0oOpi7xkq8LfUTJliQc73IgSN85XfY+N1bPdqWp6UHpZdcUYSq47ro
RXgOaFWELcTTNZQXEXYhVP2Z2cDFKCfvIAyyeSJkCUALik8AX58qhntnQ8UQQRq25xxCP/ZSmGAF
igRffxKN9hSDVV2A2ZpcDdGvIttJOM4QTCVCL7NrZZ8KL15RYw8AqHe+sExhCHIm0eWoVXnt8zeS
Z7P32Uumibc6H6hHiOy8Zh5rugg/FPbJsfEyWIpje4ycPwIuLJu5xcV0H8W21tZ6db51e4qjcmrM
v1flurbi45F4MJzpCAsqbiZcP2w3v4ITzUC/PDCPUgeAn9PizzsXRExWYitFS16ejbxvR2m5DW4u
ZMzFZ3BTdHl/8gk6/8EREB8d1MpfBK0cUX3mQT9uG5NY7McPnHg/CWyPctYota0TeY2PmtN2lhJi
n7vBvp/R8mHyP11xAAqJFo+tEIpGgS0qHARuIs28L6eXkwAaPt7ZnY279+d2e/Eal+++e8WiI9MH
JylwBHmZmWTMs+bfTGZCizzTr6wxof6Sxjq+16eMJcKLTCCxL1hbrdfyrvncRjHM+c32639kBxWi
O5n2N+dhN1JhCSiFl79mWVPTFnYKl5iXDDRxmUZWI9SHPDslMOLHtcY3A5PsmFTVRKXGXEv8pkb5
Vq0nMXWRRawrNEDMhz3CozUhP8WzYn5MHJ2LnLD2sUfQxOY5Pb9LkgNtA5zsoKTmlv5FerLHhzND
YnFDbPZBlBr2EaDZirGAFN9zLjQU5DhUgC02yVJPBFk9ExgbH8c99lFZOe6t7BtERYFgVqmjd8tW
TBEY/zzgPnYZDfX+3Ewblui42IOJFqD+FJprootQyS/hWkfoYDZymkxUlQnvEbBgj7nlpQsHqbUJ
SkOEzbYhpsWISvTDP4FmsdOhXntV27ixEhHzxFAfgx+0FmV5iMIBcg1osVnAolS/8AV6Lh1H3v2C
55ZRKstWNJeP/S4zrdoRGult+BSfQv2oSAoXreXGIw0hYrfvKymUK1Oxq4Trux6GveAV3Q3tomeq
NJ32EEL9R2mPJr8eainPqJVJ9HZ8OHVSXSCgLq/7Iqiu1HTuim5S8G5w926jjraNiTVkYBAHzjmP
gU/RCa/NpIyuX67rJANQUWVRXuNG0tZIBqH6MJlzb0m0ocO2U5TZz4Sbt7x3Tw7qp80LzK/ccyUt
CkrtVHiwkbLJju65aCDHN3MUPKCCr5693in909DFbrdXAeBqAwubRB8beuDg4OOjWkEnf6hkdRnb
5ojyd+NZNtKhMOXDbKaQ1wJ9wovjBT4i8qaWI9KOExYmXPVyMo4LCCpmPT3YtB+cuwJ4ntLJdqzs
h2bsYn7akWbuB2vTbkBjeCU2WfiLXz5xt31FX/oU2gZc5u7CQz3sDFjNQGP02Luq13n6ooXa0EwW
3NY+DllokpHuHbIjpIkbCXT3zN1w/apPPsq8QEz/y+UAokxRsZR2dZaDhPZ7EZhY32JJBorirsiW
IeVR7ba5xoGLM1OBqUZZRtoTxcwWj/mgAa8U64bMf96DETnq7Q9nrJCIHyzKWPH99N3IHDCCtoJ0
nYt/aZTYeIfVxpA0IJWKlh7B6kfeTHq9+vK6l/qjyetb/7bPmr8jCTEeNiL6kvrVxtzTskjkj5nH
xRiWJXAaEVOfJlg7JZUha4nYWlet0W+zv3TVsETBjNrPyzRY8zoWfVjlSlKYHwYfcgaJuSpL5OZ3
qjWcCW11fxvlO3d+bkJYQYLLckAVJkT3CLMfRWW5pYMAiWmXGfU6opOgtlivyKOw021Vq8sOJaMU
Ya3b2eoCGxueWnOQIL7QKjsPWx8tAe3HzoW2EUS3rKf5TXL8LddfIFe46hcuy95yMR4yPlsVB9WY
zKc3vNoFxiPDXv/w87i3qyT+tMkHufitUBWe6tD0w9Cb8opZdoVVCQQirjNms3j+FTdEp+ln2fbs
fz3HMg2zK5Tz4y37cXXzVJ9SbL386MaDzJg+TaWIhqa22mwskruX5hQINcKeVmlBnkIzprQCHoGH
qUABZruLumdxAz7xw4W9ESIPYZYv7ZADWiOhbUOoA+XgyXlQj60jYSD08sUoZKQxDtXh1micLjZj
lLqo40kOc6jWNxs1s2pp5m5rRyHYK89/hKlY5CE/suSCS/9vwvGHfd1ffM2uTRDCEYg8ofQZsMjP
u+WCK+kQBTe3BlyVe0eTeSz+l/Pz5mU0gi/UZamV/2lgytEEmVhAkxd6pEPU/kTS7OQmD0uSM/x9
L5f9wQO0y/zz99LHuqYfjkZTUHr+3e12uXlHGoTi2PNB0w44kYpx+3PTy9KsDGY9p2edJ26jWt9b
443SoxUDA0+JBwzhAqemKKClGxCLxl2NzXiGZQBGAvypAHKef2kmztdkDdNx0J4S04ZWdQzzhIM6
SOurZyYUsiaDlns7NrDeF+WHFOTZfCoo+tZswP4xLKUctaB/1kxZI+SVImlg4/90IiMUG9Q1o/Ni
z1rShX9VdpTocWqlurvKuOv6ozwFRO9zgNvXKwUrkr8iZtCQVjDrce3KEp2I/W8f9BR9V+AhjEFv
ip03ghZYGQBt6LaAoKb9PvPjCj3W+P7maXCo8u9QprcxPMM+OD6VfmOn0jzLk1uiXDmTZCOLrh8z
dLKo+fuIGWQodhc+d+MT35GjRvT7MLPREvOFdcy/Xtr64sIJn/1OPKaBj5AfuDSgEZ7IxSnNivIS
X1kRaC5GrtkPTJeyNQ0kOFecFnEiuw2p5OBpy++Csp0UcaMPbWVDNLOCbgFlwdc8CLAmUA10IVwx
gRywKT/abChhU0OrRabtMQ9XqsnyiFO10iNvLfpzwu5JeJdsmgZc+UXsfWSxJo5ZqT9GOFmEQgyJ
YwUG7OV5J36e8iXNq+R5bnbct7pn/Nnjq4ufK4sI5Iy/hesI4WW+uq7KMZe+B577Cw6hbNWX2BPj
fYkGWafPxbgJLh+ya6GOtYc83kgt3QtoTRc2v3T+Abui6cqoWXKYw0MTNHX9Y6KucKyopQWHL8J2
9u6z8XUsRSyJHpQW6dSbyNNS1CYdNCD5UcnunRnaW691MN5bOlJnneap42RgnjcWGRTG/xgpV6Ia
EFLY/PQGfV1WFPooXS8SV7nLbz9c8HX9gxMaYLZFmX4//jR3tfZ/hKg3rRqXQpQJEODzEqouytDb
Af14nYnyyRCo+nNAV/DudJYBL6ipWxEBHV6LNdAShW64ZHQL3c64T7MDItiIQAYOr5fM8zDGmD2J
zIZuckZjf66zKcrXrA6sltuL1W4eERDqQIIB3FMNgQZSK3q06sZYyWx1u7BeZ2nktcuewA7MCgRK
pbY137AzapaU1QrQSlscruRG4gALY2Kj8mdFDeVdNbI4eGDWA1ZPerlLS8yqOGsRFhcq2Dn3zI0L
TInoNQ/Fhl07d3PwSlw2eWMVbMATd1Gg4aR0+s+SGuRWRz0Bv3hRDMA8cakjyKg2Iv/BNrFTnWJo
ph1uCtZpXIZX9buDbXeey6SsuBNORtqfMy7bp33UjRgySrKnCNsQ/DIzcSy7S9NSL2b5gxIsebGx
YHg14Y5QqMVSkhODsy/S9Y/kqlJWZTyY6nOthqAz2Liq2hY8ufEtYeV4S6Z2eaCJ7GSTnZf99gMc
Wn8fppZW1g0hpxrfDt+bwAfjHlgxOyvSn6A5Kxzt66BsYDuEgiVcYNpgz44WB2/4X0m1hyiPy/6S
hdKBUmmIxqFAiPQ5msOtulv8tMXxiQYRMD0c576CgsAfy4S365N1vQuakrU6akC9gN/F6C78SsaW
NO7xrzKpCLyCFFYt8YAHY2Hq8Z5iA/T57Lvs+zy42JQSIeAjDkQ3wufu3FOm9TiPb4V1TP35zRp3
9rL34ykBkBUC+UD6ZogVTwMOU4x/HuJuBlGAUXS7wOkRZTDrjhBLKxQh/G2eX8+il4TT3mW6HW7u
7y37LgUJ7fI/2quWh1soBGKpz0OMK0SnX5/jNVGBwVn+yuOn3Oa9yGbkZFVw+Hi/r0tzenXBk4iQ
kOHfphCBwyJGLKLVLb+gstS5+piiWKKxw0HdKfGEcke2GfSu+tgYYqBNSyOjFSrsuG4fm/n/rekF
JNfs+l6BVPNjOsR8AEmyZOGSdB7BhlMrKDHuMsHjnhp+fQSoJtbtdkSlyanSJgjNdH03Rnv87Tjg
p0b1tF5Wo6HSF1vfuapacHIZmy0bFdNE3dy0uF0O00i12XTx+Z+QFstpmj+CDYMPQWbbFBqKcVFV
JrnUKz+R3yIYLWhgGSbeX3YPbzst79bAB3ZgKYZf/xGVS94X7NXtnAHl9JriHKz6Zcz35w78x+4w
pxc8LSnRWbyBXU/h1nqzqNNSFThN83rXmNlGnXBm36lJj+sIRLlJrjVzsvDi4f+b9yL04Elq1QRb
r4BUhjiIxRVR/BzfXxEK2tDKjTuJG8RE59jCSio7itVz+6C/HvrORluaO1cP0Dci5Je43zETCk5R
40aNbtxVJBaLppbO/BZdFP54Y2NGicX/Lx4YrzQNNh5h8ts12cUa+uK0DgexCZdxnpnQdD4/HMCL
dWpyQPA7ZrXDxMLXHZGo7rgzdgvx4YV1FVIH/gQJdc5Dh7EBsrojWACP0x7zX7e25hOZBWcHkX0u
BFI8vLmrCMGXOKkfOmolBb2IDrYlIgh5HYJsHYM0yKniG2r6oUdb6eA0Lc/kNAExiNdOXQfa2rRY
exoG7q2/nXQUqo7MvzNaE46F8MOmbo6blhfbgQKfia5qF4dh2+WtruHWyN/dHA6qrkiGKNVClPiK
IQWURNZiVyDfusvbci3BOQG+fvylZvCNdd9QunpS31VbivisL20Se7uamhSNTLm/z1g/tKoPoJA1
YTc8uMrvXl0wgISOjdBO+FmZpCEVav52/4qLVfelxG0k2GevIFGgdffVWgOcNe0EU+V6xVf4rG7k
Zh6/8BuxGa5d0pXSfzaf4Rzunty+MWwTy11aY3GR4rs3gSu/14xLPXj9KJ10b1bFkaECzd2tnWQr
Zx5k3j+TDllPDDen5rPof0h21Ub2KfEyN04EuWIW4qpHYyry7EEhVtDH0HPRveHIG5ZSgrxlTGO2
L2wk+tQXNTHT8ebVc/DB+YIsPt8NdtykJ9xSxWwRVHBKU/1pCU5gvmGBnXpOZX/00zH+ENAi0EQB
HOmQfVJQVx1QpwGzrP08U2NNvPTRBb7P01rFoFLjJSJUfzbSDA5G+MR9RoKW3kzdPtpLIZrdPOZR
Wi00RrJW5DaPUzp7hMZ7UIJRawJC6F9OxMGNvTuFI8aJkJNuseI4fcyJW8muktAMs20T4SywbR+Q
GwLzyyELbJsftkEekSNkDdRQodVQsHe1wTD9xJnx+2/Oh4JbjyQLTU8YZg95qj1UrHKzm9JCIR3S
qv2NmQp6RoyY8JddxLUZRUYeUz0KJy72aZIBj0aOfIx0wgE5lhIvmWMCwWDIXToCaP8Z1DwKRxSX
VQnZVkVBqMgyhEbA0snWjmKFI/TwuMdoSzfEIflCTDcH6uO+zc+SX5Qtk/EOUFMqgH0D6CcBTChc
rmyu16bTA6DaX1iMlLF1kyeom+SE6i12/7gf+KjqRSnF8TIAnFrhFEQSKtugnsd/iB/7myz7LLbG
WyFeZP3EWTXnhmdCti3GaUrf5onQ0DBQ/vczI7LNNaAEQbEzPdU2sP5/mFgT0/dGlng2aVUYjJ0h
NlTmxvKb0t0AGYS6A6c6RGvlqxUfols7F2dMwSmtKVAohFUXy/7RTIpCvc7W4S+1D8C4kP4wN7et
qS3TZFYmoTITnzeAb1fYR6Iy0wSy7Dc8HlZdy9IQw/QxIoQZ8UwuFzSEaC/DJZy8ClcsQxhGvNJ8
5ODYx1T/QkToZWycKaz93IHqR0MRpPZiy2Y7Q2zu32rdsNZ1eZyPPdkoAfZna+pOa+OEe6h1il0l
3Ps10z8amL05bCjRCj/jl/zxQn5VCHO2pTltdWbNppqo2RQ10yaphJVz8t+Xf1+O0tkz+VDd/7IM
qXbzFl5fzUB9LfKhPMXynWKAp5YD8enq6lzUN4GfpsIkTvUmeYh6mHiSW1FlB6er2I0BHQ9HaeIH
dgVxoUJpKIAhZKeBTSRV7ECiigdV6IxuMXTldAsRjW5mZ0Dj0nJSOZCmXHEmz2/zd7KG02/ujN/+
oHdom3YQ7tdWP+ltcqH/xQ+PIKNtLFUiDL7wgnpkQ3JCPkKX61aLZnQoGGqsk8wOaHam2Fy95Hdb
8HT9BL2PVe8VnmG/a48DFsC2hJuehNeKtPDR9Z0QIY/5CjzxoC8jfF52aN3T0VolR6D50c8gtiOA
f2ZAsfRawjwsUBeUZeBnzLTIH+i8+VGVP2qgic3km13Gj8RkSmC5C7ZJnM7a9BGvbL0HqazhQwbD
g5GeoBQqnqlDqiDZuPjyfodmQQyhXNxzQq4t7Uhu8S1VM8V2P1Twds8PQr2yLl1w9Lp/JeOGl+Sa
iH75oGz4NpUuAa7a956bn+lu5k7JjxiRw+s4gM++ygcQuq2yiBx16nSVvLjkFjdwONDxIQNUXgCz
/PFhDzAGVx041JSaW3uR99/l35xbk3YOC+02+NjyGWippTWWI4VglE/gYC7hThnF0EU6q7AzdPYy
Lmjh68dBHebzgSoAg8pjVXseyHixWJJSraMuj5tg/UE3X0B8ooo8qa8aNQKEpfhilj2KWB5C3fXG
E4JNCHeBsPCKFubT+5N4/0JpY738qnAhfdz2SnKk++K4I1BOmRo2ee0lkLiRDrZt+cw/LeewPO4b
umLkQl4K0hsCJ3yM+lGSWOiNoAQlY6vBOJZ4pNsunODz7ua5xkV5unDxLxpqIIAerjbw+ZXLmER9
ftkoyaMA1VWy0as5YQpr9KTiOyOOigZdv7lvnrBR/ATkK6UzHv5WpE+DHTchvZofwwtyiWnFMm1I
MzmbTcM3MxNiWD8LiTanFYnHa9VCnc5PiBiZk0gJPFTiCLWC5ZY5HQM96AEqVTS3PHQFCqbvzYuH
G628FKXNkkXT0mUU/tSyiHJrY6uokRw6vwNc/qoxvMBh+cK/+qqFCusOi9zn304glg0yd0r+Ayk4
94n2lcEr+7Ni9LXS5wz59kdD3MxUxn+am0/llFS64CdWYk6RBRJKa2yjL4RqI9t0IszwZ/l7b9bO
Xnlhwa8L5VGMXYU8JoEwsXDUhbA2mGXynTwJm06iWlixpJ0Nufx8orZvD9GhRtaX7o5/KuNi53aV
8cuVfKynvSNKH/ziQ7chtkeAtrZTk3REiGVf9FUHIYe5eDTP1LyNFSvGFxj8xtqNvVugyd62JWtx
nifl5aM6UK7EnwJlVUZGjBPxQUmnxKFAgxIhqmjaMCDEp1CbUr7buir530XQC4W99RiaREjL1NO9
SrvRyGSgt+AFJx5ATErQ8oyr6d1ezMza6EpLu+EBS+0HBIoxmPIzdv3d5gQ4ytJpXtjdj531dC8l
n7L+fTwBWvqqMHRyjucvFEqrRXoW8Hu2uWS8347EGsKZDYzTK6IyEenQs+E9Y/Je0N+Geibnx1XR
sDnXHBVP72q9GJ88ZCcK+CBv8GlyOynFzxz6IdyPW78IE6kRZajsqXWHiijq5SpNW5mdKjsDtZxi
DeBLm/VXeh86e7a5mPz3zBaZB7FvSHzsQzBrZw2juGJACgoJI1KPS80g62tEwSmwvJjpvXZ9zuLE
Y2TjLUuGikun4nqKB4akWmeX+b7cahw1vIQve4ljOgoVuVtp5FKeGwa3Ua8nr+B7G59AdCtOkS04
c+7UQ9LZGtmz1/UlFMHkx6X4xg4HKaZwCh5GwfGltmYVdCDZ1Qbb6Qq2Q5gWJ4Hn5yjsLAuR4T1K
A3ahSksZXmxeIQlbJ3MTaOgZKcQxGtnejF493JXN8XPoR9exxKl/hFFSThGQNl6Yc27W4fj6LMCC
/dCJovkkvTBaypm/5XPdYyyoaYnNUN266XO7eIvnZ4iWPiVbYHI7uDE4dxu6Vj40AJb25xvVe+VJ
QmDhZg1EFLgdydRCONPoEgITIRXBsoNqLTjt6zrCYs7dqZH6Aq4joy4fc92ZklIo9J46Z5oOSDYj
1Tba2Em8xF95T8ijAxJDWZo7DimBTYyTQgYsrZNXkPMcnQciLYJSZy5voJBWH900z7YxWoetlUB+
mn57lET4+b1kEcI/3nYjqZBV7AIn3sT3CIjPGAMsudvSZs+bRkB3eismLhsJUqF74YrF8V7AUXp3
XNPLVaHQFKyEL0bly4nU87j4Uu09xTQFVSG1wKoTh0lQzGb2ukb2X3Lh66hOYQeigojF5oQn7Y5n
dBleFerU2HrOSvkxK8fF6tjy0Klc7xgeelYmuryKL5H4RddVWmlvGMircnLF1T2QZ773HM96vDRo
TUlWBbP2jE0nnIarD56eziCZ3/yPRNXDcShvre46f2yvHxXD9/mpAq5AQ6c5g7o95GFnKr8auSWD
I8Kv+XYWYctcUgMiqUFgtvcBMZ/kLJvHZJmoPUhN8i0jsXcncN0BUehXAg8DmuYQ/MlPcBkRQ3PW
6OIlzC8nkgGKHaD/+aEey8B0v44HVH7u3r90wzL0NqJRXeX5BWIQRgieLedTIV0ED5y9JarGKsTR
XmbjUpidgDoKBZH/VHSod//3+qFcrG1QE5JMv7U2B4Guk53xeOWOJwrvFPXNi8MCFAQ+W4XY6u28
GMXM/9I7130goe4vAxpcOENUH5DU1PoOCWN2O4VtVKTZoSRXLNjZdMwNiK0y2yqabNz7ydC3W1XW
6hZ2M8PUx88wmyTpmm8JamokFN+GQHTeCnzHA7hImVXAhtFBItbmRZQWyEoiHJ+Ky3OGArRPnF9y
BUrDVHztIsd9Rf8E3SsX1tC5uRXvyzhottD1d88uJuc/b+dhfJF9kd90iJtf+tQO6agKjH7Hz4Vo
6UfUoHEJTdy/QwA/CFQtoe/MFGnDH8gfGcIIPWZxfmVtgwNizOnDuUpmqj13l4KPrxWGmyaCdIte
Zv9utGpjp7fO34pqOCudhJmA3oymVu3uelAZYO6wljE5GSJbVaCsBTsDzku0i3Wf6iNIPvvWpmQY
SX2CFQMAKUf94zM7FBNY4ZFqXJq86fF9fSafMr9PLAHLbMi4JX95pd+MgwazpMcciAw1/aD8BSfg
UpqkaZRfMUg2sns7r1XPkPtbdOrPPsMjo0p1hcuoFh84b+1Nit+G98I3A/8oMlLcvJey7x+4zmKQ
AGaHmxg+WoJ/wIdXL2LTuWfeLXRbOfTApMsmkrl0Ei1AYWRufiuiFvO6x7pFx/KMaausG2wKgpJk
6GIB+WkWAaFQ8Tr/29eQXyuJD7P6P6UEHy11VH6WFzIFoXbCiVRue322prdf7Dxc0PSIJWfs7t4G
8C80/w9JEBz9cW5AhigFlM5SHQTsD4sY8cTq1Ht8QRWarHqEraSENiaz98+zyzabvN8b/yFNvdy3
Ckbb/3KDkKxC4BPGfQ6P7v+w1C+Ke1Dc1oEqZ9qV7XfoBrV4rwiCSFKsSLwo8Dg9uIMXqfg/cxO7
3sJhyESSxVqeBQZ9FddIGrujxtfWAOsnky//+JeTUsU+16UOrNiKEmzFTj/C+C/uTWOqdbo+H4H/
aVi/Bg/zPwcPtLdHzkz/vmTEdJTxsuAmrwjy59rgM3daiBy5hTV9r8g040IcnchV+QtQqRADwVOp
DfVnuGLp2i6MVjoXabMqsz2fnwJfhv287SwnjF4LpoLRpiiziD5fho6HzFl2WwszDdmPYJJDqS+k
uUkvMrvLQgmi3cCOAW55PnIPDpS7cUbKncQc/5kFkV2Fa+VrN787SDFmqAWvAzCdNfPEzo9jdZle
JSd3xtNjElSI/6ObzvPhtK1vqwftM4kZbPLvIwaG9HZEkIQosY8OW7LdX06JkncQQgG4qJrwcBQ1
qukbTj5WXxOTmEKYuU8lxg+4jtMEZgsXp4VK6w9ZdbIH4kaypl8otP102hKihKC4nba70XVAd6wc
/L+I6OvRDuPxuwIgP8d32YIiDPUElDBM5TFEmGCs+1L7ZkW0jjLFqIIrSferi9GXdPHj0q8tj7/Z
I1/zv9KbxEpeZyZw0h1pe9KEf3MNJ/ARNlaa2WMCwWcin3+YcIh7eb7UEbI+rmwrtYeOcs3wBtJg
3RrQ9NCJQLpihiqfni9Bnv0MvklKPs6D6xTmIkpegC2ojmXT+Q8c/ekjXTkQY5nT0dnfv75HW1n5
GltusZ6Vyv+9F/ckGpuoQN3ngsKfhMb2ZjozytV6U5IVU6J3MtYqiAsnOnCsCS5axt+ddFsYQm8T
+2NUjrAT3X7ShcZ9SUOhWumcWFGgAdR1r0cCq9FhYTYTYospv9d5UQ6OFIGHVNSvClwnZR1MXFHe
t9uiJ+1h9aLCMPg3Lew2eZD+GNZNniWBGc3x1wft9GmVlWKouNDjmcERBEVPudJQy7v/Su5UIQKW
U/gn9YtzJ0cG83YGmgLbY+eb2DDY2XjXm7ypW3DXdksONyZ0JyHS0+Kej91Wi7I2rwsHV+8tewkE
eLpM7ul35w+ItL1vKPIIq/wZG3j77NAk7MwOl38D/oJ3InoK0h6wSj1g32Aa4e3RzEW7IxM7HJON
YRYyufQpFpxK66OnoIG54JaCbVdMB1ecapwFz2H2B9/OrU6vCCtUxj21tmIUh9MXzzjdMFrXQF9p
kWx4MhB+ioh7wWlqPaS3NKFhAX64RGafb5IwYyvTSbpS/yKFNqJ5GgEY44P9WeB77s68MINzDTrz
d93IXUksdc7rkLQqqEVbKfFUEBo0aFH0atFtd7i7BdVNtsbgAy0Hte9FWmicuMar3NbjxiXEyVqI
5Uq0MbfuEO+2NDj9jTc+kZfIYu8E9i7KjCP4ST7ZPiVheeWIhjwncwC6V3xX+3t24IjWcdjqSSvM
hmJhX28IKGk4cZAHSnRKatrDVO1cZOBbDLONdtkVTHcyl6CVtYNG3X/QHK+qHXuVMjYA6+1u0orD
O1eUicgM53ANNOZVM0I0b8HwWuz8s7DLB0mXn/im3p7tOTe1zpiWDpq5z3BR1iVg23/b0/SZaUv1
AqRpebhvlrgVqJcWctiEpQpkEtRlfe4JE36+b3MRugFWOTQI4JRUofd5vYcqOGzK0NVtjW/4rCAr
UX3k7RMEVSXZEOhJrfiSfK99G+XsC7I4xn55yF6HtxJb4qNZ2ruClevBpybncXNcA5Em+ovQ7LCI
9Xjoeica/aPW4YU6n95/n7OKf/bEI7b81alaw+EnrxOl0VgpWdtl9bnXenxUdGvzXpt9vn5hApQt
JV9XIb0YT+t2g5fMgZh0Ro2LM/nwtCKQjwTaEJDefkmafRuTu5m6Fmh+7lfjEUWfYL+y0r3Ixk2o
uqKNIyW/ih8pQ08+GyKYmlNgOSSsMbCGwKXUTckvRDRCjH8uq/q3tgk8FwT3raCbDTjb8Mz9EdKj
8Q+TyGzdVaxUhAvgNCYqJffxpm3YIg71Dro0KuMGxUZG/RIYQV1SrzICH9PBe9m2egggb4k9mmCK
jHbGH6vUuPiF08mtJjYISUx3LlEXX1wIuTaS2ZFWSTCcx31e3hO8itG1Mjkc4Kn0tOtl+7+SYGVZ
/ciBu/gXjhfYEszLAAqBnWkRZnW0C/HMSiY051KHIer5A9Acw9NijY78NL8A8tlzRe8QdBbKwTSA
4X6VYWXWBRSHsDZ/RDOoLnpkd3DN1DvZPz64fQsaWG1MdmPns4bHjBUxrYEhoTLNcU8dBpya5Vsr
LBD9v3NLFwDQmDdlmzIgeJXXG+tobPOPbp5ottdOHyxRkQT9f/zlMM0iVxbi15EezSA0gamjU3ta
EnH4owrjszOvJz63U/npFmtlTwctauOuwsEVQVQDbp7Vuco96iD7zN79AoYcPbi6VaySkVBojHgL
r7H+R2WQ/waOQ3odwWjiy0qnX2GNI7WIyVwZlbxaQaE6j0GtmJvL1cNSblgIdqMjE9ZZI+3BmzVa
Q62KXeO1NimKCtm5NZWi1wFziYV75apLh2CkK16p5maPJgnsEGAILuscvjRmio2N3hWRZjHYZVAs
dwH+Qcr8hjbKgGXPV9Aw5S83a3pe+iLxshYI51iAsTF5P7+BHBDPUwI0tfng/c7+LimRJTHiKz0c
s9SOP9VOsz7F7C5xsBxl/6N3cty0SwPNi5/t7LHCMjVjPnLa9hfTl+kcVF2JAqB2Y/nbJwSwMpF4
B1RgloAOtP4001dDiU7YB1Am8meu8tyaBQtmN5VPDJ58ePFlBKDei0WfAbmqjv26g9qZvlH+kB8j
7d/uLACiE3/u9DsWgO+jpAnAKgU9nWhG8ui182AGN0awZql5Nn/UNLwz71gls/N8QHIFwxuZQ15K
SkDxXGfvOAUdGuhV2SKoM9NnlA/F5oeyr6MTQYRHhDSbjjzD/ZG/sn+CE5pFFMOlrVEQgUU8QWA8
mLfJdP2qaRwC5ElhwpjDaxaeeCRC5GbRvARAHIVA7lCLR+OrlXJMh6MwmiNXlUl3nD254DZDgot1
sftsA2qeorqBg2enZ6r8gfBfjFINsjGq6oN1TdfW4MGjefAHXRcAtPm0BxxwGIkiA7UxO8930TGk
UvC0DMmcIbzMab9ejZX6KTEQqapaHrTNa/bX5ihhjPX0lNp8/vmh9sPh9KuNqLHlxMjbuwHwVmeF
nDqHXhqUptx0JUfoUFFI12ufuNU7XkhQVsrfYZ8V8QhVZonnutmBsk4mlSKyTUGidCAgOQnWFAi8
zeFsK5UqeW85FYJrDnLTNrKLDlOEBfmcKQgXsI5ZL4nsmeRMKEhSTFdeEfZ6Wy0zfLA29NghHbz8
QCcaiFjGsQyBZS2o09NXPq6ukb/hpMnHmyKAO5X6eL1tT+BDh9Oqpy4zAHPP9CqqBvi1uAcQPq85
2nNwXdrLd4jC7JTuOciyZnXGm4PaJ1xn5kKzzxD2w/ShDirQAnFNztqXxobf4cnab/TMW+N6KLR7
eN/Sqfmdo4POKlly7xppGBPHoIdwoBJRKBPQ5LgJoIxnjlRy2CAwh/+6Zkt8F/MF7AuvHkWu29aX
wyGsNqdZHUBpe0FydfYnBdbE6cNKYjcEa897mOd021OSw4uC1IU82hN0YId/W/rWi+VgJ2CsHmVt
0IjE8ywzRIoALjtsp/s7vR/1gTMBegPInsIhoetWOdo36fTwTCyw5xmICU6GUl1QmlY37dgiCA+Y
37buV1qA9UVQd32AIr+nGZc/sPZyEBm00tTuizAid5xDoqClUeyOsLnAzQUkZ80kkhH9+Kg34wjA
d8LeaBV7uA2/0XkSgs8iZ9qtyMsAswwr+arwXYXQo00ClmMm50okWRPVj/Jz7Nu4/QnziuIXlDru
1pzcBQxYk00aoC2K1PbWLT7GpAvvcI034YtDhbOgrpILkVzYAiX4wjZHqute/MfLPBmbfHWBRPJx
h+mg6YaQVQWxHvK/1S7a6iDuSrc8cLDxmMPfbVTHhTbB/EyTHMXf/8s2a4rXQRcsYfF7I6+bexZo
HHHH4poCCtNw2kPnb+Hkjt14kFy6L3qCUff4zuqYDDI074dVr6+UAk7s9Fufpl+i08+7twCE62ad
T5PZnyfWU4KwWvH1c8ggCM0m9oRng4HgtHsNRagQxYLtP1EamrNXs8ZHkXZ8jDXcUg/BKDW3nNM4
ERT+xRAK/kx+NIb6E7pRNQhF6YQ/wAOKZf3m212A6mTYm05RJJHyHPUxePzYjedhMlyjzwDY+Fnd
p7qog8UycxSc65RHsWyE92gqZcJaEw3rOORbAy4rQNesHcD9nsDnSpL4aR7REM/C+KVdzChtNsIq
noa6k55Wm+eDOClj+649+3zmnT6r2ZncJRq/3KeuRrqzmrcoeDITghJPBiN8bvPRcE0r5RY9vtdA
Fwdv/UFvWiCsr7MTZK7IHaLbpS2j68Hox7xaz6XUlkNq5PwVZO3QLv3Z/ovLW/Xl91l4LCRB32hg
UekxXt59WvgrU6TnOdBSO8LFH4YtIy+MA5CKlzpoR+HXWZvOOrWdk2TjcPdIW1MGWIU8Mke2UH7P
d+2uvju41glTL0o+/Bml+HeiXGLtnsR7RogJH6s4Qi0bXWXG3tia43ZYoy9aZycbGbd6Zrl5RXSa
GtURNF04NemRqKcZRG8jHSHe4iXAutLOVPte2CF4M0XdgRpyR83Yks5J5WLyPeBCY6FvSrfy7wzn
dIW8oACDsw6DjYJahniWDQnTE3iwAwHv98l1czx11+HP6+YvC27/HK1IeEZlpxBdWZQYj5LxcMae
P7v0VcAA0a9kBTjjijzQzfu8y+hChhCg3V+13grFo7LSV8jZoLOj4WtqD71svCbiPcp41vGYbR6c
TJiUaDQrmQTHGDpHmalcuH8ojKZf8/WaVhs1K3unqiSC/EAeEd5kZybywWr0q0PVyMnTwsgYYZJD
Vb8bZ+35REHf41ML1kmxRKAw2uoG1diuXOYwyRlZ/cTUTIkdK+9nTKlRVwu7KPMuQ7ZGsXCyCdru
Gf7868bgf7ErXAdZ2JbtNAwABiYugzAM5XwNmx1BUCl+wCtNZshQm3rfbnyKgY6hqQS6FnYt4osz
c+3aDXRDkWghwUk+NOVLg8+9IeszVC9V5bwBEzEQDeDmqT2zQKAiHWImjnZGgcffeqoUnGl9dNmX
SCHQZl3TeB+pJDOKu3nwePfvNGMCfRWggHDj/gNtMTypPYwiko+3vt6363WU99pjb/UVMcnPILUS
+E5ZahGOl3QABOQIl0mHdG4oaEUs/Uad8pjO9KwQ/nM6PGQL9De5XIBjY1PvBDIzdREYQMceFn2A
MEGnsG5EAz0xB+x8vdPj3Jy6BH2yD6xwtioSAIF7CGCGJjUZ29BaKaIfEppuxOio+bQtruE7qEyl
37OoWpnLIg6gT1Vq32qBA7ob0GrjDzy2a5JGJuqXgWcWjmso8d9ZPDRAEnrQJ006n3JMpBESecfI
cZKWl+Nx3HZzC5mN+bzuq05zV4D8jZ7v97fCdXiHhLlL0bBuKAyEHq/MUdcMLa0XBUHprxEOmKLk
7pmCkvfGYOj6HSO5d7k93B0UZNDKWy/TAqIwErrc6urCHaMjmGGRobsqQY5ajwBJzlFxaPTx8rXe
W6D/ZlmVxFzrhdRv3geIwohmQBLyIirtqlQQl8Re5/ULAzDXfolbHmswlU/ch0EQj9dvlnd9b4Y3
/ZSB5C3ll3+lK7kLYIONqKuT+LZtFlIOC7IzaivYh/v7woV+TfEePeElHuSnLd3FwC8U+It7HRrb
hSRBI5SlaRiVhuYszNcui3y+IZzuB0AorYVxUI7UhzQa+Xz1lHZyJtlkNAgZHAU7hGmNQaioYUTl
o1guqHMGEq8SgJZB734IU4lxA737acddp+sYs3FUkLOTVfpzmkFeH6XKzsm8smCC2dY9vPEhwQ8b
BP0KtFJ9/O3xMLrwHGnnNnlPVkRbvh9J3z64+Y13KgyNPSD7iGIM97MxmLvE33J+nrBKmM1WDKf1
MIrFeY+VMnbiHJMFKBLTunpZFXsTT34oKsUbAwdrrORSa9b6CZIpk/7+snRa25tvU1UC6YxsEB1U
e5H1GjitOV18krYKJn2bSdYtYns8Pljd68fpPKU+MoTdKd7V7M4OJmtVFcD/prE1qhYxcb/1CfZs
kaffGHcPFlqRy/KCFnK54rHN5lhHwnPprW0vTUzT1uram2VzbyRdkwgeg3uwURpt9QR9oIK+bVE1
b1bfO3n0k7U1aGy/0jZUtpzwF8LOnFug5PbUgtZO3stbGetf+ZhXW1LG76cffQuVyxOM/oG+W9tp
b+VBEJDD5k6ydnP8l+ZNHB4n+l0ZTDTiBIviDKhN88zXBlgZQJs7JDTThBWcSVt5C5FeUkfZUf/F
PkH0DHtkrSJ7ChEKw6tmjLYLS0Ncr4fII5yrpIIFJl3TbbIUQ8owq2hgPdgEsyGKV6mhFnTdj46L
R5nAGHgqNZh+souAThyni9zK+2cXB9E4NP0W04z7XT+O6RH1H3fG7lyF1Lwh3fO+bM+Gek4TkLpQ
rk3nkLAxnrLA0ErtLMNdt5twrGivHIeOmRPjINBuUEqUXLIrwMxHznlcjb66aaYDTgGOf5rQeFDe
iye2PJBsnLA+PBiOreJKMqhlKV9vghoO7egAdlSpPH9nce5N/ahFb/K2W59FMA4FyZu2MciKwANl
wgtG+m0fVtEKnELDy9pV8pTjA5XhWZoKyzW1QarRurpDu1IsquqcFTAjYDn/lf7LPzck71CI2gM5
HToJ2Ylywk7S8cN7Aj8fEKHpbdNMAYRwA8wmoa5/pvbDShO48AP913zXUxXspdo+xlR6m7AFgdFG
YpOfVzJoaoD/ly03Y9Vpw6kUXMU1kGVCWj+Wuow+v1SVBkwYOhXTqJuvK/aTdd4tQWuKsJR4lwC1
F8LcTZCI6vmTKQcYITxp9vmna3OqxDM382/eDsM+oYVFC5stJ8vU0J26YBvr1ty9y3Lyl/pCDUWk
EUiCR4HFGK2bNTFnCze/H6Ls61S7eY4G9aWfLWWwe5JgHU2jsvFkMqOnO3RyH0reZqL3qsC3kEW+
i2pTKvi1J6ZXos5/7S9gAXfUBOOzjXJKgrA0rHzckZ6mHlGBbAe4cvxv/7FtFTSdAPLK2fU2si/S
hSUFhcb4s4LgI7P0XRRSBHAFD2x4CMjX+o9nBTbRZHY3Q9hwMw0TMOReNxeMMIZXQ9UpTcc+v1qe
NyedTiXxWSxQWr4qPhvcvICzSmkuQVJ76RJSx2Ju8P8x5LHLkZ2OtIgTYXGVSTD6yGa5/npP+rkh
QPqfv2CEn/Zfg5lXjEzDMqUfve+uLZ6mE7RfsPvgolITqGG/iB/nKecJUKVL98YGyrGhR2jn9Nqk
1wTfvL9MugDP3yNj2TUhQRw8c3AZd8LV0SaPSJXLk6UOqfeGSoEHN/yz1kSze8FqfC3gHSqD85J0
GPLy0xjjOQgFH8jnQbm6mUTGK4eeADDbA/4+VXQD+nl662wLgAw/yys+TpZag0v/sOFEAAKh0oW6
Ho9gTIFmXssOMcMtARc52jY7WCw57kFre4l6SyyEOn9HVVk8U4bSVtDzKsrON1we1enAQbMefkSO
Pgsm7zAzkfu7XsfJEAVMemwlQC0YqAAeV9EhRfMtDJU++gjPTwTb4aPmzD0ODsu9TOJBbCqrTT64
j3pxj2wOG7X1nrYC0IldmZj0rJaDo2EnocUT0o9W9RjIW4YtWi4W/9AViyJBuyJbbuAhMAp+Zh/+
9nzlRjMvK41xHJauOytAkq782FKNKEaa3r9Qe2lS/YlXZVBdGGmFhC9cDeucoHk5YDG0BCni1s06
621Z094x3oCQ6f11Pu3r9nwGSUqa84Vef+jmzQYw96d49qiihdHJve5N5VHHtN8nclDSWRdgoGct
Rd500ogARBtTY1qPHIjs8A4oJ+A8BYQNUkh4J/KBQVinYzny1JnEie09AKX3Kp7ZIzEot7OTm5xQ
DLuL7O8CdP0DYRqbqBQroYCO4fWdiRpUm3y/ZXiMc/XL2YgTI84bOuH/sobsgCiGt0YTMDCin32G
XrGaiyaoO/+ixs5meXwmO/h1WIxw02Nwnw3OZ6CmqiRqPySRRf2wrewCQMS5wD+/CUG5fLja2Dr0
6fBoh6jZFUrKV01ddwag739DllBuuN+hSVvmz27GnProuySqLVU7Lsk1W907BDCaz1WCs4RK1LWK
8CY08Ni7A9Lysu70dodKd3Pjmz8SxKj4ZoHSppwLSSWtt/UEyhS8YI1iMAmdUr5jzgNxrmgpqCaf
ehHd7dmPSFr3EMS0wOgiUm3H3ZGQHUfrN3DtJGJmCdtjzAfoOUy9m7HvRF7sfndUhUu4u0M/I55g
v1dVU3sKYIxIxsKXt0niU3mHcqSV46OQiMpmKXbomgGQY/H4gs+2ePVRyjI3xi8Q9+iczND5vEx8
WjEDZgnyMuH5x0iP0j/lJMhQc1jjthcYWRVbzmIvBqHSW+u8YxwahHzaLNIqIFiWUVBYKLFYDuhN
asIER/lQjegi5FZnM/6fwjif19XY4HQrlGpdTvVfybAXHZJttCbi+djGdEFgGreVggxEcsAGnnP8
hOE3JTdYI0SbVsbMKbWHwclagRfuRCq3+Ct4nWiUMJeN7Rx6uqXP8pUl+tjr0q4sVvSLtpvoFVwP
ZVYW/I1t2Q/f/fh4K/zRfe+F2VudbjMADjCSdIcqEwOn7lIL4UnEcfALV1JKdh8Nhq2UDzRMvLCs
MkhJr8FFZ4QBfLJS2df0fUXelcQbmJbYcISqmF4mJe0rXqpVBeh4G2JqMyy4u4UXLlUgsIjxOxhv
DoRXxFQeEI6NADRH+J0C/KHpZBRalPh5p5XtT4ZHHoVMldcDsPeXmD3+EeuPKeHiF7JtNBugA9RA
ZlqnuTlVzrA9IWIaQscPDaVHTuQvFU3dNXup6aVvDP/gUSGfxA2u2YoXH4zFB0CrWNBEU7sY91Gm
p3UrSqr79N77j/pI+XQommV1z4Y8xnbR1Kmz1fpA96RdCCRPHt7m+sD9QCQvah29hWWFDwgTkvhm
yws4vO2a25LrMY8iEkIjZZVdgFokrDt3yw99K6aUfuuJSNWFYPN7Pf0LdrFUAtP/TngwDxSKT/0d
hapcA/Au8ATiAFmBRuZ1VhrXO4q7EB0sdCIVoxPeuVi9UXlnMWrfLod0Ccg/B/kF+CKErtkYuG+X
jm777jH52ZqlUk31Dz9/n//9pJ4EuNn7NHilGBT/BSDO2FpT1kJfGKCfgdR99+VEGk7EcSIIbVmg
4Zkiy4MORQaA8LMxU/Y5Hgl6Y0NCsSk/Ik7/fnekV+Foen2FMNcjKfbd8dssgcUK3mzNeBIyd2Nr
8gZJ8DzS9sKlFt5bxTZrGCUK5HJfXXfRWFTVfg4xSGgByyg3wFTgxxrkjqemJ291uF51ComwovW1
pXtjuboWsaFRwMdeJ5fQU8E1dwGUH/hVWou7CwApJiWZZ0HAGo2jkHXfkPSZc8IExZQEMgK4oIef
K3dEwF5sp1w6LG5NGG0yJ1YAuctqCSwTDaMkp61wu9YoVaIJWBKTKQu64EE59wbpy46qyzUklybu
7K6grLQ9Z3kyfTUiK/hPylJ65wy49vB8lsTh/IQaomJpX/HS4oopRmCOxkVX+40Bq04oPZCyYnDr
7CqUCDeuvH5hXZuWKm9sfIipizbI3IjJWWkMmmx29R0RdP+sLwEWciIh7GwY1rM87/QxgYryL4n/
ObnjsljJS9hTdoivIy5zn0KAmDlwUUEJjYTf8D/GDNyp7vdYBfy/xSm2I5cydCD8+QxvrmpPr7v7
uEbboZjSBd72hpR27nvXhZORt6YZz+S5CSH/iTy1R4sZARyc3yjtpuDE7QZM5gaWprvLQfMwAA4N
u0yBQa6TskFiLoCYSNOvHS0OU5vw4NNQ2ttOlt4dCraXxhtoDYQ2Uk1rs2i3cQDFgbJyBQpxOLEx
CMg+7fYcMQJcdQjcq2AxXwpZvssbFb8yYZrZXNPm84TkRggkItw3bdw2YldOibaYKp5US0UVpwYu
dKb5UOyx5hDwo5BUideinGtCx8/FtEyUsVTXAldJHZLEhHUp0LBcDzHclFDMHJVz0IVx+dLbP4zY
6me3soSjMU9lw15obWLCA+U6Z0HEuOYYxsqWjQVsI5eSNZ+L88gFLZNPML8f63oOf4zjHGZN7J+g
TGh8q0kKm/N6qFi2oHGyFgr1FulsyUJzzpdyqchkpqc7epgZX6ka1CO2OKWebTosT66HFmb2SY8x
4f17/t/OHfeW/cUE/4VfchaJZJF/4w42Ho2Fa0E+91wDWyO92IF9lFqRuT2GiVAxlFkkfNqU+03y
4G1NGiLhjd7UyQVMj9PBCPNJ34FT9Dtu6dj+S3sJ58Z3L87UfdsrORgjEVAzR5rxR7NJ3OlGoGLh
lCSUM0ZsKco7Y4b4/U2Ird8VP0T1TiAYxHcUT4EB4FwBaPAf6zxD4z7wg4J0mlTfYVXUfgj7eKM+
UhmxJKEVYyp7CvsY58LRqZJX3u+532MZaCjzKoXoMkMnoRJic0g1kbrYBxtPGLkIqKciM+TO+0Ri
f5e8Rro8X+x4TEgNLW2HxxXB0BR76/AZjnoL+h/pPxqdgfyxb0954KKliYVeNKLdcHG+t29gKYuo
9mnKYV5S12EV2pThvnDZJJeiR3nVh5u+RBjgwta5DabPQjACYv3yVNVbrjaRmb+aRjSS36bh6YVY
djwwHgR19XkPYPiuU0XkD4Xg9lOO0oxDdNttwPSE7rbetchaXZc5BAR+zurVMIdoglodmiWZZbU/
OQGhHMP+2uu0mW5EO9eIvoGxMGueO243jiqOW0OE1Vg1C0PUBnU9Dfoeo9wzOVCCgATt7BrKX1oN
Kr4yxSgjlY3DUqHgQnhnhbx0G0aU2DAhoGOl59oQJ+RiHTLr99wCVloO+FA8mUc90QQs7PhUJKr1
QpwCZW7XUH/c+7icONvpziepyDpj+cWIjz690qxwXu7NCjaQ/Vj1xnW85D7bGHFNhFNzws9MZ76D
iBgpa+PfxNePqcNDGP9Q7Z3PNuzvx4Q2y5waSyCEH2Hb4W/gGuK35m09RTQGjpB972vT0BdBrL72
BlgFzKUu37H7GiE4omMoC7zkKqQTeDDLXvqCb8TSqTfwuvBMJNEIn/98HgP7cW1ke6ljlH3FpB3G
EXiQP1HjffWF05jTrKnp4N0c+rpcM+jPta8LXMHexca/ZFhJ4u6GgsRSY+4+do5GqRGvLFXSVVrw
NHOkdDUSExrH48YtEwZqe1cF1qyqxv3IXH3hyysC8ZZsE5ziJJ8Jzi8HNY/3KQGIhoSHP4LEDvek
Blh+iIy0HMrQ3g+P65VXtqqBdPAP5OIuca0q35Mnhvp/LTF4KygQlXR1VC4ERMeMon/rqtk8a7oL
ZUoczCUH6TrwRLuVRiyM5deI3Nz+ckEr53bhz9DKyB8+n2/7dpn13i0Q+kCAKm8Ooo7kGcsb8rM1
hFaUGMjs8yHhlFrwAzdwmZIQP1jNEEzB/RNEJ4i09JQ6HL7KhFX0UIAJEjMxTt4aXL+fKWxRc/DJ
A6oZv9a69eBlBIftxaqDTe4wcO9aBqJlR614Z+xl3A7UGe+H2Rx+7ipVbug9EEKxiGYzaIQKGNIo
pUtJqiMT+UPqROyBKv9oJOZe5tWSDQM+22eI2dlG8KSgWuMfPWmA5AwGSogzJ4d+rWUxilMqbLY/
YG+XNfbE3Vcriqq8U4J2gUYpqJnWtinSiSK+KjuBuVFx1tijKfx39YPOMxZ76a+etxNdM6gpIytS
F5mHDQQ1wxCwObm/EqCTp1vVDWYX9+zFlFqsdIVgXNuguP1SvcD9u0ACDF1jZi1Nmzh0IHOn4GUW
DGoxyqgW2+ViQxhM2XZW+t7e/Fe6V5b8jdil0cL7rsVojkQVQV4W82BiFokGM0HUSDLevBCIR10A
wJD4ZxpK9Mq6slY3UbLj8tyYKrZcUFQPCIIIzSDkssw+TNU6VHVP2K+KMLpf7A7HCjUjY+gTh3r2
oH72WxJrMP9hJTceUGfI1ow+lJo6nGqk9w7NNZx0dgoP1Dycgaknqgs1eRtDKsLiWE44+pACqJKV
uPwQZk2ndUt+lERez+fuDjl175Z/oEjXCChL8oIEsQIt9jSRfpusX/+HcIsej63vCf1GWChnNfCw
wvCzCtOf62ryAPZSbWrSJM0z6BTaAVG89MQ1Gsh6ZC17gAP3oEVaZ1kgkVHRJohA9DmWBKI2vw/R
Uw0R3sIPO4orulUanBcnFEiGIM7K92fvxw4wtHjoh+3OMup0jz0WHP8bD0UFNh1+FR65q4bVx8M7
C6CtU9vXWeSagakc0beCub1LgowDWoJh+ezgiCujkdvoKgWFrsO+E8v2w5xQhXl7YNOe/WY56Zrk
wxTMmJJc9d0QMpFty5fWsj4l3U8zcjl6Tk1qUSQ6/7C3Bzomp8SfZpxOIISSz+qYrzWMx77S4No9
e7hKErYVVu0avvgFcGsS6A3kL6XbAyywJvhMkpeHOxSxZ/bcbBAaUIb/qGV+DgUBlNi3w1wGkJPa
OOmsVMuPIL9PpVcC97sAcN8OyuX8jyxM0MwQPWKxAxFlZTpoSD9/lu2wgQLFhzJszjLqgSdnGRoK
d+iKG8AbQGqvsWFtoWM7LFsFyk/7xsE4D648uR5a3a/D8ICVX5H1z5S1bl7FszxqFx1xZ0E6iIAo
ESi31JDaadR/7gjv6cUIvMfWndG1wPPO2LrOIuYWCz+QzWzDT2DGC9zFZhwfS/qdMBXgkJ4eIptP
V9z0GaoLHjktEqU+WJk9dGYwYfHoWYraNOfhw1n3pdlg2W7p5HCy+b46KYnLBLvDq1mSBtQeckCH
0/z+vWqqzumO1pZINs+D5POvh1ar2J//EK13UEMxdvieAGj/yExw09rXQaIbyPd+24aMtmeMAqZh
brGM1icggIx4dLJtq/v/0rL3M6hU/qWHhvrLkav3jKXsucCoEVTmCM5W1eNI0YSfRv5ksZLyBQeD
a6zKrDjAuhgvQCawtmmY8HTNV09foCwb8VIQpJGrazEHEGw6movEjvKGY+mADkwaLu5y31ZWxX2T
v1P6rj8wGzzKQ6K4lWOD+OUpY3yf2Ipydn9/IYMJaC69jaIf8bdxKmryQD3Uls1rmMAtQe/VshZ5
KLZ4oOYAwqlQnPNDtgZ5w3+1Jk/mGI5BxJbdOG0/MF57HjzP+osZl9HLvvOkhBwMh49ArWKG02av
lVULIh9stekHVo+Rq3U7RjqZhHxUZxKCIIcYSe1ir2ggmKGdzcaMz7WOPdM0QILLcejRFMJUdkbj
DfMpUyBfU5Go95D4mMpfCxEk44Dv0MMEek58CrCtW9BWgSNIxYkXFTftutWJss/z8yQzWUgmisn6
Cc5vigAQN6OLn5bsT5o7XKR928ZZhxFKS25q6sPE7mKi/DwFnFeyJLLOXFYzy5VUEvfkwe53aO+I
18BHv2Tab+PAP1speEAehkwqI56w1HMsIbYn9quEyX9kQ60MFoXZXZzFe5yM4TkJf/xuNx+0/VAM
VL/whudEMP5m0Jl0eVKHwVWzr3UgadpiSV4FbVq29P7qEXN/NWaUv46SFioyKIX+LMMceGBQIH1c
D0B+oi4D6wfVlVEWUN57UkeG+y1fBNR6Hw8U4x42ndUoTw0PsYbNmNvGy/urWmrd+Se62ZhXaoGb
Ux59JyxnTDXHGPqayBwUb4I1PpRGVxpTMzsKyzyALtpYBRSyjLQDt1NhrKSy+ippOvLKDc4zRAm9
Yjp91pa9975wiMWchsiX09Ytpse9XURFTgpQISVXxmVSPkfpA+OynaVHZ/hOEojSxCLLE5LWM7M+
kwwbHPu5il8x0Ho2+mYKPZIguRFr2IY0qcHWEU2clX1veXcD2DGIxr65uEq5gqYkeafJ+iLtxeXg
ikpb8WEXPPCW6D1ZM/gDv/ZvUacReDHOEwWZt2UYWz32w/Jsp8AV9I9rJBVWUPJG1vFMzk1+wh6N
oizt+cCzANziHisA6cUK4eq6ONdXOY6ELSFt6XoBOKRcmyWaOk4tKUEERIwXeD5kko0CIc6a8IDj
TXFuqeCRbCvWz7MS+f+8bkfhcRxa32q9zyLZkK9E1oVxtPhoMYFWMb5jnQVo99qkTVAbZzabBn9w
qBFannRQcUEuMwQn9Q5VYR8KZuOEs9vfyl2gQalRqzGPMcoyAIxGJrTxL80oMx5IWQFJxPtPS1iA
Vv/m4pRS84A3XBRvZ2rqIjQPsV73DzAL/sv11PVo0tzC3qAg/WC/w96+7GGVlwlBPkyjs36rJ82S
Tn6OaOANF9Y6V3w9LknF+WtCBSGh6zBXXCLNp5Df1qFNS/95ruFAoO2ou7YYsqgObXuB0Vtr2lgH
9H2nwXEaHUETE6R/ZFHFPCnH2HiHjsFDoZ/twqlV/VKmJ8EFUY/cOMLeo9rrwPwvTi1Ycga9fIty
wPZziEvmBSlB03/HXACO0F8fsdhzrzKh8knoet73Qck1od8+TG2joCQnL3qQ0ja6sw94J2Swe8vR
aoliASRrEdZiBFTXWV+V3PMdVPY1iDBuFih9wfelAiuleaft3cPDa8KUGgj/mZlOXJE2ZApkv9Q7
izklr+UfvRPj0JTe5ElLff2TfBwPVClc4jI9ynXQIoMr4raxXJ2h/3Xp9CF47InicMHuy55Oj3oW
vGM2T4Fz4uCCYkCli2AlZq/4eWI44y8qaIvCwAQKXTEt8OuI4LYTcsgcS6lrnhWaLaCX8HjZVkHB
dzYjH9pOuDnPAQANJpjaJ3X4mtRHQReze2IOM944DLxADfGpF1eC2zJ1YhIzY4ZzFT6xqkoE/t1q
wjXNcfmWJpsG7/7wEnqobYcFh80tuVAIHBCEK62l4Uqv/HYkLOt4+P/55yDFNRV4lNLmEijgisjK
Tl2zGX9yuoe8YiNtWBYhNlBYU36pKo/Y830XEGWaTCEZF4Bbgmf+XmhCca3As3K3XZ+fzd10mPRK
WLDQDHOjqCPIKMLL8penZMkhyI7rI89B7zVKmbtjUBQlXSRln+2ri+F/sUGCjUjU4Ie4BFccc5jb
IS/S7+589F8KylMaRCgOVQJDAdAGNRvjGv6NSonSrjKzB6qIsULzbaHn6CZZcsqMCKkHOA8pFW+a
WMxnMJPRvPeTZH1ljA8Ev/8jpDW/pTk2kFW3mHnSs7iPv5ej1M2CkGgfHAsFodSZQ02Lj/9FA+KB
2aTKvGJKimHWlJDURW6Wsc24VUbazj1Wce82Vcc2Pqpe6mz7KG7dz/3jh5Gyd4o0z5jtjNr0al4Q
vlLg6yeofSdFA7xpEAXNlGSMyeWbL/newCCwNwjVhlNOY5AOew8LkDPtDnLkDo2KjwSqKa11fygF
EX51nzW6E5AvTqpGR1d/qoYvPO+suPxc6v2EvNhNSEiBS2RNWa8VFMO9cUP6NN/QnyWmEoxmpwjQ
WBkBR8tgpZyASVIjnb+ossU32tMaRhr6vBgdKMOLGKSHO4LCWZRRElSUoaEbDoTUDdBGI7kuHwX2
wjF+6Q2Db4LuubkFhtizMogHiQkg55lLOdjwZ+9Ft8uo5cfAgfTxoQbs9znFPCeoszxf+vvyk5MX
2VezmB8Uyg/+uWG53w+MNI0JutlY1n1un9j546TQ7DIdu8MpY1GL3PlfHqbdqiCdSiceX8yohL2t
2Qcz8dhTcBTVvrZBQzDpBUwbWaSNHRee21CySEZj85gT5yOMD13rHaqCiT+Yl6oVOV3ugZPgB/Vh
2GH3+Ae4DwOzWlWwCWvAsyLtV4bgOOlp2tKBQ/r2XZlED/TJRZ597V3COtnVX2KguQmsecmibqOa
pTlxDPGqaeB3Ofg6ZuXIv+Gj5NPdQ6DQo6nx23VM87hFDZ4hm0fT7fNqAFTf00KSDUGsZ18TV5Ft
NaIUggwyO60G7qB8bhCjyfxDhzhlhp1pdBE+NzVfIgfKwRBBSkKMf52AGP1qdC+99h+Ej1dBkl0N
/4QdDaNlzZMlqQBu6kH8XHvvlcPf9Yl6AlTKdcZW5mx/6XTunq/BPM2sNrZ7dkqE65xbSa22Vi6y
9IGvrWtNGb4qSXg+w15b8KNQNv2ldaRDssjLzOPLemY57tlo2n+UheUwANeanzrAtDjTBtm5IQuv
krQxCAkRMmKhkmkjpysIjRX4UXlUctuROpgxa77bbrtCldxw8EyKSeztoaDIzsfH7mZILbK/zz5O
NcFgvLf04wm3C3GfHxA34ES3OHxkU03ZiwEPUajWocfDzrMp+ta5leiPzrG7lo2ua4nayQ4YwGH4
wvvix199SKcY694TeX4Ve+jnIXTVaPUX2GZpVO4xoUl/NENBAKqiTOKwyf32sQeKRbZBj+/CmZKD
8GfiR+LrL5n6/uzddnG9Tga0AuMsJecGg2E+kKZ1oGdje3o4wxXyMroIXrV/afS2D+/lTOtjwvjB
6LL30AvtZNrul03w+g6HGHZ0okT6V48ScwU2+5Xror1rrAdA43CDCqKgb0IUoZdXZYOmzhIm7jzv
zoWBDdAWZHS5FMwJIjRkyM4kfZYcdvuke4jhyRLrodi3tb4jkbe9RZUQ7xyr6apOyHhwiHYWxxbb
ExhAm+I+2KlLTRSd6zp1w1XX4OS+MGGukQL1mvdu7ndn/EvsHIEcEzTS5499x3sioXzSQbfFsZLv
GI5gxoVXWYptYJVfJfNuEMY9BOXKhsgqsZSVS9ZUwlaR5mByfLntfvR25fUs4ALHHHihofQOHYcp
bhB2+OrMtQhGuYMWkhIlRxbtey70dbjilzKJcHvXrOTp+9B7WB963VsfAsmDZOyMBy6TJM6GR0zN
BdZ8oaNce5VLWUmcp0GLxlztrNy6V7xqMG4KLU7vANZwAhbgoJh88lEoR2H+b8lWsdQhUgor1NZR
EwoHwl0tCjdPHHZRl9QI/KHGwL5QlOkNI1I6aBHngqAYJruBbmXPpKCRq4/l1ujuwzVpTwLh+BrU
9K0BoIdYPQRdzZQdlnzDS/STLQPIIqUk8UfkftAo1A+uUG8wQg1Fo+2ToVqkOVrMFedsfFfYgker
02GrxlkxnfWerJqW/5W6FSi6KFqYcfR54wkgKCb+yRiDv9ToLhALgMLOJcMI7PSHinJhnhxL9nDe
NcodAexuBdp4eWwtE0twWrHVPp4fv6CzneOgYaQe/bDIjykmt9ECTyrxeidOdu2ugqtTKCevpUK6
xBHLrLJEW5T2dsYsjh63tQ83ddqyGICxL5AOzfOGmP7CVboSuxHGCiMMxELcDTQrU/32wGZTe3v5
dxpI8IjKTA6FX7YCqMKHYHyMAVg/Wk3yJl9PMFhrtfdOga/fKEA/3ip9E7MGwpyIuzzJFMn1jDR4
ytHyMuknfx+lGlpkI95McI1jq75PRZ43V2quoQHNtcFr17mLrBPBDodWSa5Ugo7C1/0uB70y4T44
3RGePutClQfWGHzAme9A0005ftJaSr3ivRIlrUDCfXN5KzWwnIrM7i26gYsXLwFPDOb5Jr+EeWC1
C1rLYpzmjxJ4NopQRNUzgItr2BT2/iTmCAfLXzKLW1ltR4BQ5GHUXcRjzCfhXrMVLGKqtgtH1PT1
jMpFElHFyPsja11G72Iwi+GS1w+XhJ1aLuf/BblbIoD+CtEfWQEYS5aGuMHKWcwVE8TtQA4DtAlr
dg/rPyU9jTP/jcu2kL5H4kMmcz/K1lW+WcAO3undxGWDT2gf9+LSxJrR0dfeYfudMrx4I1y8sVpd
a1nehF4oyQI14M4xMajlP/LzuZiTZvubRvsZKbeV1Tt8ENs4rcDBukklUZwvk1HA99kSJcPLo7Gg
JXLZUpuhx9E6UkXPTVBdD/lLhA8vG5Qg6Z7XOB1y6kC6HnwFAWhBh8fKM5JWnWSjkFj130jg5Wun
Xtw1sCHDK2+eEiJVZxei/6QCBxQGuXj4u2BLAEL9xaK0dgo+OF3SmRjG5w4KclrKwZfyglMLi7ZX
MavJ5NL/8hz9bSGDc5C6YFWZuVnITSiRL/3yFX/AXIXtzyJ+JpKiIiAGHwqsWVG/Vji1Cf3QOQXi
EweOI2TBwtb5DM/3luXmCfbtHQhnYxxQ4XEJYtakkPMY8vdbG0i2cueUrBgAUqeFptMB9/mY0foJ
LbbvUHwYzp57xEXB8z7E/k7d25MJcUH0xsihEwjWq7OhY3LeEdBreWHPOSncDIAKLg064PRCiDue
Nna2tTJ3kBcwI2/8rq/IlQsawaMdQku+IhAZdH7eUEkwPyTcLA6LIp6H6IuOc3D9GgL4BvVieJl/
DOze7aB82gjxnWWVB587cPkGkOEkO97LEyifzSNGe9PBUNSWuT9quh0Vzzqk62XqguhHd8LLDaRi
iqKTxBs4kn5mm8ZuR0gDnNNhenE1LOcm82p9qIXf9ugpfOgGdO9473NjhXHSAWX0Ssl7lS0x7ISx
pUlxlWCdwcP0xHH1xVSP/y3dAtCi20fUXXCkdxKIjgR6uRS/dj/G+8NLnLApAqyX6TZ66TOnl893
ZNe/YR4W+2sS5Tc9gocXv5e7hp9yk7L75HbkQ2sHGvXeWs4d0l1GZpnhHDPKTMw6VdZdL79iRCYG
VKKZJxpQuUCXjJqD1nm/1RoMZMrd17/xS7AhPXGU+a1go62rak/YCoLjzwoFo7QnpQquEsS6HBdE
fN84rJ325FqORQru6uKzwiSW+tmYILFxO8225Oo3phjfAfniFNA51zWfqJ8zdCaqpNco6Q4suD6L
v3g0idc1NcM70OxBHcYE+TO/aI6AL4cTA9y1LWiCGJl8Niu92GAxUB0/QV+ymZd/er5nxL7+hCLF
h8U7AIG6wHxxD/GnQMoMBEfe5VakilqR4qb4Seiiw74Mbvu4OfUYptEcLChsJNBsOuEytjVNGjUT
SocH6Fz8bqp0EeufLPN/jD8CjQb+U4wZa8MybAhql4DHvSwoWTYpQKQbO57kYaRs2+vxlZzv2L5y
J2vaBlguUfRt1bEmplvpbxsLP7ribTtlKcLssAyqd/3vnva811hE3HCa9BFoOS+J0lVU3MgNk/Q5
AMmZF3UwWtQJG6X3aHbRK2a3JVL/bUZvTzCLn63xnXk1DdcFV2vrvHRqRgsdAeT0TCSZR52p/54r
gYh6VRMct9JNLtvwk37ZGg9Qp02se3U87knGKeHVzxu6tZ7KxI+yEnwSzptzJpvmCnINJB/fmzEp
jHOigGcgJ4ercxEjZ3pLa8Rnyd6i9QCw/rYEfiuvoecd/Rai0WNkh/pa1M2bLAm764YW6wqF9Ny/
jDfMj21ry3mrT/5AmMCt9GLZvZGUOgz5Y6zX9DnbRoTgCp57SsL17A00wDC+zsXbXZN9XCEoxRZ4
FUWPnE66jMK6WHAX4RcIh675y5SjNDluRlqpJaXTlQzLK4apx9r2abUDPLGmv7zLCJlshZjf7FyM
qbSwme8r5CEr8aa8YV0ADihwxge6rnikKrtt9GHa4sLie0azPrSNdhVANBzILenTL/oJSzk28lfT
ozlMZSBvoXMUTucF4EkIcBYTkypTCRz3D1j12WI6v76SICz+JzjPmSnhmTBl5sZTJUMNJi25UDaU
vOmwnsxjb5hmmR3MlQwS3W72rOS6035EXdlJe1pWI3F3T8yegm62lw2m87sQ98f06wXNeHWY1q1E
CLJUlyYZvHJmUG38CBNsY7MvRN7fO1NxbZArpW0ZKuPCF5/LEIPPwHXC9flFg7NDy9zh3D2SbjL/
1gzPUlxfcZ0x+BKjZrKGWi2kqzb03y20dCkteZmnN+ABxtVmSh2ZemvTeAU3gSSfXMaqB8AXS0Nw
CMgyfgCHMxaeEqHcYVr3FaF+DxD3d8NceZ0K6oOjWJCfpRNxWGWz34D0NTcglaPiQDV06CFKB1yn
LT2hDNPY/S3xc9w+Iw+Iv7KlWVfleVyCkr3ufN0WkHzzEubpanYMmh6si7FB+PtW5X74WxHeV3f8
CrsvSNBvf9Msch9uZMFKNLgYSHNP28hJzOKbkue32hIXbe3vShfKPcKKtkbQof7sGkVubfwrPj32
3M4tHmM0iGMUNu5aoZ9X64EB42/ya/mU7jv7IOj1rbOF/o6icxjhi+YfehBIt12z3af5cADCqLhV
m9RKY3fI9Y1KIfyTyfFa+1TvudZJ3IzWOaqQ8s3AWDaV664q++dBUcgyoazI3qAN4CtELRzL/2g4
JdNmcvvQmA0D3bJjoN9ynsLlF+WZzyy59HxOEKaCjCzwVUIJXF7o4kWPP8fEMBFSa84eQ0m/OAHM
G/kI1zEVX8IwMSeHzNW6xgbgyAGj+K+QG56tejdeWXJ4su7N0TBxniNS9LWxQLLQ1FDTi9Rmkewf
eKCHhIHCLWL16wz5tI8osjv7ezG65145LQjXOouE2Jxbwo2HhY026+B3bmofM+rD21T2npNiN6IO
BgLN4Mp6LGsCZkgkh4Kb0YQHd7g49wVO1ZlrzcdL7oF6/cSKfXxWMrOVnKWJZABgCGqOPMDKMZUg
+LwI7ac3NpRAtsrev+jEEuQhpn8DLkAtXeiWqh8r8TMb8lZ+U4Xn3t7c0gH/xGZQw81MHJs++KiH
HrJoEIBYcjOfjum+SUwXO7eGn7UWTEAp6Y2ua85xus+L83xF8gEAi4zpUU9o4L9zVhVWnHb6Lnjo
cxzhBuBY0d5a6fogUb3SUVsVDbKK0nMbmHmP702JgL7Z1D/tV3BK13bygrrKIzShLSD4DNbi2qA5
RHlDkGyzpsHhLWfdSQbdfdkuSCE3TJ0DM3WNXsJnthmiOHaa2f9E8f4v9/ZQTJn9JjG563iB3DzJ
qgu7nqmFiA89SFT3QijVlg9f7lHx/v/BuuRWM1w+3CVmBV9Y1/QmKFmuUZapF9z+niedflUyGH/n
lk0XexE3pMWDDUE39mj8+bTBxBzfTRYnyKigVw4QvS/UdlGXCYgeeJVBuBNIVzuu+eWLpokThTcp
tjzpHKLbEHmbSgoeeP7emFpG1TBKvKcFiViZ0AjyhjTu4vhqpVj7rO7Ud8pM3FwyhJ2kD9j5IXyt
7VrPOzuWvT2tLFm712bIjSK/cv99YbVS0otU2v2Oj2LQTfzeBE3DTxuexWE6sUWkuQzHp7ijA1L3
gMc3aqtn5qcsD6PHfqMw/7KSpVgXiV9r5Y8FeHL2LCQv751JC72az23lnlzpfB9pGupOjSj3AVEw
P4/di+O5Opg9rUiaYhJO03KLifm3qiM7ckoseppQhhLTivk5atiHMe7Sgknb6bK/2nwCwL+lKX9F
E3R/CsZFHRUREIKs1Z7UE862UAonNfUMwCilDv57naEblpGE9KbWYg31XGvTOdyzdnRKznU1HMGX
nV9M6j1IdkUbdvDy6pwMzsyzUd6KvX0A5YEn3Ya3HHjQn1frmi19REksStLg95zZLiHJaoz3GgFP
FMgKvxpMfcmmTm93A9iQY3vJMB1LuNaCM1vlutCsPJGF8nEqWhY4e6sx71os1LJO3qcI5k5s3Xi/
nHBA3ljTXKIs/uQRcv5HOc9oAP40ddbP+KEFd0aK4nCVmWzs8RkRw310gl1R8aw65wbIJKhR9Qi5
nrH+elTDmAfXeDKY0rUUVPZDFSWHCAkkMwGbw0rvIIOfT9YQm12v9GKuZ3m7X+GTHFQn6CH2G/zx
UWGQ6udJcKY0Mv2a6YiBNbax3vH4hK4TNtX0TOsUzTRm3PptGfqjXPV7HIb7O2gn6n0qJJfz7E+d
wpNdZDTro+eCCuKwmxAcCkak3090fnZsf2dj23KQOn4NSIGR7FZqSie42elG2P4j3+YyuD6HBMlo
LjDGHBqO5MGr5GVkM//PtNiGTb0RU7FVNsDuKMHW79iwyj5kyRPOIBAQJemmST/+TuH9ikkWiI69
a9roh7F8E5NfksmiKnt5fKaA0ewGh5+uva8UMoQs2mPXXUxl+ZQUVTnGHIgyn1f+r8n3Nb1ML9Fk
eJqVqkKWM7JYIc0xuQSZG9rsF3Tx4qPolugRI/PhNPDx+iEUdVEH+PO9hmeKNiWXEzHaNTklE3eX
ITb2Hv4I63Loc6CR4w6/tbdRW3aFr20WISLaD0XSYM7lUB+z6iV23RXSekkUvXxL9XHm5a2F0eku
e0RteOu8bNp9pprAhKd4iDWSD8zsZU/XVifsv3c9B3xVzIGFej8FLDQgxyxYlHrlEpKj4PoeE/24
+7rnqDAaPYpRjWZzvwlOCsSnA3y6Lkmg9Gh5pN3bgaRzeEfeMqfmEelKnEglxB29BIl3VTFD8WuD
U3+MfPsUD9pzAH6itE0EjBblWLc8ZFx3COQ9kgMqjNOjiNBYasrdFOYjH2su4q+nCd17hZ5oBOZ2
bBchSxfpZNyQmRaBVSl9+sNHibjaanBGJKzvoyKZfVY6ucUiCcYxpolKYJi/OFulx4PZ9XtZiOG1
HcehBMGltOBW5/WoPb1jFFjiS0bFqjKK8sko/UXOxH9XGBlbYudJmuAQrxJisFsvb9AtjriBCfyR
uhku8wT7qb+d339X1XzTylhzM1ufh5O1J8KZhEbGXZqrawWdZDv6GXJ/S/gBWBTHhSyCa6bpbdID
pNxmXAgdRWZNqRw7rR4lFULsVZ1aqhFwfCWVVpIzpGSjOhCjfg4oR+qohHEx8TFhrvtk5eEGZIvN
qVpYZZGv+6eA27KQ249+789QaDI5X4Gmd3+HWmZNzmIg4DQZCjWPCPAxSfzy4qqUNwFmyqHxOwoe
QDH7M408LF2KgMc1m+Vil/vLsqKSIL1Of5eSdxBp6T7QN6AyPtLfpiTQz00Joo3qUJUgdDa+FWtD
Tg7LUCoz+lbsd4yhBa/VPtX+BZdDoVExTzb3BHOuLNl8qJzdov7HPfafAUIGTjgfMFMRwA11jN5i
AXt0DJg7cyUk6mnfe9jOyZe+GhNmHcD7z6XZoGdfOdDd2KAipjzhsBbUoQJkUKuFTMRfea6h/goj
NT25hSDNmbhWZTgWtMDk/+V8BxLNaAkeJYiqCXFprrjMq7mVWD+UvBUBuKu2AcTYgYqW5M5vwYFk
DmFmXIgcuIGFCLC+R06JEJmeCfWn3E9bZNE4pxY3PCoVmC/r6Q0Ysk3W34+ZvJLGo+pWIxMTjX7v
I1KEGeLe6QaIax2IT5iIBrc8E6OGjSCml+zXOZJaCluJnMVG6z3mQzFob9/61ZaPcLBlOnpCIORj
dr2wRzxrrhPu8DOI3sq9luplo4zU4HEEE6YqDJkG0atF7my4B5COm6QPMRRw7q4Ut+iu65VOAqjt
q4MXbttcLOB57g+qbJOoJWa6w++VP5oQRe7pjxu5bzXLcnjqBJjQdzZL33zYYlVlTjKBJyLYzbav
JurUVQlihhJF/qR966FIs0ydWfKxAWB1R+cW0uUuB0CN5L0NikQkdNBJmpDZFu7qCrbtamH3RGlT
9adg72y8O8zB7Y63sVnMvYvzdocJQCfDS2PYfxuTm0AsSry4HxgNXeAo1yPX2nbF+X+HuJygFt9W
yoSM1a4ehv2yYiAMTXw940pqdsMIaUcul1G7ZNeMN4JUq7TLHdb/oZyD1XPgZdX74c+wOISkkj+d
YVGwwM+VD5Ma8RWBVPMLrddF0kIktT7Iavl09cPhuWu4au70m5AsqGw5VHqRWbD379ltcNMwgF3v
O0GiaDjqCzZpFAHcJEgLXb7DRC1MFnKHyeUs3ryNL0HcH+h2Z5R4OfXZCUoZKpBeDeZeX7cPpHhR
FMPxvtmpdx4kPwe9IPDi/BXbaL63x8J5kHjLezN1qxGolmb2sOx2kdAzQxHgf90YaPDPhqZuqRP/
YLovhJlccQWOHMGebEzkTppF+BTVYR8+63QHUyNbgdia7dyk73lHrVdQNIuYCj9SLclzH9pGP48h
1eMh/L1al1M9lI2W9uKhHIzeDq3zsNVJjigq4azP7gB8evY9ArMpu8I18UorM5TMoE9M+J37ZvHB
mAwXT5KKP8glmwUkajjg5jMCCz9HA8ZfVd+M6ST9sfoSw9/v7P7zoFmfGO64tc+TNymKz1j/hqQ0
f1cHmGyOep6ovssA5uci7Ct+79+QfNq+jYl1xadDLaP6Ud/ze2DWmG2j5+Wn+aD1UmVs0VD3mtP6
yGf7erlRHkJLMkIzdqXisTJ2PA0REoT7hHvW240R5uBSYlQlYEb0LK24rO9fWObOnRtGNM8QrrdL
Piwc4BrhrRmVVvtXsSFYjePci8j6nGsTrnzkqrWic3UzBSUjeCShbC2ajCLpjdvBhTJLNSELJVRW
6C3Vs2GZR5aM7kA3ol9xDoeSSyV6ULqgCwwH2CSSG+dnwI/9Xx3tLaFhKakZk5hBiNmu5VAJkBSM
1bR9uLhn5pD6+umidUKm5LAaMBynapWpG+0cah+0EBNIg15Jn5TSLiDDljIKwBgIdrg3gUtvoQd+
ysfybKkhH3zM0MB4Vl2lAH1+Nrzz1j98lZ9SkwetZ+YklDIvOChsoYq+Bd08wfj6J026Cu41CP8C
xXO22StFLJuIqDx3FeHODS5e7i4EhafaVZe4/SYBEmmqiHk6d56jdr6uIuTsRH2iiYwEWGeaFHOM
ZnOihdx3kxDktfqxxe9CFBnm8vPknFJ6e3/CMgFdZsEADqPjf8kPkFqVIjZIoCFJ+33Us33KuLl3
eGhvoEgaJZaUEpU7EzKleX/y+WHRVNbs8I1q5LA1FNgHUznWRktUDaV1DSMM4eUf2iq9eY6kw16r
kmFHRmXtIzvwhCuY5mUitxvijx8JkCIkmhSPYmPUt6/9mWMn7IHyWdQ/B/47tGm47j+pCkS/fXpM
eq1Xg8OYMCuxnWRJY8d1eZYc4SeUZOOoUXJaG3d3wlJwyyKlfvAM0xa9nT/033JTyztSfeYMXOjB
2dWuWLSY1Txb9Mru+8MPkZE8Q/PhlzMQPWqKTCuq2Coy7qOzEQ5d6X1QQ4WEoNQi1FR5eONyfEVG
BN8xlBKv4ps5oGE544bojCF0EOULUH6/qZnZ0AKAIW/wYpRj9zx2F1vcEAgbMSBk2e1tEIEArpya
wjjxjFkkXNAhZGAMpwxRXht6HEacsWWL6AITFSXDLugZ281wqDEysKetJFoDO9/Mr2LI/TFl9hc9
TpZfPi17QHMCPYvM2Tj+tLEjUAX2vz5gtWeB+NWkHkkt/Ic1oR2fAxnTqYgMLY9CQLspLcVLGHOH
Yi3N8BqPrfN9lzugFnsB1qDjizIg6nwOwAk0ktJfsd43B3t0snLUHo1Im/a3uhzTv35eRfI5rzbJ
iUJkylVPSW4jbgXHigPenRTiU1o4MjNKfdNV7JKc/7LKhdLOW7+787rTe6Iw2DOuuEQYPjrQtdgh
d+kjU0IkWslCXPZ/UqE3gkGfEVilF1QgkA+7SSMUs1RsGJkYekdUe97DEckIGyTtZSUKMvWEANgh
x9hWN4dzG9HblF+5ZBHURONPSZvVXFqDd/psXggPJjUtJnY0Y1KF4KTQHgB+2DGW8Y3DfYBommfR
vH8r5VllMBhU8HD4z4gVjuXWm08zHXHXeC6gRC7FA+OXBIxgHaY4GJAZw/wFGnIHA6By18sFNwKe
ZETRLK+0SGqQPRTDILyyGTbyiZNszwc0j2EJOvIkNjlFX7mXd6ZIeERdjqEWmXBxPzk4FZ5jPetT
PvFgX8hYckvqvgq4ISUzmHSUi3HBhdOLx5DY88yVuIKCvHIaJSfgMD6KSnTyO1xerVO62kXS/frk
9DJ5+pGtJtJH6eFBKKVdvYlR/y6A2V6SmnfMUcVRQtH0IrQ8sq8Q5TluCYtO5CVBS4Nit3/2uj+/
OXEkvWKlKNY3rrbMEtVy9ltLGW2yCKkLXcY9cEUqr8jBNaMWPpfQ/6JoBBb3ZBzfsy5TalukdcRE
hADD1Ld/KE3zrbJqytLTj4K49dcTka3h4WbXTMYrYAhWHFupbvLyk1qMmjple2V4NXqolena557m
rQTpSYRh3IYbd+ZbRKijG9HSo2NHnbzkwaqJZEIslUtN65ulCzi4ywlCWQ2BTA4MsenGPSfXuA/0
7iqlXRl20VY9kbs5hDAs1TQ95WdAIxUWKDu5oDJraXT9+MlvSe1LCxGnE6Br3qnV8fFIVm1Z9ARm
hFMrZfWP0b0JzPM5sOR9hl3ekqRcDvl1graGv3YI0/0TN5a/47Cl/hEGB1uSZ2pfRluU5QHfnddN
5ZfmsnWuImAd2BqQpJ1m7aDQQONA3bHgvEk/NPNpCO2krEMyV0SwzvcEoHP7SRpgYIG+2mnmg7a6
5gTwacYxD9W4o0oldue12IiDuIz6cA45eSLtSdRj/guNVdMc7Dm4USBtalPuRqRGiiGT3uW35YsJ
aNx3+sx/8nsWMU1W2FbFrpFuQ4rLMXsJFIVoIoSSlWm4jbH+8TD9YdIxVUQ3q5FL5ibu/4jb11+g
uKy5V6Uo17zonRF/AI0btUzmgGXasy27H1ZswKysdxyTcuUX7DdwpaolzFe6FLHC4ryvJ/0k8tMq
p0CYY7Sf65VHIlywd1tS7sO1SbSkfHGMLJ9arX3KjVhR3mSwsjlrMzUYfjBU0bf2qkvFz/D7Nf6v
UJC7Lz+s/1s6OQt/PdFX/1HarK/F0qJAK6F9HH9yndwm0Oq6xdZDz52lug4AWlSvJT2ATL6E1YdL
JdidoNazwcGbOvW/qHJdC6oiUV4ybqQvtXtfFtCN3znjQuDHj/BljPDSFKODEKjckzS5YeDbmMTl
2Z19kaR/8pnb97s6Kb8K2DoMA3/1OfVNsOMMUNPxFDDcvWCAbTVeUT6x3ks3SnXN5eUH8Fp/8SGg
YNd+f+H0PHosBz+iUZ4a9RBjwD8jk9o08LLR1GbzkY1QBmUJKmNZnot8Prl+nGNWXpXMLo0IC8V/
lMVcx1MsFx2sKcX2GLB7YAJqveLGgW0p5f4HcrrejJ65dsiaZkvoavyJvOeaNAWAgLqD44t/Wf1G
wLEKafQyVuFIXnFBcsXFoCLpWRiHx0L6++YERbfCqCtMZucPQ3OsiyNOUXgyHyfbSuUT6Ij+9gve
wNi0T/NfuKfLCYd+/QqDq9CM2xZkBpG7PeeVhCROc1bbw+9zcZkwAs+JXsAcgB4DLSbGgIMOBYey
mlg9DDGwPTqCFoJzNtqKeTO/pzUoR2XB4SGPC9Ra2SZqfwrGNWsFBYL3f3mg0uhiU+ktTcnm9lKY
u9brglov0rV9hSa5EWptJRcPwLYJdzEGSg4fam0bPgGP8ouYQJzJ5+QUgnijziigUnPfmQa/ZsWG
+OleuBg7OyglYnQVwNt80UbFFRZIn9isZkHABoiY10n3/o8K1k9ElDTP61Hc9Fkrsk6RwvF5HbmQ
GGbkRf+wDWXOZQQsIHUDM496TKAWwIiyhvffOlUOk0HZx5wMJtm8q5/z91m2gtFbN+VqZieqDCnA
7vRgeVAnvswDBab659H7AvuPztIakIVlbV58cxdYKJRKcrNdyg2yeuFxl6o7qBncYQNNtFaP5bxh
pJwUksYiUUKjuvCJrw4qSGt3cTHe+L3jsXrnRzY6FXDVfwjwr4JmIvBG7ZMA/p2QfwCRVbFiUHod
L+Z73TZnrE47JKmR+rhdt27KMwP0AiCmpTQqZps0B5isRy4Wl4ySBTpChNrnk9M4FSs5hefK82i+
T3qYo1cYLg/ECE108+GFmBBApQleb9WdomSVnCFPu1CsCwhhk7l4Vxbz8FBsUTqtWjm+Tk5wartD
XKW5mWrxjoxZ4U2/jUnIatbnBe7Q+sFVn/Qhld3G5uZY1CsGRbccOQXvjVtMHrgDxAcfDpxSsEtd
im+S2RY2zFzZA4Woi/2OYCRAr+jo8/vXQ8J0rDWimwatYHKYVytfLbFXVGHYZktby4dao3hiOn7x
IVcNYGQ48AdAbT/LSGLF3xwI+Orbw+Y/4zr+sfRDYrtcTvsiUpB+Ce5y2uw+jI+L9vT8OCYDoEHu
GoUmUyhehjFRqeMuVwEK/AYHdbnU+lutfRnt3dkUXOc0gE2iezM++VxoMsVeo9up4cJXbzDC1eFm
qrFqVd/lK/NDXMANHOA7WL/Ua5SIpIohc1P1WkM2Ej/XMBdlklX/MEML6AW0GRlWN2qviZUvfn+H
ZIAHX2uBSVl7/OPATNRhFV/14wx5zY76VzXpWfxKJCmVRFm9sZ5mprY3nNaFO2yoJDXJp/qLRsjK
5mYO6OicXEkbcg5nQva2y26RqH5RNPtNN2IhBee3vOlkydnc25QNf7nIXI8UAtipcOKlQoap3Khp
v+HY0FZIQLeOkDqwee8FdSOGfNkLtmFPb2jEgX7/x3ZRvCMoz/y6lD1o70LBlOEJb9f4Ljwhn9aS
OBoR66YoSG9guAtp4YWPi6LsPndWIiGZiYkcvZvRKDj64dHFaNDXXG11aeEgN8hstAWNaKrekm8C
Wm5XMmCw3tFoX2iWf2HaQb/bN5L6yG0WLB5P7Z925KBnZGsrr79oFCYMGRqri9uDddlWSMo3FeMc
lRQMQ6VwBmoe4bZgUzM0VkUHNNXL2V6tHxktWDVwhM22BnsQ+z+oxNudFenzV7VFtmEp0/Qul9Pq
Xfrp85daeOm3GUp0qbrOP3pJTf6btvubzPo+6sPnmzRW5l5BA5nVZG52k9Ero5KM9UFMN3oeZKFU
J4MGgjvE4X44fznpniTbJMWriFXaFMOY9hIjBQUYP1kXEmjwzbWDHlhnxvAvxCxsbJkQqbQynkKJ
nTJSxmuQLbEzxSbM5FFsF00JY6jRVVNmbvgisPpS9xs9BYK+5eF93C6VNYMA6g9oMcO1yCzz5CHn
TmeBiPKOOPHJApCk0IOepqgc2WtcHGOYuc2DibaRUfn1tX/GR88d/3SowHqtFFBh8AjdP+VlqH/I
DNOc89wAiDxOZP6GpAhCAMlpRXrOeSJL2momDuINwTc3gOSJppt8sLUPTAWQCGoshIHlxtpOHQVj
z1h3hdKjQADgkBtdaHWJv6kbxZmu2RAjPt8rE9oonLRhmRo552tImsAkAzDXuTWYMM3moS9HrVcG
WHoZ482zki9z/qpuwhgvqny9Ky0iQvUIDYD4ylbEHelEldtP74h87YvUwzDIoU7TepRm6OYs15Qi
Il7NrXRWpuEVLi+os55fRx7YgGrxtC2MnfpHfupH5+2vPOGx4HMboTyk5hQUkX89B1t87cdVd/fh
ZUwkNuWTb1lYZKbq09tF7Bu7/ebAum/Xat43boo2X4B5+Rz0iJbb0Gs6aDHjaTCbuWvTD3+D2UZk
fecNN1XoIWuDZadsxwCi4zHhgGFsvL1mx3by8mw/N8Y5eiVLqwj0Ru1j3J79aPrJ+B+4mLOUbqPH
1BVYMsADdZbJTPD38D9lrvG9hwHXMTCtGO92DLqwuRH0qWUzGUIuq4r4MmWYiFeqjUaBibn0QFwD
zgkFYu4ZTDd9crAXlZMG+44oRLGRYJ1gAzQetRKqHgmGXuOGGXHDTySCTE3tyHsY3rTmA1eGZX4Q
Wvs0ELKRdmxYtSNj7dVQTsWQmml5RgPZHYq5F3FvPMVgxJgVSacCzrkYenvPD5zdrx+Y+v5/r/HK
OqHo7YeJzPjasCpYFuBoQKVMkx3/sqSYf0VvDMSpn1FgSoUN7f0wX6DgvcazZqPl1imSl7A+PNFz
cZGTKNk5/eMqJz8xhHRaZiTMVNp7+pkjAVAkgh4ZRlNjnRI5fmFO9gfFmkLLPrdoaQBUFIg1NKNH
rETKvOfUEdczLIaCIqwsADj5h3pG35r5DHLvyiYkjKW1Hq006wWEzdLf1bDzh053lHSGTZ0/8ZVF
kQlw5VX6EQ1ftj6Cvhy/WS6/pyHP2D8j97iquhDoKJvYJKmbKAS6CurI1qzB5wNgyXu3ZKkwCtmH
yURAY6vMqzxgOEBiTKHVpToDQTXTMXJ6gUxfy5RJmSf525uzU18xge7DonH3M1qOywNC0QASrm6O
VICY6eLXnWbckIEYi5wljaLtVBKULg6UeyDPGcrhC2I6I3hPIHwTfU8BA08MLTKk/9DSPGS9Gsv5
rFddcbquZdiEuXbXIGHIM0b0zuQRk57DgRx0PPpVFmU5RDq9PlG5P5FtdC8anYL6a94qByt9QfW0
sokJ6ufS+5Ndj3+9KJlvKzFqwPeEiXNz5qhPWDjCIuDzNXBzkiwu3smTdpY77AqFVzo4wtFlOcXE
Vs9TN2Uha006wUA1SWK3jcKdlskSHcM1M/d+mq5d8j69ISJvOqqHEbC0QsuIAeoe3G1d8UeyWWFr
h/kPupVaddyr9901srfcXOJfXH9YHuMDe+ShibqZi+SFhBIlr0QXZ12ldM+tO4FAjjhNvAgTSsge
G5hAiojJqe1I0ktZYfW65Ii0S+N3KHr2KyKc76jvmd6mMgBFptvyOgwDjlYwR3CT3I7uRAZoB4T1
8OxNYx82bdW3XbAj6q0riMMoKntftB2d6HFyppbvUtfUTZXCgud2WGtBtKuaS0i/C7xHgTMdmWUZ
dtk8TqnuNigWI7E9zyUWnP7MSZDXZR7KDWlwziRuJ1pEiYKTq9gcm/915OUF/NylEsk7vA/0xSis
FvAxgDmn19MKTTesgsxVy8mK7GQk8IjfMs22FhTUeq8pYooerthkLywoun/KHrNmqe8oWbIeECRU
hcpuuslySCAzBc6ATjjx7sxbv3c7S6czs+kSWY09rU4s6h2tfM7NABPTG3fiwdOmNXAyU9eq9yhU
ULc8INaa8Swzfg68eGKiFCFkFCTFQ2fozQ5QqS/HLvdk9yKFuzNevVAoLW2Gpeyxvfcl6xlFqhgC
546SUFQDObMNyJK8oqLjRAliK21tCMcWDDMXW7V8fzivT2SMdFv/rGPzNtQkbJeiDLw+8mIk2x05
/AkiZ8fbscbW53x3khrnxKw1DyXwdVLaefndYLzpoOzR7cZcY9xTiZz4MAVlDovAONy8fGpMGpfh
emt2BEjCsP6v4CtRk4v/otBvnM5/ik12yoZ8Qu/Zhi9F/rWOEX18+bofPRB40xJ4akW02+akcD+X
hDxuVzyhYCOfNjd03GYU3JFjokdw8IZ3vdQ/RXlmNXT2uRxTXZIubHkznyPlY1slNVTh0+B2ERQA
Br3i2FwfthI7YBbo3quXKoI5KSkfCiv4Selop/4n9gvm+C69o5SwtpAqCBXvxo07X7iC/DXhRfnC
Lo8IxVjfa1PnxBLhKNR5V1VIgH3sVWtZSiP1AUlhUi/qwRx4d1W6zqP5n4FZ5evHLD7V1IdHjQE4
asMbeL9kndcQby3+PSUSI/YjxkHJvyCqD9hw2mQnOEZagrW5ItcyGsVv79gv/cxR9wMVyYwrRkyE
I0ckQkxu0+VGxw2jCrtyGOAVoOK15AdA2gge42nYezv+uuFE2fUBTGlttm7GEwO3LB36hEj86KK9
ROxawFWCyRKnfj4UxYMjwN+fUr9xEi/NGsWaB3lmky7tLSFOji91TvJ7hfA8CfFhaE9tzmY15IPD
2T9QYUhS91PjKBUNmq7sqWtPPknt3w02FIoqjnlQltAY1cz5ZWI5TLgX/zHYVVokX3HVEjAEonhs
VmlHzZ6QZAXn8pQkhmYp6vQ2p12vXYodikSUQwtwaK5QHTeID2GSY+PtP6mOKyOKZtn97sp/W+H4
ESQueL9mtRoVriMrbUyh3eO1e8yUoIF1OWEISeMoCrUNTiH2nQZTGq6521882T2DJRvcXI8HFUvY
iF14kS0S0pFZGsA5G/pHP9gYRXOOR1Cs/LlHanANgZrk/IYQyoM7pYuba7J9nWo9iiNGGoFM+WRC
dN0mJ1uWN+tq0raeT6MFiCKd5FOjsJMsOMJB8nk4FbRDMr+61E/0fz5baACD1IKOdI91/o8ENoXR
OL6on0QE6UBG2JgCkE0ixpW7A0hbmn/VWsqtg1GXGTyHAZxGfm/IOEPT/KfirULHLOE38AIxHLci
wQph2Rjfcw8+uQifweBEiiLUVnt12nhT3KRwCwNYKP8tQmtE8VcZIT6PBTNl1s+XAXMcORRgVJF0
x8XfLtYEzDfR3THOPAsc+t4CaULeGiLMcNSmgD0XbAOx1MyDrGr1kSXhbk2o4SXHmSUSy3tQ36Dz
kGJDYr0nVXySTBKCSzFCbRt2sQpGLkB2bSIFnmxFAR2lO6R4PB0fCYxNMzTkKIrHl37P0yAyPrGa
tlz5RScco4RaA0D4r4slXxss49luJU5WXgnwfkxMwa5ZePQaVGwlIS7xIq9Lq5x5F0g/G5uHoor6
Pbdr/orYjU4/ZMLkzqLLGgxW3j/CwuHnCK6t5LMZNL/fvirKaatG8RuEz2Eo25o/kF5Ml9sAX+JZ
xVdbu5agngygLTZC4ifztcMxWli/75YdXVpWZAoR5kDj9v7rAiWu2V+IycAtPEbZZqGnfJwFO5e0
2QVr/ywYps+bpccv/XCZ8ZXLnluopwansVcYJUGU1Ld+o9wq5+Pw+qg5TU7MI4/br9wyzyRRAhH6
k9HXuBnxsJg3p/H+avGin226qM2UfWCfq19ZRRgpCbNlddrbkDFN28+HAyZF9B4mtfmGGyr6Zv1M
h6tPahsuOlYK/9xlv0aZuNDHsTPf8wqVj4poM484O2wjxVJliQ1acls48hB0j5Z7q9pV1Osp/L/f
IJrRt2njQr7DDhiFZFOZ7fbFBbDVvjWhNk5p3btXEht3K2VkwjTvTjfo/BquEz03Szf2YxOMfN33
jtWj/uJqmiAH9k3VginHPBJiLS9fsnyIK7mYNm50Y0g8Hr7JnTK5+C+dHrWAPSrY3RhbWmQOG90M
rABUSs6H3jraZTbDEhKTKmRuTS/wXU1eQpWCkCtnICziH2M59M63oEdpZrbdDGoBoE1Mm7+kEMlC
kTbUqtTKTV8VjnlY4qpzYEHJE3G0uAN68PR/9Wkt5MZ+jSMimF++zJBBggp9/DIeCLLq70py4J40
Wm9v4ztZFTaGN3swdGsclGLuZx38WFyfaRSE3bRWqu93uNN6rhzESy7a0hVYoKKiKsZHQtyXAmfm
zQhGIb1AyPW8+vmgRY3uTcg3aJmni0SkFOf79zlst169x29pNy1x89jkFmBDn6bfy33Qzgu1hHKD
XrfFQ39u47vTWPrxnUUvMaPn0H6ccWk3r76FUngRb2f9zmdedvRNERUMlbyhWani5KZoxbw+yIS+
XcbSj9UhAEv9HlA4e7+YRWoH4J0j0ucVvJVJolRGLbh/8ovwcLxJKFKl1/OlqYdpJLnMEPDIzeFH
ZSzSxj+hF52sYCfgHbH9Jgp4bQy9gTBlXnMyZ+a5ZZKN4JxI2SnkgRa2tmrAzb+u2vzzuZvCsuNj
Aa5uWFk+Tal3hxWxPqoNxu+JZJP1T7HBfAH/Zv/jf8asETsY5f6FDpUmfYZQ62cwAWI9ZVCXJjuX
57OXrg3OX4OBr2YOKNZNVuXF1DUC85skEk6XrN4yZh67tTPZSjSGma0fPuBNBdVbY/7gwPjW2z40
zHbd8G8zWVQMiydubzvwCLOs1Snom4zG2DFy32l21N9HpYgte201s+b6M54I5i4Lgd6PpIH0Zj9L
SDQKL0OFuUK/wnvOCnQ4ufDl8H/ACVb5/jvQST82Kzn/huMQU2VEskJo3lIdVC9pIfLD9UOWKoM5
IE+YTFhhnW2RZxsC4ruoktvK6hxlzM48qxgDZhOblbUExBwvu5OVAJLfirlz6qE887c5tegwCPNA
ctpFirtIknIIG29WbVR8x+3aDDQBVX2WgqHOlOiHCjBlKSgbsrWIPN+vsfPpvLgFFtPVXUlRZxo4
dlILNO09PiitkmEd99wsvCWSDMmF2bnGZGasg/DgSjbIOJdDVqNt/QjguordHqrcE4Sv80XZQxx7
gWVB2V+TIpl2d+SqSAZwgds6SK7kplzcdQf5TJuT/n2trf/3b/TcNkZXb+p3lZFPB3B2sE2qVfaG
q8/kzltMs1E/wxhZq8Quhu3sL4oWLIYp3PaGatuOgV+w6oQsFwHtkOf9p31CC/hXm5kc/sMkTKAM
0Mp8jPe3kY754OBNhc9rdQ9wy+DrW/0PgIWexRI4ZDLiHUMWHIQjchr9hOgfAk04he+ZjQi2l2bd
0vIZ5iAlRhzU1wdObLmCIOGBL/Y1zGqwhXUFbtxbOYrFE5mbCOajTEOI0Rs7JEUPAKpx3a8X/4CQ
OP/stuS9m5apcTPy4/yWaTd44wucwmYnsAhSwYeGacLKS8STWEx4Mwmx6WPIklWRsI4W5xQzUEEt
M2X17dIfZqjHcg2MM0+ID3Vitg7wjdBh95KZjfXyLcE1jXXw1uh8lVc+RTMbfyo4kZAtX6zaocgQ
1BOpwu59gslSaERrS7T+2C4bNKe1BYMIUM23aoWVTInOgYoTCDDWzCC/5kpUwMRxOwsq4IjMKtld
v+wg4kGiFa/0s2MbKghA+Ha0BkgiGxx4oXe4crCjXyUravmiV5f2aK8QJm7qm3B1/q5Aw89llSb0
7W7JXV7zI2Nr+NGDcxqPZ4U9rHu8zvyB4jMvzVU+O5VsfQmtSQJv9sSTceoaOUV0l0Bty7NA2OtA
UaP5CJb9AMiLy+/BnixQGNibQHQytlwa1PoP1lrijA80KMuDQocmXs4hqqs2YUt2tIpihcBXziwA
B4Od1U4D3PSisYddOGa6OwzLl/fLZOeHYHcN0MZ/R2A+yg2EIaJU8SAeq3C/EC718ntUmJUMqt34
E0W8HBrOaaL2sC+GvgJHWExhMOjvk4LdnKYxf7F2putwtt3IHQc6AUAA9A7p7cJ1WPd7FSYbc0fd
yIqumr86mwmZC//cEU+1/YlKIiF5M6p2lVVB+5PrX7+a58htPRlAYzhB5hWkXbZLWqarnbwPUWGk
wsgL1EYooOSMVsJeJBzJBLqAaMu4UqmFm3NEu3hmEcwRlV72o7fyCaMKE/yyYIgX6QxcOr+3hOb4
rQbEax75ZqZERUK3KU4I5MKOwzMWKUmIlmtTPzQNVLkdG1K0FevJw+Mgv1z/9hTV3SLRwcgI8062
+SA0cn7Erx6+poOpaXZLQxUf2iyh3ps5hMMFZjdqZl72X72DvzWOqVMkPJx5o7yhHBSTLLFsi4hf
nIfgbfcEMFzxw/UCa2UvLAv48FsImYiYzGAQ4XnRFDFO7kOJvisKXipTIBFw21Lvs35qadT9vdCq
dokUlJAmDrHzTKpuObqXpJ5APUdVRqI4I9pKlgPyQIczOm9p7ROMHCoXYWAYo/01ejLjbN4XgbtZ
3yGnSEz/IF4MobF4tQQoVK4qvDqs/AiLC7FkEDhPYh9J0q8Ku5cixNF9/tzOqwUykTGVcJfIEKKd
hz8KDmhM5MqutybFEssOPscDDAm0kjqArv+zd3vlEg96onoZg+9lqmuEt2twXXgr4/DdrPW+S+Fm
AvG0UQAgN2f2vP/C4kBe+a9VUqaQRALk1txwHAfySNfg1q+BJM6HTDJl2Ou2nbmkgCa7QK+Vz3qe
xPtL8oFEPwtvyJ2nX/NFMGk0JYThY/o3raoKG0qxVsQEBzhISGkFk7MxI18iqHWH0oVW4/KlTJb7
CjZDMPh+UMP5eNbPGmATUGPSZdtG5OOelasYFt5d6STkteMcsD0Cj/+pv5A9oWRv3mH0Vu8IydGV
pNI5MmVHFAjhNETzqs/j9LkoEnZih5w0TclHzrJE1QojoMkkC4k+BhSO7u2dz+4C8mA/csp1jcyW
CyE47faPb3am9xcXHJbSptlgbkM4b15vRqdh2lK/vMV+tAlWGS5nSe/LNTc+EXNep+1qV/hIXNxt
mhoXTGm6Z87PeYzPIsQSvhwi3E/6g6Q7P2sWnRiiEXUsahkzHhdKg1dPR/9e/nX/yiJxDGrMHN3d
vCdgIGng8wDlSZnbVHqVRW9rfqIlUxiFK2YQRQsdP2pde2NMt0xemz8c0lGFztlcsFyWLTj/ALC4
klCclwUGVvuj/dA8t98X4vhn3ofh27iR6PSiZJv/b7a0PATXZDE3EyC2sae7kMHhNX7zywXhRTo+
HW3VOdXMNI4dbw0ymbRAQk+gtrzb7DSC0gG4cbsUodJhHY6yJBrMbtSt1n3qpKvB7D3LHIXo0yGM
oB7Ou2xPGhqtnm2VrVlLe4Yd5XldJr/jLPHWzjHoiPgJz54caiz4Kcy5YaGcVqIiNi6WJVWkdMyF
znSv/bupK9tADHcQ7TLw/iwyNmLGHyEFpP6XMCRsV3CJ22SP8try1haTUquqO+oLwCjGSQWOJQmK
O77PIDsmdhU7dHtsOPWXftKzN7/03fa9up6z165EJm2wFs9T1IsdTq8Lcxvlx+KEZ9aKfWVzjRHo
5/zCOxFmkpKciB2r+crpDUVVEoZGh3GJNy97uSEXGoJqZ+JpKUXTtTcr5m3z3ssotCaqpDhf+ivF
gqnWn9Ucaisri6EbgZ4xhpdpb31BdBdOYDw6h/YNRm0EVE0Q9abkTOTOtCwoHO7nWv1DAQHEH8yV
tecijY7hPuUm04vDOU+bj23ZobML8K1h/jsCZzojAsVzbVt8ctOpQ5bGSzp1GGMwOW2MmYVpB2bt
Mb11TvLT94R/2+YKz7l8NLmIJLOet1uca8eXa9+e09FUeofS3hfEn1owc5uzeyeo9yrKvgWjt0o/
hdppuEAl/H2pkroyBR/aiIe23eY15WaZ5rd/zlJsGeGa81Cpkiz1a5KhHFSKIzLx/LJflufJ/uw9
W96OvFkitRi/SYwGmcXmewWM0zPgSWZ1y8Bibzft0d6G9A+unkodWBbPVOt8tDJkpCnAnlJYmZ62
oovwCZldI116JBtBvWwCwy+gsqutonLSXtjcQ2XuzuIf6To86RnRwlMPmgjpyAGcTOB76qqARgRW
BA1R/3NnIu5AwNxFn5sMaFMCHQTRySy812QdhF45/fO9SmoXIiraiv7f9Bwrm4pItLoL5uilFCqc
vdai7KQlKZnNCBDg4Fshf2E24CH5znf71zyisNbX0bxqXLmbYVQ8OOLYfMoIWj1eg8R6KIo5xeBH
Ekj9H+nl1tiZas3tNqcNRG6hTHiuhlZesHZk48i9snig/fTL4Hgd7liU4g7Zls+/75ahsQ8AoIwj
rlNShxnGex8I1cqK4TMbbzw5kJ3slkuPDvhEr9hH6CBLZVg9t3GEfAFXdXNmN3K9hc8Xx9ggWesA
cOSBhdfKVxQq4CFa3BqBS/Mivn536GUKhFaEmq+yipA5otGIKBa53RhGEGxET956NmlNREeKRjll
UOxkPHX95EkdiqyKQwg7Ab87uA+JBfbmZfrVCosPHN9fQHcHw8+Bzz7Xesh3hZAVB+9HPN/66VdW
FYwectlpuAU0B0GNPO4K712d/gpBhmWG31ehhxWu/+MZFJaVVOLMrciJcYHjJg92Gkk9GlP/Lawx
mf81Ta0lfQ7cEo9eHL5sxDwjN9fk8qDTuVbcFct9YlrWbZbIPR6wXQYebiWiUwV5gf+jTBXd8/WO
W81XOaADfmzPqjSttIzPoX1EH1290tTyck4wFrBuSHL0N8/3g0bH7mHI0ntByfDzHlJXpruAXww9
paL5qcIZh0PVuImRdjaU2yYYZCHqUalZknVFOuBPXT+v3SMczNUyHl6mRB60zNWkIfanDZaFSYXP
L1SFF7ZoIQoplHLK6vjt0fgbaVbGml+1tGreyTyNQEVXJMavsIK3A+FzIEoYDNvp8EXEhMSErQyJ
p//g6ebK+pDgpy8ygbepWI6Wxp2PVysr5gHZjnXag78Oe57mpl7BJ4Kr8bIJU3mThz2Fz9kwVrLI
w9kd2XIxRD4x6wSTnQW3cpHPhyM3Kt4+8dzG/OLscDNJaLRdoVnXuUWXq5afbIvg6O/wHxjcF5OG
/LiolF0ixkOm5bg3g88/3f+5ChlPaTPtyCZ8KAWlB0c0VROXEfVQHp1Ikl6qDVrkKkhw8hcJXiu/
QlmaY310D7uBl5E7KUkaA7T3X0mns0dCQCbL72Styj4SIc8ntXJ9sdDdlfaCTNLgeS9nsHAfEuPV
FTiF6AlFZKzpLZIToJB/lM98t77FxpPKP5oQPppo4sVT0aRyo23GWhw1ABFE1zYEy+kWD36XFQcW
jk7yYX5ZrazxJIXzktZ/V1ntacv6UxUj8DwD31AuFoWIleZNyMdg2lDqxle6UlVIw0FAXzOu/iH0
lYAKhJ9l/a5QgrYsv4gTcpW9nAHGyuNZ18MmM7MefaxPp2ndTak4KuqZpIteLXPxhGKf/Gitsuc/
CnQxx97ShzEOlDdoKcRfwHwQ3eKMrOd7eUs0EZEvXnG427fyAGha5JlBuWUNMTdVDL/DjrEkj0UV
e3O7vWCQKyVZURRGcv/ORPmtU/vu0fu+3kryDtirkk0/5Ox+D/Cwh1dD/NCcLFd/fw65Jg8JrvF+
a1LTqOgf17CGwnF1t20SJbYqf5ymWE9oLQjjQbihXHeVIWn2+Ppw5alHHAld6ndSuuvqKwZVoZUf
WjmyAaTo8AI51uolulR190JH2vHPvN2KbX56rl283hZOgRvYelsLXPtS+aN2J8AIYcMlvYO/1UEQ
MZBchrS31j4hRp4ONL5QfycPM/9FbrycptC5Csv8ZOgCZ96d/NnsrIk1O4qePuXgP6X1yxin6EZO
mjO1kZDLxYx/RtOJ0dc8KsTY+6vEBIZudm+MdDR/v9iOsOFZARxcqgTnGJvkzw1wFB1ITAdWhgzo
I5/Tu5uphwdBLpWmW3/143xoMB92M0V7rNBR8PWDpBUl3lLfzGy/q8Wm+j//oiWACg77Ms9BmI5i
0ywppBhSl1oW/p7ePFjTyq4jvNWPOLKZkAeeq1oWHEMEncW+Q5Q4UHGI8U2iu7v9l6GkVADELW0E
Q3vhBmRuFh9iLOeJDynVi3SOHBaMhoBnm5hu0ssTraMbzWDkCT4iwZkEIGhkScu0f/GfKFnFDZNT
BGBnjEdxKjexJ0Hd9tJ6gNZrlqFyMLCjHj6zybvdq94yPIYFeJztxPI8oLuWmS+kmwZwo62x41X7
Vk5UKCeJEElAX2dpbrHNMIRSTIcKD8wP+lgeckI9wKWSNZtprRzdpXqfDFWgAAV1R5CzNhBrnAeD
D+DeCsZcERToTX8wHqwWpiUg2a4o/QrErIUb0K3HJAR/w+dxQ6GphgzTVZLyzs/DItlxs8lBIm+u
04BSEsWfn86shwJRmUDvgZT8EOxpmeui0d6+Fd6C1srb2rMOuB2JSlSxk4AF+zX9h6lm7yj+T3Ok
ltBUsnkxZQ5gl3u98WF/DjToOPUghC6JpW7MgmklSen0KkXgk7ODIKPyzryBLBTSLEBnxrYTQNMF
0WdPHzn+hO7Cy5hBZw7P90J83P9DyVLaXtXQWRCRFCKlObB9wrV7wPlWt8Fc3fM8u8TBedJu98H9
R34zpkhNNhReB9UhUt2duMj84w0ANXD/kNgrAHIh/NtGPBkgEvChAzZmhIwqx9y5VYFO7Ec6r8Az
WF6L9aRS8dA9wxY44dIdXTgfkEKST7IypPJqroywo2th5uGH5XvUXCtaEwDhODfbLYKKo/UOWUQk
UvMH/FQA+whZ1DRXJDWx6NBzmDPq8VaS9XrJdFe/vvc4qpyQKtLtk2cRSOAHfKGYq0bYfZpQsNO/
8k00Dti/UY36AfP8R6bRM0XfR7rWJvKsqBNZqnrbSbAnxzA0lNXiEKaWPmHUiqb6DHPBqVVRWRh/
IOGkIklUpIFU1O2Vpnxw+5Kq72zKIT6XgOIWJmWNst1+aFD4QMVaXPXHmvnKoZUXYL85V+Pc2hH7
Y5j/RTSWxtxLgX6/jAAwkc7ehOImMsdwnnuUY5gnX2DbzwwUR1lwCia6EMG6IHNVt6n9RwhmnJbt
joaa6NBeK9qXZ8Zgyqckv4tbm0H6HTPUFyNDBmwX/p/29N1XAP8gI3zq7tOtcBpVcxyi6rVV4bZo
wOqUwjIFNRJhiWZjSb+H86xt7HCPfCaHDgdqE3MT+pV+/zwI9XdhU4641XnRGpxtkiqJrCsKiNhc
BtgQ66TOzPKCZ/HlnlBY/jueJZEu5LPNMnU4cHy3MsExgOw+nQd+Fllx6knfg8tcS7UevMYYghWA
6ujZZUfqNMbrHyLYBRkTEahpVLN7IEJHQ42L3HVw2VxjFffHuMcwkwRXEj5XmpR63AQlN32uH7Pc
7mYc/GW810otpxK+L1LeM9KxHLmSiNlQU9HBylDpkMBtXqKYr+/l4lnNkgy2tZAiicbz7LbmwaEn
jadJAbg3WsT9aqxIewziyTOM/Sowl+oQmnRi2oqXMn/U1H6FXaCym0b16UpYewfet0hpA1Oyrxy0
e4o7ZXLN7CChpA5QUY+MUCNw2MGf5nkC/lcyG/j5zNbICf7VoOcjV23RSaH/eyPaJEOejhUXE+8O
JS/Wbw9PUhhp3e4OGcZdVZFDRRsF0z4B1/fWVZ5OdO3dTnqGxiy26oB1gXizZaBB8WknnYCnwOTR
xWlV2RBJYd7vrpUNo9fa615Oj2C5zUo22JFrZbFJXybVm2UprGNtm7VwA2Oo8FPbAtrXIpA9rjHy
TbOclCBjz9A5VYiG8njmrGSTZzPXK0dzYd9IS+dssU2a20x9/ExiD436uQUk38D+DVH5E1/Rkd2J
kiHYv/Ceaa+jNfQ23dn4vOVv16Cxy8jG1hbdZNIv3i8ID7BW66qXNa7KOO80Elqy4CoEYnJ5NdXJ
lazEPZWTLFBwDC52cxMC6sbW6W2gIfTuZMsZ3vXZKFcXyq3BINeTvnO+nFM4Rby83bUbyrFRvGZx
gUJxpjakdoPHrwMjlqrgXm57oymkFEhcJCTV3HdjeqQdsTvVHXx5VpKh4Edv6fZ6um+DDjloqdXv
sWBVWWd3cj+In+sDigUHb3OadhcYkrnstigpxsj9GBOcjq7z4ASvxfDBJPR8FnzvF6mdmIXhmMZx
VHb7mHXEcrvVYajtt9lUTLcr/lwdHQcqMOQ8zqwXRn9hNrjTOHsgA7VVz35iNhQqV2lsFEvz+vD1
WYhlJTPYjr06iq3VnhcAwDf7k2ZemkCF7t8gTAL9WFlbsFQl8jCHrnas5gKDPkQJ5KYud+nF5hvV
d7bzul3P200WMyD8OGWXFu6Wl1KUjjce34xY37w25Qr3hL+zhJ/rbX97X0YTyRYdTtrenvzUaCZS
A67gSc/dSpUGR5AamNeXJ20EteH6MB8H1wAAxOKNu2zTVUOdKOvQWRJR4H9iFywZEBAhgPzHlACL
QCbk8VhyKebD2wvt7yQKvWwHUy9YMz4IccNff+LDLtP43W0WsZi5lUOq5T/bMVFzP9ZicdBhv1BB
SqiqV4KbDiy1O5ScaJKS7i4tmqaJsmM2pvj2PI6EZ5kVsrShXJW3zbxamZ5J6/ysHfSWztQ3aGMg
s0HtKQbmjB3MSPfLJ+riG3A/XVQXTx8bSMqnebwfrfXmR0rYxx01EVoxuImH/yaKautayf0t5FTv
4+6tYPLW8QlNbZ96sFiwdlImHTvzVlVtnlD2St1aEF0K5g8rq2+R79r2BFOe7lpDPP4W8qHU9td9
Ocho3281oWYLrECos2HuJ7ZKGXWRbRk87F7E2zVQCB15JXXzzxwQfmQBPqVgzSpQqNOjDnDJavY4
4h8LiR8OzByBUQqkZ+MVzC/RMj3DXwGlyIGhsAfahnnTOZTxCHx8Omg9ovLmLJcEfTSPWNhYlhcJ
2heqnsmk9XLSqPJ7HOmmDhGu112v4wH0G4zKEnxz10IRxqJSZxfUAp8QnB3Z9WqE+KfXIX+cSXmr
hXjQoXwKPOxOWNcDLvEGrcbqxjUJxgCEPEddLR6RQjf/JZwJfSJ5MSPTk1mbbOmS/jY1seG9dnhN
Z43+gU7D/ic6k4kkaQtUo3Fbsg9FX0Kmt0IMDZW4m//Je4AeRzmrrSIKzh1dVOddUc1tFiQvjYFN
0YPgcHOHvazBHWZalJBN/4YdtXK5TY1DoFxWkW1SSWP/cJTH9JQ3neg9NOE5QNbqFuanfCKyOgGj
L+SaMa+Q4qFYdBtYBwWAdhAzS78Ev8BpKcMUmj4KDZQQnIkyZ6iQs1ZH3F4jvQclSVXVzU5KoERm
lJdVroVVkxpBkqj1+6XYwiw1xdbgpSZ+XGffeS8IEfq7NMLUCr1z0RGSMqKh6/9vVGGzWI9GbqTU
rUUFlTPN0f9D2ZHU49rT2OhlhH6oPPPTfzRo55TRJwhczSFOoZHWQ5SxdR66dmfYOM4ySwpEiFP6
yo9vwpbtk8gvMBWAMMJ9O5Ihs4IoLhzngVIibRmHJnOWg+B8/olnSIstc1s5Gnx7ee1LHaLJBmJk
RMCAc+NXg3D0GKYMwgwrPeia9oYfKq+eW2AwoFnmwmfTrgAx39K79ICBg/JINifFK1AZV9ghy4D1
YHDMrpuy9a7If6hPmYCNn19KJMZFw87PoRNP1c1LrgDplluHMk0Lp2Lei1fhUZsFBJReSxnR8Eds
v3tfWpcuPO1FJke8NkkqMFf78li9csbdZZT0QcHnwBawrX+Izm7JmkYBKbziD60gkp6JJ8L+Wv15
41VqpGF/QSYfUKpCxMA6C3ALlO97l4s9BzlELCFzemSQOz8YKZeDXElkBynFZRW0EAiQVSHIo55b
2JrP4s6aqxhnWFQwDTccuOAX6nEkDthDVnnxwzoD8hy9+X4a0+yCIeCIPxM5OHoRZTL0paRLu4Jj
D5GqAfT9TDuEaNME7ccnIujkiovC04OOc5H6D6Kha0K9SleS1pUYNgb9+enZtqLR8hk6Sw8mk/u8
PUdKxkfr6K9YlvCahhDzNB3rMYO/oVqkHSx/E1opru7BKd3TUt+VCxHT1l0csOMBikR6BWn7N1Fh
DYOjblO5ToRDknIN2oVmL+12lZhK3ltL7C+BpDSg/YTJGh6dnrgbM1Vwzy1ynVUIcPwl6o2j68LF
K/3BYzZuSPNb8ygTFsBaxLS0EyEqsSHJgyCGz6u/RTG+lTMHROdCSrwY09SROYrulQau1qNtN0uF
snFhz1ln5v+ZM84bU7Gex+vxVnyGMR1FVckFBxQCokWyaTMcc2tICgrsKZZmLrZlHlYj1K4+IqCp
rEA6CGyM119QBm4BDDEKxxRLtSXGJI6vaQj19GOcebCj2lNeO+sLGWs4qChh8pwahKl81obLB6FN
djl2JVXcagkuXAn6XJ+kxId7inxX4OqurtDMpjcuf0knuKP/mDoCh9J8NPp8wrOlchVc9nULxpNs
DSB5kMQXmxnZyvx6HZ6FqlrM3yqmdgqpry3wimTO5KcHsWsZzQWTDK3E5KEK5cJw/SMoMspweyuM
m1IRcK3VugoNNRkULrJ208dCYtCKG53wvpEuyL01IUYV2gj379oiKt8G4p9rsM7lzBDmo+SMsjAw
Sxp9Rp6jldsglxw/hjvgBV4Id8xgbPXMUgQbZNOwN8ulJ/YDOgLbMt11dMc7eYdvtjQtEeXbn6im
3ZnA/zgZn1SHXln4BLYaV3obgdo+FwLihRpGoWzG4FFGyjq7dm1THFL4mTj7kC8LGi/AtWg5ydPl
pqYK2cAwltHre+lYQIv9/Q0etISDNegoV3h6Hfdj8rg5vJmFsnV3+AmmOoYssynuh2+IkI39+CXU
FPCvprIFWd5kNpJob59S3nCzHtrjcRUFnOIFxJuzBO9D5H8yCDflCIll8gWcXb6qyqzw8XLu+op3
739Vi5/+kuRV0KLstK2gXHmGXpcLuAkQcycNlGaqUQtN5EoQVdTUbbnHVM4K6nUoaE289WCdTdwZ
tFosnAHnRcQSle/ekL8C3AcSw+H16gTO+qJku4Xb+slQO4LlWUGwvwY5ciJ6+fPO9F5nNVpG3d1F
xb2dja68IF1XgS0GRfiiSMSK+Z29gAdGxGL+OIq0dW9DlHdckKO35D3xM7Z7m5jaCmfNhz7d3uOi
7r9DmR+PHYw12hLOZpHAQtr9lJ8cppDEd87Vkd1bXKeJGfFZHiTK9v/vbsG2X0Wm9zChVPMMRcpQ
/UFUG+cuJZuIMH1tRvJnO/l1BnxK8YS/wjFphmp644Zjzs3GT1u/sxa4fr29RJumL/6Nhr3ay/G4
qKWGqD6BUpZTMXaiXx78oBGYZYAiqSq7tEup2zaNw4Il5Ta7ip9K1jhFC+RkQxfUtOQnvhJ5MgfW
SyJgbCf5G3hkM5Z60Dek6LnQ8QNg2mzPRBIOWyPFa9Pr+75pA1vIiOvxVW1oKOtJh8XiTx/LYAYB
98w/XIz5H0OkjwKmrGuCnpVLIUDhHtnb3rpXBaOkLfRzIr/axn7YFnjYy47H0dY3j6aeHCJ24PZn
4RECOIxQK2b8casjvjxO97ENRwKR6V6apIiKWtnKwt2SLAy0rYL4DhY775RWxDjfCrRqC1kBQaz7
iZAUykhXWMN6PsVzjLALPgab3kE+PT+K+XHdQylUDJAH/7IZHEtxD7eU7Uy4RROpGtsvMe/ujIGE
GfvXJAxFf/GjUnTsIhgBQFbXvfOCQe/qaXN5vXAVRdV5mvS3oEawAgcgxWtwWsbq6SkWSxL3nJWD
F0e6JSNzGtGew8Cci/F+EH7TtUkNogkyB6E+mmQcmfZkhI1Zjb5262FjNFigGWhFJpTDEyF5CllZ
dfTEaxodKAy70Y2qz1LXc/C3ejFYg1/rJopK4U+2Awdo4xwYo+fUeAMovnJ9PUzzKDwUDOarwZbS
OMTUNhaA0ljaoA5jdOhaBaHyYjsiIQd6q+Qz3MLnf5va+Uq4SUj4eVgcilDTDv8b6lqxvmHTq608
KvFdMfSwAvPUqay9saTLredHsP8XUgLjM0BVBdKPTkFCXDNPwL3BJys4gMX7Pvmva3dpYxE7Jgsn
JfWgN5NK2Upn+45V4MKjiX6a94ixqdTHi+A+TQfu1qZaW+UBm1UOZ9MuUnzNPgg0RG0AOmggAQOF
hEXfUWj2mFzjnMldZCrOAe01l05CzXH4ckL2ZUyclfcsC4b8AqvSPruW5HMFgNEgcebjBtEAIc5l
XA1Fl6Lc/MvRqItxGOCTMJM2BHjY1yCjujhHqsHwSjnbJuR3/+T6hyxm0jlyBcUkcGCWyppV0A3f
nNd9g3wb2wzUrKkBe1YvWEEtTYq2m1SHMVdCSbkOPs8flo65adKoMsNWrYEYE/ovc7mNBTwCyP2Z
N+FtHN41jjJVCJcNVWDdqSZY3oro1/Q5l2MBpUmypo8n4/X8k7E61OKOPy4YQxAPjLfhdpaEaS4d
em4/kOB3ihhS/qKf9y6nuAXw5OX4JQ+b+moL4t4HedvxCf9gTEvsA7RLi+eGplF8DILs124++LPV
hncjkCvaK8eOZclYqD1shV4Y8tNm22vr7wXgidgh8JqVWiuARm2pnbFs70qypG2BcX1cmoySqaOo
qagq/QCcdmDiz9hoLtAJFlulz5rbZ9MyEaEWdxMdjB9zupFQeAymrhxvxo8ua3ARrCyYbg0hYADH
x432k8qoHMgBwEnzq81zHSy4wXhL9H5ev0HgDf66ATXfRfSj0qft5XbirVW3Eg7GkNFGBn+ivbNE
JQAWdUeAhrHB0rR87AZ6Jlro2xCpc6o2bytOYnZlNuCYR3zVgCOWJaEAESZ657dNg6Y16jG+pEzg
zv0PddR75XoeyJxpj5IGuMXeIoHSDvxjAK/Ce+TsLdxO4HAQyGZJx9IFMQMVcqNxCHlraeJJMHKX
C5JysbBMaWsUPWDiZl+u/QeUHn/78mHdXHlj9Q/LzIw3bli//3vgvGpsyDVYZTkJ1MU2iWWzj7vK
2rLp5Q1N4aUjl7Y+pFNWSMCFnho1O89BIBYCquanTnVFlpOy/HJTv8Bd/FH/P6mxfCAqt8OTYCkM
NoyCLjfdNA3smoNCrDfy619/qBZ4BtYfESe8PZ8rkAWWvxgQB4+eDVr6KFoWgfCUwbY7ExXmSkgN
RXr9ePZ1uG8sFR+yClKC7ihFrq5wDOfgwHGo4nB2ZomqArH4HgaSkillCVrBuqDV1nMX9GSWnWpD
xy8O4ekXt0sOgJP0nKwGQuyCOWVmBGLmSZydZxPLK6zcSXh6brIW4Ykm60Lvr7LJfQVqc3pEVq45
qSJxhWBm76dS+ZC5FWPndHc6yGxTI65Wxhfv/wW5iHUO2RGkfnApMOKPZukE5UQcaxtvNgy+3fez
g3zl3v7pb3f4LfS9krJIIDXJZv6hnIls5uGGUM5WbwW58pg0GOATWXMc/gdriObnjxucHtMSY4dr
iNwb5ZYrTgLzdctrGcY4ct6LH023DU7s1BU6ZYI4ADJlvPUAHrwY2ALnWK4JTKJIedB0ad+hFdLq
i4GOhNJCywPwjh9HJTp9EuiXbqUjOF3lbQIDebKMHuN2l6hJi9KqM9kej3LSgOtLqavlEtEqhaYV
IpBeMCukV4QeauU2AKUmL44n1QEvncG88WHt9Rc8Jrj2c3iq3eApLYaZxNQdyzPZ6R+cxBNDgC5z
mfe3tYfzmMKLHAvUd8rp6O0dJpuyn75T6y/OmQrGgKpQzMIaqyMx/9gyaKNeT33TUtHBqurVU8nj
YADPDFQG27mUNCnOzBAgGRs8R/QUnfzIxHJplSsFFe6UmDR7iaDY1VcX5dljDE2rWMHeByG0+Hob
HodY9KDInrKCitO3/ajgoS+rQx7ES8BSRvYf6P47o48UTM0KhjG11VSxWwQgBvGaiIrCJjOxyAoG
wDb52ZiIjrWpaY4K+WFj4T5IKOjE2lCsh7XfhC7SzuvpyHH1JuZbV5fdyLtp4tjYSRgBLKrylJRB
Qo5WoEmOhpVed9uR1rTsyB+7xd1Rl5PIAVmIvEN3WYfrM7N4UoO572/s7PGGO3SkM7h1H7hHyAnh
TPI4JMMArA8Onf7o5KxI1ECXrCamVtmtGpfYLQrDjDsXZ+BaLqSdRFOiQYePMExputn5BR4AgYzb
QZKYOd5Yh2VD7oIfifsw5CC70MCMYQ1QlycvlPFcj/+OPqg/YaaCwjM9NAqq2i+NLlRv7Fuq6pWd
kGxmycaP3qVbYSwwXlRKcMByirrbfJJQM0O/s+8ws8xqad52rrJTeUM+h5TonW26xHZtJDLhTEAH
KdcF/XSr3bOwCVyZuvhNiHXQYuL2xByvytM0vxW8Sym1NdFLG5ed6t4HkvJx06jjE/Y9OJS8WuB+
9TZ1s7rhrf9z9YH8QAK7GMLyR7LJbz4yKCDemvjBDXiDYIt/FO60foIdpoZNsxlVq9zeaVA3DLbb
DIipEueEE5B3ZUb0DN58QfHLTRqocvPVdMJD+rjgcRmd/nQXRPEjtg2Vv42JdBAhj6KuliZpX0aj
wr/d49Bic3NS7Qjy9OajlisFei5+Sgl1kYoucOFcqnn7NCK3ky8Vb9qCqd0Y017VcIsxl8Fd3Xpt
jxsGPp0aXfwj5+jMWgj26Meb/7W/1RNg3e58SN2GrJ1CCyCbVX5pIdJvuZoBGyfyA0Pivml689jg
DaY3VnPx2Tc+TL7i9u7BzXMrtpiCXpPpjXMYzcbPIFySqiGSGlnZE4+/sJeCt6P6Gt5R6gVYihM7
cNoPDVyvrqoVaoac9mKfdZLIOcD6RgXpObfqViE5Y+jiE2AJgYz704n0vVbMFE7NzVkR3W0qt7PE
dWjFLYwHKUbmVVhSnHI1NMmkkkgNOxW1lkdmMbmcSd5jUeZVPyXMzEtMU9zuNXk0dWPZf53nL781
9kISiIJsqMwEk6JMM8RIdgBUC9Yb5hD9Eg3faIBFRiOdWYbVBKdoSBnLBv67vC6Px5C+ZOn8Mvy7
sCEvMVhNiyXqREDGKyrXHcHtA1Qh4rXe2r40DeDgd5ZY8bWYgZs/91SprAuHOnq73VN9phyu8VfY
9jOjglRiVmyANMVjyuogivDz5+dU97AZxHgZTjF/aPl//V4zCluxxweNWxWe811/UY5nBtq+vyNk
sGzKPuFFKhtVDRwaiEIMWpNCHnqzQ39AbpIQJCp5wFZEJxd9kgqBiQbcR0Aq+i/fuTinLxDChzoe
0GCQ2byabcmrUHrvXxFRZEHte0JMOeQFFocbzOVtD5n1Unl8WUXftlb+ntMie6V5Q70IeSGra96Q
XtUZseHeLDlMUiVZH47Zi+9BWxcS4H09j6NFxReHODkufwoUAAQjLg2PT18mtADpBKJ0YF7cGe98
kFm/h97O62poMn6wdlAJNY7S8BC1EHj6v4sAEywYldLb1twnGFMJQVhpYZ47ZIlCLjJEtUGHGdYv
4yUN7AMfSqYYNmiBbJaRSQ+YLEWISV1KxLnJWrDMT+6sIaulFTn+0LBIxBZ8rPbRtgIsvXjFDrMS
gY/YvuDDgq2P71i4ACPZ3nl2ApmPvNIf88nh9tq962oE0khd+kh3AtiF/321nt1M4V6AS1Q1aQMF
TB+VlqkMp8G9bllrpMwgp/fSukHdVpp4Pk98m0NGrgZsSyM9V008iYVJ+qk5gHYsrDyEZr0q0PrW
ODeDy/ovo3tzSNvxwRNAaC+iKhcJ0h48jW8nVWCYmAoztTVYZkXnE6Uwe7iRv+kUMmxec62s+ZhL
QeR6DzGil4zuDtlY70EY6pfLnGDJiWtUXo2geoqzN7Jp8aZzzgGnrvsRWNxrOECEaxFCRzmR4Gi8
rM1s/qi+vIsuYwuH3qtv4y1+JTxbNVxflAjFtCiQCvdprqnL0F+8Ndw7Bj4p5wWgBnkXKKSDUHQi
jD+KZVd2B2HdKz/kfBrEDHhSBxm5u+Ee6e25sbH1IyaQH8QjCjK3qPnbd25QSufsbH5EGvLtnhWi
l8va1e3aQpueQcelxSibX65Ptwtm7gbxZjlYDbayFD5fo+w0BedEttPhAmblR2HLHuXjELh7pS32
c1Upzb6kPyT5UjXceDg3J2Ftgj17mOZb7HvR4WemHbsdvH1/0lH7Uq9b4WZMQLNyneKzBOumyDNi
zvf+OM2/XIf7pJV7OaqUFbA/9CzxaggSro3iPF7r78AZWdSRPCU5AQcl+WbOxh3r+2wLyQipCBEU
3w3YDha2n3LEh4U1MfkTHoCzWqC/l9Jd9BgWQWASsk68t3/couylcF/YaGOKYPwSwpmdGBr2Pdm6
pL3lop7fhBbe9Bak167QmLZwO/ubqbO8SEGJ/DUTwY0pQ+8kEDXmodeTpTV+FMPbVj5w4bJ/8Vd4
h7z8ptJOohKyf4WD0zUoVU7lsZEQc+DvU67qoio88IOHNYVOeNTMjFIHJGtjibYpYBRg3Zm0pRAg
WbzGbbfY7h4vi5ekqb8gLNSmFx/qC1vTptlepn5e9y9UNVeLGLPU1eKMDNdPdAFlnEo3i2l8T9Mb
BTHTutgwatCQNLeRGjqCH40jxgw6ubzeJEcCaFFajvMJgfFiKa68iLjTW255OnNNdgQ5bnZHvjDT
4kv+ormcUWWMK1O4yFsnV0XuTHUYSEcRj2l0UmN+uApWaoG3SwKmQGtqwqtXXdQXPJCjvHEhNx38
qW58x5w5KAmuwOi4y9d7MIzArxYp5gGLo37Dq2GliYpdXa9QfOoHd7jnt6BKo/0QIZtDvULOA66M
UMEzXI9z2JsCyiri/it6FZSfgtL919twVvqY+NOyzfTA1COlNt6Y7m8S6XbPj5J0EhjXA3oQbu2c
xGcIbBJ3I22aWD+Z7IKDGRnOMO/tNPnSK7QWF0LU01nPNl28JdDqGcec/P3SVms4XEqLDuBygHaK
+VIl8vLt3z1W35YJBEuNznN5PVjx3g0ODlxBgAocPfjtMWKv8+0D83lAAboggOtwx5aLIlYGrjIm
qtqxSDSE9Se0htiWjIEmSMGxiu591Cr94l6AzdTEqkJ5suYnUjPifP+8kQ249omeLoR0L/gpybXv
kkuIFpa3lzFnd+bT3gUNAL+GUnqXaK1/LgbACNbub9/ha76PlIXqDTj9LXSNmx0rc4Yee+0nXS2Q
AEI0yZSbBWVvC3nkh1WNwdTvfxhG5th/6i407QBVfdImcoQvmr0LNSweBV03iwhExm2vGq4BZrpB
xPtRUTZil2nxzzqxeHLJ4KKE+rk5epDzohuZMNkawQy9OgsnPNH78VKc/XDiurXY456OMQ9gROC3
iYTuCmCpsW7qRYusJo+ijFYSG5MUhhkZjGdH0YQMHTygrDll1ljF95HeT80zby+vWWqh3p9dl7bj
fffoiPpgmP3vbm1+4SCR2UN0IpCkFfXnITPufbDpenRnFR9T1mFCxrPX5hZVZJLUMo/XKlB3u3S2
csoxDVdMRdQdBx3s5ABURa4wwPBsLyJtbWmBf+BfRV5IsGhAFAaGSR4u+pTDSQF4inOYMqNoxNCW
XRg3i1ZTyom+2OS+/JkGVsdXcsOxHHFaEnmEUGTT6XE5sU3SyyZQC1zCc3/gzIV15YRrbFqdLi0q
4GtOWc6eBe3aMMSXbXM6rrq5MG860GkLlqt1v1AU6o6SZ+F6qik48Svm8SMnrFVADOuCnVpZxXpC
3B2y7/XP7tS+f3w7RG46j6Xe/HF2zZsf3PyolnpR2IkIgplk4g5WPqInaByV47/SfKY9GFpp3pxZ
4Mwv2dBXTJ8q8zJxrEkSeXALQhym7H7F63kvzPp/56zh/KZfT9pT5w37dmBPLTCRITgP28cwz3HT
HSnHW4PWCjQvwJYeYXlPjVe3HLBwwFIyxXVA7LAtJoVNLNeuuMpNARODVM2fcG8WoKGr+G2SzL7a
FP8gVpkCL8Rx4bWgK247gTS4R2ikgUZQLcVo63/6iASmcA8OlDOE9jGD5YaajOca7BT/z2GSJZxr
MfjHtK4rNcKlo2sY5umCLplLU8GQL39mL4D1Tjqcv3XbF1n0sXeBZ1+zAGBDaQ+7S5gk1JMwY8Ez
3t6YhpdXwI56xUBHVfZuB3QRCoNitmOsWTfDZzwW83f5VN0eXrTqWWc2O4e9aPx39m1th9kxZxzs
sKQItBGmiqy2YeXwZpg0oUq0pwRyC45rUzUF9DYpJrDXDMaqbA9Tm6DamLAP0KetpRk/q51yy3ya
C17Q05m3Z/drRmnc6DEPB4pcebxB6NQNoQNMwC27auffuWsddx4znT3SKJV/3KH+4NJ7HkLRngDw
gyEZCnmZ1tWCm3W/brMzh26aTIRtpvzmXhzE2uZQ5bhZGTFhVabS9AvlMe9xxo49UtQgsROEn9DJ
TzTnUe8nwDwu6x304KqPZKO3obxn0auhTYNe02lf49URjSMJ/yeq6C5EdVEas3e+TW7CBhuRJvqd
VVwtJw9YxynlFILBH75IUmremGmbrXlrgEbZDxqiKqqXN6Qg8xKeROaglsKsYJCAMjPY2r0axgyY
ROgu1JQozxzhLOJ9MZY2KzR1HRqqwUL/uKjumpq7yO7Otr9xO79FmtvXhqXTt3o+v1xslbtCxYKm
SrKV44SbYBmQ+3+i2uQe/y37kGUdge0sYhioenN64N2PWZlHWz5GoVsJQcoHwA7gJrd/newZ5tt5
rY3LELqIKkDdSbiQnYWEuq1RBIVmuMzQp+FGU5u1iWOjD+d7gOHz74K1uzPhQ+vFvD4B4PEZMNge
r9LwzJ1ZHgWme1mwpt7Vq1+ysESfYFqELoXHG02SEI4+jCvrqY7Nj0I3MGjdVGNQD8388MGmgB+c
Z6DS2NRa98J2MKYKdiHz3/N1+P6C5EVVl4dOGvZBa4zBpqws1KuH6WyFffTL1HeZQaFC2jakf/st
TIY2eo/cnij66frCa2YyVYYjKlcbe+XtlE7ZnUoCDxvLOfQGW/wvP7YAA6AI0eiKfDc/A0KX+vqg
91/zr7M90rQSLeUDQXFMh9SWpdGFi0gdMk0/B9T9qsGZ5L2AIfdruQA4EfXIs/2TJygVs2MPr0ep
YDbe/tpZjbZZoJb6mabPqEHeDwk6FrEK0ZgbROpA+ysaobLSM2IyYK6o9p2xX0xPjBEwkdRC5WsT
Ss8Ij5K+K9yZknUMO7DYmd6mfzwiY7Dt1Y+WnRl+TyV81iFJFaoMbvsdjSVOLf2ng/o3l1BsEECx
zConmFthAMjnjACILFNvapYgsMVXCSeeYFcD51xZ5GZ5o//ApvUwSUOIljg0xu5QlbHV1avEDm61
hNjF0jKTeVVQjGcKItHVKmkB+dRZnFr5FTlhpg6C1+MokI8hSmbaE+aqXtbfuOxiE8JZOFK+/lhQ
IiiyHfQVYaypN43ZgxLYUNXBcYx23J3T1RI8084GXZCRJXC5AaerTHVNOQGx7l+FcQHmtw8L0pP1
Oy58kqzaZ1X2vlMD7A7xdIrri4XuPx4ZYlGgcvVYANc7KCKgb9VrPVOni83nMHGW2QSoBMeLlBMv
h5s2AeDWGAVbnhdmLD8CHY0cJQRt4nFUPwdJR+TjOnMVLkJ3nD1HnuijEqWa6KtY5Uw93pQ23RC7
pRhDsDfl33JvrItnasuobCimiPjzqjHAxT17Y5HJixm99raI/iC15ELP+Ef/tQXPJRlnrYn+vG9x
oP17CaAOxp3uSMpw9N7JghPmpkDuC5fuiHEKt8jgqfbMFszeuPdhSXEcCPTLkMhQb/PIwpC+IeLF
bJsoKLgL1r8u6YIRkcy9F/z0mR7pLF5nl/+Kdlp1rbZlW9vSbG1BFn0WlwrJLuYMoSItB9/s+94s
BbDnvmX7eBjR02YGSwLWj4hdKv/roQXJfRWiKs7PLpQLCVlFwX/i8YOyfhqDjffO4QImTN9n2I+k
1kwkHAYPpdHxpYNz8lL7qMoQMXuw2bCjeqZOlltSM7W77hVxzTKNgViBuYhbKqnHFzHLpYcr22aK
KBj4gZ+15otM4WYaUXMUIqJSk433LkNpCqoK7X5EDmnS1IleaiQHLvgQ4M88DAAAgNcUKLBTa1zA
CD3vtm0SDYxZB11jyi7Hkj//xQAkHXwnmEVjRF9HhyBkf/0CF1vCtaWsuMLrvH9B+Hz3jnpOFS6/
Y8YjPhkIcebELqPh4u5AlWFkfwUaL81QdDjqbHD+yLR5D+mOL5/qLHRv21AknEsxtw4rge7ERRqs
fjQWlBVko7k/wfsBQ86Jle+KSHSjUI2VZNBh1vdJNP5uCcJfoqcvOu5/2wZMTL3D3ADIvQyh9f0E
R90bHGZMFtFfk7aOqVPTWvzfaLbw9Xuo5xd19shS4FXO9xfdIJ+p8mYVJMcZ/6wU6V95GMRc3Ccs
vQKpQQrq8ZyKUQt3GZF+GAtkzO6v//DjVFZHcJWs9sOdEgbC/izdceveb6KEiVFY3JnnCH/gAaNy
ly5Wabesar6zXMMOx3X5X1aBUUHuTarsyp+nuvYY+/PQzwzQddzqwsqZtcIJS17zrEtC1rpM5TPJ
sntPWY4Bh0vVL7c0NaK4pguMw5+IykBwfAUyaBHiUuYsdCiv8Hpy2MRlf8Isef94dyxp0KbHiTCR
ciGqaaKc/vohNnbdAWqDcJKeVXZL/l4/l/O9eTNtWiczIhJ95poHNXBYZoMB+kDKYkZ7Y4Man8o4
oVswjnrLo8hF0IP8EdbrbzjfvSJMePLnva9EJf45XehGgw8226A4vO8p2jVEZWL0ynbXSo/jz3qH
ANKqpeVU3m4At/m8j9LfKAuEaolikXh/q0tJ1/NMuiMrfl+OdiBhxNAWcTr9BIawlxhEeCB5pzoi
+y7Sv2oWsWakg40PPxBvbLiyGlT2WzuEfwKJn/Hc6750AF7j6l8WDctKlvIWVcLEWhWq6r8p6Cij
pL3xf4+iX8lRh6NC0CccKNa/joBZtW06zN7FBH2V4QlOj2jbEjRB1r9V+SfoCcjpCCAgkWIFBSbK
cEui7v5rzeS+RGoUcZPOKlwsspiEGqEcgFizbSojnQa8cFCrAPyjTmtZkt/F6BIv7zWoGn70EvGS
PvLryHxnVMMC34jvaDJYsfT28CeSjIIg7Squ5F77Q3cexgVz0heaqArErAMVz7gcJNo6S/f7zWST
+VUT/r6QfNrVnZfP5B2Pho7QI6h5EAf/FrCGxqeWFVyZwh5jsdaJkuMHEXQgJ6us18XRSkNafr5K
apVL8Wagu2TYT8LTxr12X9sSbVVM+72XcawX7K8AQowYj+CBa/V3eSkTjfSEFh7W7+PmG8F1ZTtU
yC9wlf/7v4odNkOqffqZWJZ4voQvKD5YiYZWIKDwOpJPlm+wqgahpxqiypceUT6brxC0n3TFrGzo
xGAqz9l8i5DqjFUi/jWhFhbHuE0YwkVFFXbOiA+yjd7/2Rg2WLfLShL0LyjsbHNsBTcNarYrmqeh
KDDMJsopAn0glMb7Fp4NSFDrtjRUXQwXUYVW9GPFdBJQxgK3CBpJw6avC1flsadzhQs/SUf7CYr9
eFUT3r/WGyDNPWlTYYexzObzaUghkav4RQN4iOldgOPktQqby8s+irLZIuJE9PlfbXzHUGyVsTVE
GuGdkv0+/N1wpsp122SmRdAtO+jyIT4zHiW1gqbZLOL7OJ8wWIcBkgZ1obdopaCigrnD8DyNUsFT
jl+Rp/tYf94wR3hYNY0TEWI4nhsg2hUfwu2OmkYF8r/7ZBOlPYGLtvtdp02ADiZQRKNrjARmek6+
Jo3qitgN7Kd1i+g189Oy4fdI+AHxE37/pDv/5KEZTMEQZ8aFcQYG7+rb5A37Bfrd3MKCoT2lThgm
8jUPqobKf9WN+vGk1JaaaZvgQCeGKaM+ecqI6QXuVPAhxvYjNNeGeN8fA+MnV3tcIL4SAX0PJ5An
X4MfNE100L0VyCnMG+ZtRUBiHy/JgRPniyVxx9TY/BI+VuIM5QhiNlChE3DnLpq6GIamvwZwDN93
MbzSuXXQ5wE351cGNewog+Y8MOT709QQKa6YyHyVtM14fZkxH2L3XtDkAQe4XwQN1bxJjWHTHt8V
9irRBW/yTPOkc8JAQ1KRObM3w/EjrzfWDlaDUGKLw6+CrExwhXZW0daGqZn3b6jZ4zPJRag6O6tm
u2nf+73P43xT3LWnIYnekMxHY/q4HxjI9/M5MnOWcwungTvG7pCKVO1Enh/0KQRoBQUvdDWYtDLl
fqo0DlQRSPk8hfUOVhaF4YLTS2FOf/566rfahhmky5o2NC/o+79/7VVxZ4YCuC5+Qt2w7H+S+/0Z
WMgirft8e8JrzPuxGDJ0XFq85Fbthh7//PfBhLjke/nai7SJW0DsqQEmfBtkOqtU/ld3WSeY7CqD
w+zpvbhI7/ycw8yyFPXHl7SqudUlzfANe7nbhuoGeM4KAEnmwV6H/AwWPB+eGdq7HbdJOQRqfqcw
RYN16ynZXUUMqtDu++/OPFA+1BE0XaIdojbdGFpghO66U5r38MlpBTS5VlWlbyq9SD4yS0OuZwmW
zDWDQeMYzz+hqJhsYcHJWrTTrumAoT52ZpkSUo/nUNh3GLr6bP59Svb2uMH2aRleschi2fSMJYp/
3Rtji1MY9PWEXUuwHet+qPc0tX8E7Y+/2qWVIhhY2L1k+9ZzLbD2z/cuYHMH+Ri1EmVgX0oPBh8E
z8SkVbRmLkY+Ev8kz5opiDC3bpXKHMwZHUhBrI4AJ0RRqBhXGcpwA969jIoQhvlmmws+c1M3tAcd
iYWGOng0G1x5fO8CwWrD5FnOBZ1Cn+2tHry2+rm5yZK3aOGjxapDyJTVxXMXaQZjSh4/PMoRhH1R
HsfhCOEIF6M2OWB328tllt3l8ErH8HrR8su7rPF2ghC8JVbimlIat8gm22/gBmAYI0J93nlbIdvW
IaMDaj7z1SuX8RtQVFZjTsjVG2yDJWpvYWPt4O+ixjrQpf+Y1COkkw4eV+c/SpbpZsAosWbgzz6u
Pqu2lPrUgzTd3gDAT4YkY8D4EjqEUxr5KPLEaRaIOd49E9WqCUm5Xc0WElG/yr0sfTUhsB99l+/P
0qTT+l8ZM4u35cVSbc7jsI1hmh+ILBsU2X+1DppjJ61y3v51StBG32ozcIUQgxGyEr/MLE2jA96l
IHV9gGxU6c4RZqFR2UTVJO7gEBTDsi0QtVDrY0EqFUCk7OSSlUTy6JCZap49x+rEdfcFxqsdm1CK
ZX4O0fdE36yHREBHuI07SQ8URMsoxyy9XIGI1NnzZRxbzgTK5ZsTurCcvagtWdW77ZDnB5Rd58qZ
PAzTk7LzzEJEbUxbxUyuxH+8ubdQA9RxvTFUuORyonyzhHy9jXKJeWUdK/q61cUnSVpfzMzlouT3
gd2pIhMos1iODBmdWnJDgaGcQ9Mrh7AFQSxZd0AZuyvfuwD0KjSL6frAD8wcWey7zb9FPgSuilU9
5AM6y1Vsm7UEDYdux34M0ZbNVc8vFzx0fRVQ7P1eOXQaP7k1GCdtx3HEBHRuouOICCDzJ7CyuGS5
JWXhx8qPvcOcXW9JIV9Tr4Q8T9vD1i6Ttej9bRncs46REpECduYx6pP0ywlGxzI0WXbpriWW4rQs
U2Z6v8qzY2XcHPn9I8f/MA476de0ojxzwLKTw9v5OEytRpQ9VUYO+jlltZ+H0Rw8O7a2puu7cmMv
cBOYEvwH6m59+kBwDFF/MjWOLJhBWOYy1K3bzcPYesvbqC/4jhhjZPsCMAioZiqnMnpZDeNIJMQ6
9wZ3DmVUHyabW1wAna8xNpGtxYT/MiLMJUagXLgaVjkovzAZ72m7FcJamSljb7sRfYknqsXoqP1U
6SWpw5Ey4/YUl+nM1l/37yNYwxe0d7f4EXU7JpBqsYJPwnfF9sZZ2TynWHiFL3ZW6zktAa09PamD
SpP42HPE7jL/WElyCTzfDUC6e7RCEXnHbZuK20MG5Qd5ngmlYpRHTnQJC/7Y3z4BoH5gsJ/uBZ5+
UoDICXRkaH2j0fFF1nhnMa2KKKn/v1MFtSTsLsy+WDEaLwF2cFRq8QxApcoAu3r7Q3DQdyjsLoyP
E3+fhzCNutXlUdmnL5534zvs2Dq+lL9Jm7VkzIsMXmF7uBIPVi+4bg9YOEQCekTPpEvRNXiW7yoL
vSMLvtHlZ+mPFQO+C84ulioWh3Pm0XJ/HrHtNLEzgTXn7+4bGlmUWjR8+6YXC9JY7nCI3WDsWY32
z2ki9s3bs8+4aw1mHBL656AdWczi3vnaptIP8S4HR1oUXcLNDqH6ALYzTn9yMEg3aJ5VOLymHfBP
pu7BPr2TpYRApyZswkjxkwbrZzFbOO7516TRdQgxcxg5bcWl3zvSBF641mcW3+Hotrc8i9iJCaHO
DqxnWukmkDramOpeZh3AB8ZPhRWhzghnu2USGaresLuFinrkHN/ugvAoWayLutvVLpNGhbSmRPiS
eQXOEL27TDEPwAlxCPmQEonjR3VHYtcvV1Tbb3pzxjkboBpwu63+7iRnFPwcDoj5kdkOVAlPc05A
SYML1klSblIbkOMmF/co3J9Sv9EVA5ge/WJJUaO3kMILMXnoz8N/x+6mSQ0UZiU2kL00g1lIunXf
YaF3uoCPxJMLpMG65HmrpiWc7LNAmshtLdPmaFGPRnjt0ppIIilwQ/TKdbmSvBhXwXRluwuY1V5Z
IkUlknOAqTBM9ap8J1sPGCYSc9r8Rw0yNX3/MtMex+KbiMi8RM5s5q3pQ31TFcEyU1GT2NWECKnF
kaZUpRJFTWsxKMnk9t9PkB1pcVy5/F07tK+5aKZM0amdGdAhSzREwWjuhEF1LDEoqaVbgUWhSq+r
pXgX1Eu07Stx55mRTFJwyqJPvcYhD8c3kxsc5Jsr9E7xS7L0DVKJp2scYUCkD9Qf9OdXb5MvbU0V
DL1svk7JLB2JdTC3AX/93UsgXwYcUvX/s64bRBKaW0AZ/+ujAU4O79cyBdc0xktacuVweT2REgiG
G9lN5VapwCNVnegpi4/Bof3ty+EDxb99xNyiyFoWADNjtKdNMwpC7jfrC1ubfSzHdX28/aBPr0fh
Z/3dDzEh7+2PeEnfTZY8Rmlav52BiOUdAZo60xJIPie3Xq/jOnT+iTsmqAGuPBLUd9BOq5jPMuHe
pEuwHW9bulTpjjOEJ3bl6yLqFSvhnBTpLBzKLdgiqRcdnj75LuapNydIwViZMb8i8a21cNBqe/aP
9O3488cpGd5MOsIv2yyEMFOWHY0JQR2Div3m19zCrO+s0zHqL5EiqV+Wbq/9JAmd7yidTGjSyin2
KqH99pZycNYL8qddEqrIWZ5W3joAhYT+V/o3800eEMw5H5ykvI5nGlqTp9vegYjEPRD0as6tBrBR
ERglqBhrSM1whw7zCoEpsc2BOE8kz4bmdXpLdF5Qr+0KaToDR8YzeyDETkPqVbQOBgczcOIPX9FE
0ZOszbgr99mbQitKgxKLDe2/NaRSLDIc8kgCNOJJF8EN+dsC/cFkfDc/iLAw2ls9qYr5onUcUilk
mk3n2epI88y90ySRWpwCqUiQI8lAX0UjtiA22Oq5+ufFHiDdeAuQo945zDjNeHTdbNEPasnt962k
rI45y2avI1se3J2ERjfN3MbFBVCFFKCTL+eN+eewOZIGXBfNz/6nfamDmgmHht5a9wlO9JCy+rYj
2icQqIx+GZJ9vaetmnWhlS/KyiYlaLQT5dPtDhx/hnAaXudThQdwUs+5lf1/gjVxhM2kMlc7b9vQ
7MsYUf1DHMZOPY73L6HkPNuikmglWna86x7MZlwTCSCLO3J75D3BvMfsm8MgqLYK7Z8bi36WoBD7
iJ/NV1iYYhun6+IHXULqeLT4Tu70IqawhkuHTzeGzogRiPDuZmJILkRPzJEOyh6RjpQRxFLSzQq9
66JUgJaIyGFZGNRL2BZA2WtqOqjcnNk643SqduX6HhJoAXVcf25jBTjfA+8RUpvJ9ytKPzLVc/z/
1NdRUEU5O9VJp18RcF4tPwguu2C9mnTaEFmd1gRHFRBA0sN9tHEuolCbGjTqCRokVbgg6A2eUwPX
nCV+olQfDtRZC13kv3Mu5OZEHrt0XeUDsafUbotsBQglrZBUdvcht4j163LI/evAdJwNCKA4gwEG
k6bzL4JMMRyMvTeCICJCKrZ5mnqsRI7vUm4xvJo0rPnOotGV6QvNKJ7sNpMiS7Fg4GbRjMd4SaB0
Trskan88ARsyk+tOZs73MWz5dFV0Vzon8Y/5o4nql1ib5b1bviyVBh1dpkrwtCv2VqAeGFOamz4/
kP6sceI1O5h5dAe43/QcyDVBnzw48kOX4N43PlQbWi6QlpHj2T3bXuQnfCp7g8ulw4v11TdzX4Hq
c5wbIoOUuRoCetEiE+qOpL0V6UxLjW61Er/tHE3PnfvLegyM5PVW58/LxVCIhD2CvgFplvYDhGFW
3G/3DFKeTQH8FMppjUumkAIA0M0uwPA2N3Mh0NKKqhCe+3uMu64XrqO8GlXba+mo4Saemfr/EnUI
TTKJpueXl2sO8pS5aM5JEm9Af1qmUheo4LWlnIQDpMH7z6jq4/6sZFz8AiIKJY76FtSvQfMXXrRc
4fVCi0mskGKQYKscl8/HJ6IxLYrjRHI45865ukVaMNIQPkIgw1kdkpznpo8A3FLlgoj/n/4fyZAn
nANOLoP+S9KflQw043xPE4RB29pfcR+xMyjVB53zAtjPkMmSjCza3tIy4hTkpcN8EvomoaGhvUT0
qF+GBL8aTdpc7kQ+nqbzbTr4SJqseiD9e9ci/pnpa68CQdxx+mLxuZd7xWUwWcbG9xkceXm0Tbxw
pJK7eg4k19Ug4EsIU2x+YG0EvpI4CHPL39XpG/SPTarHoP1+59b0rgaVLAl1BKVK0BhzuYnTrBuM
oD4rQ5h0UWf190OB7Zszv4/8Eaz6DM5+RYLULdii+/CoKbQGl+XSKJhoS15tt/crYZKQlCGFgv+h
SarovroGezOosJVN8bnUrAJQ15anH9PFOgOyBJisbU72mqiN9399jyYX/b5zHnKFleYWTLikaq6S
UYBBHOjaIMZ/MDjNNq+MQFjJpCLfG2sDR1SaVW8qiGepwde8NrsQ24CTp/DBAILI1htU2MfsLVrb
MA9kWTBoQUqA8Soi3QzfUFUPpRtCqmd4dPCJMrh2QwlLQ8LbSIksF/Ig9/Fvq0kvHPR7/RPyboLg
eHj9rVaOJ1f1p7mI4yG3f6mm6IMecPnrQOD8SdmQRNI/deQBpK5hi/yY0LzGFS3c81f2AkOvSjkg
Aw7fD7bx8/wRWasv8XQkxdoN4CnqjLGkMXcIc/1JZVDO17jbKMmwsKlAqTQb+ok6swkVxYidI7ka
6UdfplnLI6U8tohhDQIrD/jkapLJCR3P8RSryiWkGUX5NtLvA8vCyLCsQTLP0WlAn/4i53HYT29m
Ww9WMSxXzbKfttLPD6YhQImm3egd/VdRipKvWEBJ6jzWYz+ghFX1JsrNbjzEHvXkO/KwuE4tVj34
K0ygXSIA8q0rbiOmfSguaIfs/vXw5D52/1Kq3jWbpLAN1pGIKmstqkqtXDVTpI2lypTnnGU5F/gW
iixbQI4+QOgDBtxf7rCFNqt5cjMN8qH9IOHuidB5BbLC3PVWzFyia4GfnHc4037ZDIiflubT+4yB
GHMVLAtuSgoY2q7yP6QgzgNa/3yfRMlxNlijtrmJ1F9ackrvc+4cl+Sa4vTRam59VXFmwwIRhRFi
yOJjO/zl2fRubYMslmz5qi/i96U1a7omfH5YpGNdtJ35w7KEk7peSMycUWJuXe8AKexuQSf1qfHR
LdrpXZRkVRbhL1jxAl9nodjfBe91Kh+a2BFZMtj2QdjRJcaqUSM3uJ/dqXsD7o5G/CSkMlmqjdJr
c2aUDvRTbWP57Nd7flWGzTNzSW6dmfLeVePSoghBZgB7FhbTvipPyifAJ8PO7JhXEvpLHb4zYaLR
kHpnb/HAv2c8HOCcqVTMHys1u7v4LVExvd7HazzynCCo/COliplxqOlzd5I1+LdpoQOx0r5VZgPo
p9TslqyWzNHRQ3dRsuecNt80iuDety4upIfcSppXwt//3pFVrKaWKAEmMhXNel/Sid4wRR0JMMgG
m4nUzABCl65DJA1cETGMg0Gpq1SOxt21ZUcLfxdxhokIjUgyn+JYmGFMoMNIC0YuUJwfXebxFOIh
7gCO4nKI8M7DRY08aw+bEwHjhW/E08xgaB/ZsC4M0uIC/vWzTlD59HzCvIamN8J5qGeajsob2aR/
mUcnX4FjTdvzOoks3wpuGe3m+9Foda4VwzkJqwvTWTOBWYSpXJ62nhpPujadzffFik57rER3deVN
+tADX02dZRuWfHqo1zPYfI2kkWSA6p5YCkItvXC6icm/QLmINs+nwuppPjahjTqVnN4T7ZtFacxE
rqjTQ7akt7CQ0bcK6m3AsZlaBeiZPhhVOitGoNMXegRYpGm3nMxwi+N3YY84SXAnWoWBwJnOjReO
3vSq3vSxmyVPxHXwqKDm/HgaN3WTxsXfId38HPJUsQbfwtnF3W8OmU/6W6FN89BsIyamlpsAMEBU
fV2GRjyxRfxDtr7aP1DEec30g6S0SqHHDLHogUQP9WWghf4DQp2wR5LXBxzRzHWYMO4cCpuWzlHk
W61RNJd5hjIcIzqvn35kgz1wkpp//NXAmvanv8zjqMqMuzeMCtii8fFkwc0sO20nv08BRp+bKfMF
hyhj62durRu37yiNA7mMHJqq2flmW54rnmgVvlYenyPUKLEmmkd0tDk+ki5Ex/3KM4DyWvMwnybF
dhRtMvfjR4AvyJgJlAgPVxvLYMf6yVT0MQVu/TW++5Imx4HaEby4ntG+yMM0LE287unD0PZ6G7hy
ykfvwRUqRgsHCjhpgu60z8qZ9BQ4PfycRNtut2tmtqQ1b1fx+2M1kR8qVKeLElTvJt5OeWqg0mi+
DEsQnak0bD80k8A7F/p9o3xNIQDFLDR5xeCbzuXmy0fonrNrmQmTmxFysoq6eBux9Ua2cfFosNGZ
LJx8w9/9ttwB24HG9H+KvbgHnNyiyd4jpBOxYm7ys3+x5P04lXDFPL4WgDXZWtvpqpBXXVuPHuv7
4ZG5hx/GgyG+Tj8Ef4MKzPMyBUqKY/+gaZ3S4r+oTlRe79cC7hjOlhlpbU9swpXVBQfurBXa3duK
Nd+gLxNOI6EiwJBRCIAacfwRz4RFrAl5rJnHBfeni0+tH5Kl57cmaEcuBygwTi23obaulyutMxqs
7UKWLKEeBRaJ6iHod26ct0zX30xTOZi08f2YDmyc+amkdynJTAAlOfuET6xGro60X96E7/7wS2OH
lL5oTNUJBz6lRFDPOqhZId1s7Ig2pAcLxG+Q92+Oj7A/y9cVkgG4yC7FQx9y9+OdaP3psAcfCtBU
q+yleFq1f/3AEiku3UD0QB1vZ/pUHZ76m2AJmz/w7/ospIxUyCe4ZrFZShZwhwoBwKzkT2UO4h6H
ejGupGd9sXyrXC1DwsmlhVmOUjaXPtHcPD65whI2FGaL/wJ4Z2snVsi6hV4vbYeM52cZqS/Njifh
+aWeQgJUsI5Zc8OhpR4vBJudHUjWPW52lG3dlKj1nThmfQeV2oO5S9SmZE2IwXzcl0Y4mt75URwu
zMORfc8aYIBF9ym9XqkT7zne9D4YxLlTWZ7IJGQVZg4C7MxxhXwJjOLjDLNS/CL8vIwrdNN+WYaH
cOOjJBAMqSrD+9aeK7+4N59ZsH/ZTl3z4onoqI9E3QtZoVgYBltooXtg1AjHKwel7onMmqO+COpb
fChrZPo09WUuxUP/s3LhWCR8K8GmXP27szrQmigUmAUbd3TB7Hfmm+TrXGLDPF8boV18kMf0SVYQ
7tqbzvXnC0aS8gXBP+Hb+XJDNUZeJMw6Gkjuo6bvJr8ZHkpt6v01V6UWrhLclYWELted2yErqRpS
FerkreMJO5YlTdLxw68sBIFTfCjm1IodpEaifjI+N8LQWHkiuE/2JivOcSkU9Px0dKwuapFEIWNC
MsToggpPgu9oTsMpUattmP4hXJ1sug/h92iVey6jk5z8thslShuUdOEU9+A83p38Pk0GxYkcQaCE
HXrG+RT8uNea6XZVQwl2UTAdQsdBwlN0ajZzjz9ZWsUdNMmb4rjzWwnnbv7nHU0z2jUk2cjr8D6t
CSyTqrt9lwk/B6bejc6ZSIW52GRclPxbHvr7z8bm1ooyplQQjCjb4qoa7If/zsqj/773j+d2xgcp
d1LcQQSYkRs8dlU07tP7FDj2jE1TH1QbZMHr4/gyFHFAvDUQH7DdzmEJic6DwG8SpdjZACnuF4s6
UF6ixZ29/V5IxlDSqf6XWZ5MhHFYV8rxFnP9+cvLicFIFsL7FC2V8ZxRerce4bjQfo1ZNgpuX5S3
oTvWScFWkggAe6Jvpn/dlYEE+AtjHj6PydQ1y/9UUNQn13rqLXmPT1oTnTdtPMbYhsaqj19FyV8h
sbb96H4SpXHIahDaDpo6DuBAc83n/fC5H3SNPzLyN2vMHmuWjnWD+inQLL8pVnzG3sPtmnDhBqre
wJ0sGOUzri2uX3Ql9/QQ6fl5817QO218MvJm1a72Ywg2b/UzlvfZnycznQx8lIwNY90MNUEywrT6
b4QxoFuH0jc7nAfZdfwYbGunIPsVdnd+U8Y9yKBXeibW5rNdCng6UjhB98WLsncmzyV/v+65O6/1
Ti3mlpRvtaI+rdNuC8x5/jFOE4WrBS5AJsJYO1AgWLRD+VNSwqRBf50QcCEVe9w6d9cnlS7J/4j5
YIcQ2QfSWs7OWU3EbrCzmmxv3VbyMJ0tnUhREKa2E0nlXvZ2F+woF4V2ELYuIt5SbWfBHorcbVgi
WuciQRoxh8OI4be6Zs6+XzkwxCbyuwHYsACn1DHPklZ3x1WTg6rdUyerDRZ9gFYpD2Li//WaupTK
dZ3zRFshii14oOk0bKsDdPpijfwh2c9h3uZf97PRJ/QoqAYtOKlg7G7QCGS34cmFIDglyi1kflEz
xjF93XfDCPDPmAEydoAbGGT4tGyMRS0zydZvBTRfPgEJI2cXsfZczzZNi8mee4LmNI97mcG1Ld00
yv1HWvEfdsetgEEn10A2ahP/oP433wVvIxv3kjwjFjv5IwH7i0yU3wI6vQSgs8gYKcMEF1taZTkT
RMZ3dkV+Lwe6jVMS4+cpswV1pvkrrMFg6eIx98g4S7qNbmaggXfcNkLj+VuHywwYacvhkOCltsGc
AFd+JClJ0yT13S4LIte9PqDIvbVjoxawq0x3iqiB4BQmUd9RGhVx0cgcbbQiKj2Dk2xSKfDD4Nng
1K+hId07dThK5INI0T1ylmWKTAnBes99sSFTRY8qYyi2wSXpu0Oley06HI1OJwHYFIsvIjI9R+UQ
RjZ7UQPhyPXA5u74HFxrwkAKyqBWZs7j2Oc9OmL0Zyh6oVUymVzfcjScFTqOt411xCZcKjzTqVRH
/VRuveBUvgjx3d1OAm8OkfrQ6LbJzgnrcmtaU7rtdMMpmBuI/xA/wL8Y+PzjH1G/TITfXYGvoHNR
7OxcYGW565tE6Jv4b/W/JkAqfthfXGi8WZLZQaph+7ky6MA8LK2yeGgSWNEciLFJSbDT1KJox2Y8
FigAHnOMs/wAegLr1Ol/f/b6GKDC4hzac35SvzlxrHVvJbEyta0kjVxVMAbg7Nu2Ael6Nq0GmAzX
8WlFSvcLiCUFF/YHU7XBJW2l1zEzxB5EbE2Vva67Gx9HOUfr3ndWaD3i6JL27qVQFQYuRQ5rkvuu
3QwxMEy667Q+ySNtJ26nSyUok9wkrDkhx8RjN0YAtsLzF83SNpQWLmtK6soDMpHgmUB0tRj0Fx3j
+1tpyR58OyRgCLEzwEAAXM7ko2dApCMqRFyJcJ1MuAqaxx5Zo0iL3tjuEipr6zC8J5vYnSfjHgPP
BhKzCYei/7ckLYwvNpHrxvvFUSquD2lIqDEUGG/bjIFgYIXtxbwMGTccMw9WUvUR486aMdpACHeh
naS860ImAh/xCMiyRunOdQUoXs9RWUl+v2mnh2NAyXFAMI8oy8cJcYpk5pcaESUCjisK+20umXlL
QC1FDc6YmqxXoTZm+JK+VyOcxWzdNq4glQPSwI1TrTwykUothdz/QRMCekKVrL5StSb9qqeM3w7X
7z1ZuBS45ZOWsNxZ0N9vTwXM7RNLdbJMBMHfSVA6y6+eBmb1JadLfDXACRATx2ORdnATgzBCrZFF
hQ1i2MI+tdEA+IHdC1XA0qmOlUZa8obyoP5d8PJNGU6/hTxkDv50qwwRqLEGbmwNPhJEo5KNsA+u
WQ2ZQf9rx0hHZVLXxjC23X7UekJ5GWkAO0i7H6OAGvU3R+D6q+IEDcFfTJchc3RxpGFyNyZn4EFs
NyZtRQY4u75ht3RYiKgdbqqB8CG4mVtcGjPBtr1IlCjxC/DlyNc6LfvqRTNjL4QlzXuswzcE+vDJ
bej8yQzHPHgG6KACQerxkUuBc19H7YYYT4f+7pvuTWJEe4/gnUnmbUYtyU/u3oI3vaD3H5UYW6jI
VeNuccrfkirF2kKUCAaCWQShFqKja7pIqs+XyX40yludVPVJJQs7DB7ViJco1AxkoWklQ3UclxcK
/JutAt9fa5iNO7+MLxNulRagliAhT5uc87oMm8v5vwcIMz3Vr1+VgBplqHP/vtfKOZC4G9L1xfXx
kD1NhqcCFXKN6pAbsV51TXlaro2tc9wnPD1ThNoIlIOmQwhakfp+bCFFFaRodktQCbKnTjhwZGe9
Fh0oQ9X7EcvY1uAsHCl8FmOE8zRQHvb4c192BFjnbf71s0MPYzaLVCrChwF25lbpoUX96iFKJ+Gd
rveToz0+uWv/i2s241rdfUOAlaPXlqn9tZljId7Fz9yIvB2PhSl7FWk8smXV7NctFCQnXwpnCNI4
aHs6C/wzqUVN0p6d1+jWRxkapNrYRWkTkVy6q9A1rxwBh+vfraPrwCsPaQGQwWRNZKgEqEt82/3T
IY2p7gy+/deAcEOX5hrM+7i3JdmNG8EDi3LZBceZDNkRIr4V/elcGuYXMSdXDAGXfIHXdTyKXU+h
fd9vK/G7Ufq1pI0GcU75yC7OnmDi0Cf8F8jGULdlmMgZVW8j6d2vDTb/ylPOlO3j1kzDhkvQKU9e
55faupUSRjlN5j5aiXjEagx0a7OwVNzw2vp66ike+oj5FCbmZNpibARedn7gLbhayPBNaCSq5Yq4
LXiJkNGuxinZN8NYfqEfgiH5y9rZxTAVxEMSpei1D1F+BAWvmTAG7x8GHgGJL7HbgFc/n8Q22p5c
xSax3FGkgJfkk8GR3hSiTOSCUCfsEaxhszmXHVSUX5+8IUT99jJs9PtTtl/fSpxTaH2GSaUBzTOd
fpCF0mHQ/vdBsOEqRyW8dHLnyAKROitRoEH6Es/YKSF615Tubb2I+/wTkL0uC51/Ld67RSPLqAzR
TMU5HgWF/VW8Xe/nU9CAY22IR+vpmXmTDt8X5pqOrLOTjOruwYU147sRlnZNRuWrQ1urm9LHeGFA
7wnZhn5+nCH+89fa82JLpg782i9fD7kyOHa8oEygI1G69t6Wx8yL2BpSskrUrV86CBKDfQFG++vz
zftYjWp+TllaJbEn67n6xF/JCYl2fVSVqB3IwKRVeIFttvIhaQEUU2PusCggMkOEcFy5I1IlCn6z
iEuC+GIc2v3+zS8ogHK9h70i7vT6qqigF8sWylDvGzr/P+FSKT6HKKGtvDpiuIau3V7x5a3EVfOl
WOHvaLNrt5McCY8IosGymcThiaEMmE6TX0i3alZqcg8KH/KW+ewg2nUS0wK/hUY0qvMwAe8R8kTp
8VPEGIzJfSsF58og/i176QhM1T/5exPdQKSsHPaID6HjtQRjeYh2pATMU9cuHCNHV2hzHqNxs7KI
bRqCZM/KLubKbR2X/BwT2S8bQM/bv+h18x243mNQQx8Cen1Q9O9OyWenruE9YwaOxuXknQvRoni1
qyd4TNyOiSlOQvPZZvEIrleUi5TgxlRtZyGvNFxEUpfJFUTqglNixBzyl876pWTmGv5mCn/DKOkk
bzf7Fvo7BHxVi/A6atmddhRSTHRfnr1lr673o9Do1ELKKCjmqNg/5851YUqIaf0fiGHMCH1q5E6z
98NU7kZrE3PQC2smgHZcx87hNgaJiwbyzKrJAt7rIIC9gTGFRbmKShh4AVrU/ZOR6tQ4zXjXug6z
e0b4qqqnuc+9g7yqzVIsVVyw6dXoAwitFhoOXHpvWJ7LXRJeoVtlfhNrej48015ocNKpOLkGXQwY
imNRpAFjkJxk9VK0+vDmfwNma5HXKOks9+NYLcHPEMyMHg4NFEUvHMd+BV3/RD7uB1kI1lEe4Agd
1DD4A1lRmKmskujoflV9n3kPjP8Bd4MvtzVc5Y8WyH5XpBdK3XHdlxQJJh1fLWQ+GrP5SmwuSr2i
LSfunN5C6LA7+oA9+kwHIlMIcObN0X6veKbczRSojD+kUfUIdSfq2O0Oc0Fle71UwDf5C+nOY+tp
3Oui9VkZ+p9i1NZqQnOtsEnvd/n0/1Oo2HZJl0bsNHaEoav2lpQU2VRXX/VvuatDoy1EOK6CWJmT
1euTO3qnTED4H7BFxWRGGwykKtJ3HEfqe7i/HQuZ+bXhaZ1iwXYMjQzeF/8euLATQpAcZgTocP/Q
kCmJ3gwMLV46OQIfCWuPWBB6lAYQV2XnIM13sUWuVmXzYFiKrE8eFzIsAX8wyvhCOJBc+KUDApWa
qWBdoiojx6BzBxqCwqf6GaRzdPN/nLDV31hTz5Jzn1hr8RtXU6bQ2mbb8GuknpBX9LbohvzuMHqi
O9aY2Lhd/GBhb9tPzBSdL3vD0xCT46szYNSiBzESwQtkhkooVs2NoLpdOmSncx1O3XmPe4Qn7ODg
bNDr9hGVPEW4QSYR6y3UooVMoMimxoMjWjBDdpjcAo+SK00CmwxcRL0Ml+m6bB6TezMLA0zveyPF
Is2T6gb5R9eqaJdqWwRclAKIn6y+Uosz9WqSOeE3julWzXd2himgAtVmbQV+OF+TEM+l6FqMAYeN
INbxUOZQ8hKJkD+V4wBMWuWyLT0VPbKzxx8Z7kX+0Ylmu4t3NQe2DmeNkQx8dbst+phVFC2OrBxY
x2YHP6IqLB9l/Z74GTJjfjAWVkOPnGrJRA1dGP1IzQ1r+4TJR9gMU3PwkEE1iTgN2AiTENy3fiH2
nCA9YIRAeNEjjKp+DZqOmE3ZxDnRG4UzWWvAvnt/2/1Kn1JhM1Ue+oWItT0+VGUy8Bjogrudp9RS
k2vW4oT46/ZB8qUPnMhasKk/8oie+ddEnRopb56Ch7DSFWlMvrTdb2D6Ikp7vPG/kZxjewiuTLpg
lT+nhjXHeJIBki5pnLkULChUkV8S84jmQ0Sg9mxq9DPUitnBP1xJLuwyc9/2LTglX9uvDxex8Y6K
4GscFBZaknT+Xsgi4JarHz7U3nmBKmKD+G0uVQ1bql2K6x56dn7I3YON0C4DDq+FqyFg8fH9B/Fs
fUIyyGayEyW1RXdKDp8IIpWbx6Yc7Wzzt4MUuVXoQpEC6U3VrC2AUSlfiQQhTn6u+aFBdSj0deRu
grFouxs09ypRIEXUQM9uEjYg1Mpz86f9gxIHPEK9gpF0AZKxQtsUkpRQOQJF52Z3P6+sessu9npy
XR0aLGHGbqtz6N/hRfZoB3NRYWWJZRgrLSIrPegAXsR0jTBp9uYULOuQuBFCDe3XKSX6KpRNFJt1
B+oRjoj/NY9ooo0+1qmzc4voZIEFg97XRLXyo2SlkLqQFD/MZ69ZSxS52loj1dm9EbFIoain0f6T
jWAtVSdDdrhcmULQN5QMo1bOErL6QauufutpeVXmqhYZyzGbWIYYLuKl5dirDW2jPSb3jBKL2MCD
DMkwEsRAQPJVpWeAxCbosm8ht9srRnhLexCNwY2KkaTnp0kQo4y2Fx4YA9wyJryzRzegn/2qLW5g
c9JtgVv8+Js3L86fGU0sKrdMdj/wStjMFnNH+KbYVs0DlZ2z8r6K5J4ZMLIbjJaDF24b3NE9AbXy
5lnjLBvQL7b+0VTYHxun0fpsGzcisvc+d5UH5KmTikkrd5zpsQgsP3PCKVupqG3seiHN+2I2E8sD
MvlcMtjkcIrDQCPkP6msgXwHHqjyewAEfzu6o4qEa/htRZ0trb3DxRGXgs2xyn1KMfff7/LjDcZD
1YsZE5UZoXVf67IbgmobqR9Y2YHdTtFyMnUyhSbsxVpxXTxIRmw1yigosTxOT8kz2uFDd9X3wM4t
o+9KHY3cL7HcKLkM32Dnk6zhBRiujCh+L7VOBbOJ2ukf0sKkOYOFBCHw4iaXGOd8TO7ceGhIsFvw
a4FtMy3VN+F/UdV8wT/yh9uJeSezY25oqgXZxovnnARVAqshvW57WZLD4l08fEvijXGJKqUbQ/CX
wgpjLsWeBLgOIJ7VB3j7N+Rm7lHbbU3NTbLlPblVfpTtvlMgqmVWimTNw4PsOulw4q+QYNeiVtfd
9cWsl/pEIUJMqqQGGN7wXOt7qMABTQpMlMNkmjk8Qv/bukiC9rXiMlRudv+sleTrKvqgcll93CAw
zc0U9GONCzsPmsgoqzKGlIhB8W1IxXjmFVOiDxGvwsS9827DniYItvujamwx2u/PmI3//PFaZ/+E
6x9aF49qFhd55kY9DvprpuVC97BKwQyClBga411vcoVUZWSEaKx3Lvkyx2bmqsOi7Iws0d3ShwVB
c6W6KcSS/iJ7bxzSSqh9AtVXXHGi9/lGZbGCUKT+3NjaLuA1oiz1eyB6GVFB+ErgDgcJxYai4Kbn
Z16X6PB0tmg04xRPc3DUWwNZfRPEV6jmMEhyyyBQB9xsy4LvSgLa6+ZkWzbsazaIWEwZs+GVHFVQ
3eVOeFz2bxQAyYVS5QLpQVYlwMzDVz31NtFwNBbgFcSzo/Gso5mm8TJG6aG1wYh04SUGjM009uVS
x+3+UqrziBKAnPgvk4k1cUczbXskCma73aOJrFiI1aPVJ8tgzMrH72FX/UnkCtqcWI3LAKcTkMN5
eipbuGaOZYnVMl/c0ydK0i8U2p14Rru/bQvvNsaTv2mEHqKtNvi1raBlkqcC30pu89aR6KExf6qr
n7dDHBDKtirrBjTHswpo3xbpkucSOtc07dzgvn8J23QqIZ8FowTqgkcNcRqsc8etbg1dUwZeG7bq
xp1/h9S6NZJ6H+0ULoHTJZtNFbzPIYVaAlMkVp/hYRujuJa5ErF+LAOz0AjsUT2vZiexIJ+tgpPl
NPt3ztNWDbcq7KJ9GPrmQAN0Efzt3EYAo6blPkLNuCmleO0QuCm1ueCjVyUZnpaOul2jV+kP9TmL
bf4gBO1TJc1Mxla+gBF0xJoHnkC1lxNgV/hcx6RgWPTqJxaSJKSvMvZB5mcN70W207ZxR8UUB4za
NegU+rwDa+v8fQKDle0sd31WOJz2Y5Bwi1ePufOQ/PZCoMBP3ooiV8CMNhu5cKmuefEZbpSoBGGt
Wa1pvekORDQb5JmlFRpIY0GMmHTPJwhc5u80WeXEfbnQXAsjaF6wZufRQEDaoP7iMJx/Ztvgy55Y
gF7vN/qYc4FJPEmAkBr0kWsvzywgPfR/BMew3BR5KhfUgjnO8KWMLhAGT9I2h8gf/iZvKc6UnJB0
S6KmfODkJCvS6iaOeu1zkEHGLtqB4k2WUJLTmMOmdE6FHajcwTITf9GYvHZWhM6NkuW1NH7rdvov
fUy4lo/0d3wisfi9JLfzRONb4KRlPxEHGwQT5wF3l7jCig4KUhLeLSj3zQINv8pNSTMPCk/vf8Ux
bIeLIPd+KNW0Zx09hhpuZPFwgw3zUQpuu8BshVyju1siqHla0RNnm32uus9jHOv15L5QnG9ybd2o
P7iKPQ33EdT20gg5lWmfnzwgXpt49QR/Y3BDpQhIkdtki6/hqdK960o5BYes9/jRznzNtoBTjU2o
l+F1xaCW1n0CDtZo3l8MTzg3fd49YiyvKqVf7LkOF0GIa0UrJFhntpfviAMnqYFeRkt7iMg90BVC
AtzOjLkPsDyVpYQSKmLtantGnaq0oMM1Ro6bFNKpNhGhkSBuArUCgyS8V7s4CF0jNxA1y/+3a7dv
LF8IPUC3niR5asiBvFDjfbkcqYWp6cIb/Cf/or4PQvIuJRXwHI2K6biDnc/EWYkS8twnAMLVBL8h
RmLY3TvzcX1ivBUr1Ypdq71bAIrliZPolBoKrGq6peFcjaSM7Gnv7BHxLLAiqSouTacc1lgz+7SP
jlLMffbl8bfY0ijfhHy+oERZtmFetcdTV/lqnQXLSqeAL/tvaePKjaWkPrPac7QpaOo9wpGCHGkW
8b+ifgiiU+ohXygpulrjCDOlu/G4RpQ0pnghiLVuLhbhP7BwTbE5sl2BJupfbTb7Y5zUCEm35lAl
1X6AVFEOrfQhhyw9egWBZJIhmpyAfwRa4bIH4MVWUtzQ2Fu1dExRXrdKNV85i0g1JNrNyzZatGvl
JKz6bRk+2Grxs7c8X12JjooOrMvtv7X07G+9gn3U3ReVHxYgLH3KqVDBt5clJrafhwnddRTzKIH9
rVlKvHv2/13I9WNhAXWxlS4Ix0z2eMfj7LNi6EVXmjVs2vs1jQyX1tcIVQoPWHa1JfsNQ6KNh3Se
UtNkyvY6sW/Ils+qHXLAF7aonye4x0rx6jAu85eWOYL0Tmxc9A4tPj/gMnH4DMGupbyuR2/W7yYG
XJG4er2y9dssf0Wz8iZ2eaYG298LBULm2SRWx+hvfHpqVimkGg0ziEUsS6ArnPnUsn3Cfk7L7bsV
kuInLg/14MRwezJJn00XDQI7PqlFv9FLTnqVjUwUsFkJaRgFbukYknrDr4kyI5LciZgeL5a2t567
k7EwmfhntZD1ZqJjylMr4pt73MevXm/O5jvImg1w0JkvjbNM+n6vTdiy3K8TP9sGdQAynBOv/rzA
vifnveKUneDNBwFoLuxWVvpC72jYemk5Et3yK9L9EQD0Nt/SR2PGQfXORDRQHvfH6TsN08qiy3CC
E2sQad+Z2sNGqenW/DBfrsbKDjmWy0ARGMUnKmTJAFeF3mn7MODjtAciw7Flnj2FhEVLxsFev6CR
2v9cpbnxVEjKKciR/BXy05yx5+ITpoqsmfwUpzIKePAvIYkEHdLfJ5pK7dM97fvc2MndoGLvy7ey
px/81v5IiWFSSaUi9X2UrhUIqGYW139uDtY4oN2H1Z/B8eiF7PHAgHqBi/s4a26yQJ7WBIALjp5U
HcHk4axK/W4wYqTlESETceonOheuZ6xJACm21LL2vMbcSuyGj50rrqPFgXB1AKNgw7vs1g7oXN3/
ulk78s+PDo7tRBS7cS4GBy/S73cFvQ3Uj3aMHxiZbAZGlAekxUmFHTN0eUG8aA/rc/4PhTlRTWUj
OyMZeAXtR6Z2dZvx5WvuOwvIkJq7o+Mhivw88NqBrdawK8GdFvWZXfnILQTUKNr+o/CBPuPa1Rk4
iI/Ge9cksY72PfqOjxSf+rqZIrL6Yg0SZ3Lld1uTuRpNy9BmVnadEFWjG2kMeVe0oR2iGXEzdORZ
kRG/ymkXRsqxjygtYD7zRPQIeWjDDI2EZCiIUyIL47Bkua6nJuoucVrdzgEGmNCj/fzxWmtJSPuH
+SCO/k/zHGudLfeIsoIWF4cvXzJrR0u9UWzrRgRVDVn0KyS7qWSqkE8t5vgNHBhMBroEkfig2sLF
rsDnQyLgNV1FZtlIHCixRcPwq4wLbz9yK0D9TnZymIliXZ5y1chtcLrVX4iRiG7pqP8ISx3T3Axo
SBsqhg8N/ZMFoY1Sdrn6y0E8cX9QI0vmkYd3JNtI0mbIXVp7HdnoPGGkZuHPKr2CDTwUSjA73o4a
EOtL5j+Zb9mgQyqXoB/vKSLEmzAp+qEYFVsfm51P9OtdwiHbgAOkGdjzUSNmrUdCDQ7RpQou1XNj
MSQjr3IQYtIJC0He/Wzneg+5YTuRQgnoEVjOMJrA0oyeIFoEGhlQ4sfJcz7ymgkwqiKZT5h+wgrg
GHsF1hzPUtMae3b3SlG6aEh03Ya6hgOjhvHcmFnBKmo7YuNg+vkSW/9U9GEX414oQcgAAivOPGFK
8qyYyYPUiysDsM2z+o0XVhcKx129tLpFCFeXygZBjnEx0mW9ukydCCGmn5CT6XRw9Q8C5R0Mv3w3
g9JpqDm2Nkx/WHhonv4Mi/nHXQ+xqsZtq/WIMntWwiw3yqh1Bm6UomKT5xkJdLlpmvi1B/zhBpro
ruj+KPcKM9JsSx2MoZn/EpH3+B5Z19Lc8lodueLG3+yAUA7OZnVmkRTcDTfuR201a/2fuq/AdLxH
wnJqNrOMQdge/8nHpLjD6+DsASUUtxiWP/IIhyoKo5Gn5VJGSCxl6/dX42MG98oAjwpPfLHMDxyP
uMPGmT1vdF9LKRfeU6Iq/ECkE4WaQ1yQVG2aDaAuPdjHB2oHUe0SEdRNmVd3iD/Hi5FDFT/gf08P
cVrvsYVH16VJgVwbXgG9GA7zo9JW6k2xQ0S/zpTYe4DtBckTHZPg8NzYMDgBxn/PeDvXqNVwyaqk
ZLNJovIh0etxmFBTSit6hEc3QoGrDZs+CP3COlek4HfgeUZ6PJo1FOiYzO9+t5/tKSd+GSLt44SE
eREB0LEolIWfmZLdnvP0C2A2grg70p0zS9LeeWpkWULC7BBquTrVynMO+JmPkqCaG4dT5L0q61BP
iRwn2zz5o2o3DW5nsjY374539v9l046rvEu4lLfsdlniQu5RR4OKud7pDDuxmzKZJhB5Wcc65nOg
XF01fHNCR+HqdY5lnawvKNdbCICxKam3aDr4TuEl+eqRzb5z/KyZpve/cnER3PiEoFyyxJtM8xZL
RnoBZsmkpYUgDdKIgrhi5MXT1xtvvtGm+xD4F4VJy56XKeZsYZOu/IWot0TEbALSz1Bdc36NA6sW
G7mi+BQ8TxFoTHFPh7sMmRjNXK+kdzd2i20Eb0GrT8AhXZ7YKa+Fm/kC/OgWg9G1UZXAANP28T0g
EVzKRph96szoPhO46LIXJxL9011CFty4T1Ntmb1e14tE1nv/DdRaWoXhfaqnhW5fekMlfw+hFEyV
4QfnAFs/IoGQ1IjMaByzkQugwEksmg6/xl4cR5/CrIKbmkQ4Ivfih+4iGjPddYJFmSq7rJdx9JHt
1frTVlKBuQwlHoWdDtpd2tdbj0OoYzgZTEDW/YU85udsAQyExd6HnHPXgPCM9AvHA6O8TUiQEkjB
9OUKhObMW86ELOct5rxZh0WsVTP8+LLEtH1DtX37QSdx/Mz3E0kPHPl8ikkR9xhihQGFyKQrHYvy
hiyjD8dSkk3gCzBVT3JEHBFKsoIIOhOv051amZhguX+dfFh+ZliaBrDK++kfqR7Si1G2L5+d91fX
3+dxG2X375hF6VNW14ksprqYcFvwAxwB0x508EWshAPabcf6/ENieEtJloxfM/EqndgB+AqFb06I
3nzRxbIAAszH7aH3IFuN21274DZrHYHMEDXVQEYhcbC/91BcBT57qR101bZs817hj5j7Mb9JiKFR
prFCrG9/GJDgT5690plCYUk/xiRUpfDs9/bFLEwjh0ZkLB3Nn1IN+zhsG5gouEISKAOChqjvTL96
mP/Tb17tBZT34zL8k4ROvIHzWRhP5y6HSffTE6SCVWe3BZAFML8Ur2jvtSH2oLT7L6jv5AcGSVqk
qaiLp9yDZTtGYi3CPBUMXESRzGrpp450358/rU8R3NsMkJAoRIxYlVRsO12NQ47c4eAM5KXFKCWn
79PFTtnrUHxkaWkeQ4euL35QIBr7QCh3l3IkX72svebjmuleTQ6U5gsaaHnXZZ3Kba/WCOaozQsF
Yeffg3ANxe1qAWmZ+JPWYXrMxL3lYLmmGQu2mpCe3UyNlWBHWQqq6YxJmV4dwmuQsxN4yLZpr5WA
afNzrDGqjp3iZYr+kAVUEtLnPqdrPATbBxIop8la46VkVqDJtctRK2UN8fSciB/VilKMoZiVcvl2
mmzTm4nLhNQIeaK9tMlJZZhZZ/pKE9pRSC0spiYZUAaEF3xexPzpFb91pKtTUh49cPCcYpnqXuMp
QR2464ge2sQdZXm/nsY2xFYxR7mLZq0djSZmxTsjjtgBUca9A3ijBRJSVFVGSPt+KaVaNs2AskgK
9Tg8ndev27FVOoWBn7VQ+lBdgrDvOsvsNR7WUnn95v4MhU6qJYdvmN3goqzzvAv+3AT7ZgK6o4N+
Qvz3QymL2eWq4BfZaTY+Yjoeg+Bm+ow6+KxgUS4LIObQY7Z8zdEhk5CBOhoXnzFURHMygYZtKFxG
foP/tDWTvq2pTuxOhpy+7s/+gjUbBaMHb5XLRvSMrjBeVZrdAhnwJgy8RGmFsYxREXRbdvT+KEzc
klvmvWw0yfzYrV0wTbbZcS2M7GTK61SRdyo+5Di0njxA+0BqIbuIizuX7k9thtFtDNkSmOwAvfXk
b67Is5D5pnsUIcmIEbx9mOrAOkeky52ouDXVAnKY2K8cJLcmXZce3F8fpJEve0a8tWAmh1/WlvAq
IaDisHKi14IjO+8Ese3m5el1au8H+LFvKzy9+mZyEfN1MZetduqbP0ERdf9tUctx7oa8u9oWdgZM
YBaP0WnfdgYQwfocB2/YXgKChg2JDaT3e8yRSf5ho/N3bCP6fSw7EQhu4jwz1/9kiQLcWPisIYm1
mQzN/1vv38+8aLR+YFhnNvhgcQeIwsfgtJEdt3YN9Gaz9uLLfLDTlWt9ZRCgkVGBDiua15xURiVm
rhAGQU3ETY7UHvyyh4kqTclskGT8bF4Un02RIN6thgyVwvkoCM8kYqCTcbCPX2W5FABxt7sLnVB9
1Qy5Nh+IgMIsrD9JOtNoVR/zh1yosDVPx2jp7WZsLJimSLB58CbY65nFcJ7bJgkLrWdERlH5GaCj
e3OBKTyh4H2ONGs0ENmxAlCHg9sTnhsOECClnOxkc0zaZogkfsH1b3XM+9VRD5maO2llU9gQBjHy
uj+Xk0zVugLHqxD29UFfNHYNEcoSANG92uLf7VKSbwgxc2GDCK8jhuPAXpz7febu1cYNwFAxQW9m
IhGRCv+t+s8jPYPsF/0iYaHT4kiuSZxNvzLgX2gBKutn+peTJMhoe/5Ac4pM/0lljP5KJyGTLZw0
/m4fXq83SeIloF42vvHMtBgI8zGKnzKmzPBFI3qTNAN32EHvmNKmZiarQe4Gigq6BHKvnLzWASqw
8VRRcwqCpMRSMEBTAHJKYn2VV3SPCAv1VLhr83vFN34y38iwHdmFCtoPUdhc9wxUBEAHm/rWY1p9
8xUNehbhtZUBb4b45n3ozYmE6wJYwc0gwoAwFiYOhhXbiZIYfXQ1W1bFlo6fLFXaqXh4o3/Xw+OL
ISs002oNaq2BGUp8XB/EZdWDkA9L9oBPb7LYkd8mnAMMbWv4XZRoMisqeel38ukm+y+31rtm17RK
lRVS+C2slkryEZ/TZTR+LZtAoibh9TFCdvpa0l/MRFDo+pgxIpw6IjYZVnjcp20wg7sOpo1j6C2I
F5R7GQJ/SNVPT2iw/SQRDNIB72/C1XX/AtQbgGk9UmZCxx6a93ExaUanBfDjjhwn7SkKj313Slww
50E2hSmxx7qjDHPq00pFrsgocsD0R4pwb/SMCh8E0WuHINyVUrmKlSA9y6HqqQvXUqeME3OKQul0
RN1tZyZYiaIz0lMtfddLm1vFc1vW9XPOGRF4BWUJlimDSECCq+yqDyjnd9gR3ilBND6jupALU5wT
s8uQd97AoVHvFbddmTQ9TfXscRqOEx8QFRp32JazontI9HJhHe+Y865ksgkjaZlMxxORSdozA9kZ
9hERrN6NEI18UhFzr+7EE0ugnQpC5thEBB7w6KaUxJ6KM3tB1Py1I8a68rv85hSgXfO9Cbhw9S/M
WuwpT+t0Dv9YNQfpCliTloIH3jCjg2XA8dAhDSbPXgEamYRqmTkJG72donSm6gBwfxWwLtDBnXZu
KyrIpzY6Mbi+sUNFF5XoPGEz77/WDQJ9aoPkdhCMH193KEczectn1Mo6MgM+XXpZVHrlIYQLyuIy
PpD1Pz1Ak/8pS0+bHeUYKR/t+57PCaLOXyGpl845+ShM3y6hTFysW1sO8OMMWHkXGI9y9lEzBgix
NF1cUSLprBAwXBuUFetOyRqYsz/+38GX3FObGnKU2gmlSA+Q3uyiF4MEy+YaAGOPrehM3/2PO/Dz
On48hqzPMiNs9mCO4JZdcaX+9RZ8RR0tqSxs4/PP8SJC8eOzxfCwJ+t4/caDh9g5MA2r+8GuDaIM
EdWhNT+b8Ova3Aui/oLsYLPOYOFsFI/bOh2eF7yyqFdWRbkma6jiMPFmTukIWRLuEsQ3eNzns9Bj
bQzMs9No0GUf3ewmN4QdDp72yCREEGppQVk7a5VwHZKr/ojiOHZCgnzieGGTN7rf+fJHNMr/O4Li
9pqJ18R9BQ2VbVjxqkgsnEFidJRS9z762vJ5si94lgcXwLY3GFALq+pK2y85ob30J622W9cqLEIC
CrT4dxObWcuhLJuuqzakacZ2g9BdaLOS1Xv61RU4Q4lYw4Iq8aBC5sdLaT6hW1GCLQMp52ZGy5dG
vMfN7orcLOC/yg68aSrxItRIAEgxdG7ScHml9KoB8GsSMzB5p+ybUricGmMy2zU/D5xxVpvI8B/M
Ou4RhS+IRDTgnNQooAq5H4lSE1dxj6bJhhmkVrJh8H2TUjwpRXthZRTDhBoA3WpY5Hg+xHsKVVch
Q4FWxJ4071eUqfkEMglyi4ju3KFqIPfxhIgWj2cAwj4JVgVBYQHqdmWUSLbKi++HNgSnagEluHXB
3hXz2I3UGI7yyFi134DZ5Dzz7ABoZIRE0N7E0HVxXR/xLbw+ZUyE0X/zIatn/1+8ktyqQ/VeU7d9
GeTAXI4ahe4jOrXNJauevE17CuWbb1lZfJ3pIdKAZ6ALfXNDENoWWOwKBWFpBPvi4XmuLhzXDZ7I
ZZSrNhOHJiE17esCswQZXuc8lsa0U4MBdLXLWNGHVN8d2JmICs3F7BoI1dltwvL+upvYhBgz37NN
kYoeegvEXYQ4eyDIgMCsrEfvJ+eHcCo2wN7l7lAraDF9Z6z41HitopW1qIO5RP8x1tETRBgQTJzr
QB8BQPZp6ISH0IBlsBMcifaxrFEp2fV5+oadus1hekk7HfqNYvGwHCDFsiH8pXm1MDd3bL7XaNUj
3xNgNXYBV947uJEFQxxPLm2qhruP5RTpcb1N95aJ+VvUjm06NNFFONgpqkjGphL6+kubzVKKCPmH
NyB186Xf08rAPxYy++EGopjg5mHbrlg2FZjnYpmzQ0pxY6o0EOPziNi3o9dREwMGuA1xSqBXK4l7
saQkuPV9IdfT6RpvyD+f/4kNbbmt6S8SEORHStSty0UIKClbMfurhEPta1YowVckl+GZywMxBR4P
t5f9IUkFxEeTnrw/liWHiOnjUE33PJJkKgDsA00erfBz+Ldf9th/cwwRR/VT7Zi/oIXHG/gypUz5
buFrUJk+K+LFAalgIFRNx4NUOwfUhc6iXb8sM2ONa81oayNhvkw71Tk5N+oj4hCCS12zMPsu6C1F
avSBVLAL7dqynA4TYUWjiEuEyo7AiR70hRtY2KnVqU0g9vp4BPAPwcs8dQ8miMKZf7329smLCI/i
D/yPPazH/DOj0ePqUxkMaBvANXjqI4Vd4lJHy7KnjxoJvJYKAqJTzmxDs5olay5lDa1DJvao8sdq
RPHjoKh6GUC3SqVeISGaG2veSsy5yju4CHPgy9A2IlHZK5wiYgZfR18tcotmPPo0NJbQbPq6J/jo
VfJQoI08hy9a4FEGbe4VXdLbH8thGbVIM2q2x2eMFQsO/zORBrFQ2EwrtuvJnIoyLbTzC6BAhIlB
PehjcpfrJKLUeW404ovr7YMzM8EdEe58MAkTPIO3BJVJbqddVNoAReY/QsKdm41n+n4s8S0q/oxJ
9+Jwr3Al7JmP/29XNx3CBuXp+zTfiSO4g9pR1SXNOk+Q/KRUsAqYmKJXRctL6He4slEcy40+VNpG
mBTKKOV8lsFAW0tN63ctIS28lpb4rNuRiFyKwI704JfXVv8mhe9zQJBqgNOH/wn6IdGlv64xaVUQ
HFjsnJEknTk9T1i7bkWzPUqbl9YF41waO/K7ptIASigwtB2t/C3hvndw/+4HsQ3Muxw/bjxUaNei
3qbQw2dsmWGfSrELNs/UMA6L+FsKUXnNB/o0RQaLoCyTsBQg6kBVexcqozSlT0cEQa4aWkyUQhWl
E4gFhQ3Z2Co+L5djGIajxPSJyfLpQF++GO5ketmhlMPrMc1nJfR8mapkI0y7CsgBHbCY2nh7x+FS
H8QmcEjdCLuRXCcewvh0B2k7LMGNt++PwZArmh0DP6ngy9BQXhd5wLJYsXRF4leJm0v2v3oTtfHT
Ue1Pe0sX641YJMcWjeoTRrjHYZt/4z2rxwLJ2be4Yg0hhHdg8CKajDpzgxFgWr5+SeqIAsg6wkck
dzH2qRpt9kWxyyhkElaQrUiEB2oR7WN/DCVvYDvhkqQ+Z6khnPDu8h0f39BGBTfMNjCHAnsvomfm
miSQ5I8VluYDV4waBCfDSTGqN1u+TDH7XFI5OnN78G10dxACdra6DLxtDF5w9Ha7RmG1S2pTVgSA
FJ+LKg+rfXD5EiWsHtp3obgl0pf/RCnMKmrVM4Fh6UUcbNC/1UwihsJxMx09tsskh782dZckkxsp
RaIHi5x37jP5+3mhO0B/qq34s330GiXKXwG+Q+F60SGCr6f4IwR7FcXTnWzTdt9/lsLSYlvN5Wjr
bDKGjfTmbYarND1WB1QOtp/Jb9f3XBL8gbZOr6yTUPKpS5oeXYXLy6uHqvUzkvssBeWFiC7vPnLr
xA2S0VSkibRXzaf9pBFM1U8ig28iXJtOlz8uMe0BqWNZgOkFNtupUHm9gPu3ueYlbQaPtWNfpJN0
7qyjRohLeVXkGYYLypLc417abGnYBD9VLlKe8IHlX5D4CsYqlPHGmDAbFLH0nMkg0O+VmRcM1M6K
LdLRaAElmsRfIXefZBnk7ngcJwQXqAmNytIwgLMSRhzDG8VW2bOJSaV+4hkLr9+7dLyHlW0fyAic
KbncN7JvufMkpNcKiiVulH51orGvrkBqFxKyvoXGChPNJDF1KJIMECTTX0a97puVuXccgxc1is2M
ZySTbxvUI+eQushntnP9tDhpGKa40XMD8b+BTI9xwrdQu49lCwCnUZWM25DaR63xTejvbEqLa9Uj
FpoAaEvXjLyLePWyoK76GYX4bcG3dql9ToaprixpEJvRz5vdRTIdX6MwQUjMyN6w/WGwXjrm++gQ
2A/DCzmYHMy/MQLevqP98LIJLt1vY6tC9MTgoHKxmgmYeSCjjuQkNxZ6gOFtc2ltrTuVy2TaLPcZ
2dDiUbmotIXG9mZ1fyL5tiXFinJEyMW4EtG95K882bS2V0/0I1XokpA+gwe76ENBSLvZ1ciJg3+k
clKYlcHuKof/LuiTinskSN4LrxEAo3YHWlBpwMLl/zjqfxeoVxCijBEgKVmTsKkff7W7uvQvSvmt
JI8/1zvN2JiWfoVx6BmNlQXhkjXHN6ZrAoO9Kb2bIMCwzeqCG6JjIDKU6IJAOp0iZsRjp3O1k8mJ
3iwCbJ8R7Nbn+EE6wpse9ZgTLXE37RtBoH8iqSxIzaAg9iy5U4nZNfO8mGuDxd52vPMsw56zjMXs
fSnw1w5iJDlnDWpJwLXih/HgMDYbliwRZ3ANfV1gpznNnaBUUIJgbgn0xQrmROt+KaoOa1KQ3YL8
HJHS3CHIW4yBIAYo22dJJww40N6SUzcQcUaj4w3B3XeSsquv9pJ2Ggdx8YCXVz2FpJ0ajB8YbiUO
k6osUHWw9tpQtVz5ueMbUfueoX5ES97DaJci8MVnXKoHFKRi+dyjSp6G1FjQr326NRBgs2aTKsxQ
zhebbyWlHLWeCLo1XtXV2FaVn9VuhMcrFoexH8sBIS1r3+BSbQ47LyNt+uuUX1ga7/o65W1TXjCe
dPkydrdwVH7RLuGvJkBdSnCIpLxPW+hdIeYL32XMVQEkmHhWLN3EWqFVz5UPiw4+cxTsaHQ1B78a
vU6A4MuGD2mWM1Yh8+sJQHxce4pxjlIq5jOlWrcI7XVAjFbvNb+bbbn7zrzNcFvxeQ1L58eJfvqY
7DtCf/gagCS2KwDgYBjvCvFQPWs/2CMoPGj2l0q0zbJj8EtOkXjh6YmLl5j8fY8vZtbrESUNiPtE
UfH2CoQNdv8vwUkqUtT06PlFwTDG2B7G7z6+JBuV+HKandIkRomW8N1+C36oOb8+pEx2hsCmQy0Z
MCHXm9HtEH9RruBQ+fm4yqJicO344e5QkRULhtzvxkwg4KXuK2PotRRABbJEoSqPMBSexKx2wZ0Z
50pqYcshl707FqYagpD4VkPkwYqMsam7s65tZpuZNAbnf1oxYmKeM2HbVrvCzwroveHje/SeHS0i
W+prLPE3YWJcvS/XSVJFpZf1Kc2PkqQ4nXMKjr3poGg4ys4tptLD2cobfEwiHlT1p5OPcSW+BjUr
XMa2gwdfU3caV6SVSsXH5fyWmJ5YW78Z5tElJtD8bPF5fmXsvdza4neN0n93YuNOg9nDjkZ9sF0S
r0shtZuYnOcuEvw7Qu4xVP08pEb63Ps9MV9IesaaTEM03jVupPmdUX4MoTm1ofwLv3G4OrTTN8V4
y5/NZAbautSDRDXr3cbWrtlpQn8zS5v0OQMaRj81rvhYSg1rZ14bdNUbRJ+VWRpmmI5aASvSppdE
SU1CRRX15bR3yGaHz2w4w7loZwJtLA/5xdu8L4Pf8Co2jHwfK8KPlYFaEXvx1+rtgqxlOdOetDnq
W/Raes4banXQWjmgXXw00WptFwR4dSlIQxXPhEwQX4o3SFRfSCQxG+yVimExcOPVGug8uVMF6EcS
iVeG43nI+d2jjpMClz5QVFM9wQmF/9V3GgE3VYJe247ECJoQJLWwzmotjtMkHdnlrkbLdNMRsQYj
whEIj30a5kySkkTNd8hsYFj1+fHEWPJugwC52GdBJIM9cvFYXPQJMlzoxny99O4k4z0q86IMAB8p
SGRSr+HWMSSSgeiBrbKAkXyN2jmByVyWczgGpJiGUSMTZUxY56x33Ijn1f8jKgqgUBKkgCwvS5Zx
EAKPg4p6gpI6HlrKJVGUfG7V5SCEzUYC/5ZTemBQBsakE676EMgIlUfUCLtoa5v6ybZjA1NCiqYY
5I/YO1gexJG/XoEj9Y9SFaffyEQ2Qozj1LjEa/9KkSIF5jaZHfBnuzRgYw78jgrWhuOgPdRXXTpg
QKZrPH05Uj2lPRZhay6yv6sNsEE4iPhJZ3RU6gp+OWYCnrJ/FSsBhvABKPJn6wlYMNZIBR0m7EiL
ph5Xb1+v9DDlur4/Y22UoAw3XQLDefHN15Q8UFYV6C3S1V/291KQ8mfysEzs5GmSmToXbtV+M9HT
/afyrkT8xTOOTh6JWiPjMpcZvdig/RJaQpHkskkc3hkY8uMdZQo7+s9IlVWGWlSrGei/ltLrSGI5
kKqfH4fJG2S9Q56DDDzdcnHFkX2UmndChwF/vK5f7OqcgSYh/34pLfQgm820XYs9dRQct7h2KTKz
ChOPiC5CUvZ6rfOpxU4/f5/PL6p6WyXyjc/R2QptldJa0enW+Yx000VWtAuGaIOGp7WoLjoLai9u
MxUNd6bmXK45ZUpDkm7pvDnPf1EmAri5Wy8mxIa7T8eVGNqwCjrl/B4wonpe6zC9CIUdt9ol9SF5
Yt+L/Dui0wNMiHrqeid1wn84gmTjVyy9NzwBFjaC4m9qCkiDCgq5sEi+c8mqzj3//nvpEU+tAGm/
XV6NsyAeULQcxBaJvq7/COvyYb8WIDTgxdU55NvncVOSzosZd3A/kXxk/+mlLCU6sy5KIYGZ+ZiE
iyugYqxb8JKXRernYzu1Qojd5fUp6bMSD0wGZBcykWJXiAlRfbF/pHG9YNB03m/fzBAhHC8I0JLR
QVT+hvrjOn1WRmHIzVfSUbXs6GtpRUWXaQfieNFUHOTCZskTncF360yaPV6zOyNCvva//GKQf5JF
GMGW+FjHbWozSiICNWzxMDulgyPCMRi/j+TcDaoqTE09VPMsmLQTTn7yivT/uQKUPzor6ogH6P3E
q/Tt+bn22F9H2eWxa66RT2Sv1/j+OrDYEkFfF5ZDV5D65EeNO3tDKqbMGyq5jQ/P0e+et2NwlqJS
xpPInFdaRLNcnEJ/5vq3P9l7kJgTcmkjEALTrW8Ryc0cADXoG2P/QmKzU4FJaEE1qkv+q6t70KAv
R+pay//qdxA6J11ScBwuVPAji/BQJcYgA5GIXS8ZvZHKGz8hyvdAxrq6T7y2se9LUuoeKLwAjq+n
2VnLpoZtqpaq+Wu8PZ/39YdOmAwWit6VIBKsrCeRJIUfQvIavYWLC2Arz4jHChSPx8taWBX/Bwz8
CHKDqNmIYf8PQy5/kNavLdOze9QHLZaqiBT/Sk937iiNPS3HTWMCgHJAfxxYNpnnd+Z/t7fFoFws
OVT6iNVevF0obE+iUWFDPfEr8lxpjlIyvEO/JpRhLx/PEMYkzUP3Xs10W+CwiojFqimdBf5XXrIx
Y6NX+kyswurH/YknLC8hJ0eb5GRrRpkUw/AyVomZGytGSJ2w+JW7WrLZuHCESwdwe0uBORVo6Ukh
ReDBo8x4ImbgWbeDH9XSPgZXvIcmXwEa2F+HXjpJZ+Uk3hmmMecyCxDQN9TNiqFJ94z76YyPees/
zqrWVaVa/CGNHAGOq6VypRb04YtoOWhTze4VvPNDwKDHZmfGjmBLEQw4IdcLaMQMAStBFkNcQL1B
8OOckld78yzcnba+dY0jw86o9/Pluq3zhy3rTvyqDooE+Y9bviFr0HpoO3iRBesHDj08oZ2B1PvP
RqkqpAj/ca5w+CihtSreGdxyNEi8KfyCEeO39o1VYt6dW+lDgYtLA9UHDr7VgopbC8dgMOG4etDv
g6Z7KHCnQUy7ufdNJBoMCmkosYMs01ZS2hNIWdEXszoNFSPaIfhHb+W9xhGeNFXKkBs2/nlo2iw+
PM8dOWxaQKFjkOrGAp1gP+H86HA6F8trMDziuyDUih0Y+y6IMaKVDkC5PZlCBWlkjuz2Ihe5baOo
uB8EBijN7wQ9QP/EkTDLAfkb3xk08ruvumZ9Vzn2iGiSlKnhcjHcKX0cIq5fct5RXikz6Dog7yhA
gcu1zD+gelA+cx5hxJgxRbCIITAr1xSIyJw9Yj2UuuvHQxpN4/iYOOAXs4J448mpy/X6AVZI+S3g
97BKPjdnRuouDnr3gQKQIh+5AxrNWZIIlvpCI+kY/q13OKZ/oH2XLi2qxIUBs/aim3oH3JC6HwpK
JNUf+UhvBgHa+xbPsgTo4V0xFld0IIhxbuxqHBXRDvaZtpeSNEHuLnZLW8rZdBMkPTyGZI9uFdGS
eAZ64trWZ5EAC67icdhJKTAPETOwe8LdXA8/LjTgZunJQ0oxRktPqrmLlI3sb+Gc6M78v21D7/KZ
KyIqUEhMHZ+LKS+LhWus01IYklYXfOssCogQ+c93K7XhsaeGA7JcxFLn+XxeMsGVwOot0F818mkR
9yBZRrFlcQ43zmSkw15MsIXVPvOfEYKFtVO9C6ypM5UTIjKFstCcxpJn0tk2X91ylrclSTyJlyNc
Dbg3K6oesn+aN5hR7fYKuIBib/vZ7h5tXYCgMfC/TaPC774/y5fsfP1Q2TIDYUDgaEJgByDJX/It
S3piV6qv7ZH290shymKgcISn7NOY4mUkZS0C/ItrZ46xGC9ZVTbYIR9d7uYG/xpkrtNFu1OuRXVi
+iyCFO3Nl4Ony2s2tBvVsPWcOr9t39tHnckLbo/5JfDl7SeWvEe6+j7dCoJR+b/MxcRwjJCrMbhy
dovQqkdF+T45uXxhOtK+//DXHn5upMMePuoxINNd4kzZarATQqxl9DD1grtKVotuzryA34RgHMNz
c9OUIUUJmFQ/scgPtMw8VSVN7LAucER0BNapxxHJttxVMMszWaPlDefoLUH7SZLbVdDVNrePDDBS
0EwcM4mNom6u/UxlfdpU3LIVuJAFfiN/9CvIZrtjac1LuLs+VXY0PrMlAGkQQA3rN3xfU4xsXBrK
zWaDHQgGB9iIEswTy845HULTdxnjLKb/4fN3vUdMEKVLKKI1PTeRBpGVW/mqMwsuRzqSQshMH5zK
hmhT1o75auoc5DUDHx0HgJGa7VxZ8dnO48646MOnSoFJwVLUobLJP332KglhUJJMsI7p3K0Z8vIv
v4ywre8zIsQKJm76sLTEB0h6Ys0pmZYKfQFL0id9ie+xFK5J2grKaJye0jKWGWICS4C5q7VNu/Jx
Rs1M3ThR/ub40bECaCBvBdKxQ7NMrd6onFg0UYKnY0QNgutul7E5QttJKf958jZFKfNCwGR+Rdbz
H6ctX5kKT+olE8viwlZXbmDyZLcQ9zoNNa557hY3szXmLcPiNrHJ8E+DDQBUto+8QCcSGECH10Sa
Y6924JMVn+QU+2UgUUyhjsIeOh1Rp1GU2CZqfRy0olFfj1jd71NBSJ7e68wonnYinAUGjPjZgsRO
umdSwKzHWe7Iw7B+0hoG+AdeXSQY4/bGyAVOpazZ1VKpfIvQjhU3izI3DYLd3NmVaRVbfbPT5sDJ
5k3Nw4RKfiTo6K8+l3DBsQoC0vQxfVjW1Lkq3kPV6IOQttUaBR/vT98IX2jYibrzJ6Azekbuvlr2
3TNxz71wLUwQvC8sJKZ6qYzSEd6jQaT4spnVMr6KlWuHAhXalRTXTV4mQWGdhzrCeMCjxuMnbtbr
waFfHLaJzfnKwhyBNdnobUqXDg95Z4MVWx+e7Qft3rRF4BVmonEotOf8xj8baGc6QW3URp1FoSMT
UT071QJ2qYo3upwpm62jOocr7r7Rmbb5u5cvlgLE6Asy8UhoieMfGcBZbfoHF+HODlcanUqg1/gC
g+emb3pQfpA3VMeLN7U/yzpK61O9xTe9yvxG4RXGPc2SERleUvAw57PkT+9IS/QEtk3mOea2K9Gs
W7zpE8AQaLP8Ieq/gvdtIekbjNpMswDDPBKa13JginGDtQuKcIWFBal0cyQOsyXoY+geH692U6ya
hQG4aHJl2FIjglnJYOXb22eXj2UaR+yM03SXXyMVKaQ1IZAkokiRkUcQwbfzozpCRp5YSqr2X2Ud
W04WStAXu1GVaJLeIyqrRWOwjmONeMfNzbk1qZWN9TtR65T1zEngR4GS2KQz+i5McCqB6flUb4+o
8HcVBxXxiszHF4HfCTWOu79Mwxk2HWCwf7vY5Np7QiNX60LacSrGIPACRKAP9+//aSpF6YF8nQL8
fs5y7g7v5EVIzBgmRZxbhBq1hy8ROSnxlT8S/fd4m0p0hQPqsMpr7bInhN73A0pIeLBI+4PLYlQT
2aVU1lfEFPDEzddgPO1aHLMImYJ4wmi9pJdhPRCXyUgiF8lGWq/VkYsFT8iRiLclS7eI/KtWteL8
EwhoMtH3wvXlh1Cho0xICshqNNCNvcPH3+hqjfRdoWYQYAU+JpK9jvG0G/41cwTodxknjcPkqOQ+
jWXHwbXte+SuRkY8Q0GdJMguVNzMmUHzMD0+8j2KYo+UMhfdNIrHcToNT1bwOntomu6hx/PlKNsC
4gtbWIic81IIBNo/IZpFV1TKBDK9ZA4oWoG6jbdoS5vjqXBO7g50o1hAc7vKePPQMn8KmoSr65ve
Md3DEkFLKtY2mxNoyUbujE+lzZLGsY3Qa+07+nHVLoOT4XiiExkVjP4onA2O6OBjdO9OvK8mJ61V
LzR/lu04MRvH81lGBFou6F8KVCce5qdnc5xw/ov7iiod0Q1erMQPNzg16i2D6vvYev52TMNDeQLw
2GEu1f2wvum0/cjufFJAYbP2qV0t/XC6EwKaYTv7lJHIjFYCRI+yRpvQj0pwNs4hWw3l429Mq7/A
YEOJTU42r4au/s5b9yhY4lxCuDlj2GGCYtPPT1rlYwofz1QaGagsGaX9mN4eX5KkVQEBuROROMWd
oqXbbB1vnFFDmo15M18MrJ2aZdJAvXgy5QdcimYbnWeUKfZZSnM2zIwVkzmh0YAUi3GW8zjbYkMN
vfjIk0KzloiLI+baWrfxvQk0kMCRw6gnye55lE2hlpI4sEw+8FNpBrv3ndNRhdEH/p3Lh+YoKntT
menU8DTsg1hBUVdRh1BvF9I2/e6Mlh39/TQn2k94FETEcuJpudu3Ptr+Vk/J0Vo/MvA8yOBb7cno
BztdYGI2p2xJdYVduE1JJjSR4HS/OCNQ4R3wzQEn7im4xSVNqYIKA/b3uH0Y9ew1GxQyXvvWgj8D
Q8wH6MohOFQUlUl4APEpDnfk21gxrQ1SGmfnupxNocXUEO4kb460woeURylQY2gDaxUF0lMx2hHS
KWdTrbTDbDEn8Psub6eP7cHmynU6vVPpEf1D4q55c0fmvaRvluRIFEJVq3jS/1uO4nBvTIzgBCbr
Q8VPEJf0fCTIO9s48sWDHVbycCLroqh+MjuQwL3eE0itSXFq+JzvGh4ZkKDYTIq/4eAbs0p8CzI3
G3A5wd7TuRWrAPcOv0dXmLvuG+WzVgirTkw8T2+f3qYD3MEDd1zQQV8lrqqTh+ywlAPcs7CFwxQJ
Dv7furtsyD3ruxAMgxf4Z7et3cIRBwm4YY97ZYDSEuliaISK1FyBESSbYNs1qPFs0qYnjQlzEg+x
qrozvtaq90Wh/gzaezBm+fvFgZzMRbIHBWwsN0Mhx2MOa//eFLKAGHfPabHEYLEj/nxQR7ogVa0G
L1OUfGjNxvZKNgh14KgjAHy+ADZTsizASRzpsVfvzpBOARgr5L0ZX4ERUS5kPM5/mN0Puctk7fxe
8IGES/VWErL2f1Rs2tz4jiF6tjagdMih1Ngv5pc1L4WBUNCeW5bzgMzwPJDFlmkiLpG+oRuXeUc0
/4NDb/JfavEB8F1ql60kCVcpPrxB5I36+MoTX26aI2MUWKkniMlC/I/JAtAPK99WO5Sc9rK2WkuW
zM1I7fYRU0ED2MS1xTCIGY53Uquv3mOhVdfGG2gWqcD10qLl1iFKz0lPr0a0j/F1USsxlrxTRxa+
wfBJvCmgbgCV9GDt4bQeECTQlMUSuoKakoY7rOkw1gOTLIH9MhsXbb8OEmCfV13mmYja38uXZulA
0cpVOl9kcsynA/lieDCcco034Wg2ovoQx01NuZJv5FTfd1JKoQmDeKNNfsyMoIp7g23CxxyjL5/o
nCJytzHjet7S8OpIaeBZqlFy5X1M6JI8vAHHGX8CdPs8TewH7/toAjF2NvjuxXtqfPzSOinK2Mtn
vORxeilCicI3epSYkGJ9APclesRp/kklxI0TK3SjoemDhx0EnzV0GwDGTcLH3xntkE2K4i2BBBhh
jiaoqV+M5sHHAL8WpkGfcEhO/GXknJzfUCtfUqqvczt63sIGBqQPVBWRnO62URqmHlc5Ugu9giet
i7h5dwZ5Bt1JIdVtvXCo4u1HFlwyoEL4pxCnLHNOsJ5UYA/KNQur0o3kuNgwWOe2pPQ6E+LVuFPU
89exwALsCU43QPk3B8JA0DLg4gGvfIOajP1a9JIKxf6/5ABy3ya5YRYo5ALvyUN80NbwNJgYfSVo
jgFnumn87qQ+/Z7Q97ksPq0Gk3MDYiU3laibhMcqZOXAbyd/Jg7B4irWgzHRvfxEIHLyX1BSmLb5
VAukeKIzriSFG8Zz5etADekXivMrZE1llSf5Dbr7K+lvXjVbo/fAjr5xrEtz5nV0KErRiWsOTk0N
3WvZHzDA347iqAtUBmyqqBY1M5+cDHSsgkwKRhuoVcuLRrRFVA7hwyZyqxg56PFS4RGPE4VgaRBj
IcYcVyfe1pU+Mb62y9u2jTBGRn5Ffw40ukQIhPZRJMYYLTiRhB3YD12+41F95iPrHrBnFMU4IREH
MRcEyDg4MlfW49OiDDjP0nyU8x7zM/FOmY1DZNdiHZ9kHeKMsWUe+1+LNYDboiz0AMPb0CEk/8Xp
t3iTbZjgkZHsWW/62PNlhNgPcx5IIQLJKmRnDKig51dShDi3cCn3+MNgdkTIO9fJcMXAR8nHPI4U
HD486vwaiPQGMN0M9bDTR+C8c8X8AqIX0/3emfXorCsFuaCyWT1rLTSv/Rz/aMLdeeQf5ZiPw1AE
zcF/rxcUmTA2f15B1UWpnMt/CkLC9z+RTlgQXZQ7mQ3zkTgfoqsXFGp6AONnIjP/Ozu+J3TDnc8Z
c0x5wjurQY5Iv5xGvPnnECeUti8kJN7Bow6JbgD+ZhkvID8EXPh0MBXopFqLqEOvT/KQEsTEf66Z
ua6oScRNiScHVcHkp2fFOmpUVbvUX+ReWk0WkPbQFoANeeAMq+1n/wA23rzP7gF0q6SHu9UU4+kc
2tHkyzgGk+gFbpbciiqWjslfprVEPtFuH8EXlJO9e7LkotJi9frDlY9iLswKMSvNFl2HqZu6xw6h
Z/FHM8bV96RUMZcFmc4RIGmiAB/eRAwKMQRx8dxY42VBMRARpdUjvOy00y9H2Jqgy9URv0ntczvA
p1E6qlhO3jdouOTPTZBb6V2g1EmM9bne7HfwU5tX4YzdiezKQfAKG1366MTk+DCyjCV9s26+SKQ9
WBS+v7JX9zlp4FP3iBncKRf4S7lKy9xd3HPn4E9ELI3Eeu6hW9pvML+JbiaJaBiQnxFNZI4tMLb7
PF4+oA/S2k/P2QK9KTqDcQSnaLiBZeE6stgWPqhV9LJ0wAmDnVSj3ssSHh2mqLo3rm1zhTGctNfS
bEQEmkfNQ94Oz89t6kFnPbnijpADiBkrT0tZjlAjkEGe1vTU4EYi/cHL8HK/A1bWldhGsXrO3Doi
5RcH7LISDz9eBRIuxDyC25gj/ORYlK7AFrwR+zSlgt5iBCLGLTDRxH23FhLasDIcEF+RxkX4vkbP
Lw/dF9CZsZ1sPovvBGgGer7WgeypC/Tgqk2Ls4zafRQ/8aYadWXV6CzUtMZwjRrkw4X11PhNG2U8
RVwtWR2r4S0TxCu1aFeAShMdgCvvpdKHs0t6EvR8A2pc9OtzokbZvKCGi80MbqIND/Pm8gRFTt7h
4iVBcIUfZsXUqySNeeF7NAsNwNrpOV0vnz4LOXTLaZjjrVmgGrvz10KaSmX5yAgfNQrBtoA2tON6
BIapdH+uH82NzsoxvkvN9xc1NJftxohONaNO7tWz5smiA+/SdAJkdCKEsZuIoqB6i/WYgreVnFt1
ECyzupfy0F5bwlxtyx290vHKSDPM8v/7QOSwnxXIK75+0Elb6S/naNUZrff93fMtbhCRLb8FFZiY
+IZ9ieaashHtUyAj263965I1zmx/Os4RbTSeYfBDiESi62SUc56YI3Jcv7WqwzZ9bd/7Zo1J883o
oPdBP2NmjwUHaeciq/FxMYCUUAV1cPXMLiP5rAVn8Wo7RJPJePwtlHawcPe3YrkWh6Op0D5L6NEu
mQ7TRKrMYOzU32iT3KrCS+L31Q6JIiihB6y5aebsJrgDH5QPsBk6HHti/5jtfwK4VGJ+CMTKOwZh
QPnnI1x+FjL7msM4AZS//OV2RyXpHE2+mGcWz6ivLkt3eHSZbOBVHmuQsDHEr5ZTeohuGZlwVdIV
vFDRQbwYUOkJnK4uI43Be/NdA7O4fVe2Z5jpxgVc73FrFDSUW9t83KPKJYvWIbDarhGuhWqLze+b
MmEYKFRZL/S+QIufhhcea9l1R82R2demTUjzYI+r7nCn8HkmOL7ujWWOaFSk/e1ySq1hT4W7ih0J
WlccwdPlj/zAnWn22NychmcnzCB2KrjuObQoyIvWQCBVzjMvdcD9xWCmSvVmN84ctQHGrEeZt3nM
8m71WAdxkginHfd2nkDfbGeDyoPcpJZuAxJLdH3/aFp7Bc4VnYRxKZwi4AiUjL/eae7RBRsU+TLZ
V3f4SyAbW51j8KetqhZ4RrU219Wc/XO3OicWBVdq7JYdGVyChwKLO7A3vnzosgxeG8Srw6vcBOku
bEcenMqZrknwpbUjt6Jf0+Y4KSRZRcz5Ht1p2hMjHR/ebGJoJZ06HcS4ww/uF3ez0pcnf0/CDQ/d
j5T3sMzi6VZiXBWxS8Z7ciSUNxknDkwU+C2WEKAanRBtFEVMU5qLOqfps23yo8nQfx0xM5e1BNjh
ymWMy53pnTYe1T4o/295lvlrzRZKD84gDqMurh23mQCDnBMVG6qedwxt5o+Evrsb+VhiOO+Brphq
ZZs+2NRRYAkaJ5v7JMJ54Z3xeO2WwO4TqhXd+TI7P7Lc+xgIdjcdN45xjyJsDXKf1mvvVrPIIGv1
eXbjtGKnl/1/aGQEi2shQ93x3vA2AAdVaKp8UYfWJsuyLtTvEVxnYBBBG6ilUfO7woci/OsULQzX
BHPq56tRQUT0ddrM1YbyS5QkE4uzTxs5tEthVihoRcYwS81Gg/TqJSzBkLLfOfpcMYCXYyNwxSOp
xOLIL5hhqjQecOj18BCNGJgEM1T8u3nq90bGLcPFHsozfpNPwKU8/DST37zvBqcEnJBUey30ReJx
CPuyBxCIoZBi7cbiibiR3Fu3I9brwu8HMbAgOyqviv77nOBR+9EEJCwBTPh6OXmxXww47ghxebB6
rqby/Y3gc5dxuipaVVcKhxjCk+GagpT6jTrSdgFpIzykjN8VIutP/rKdKIospjSMEpk/eOHohrPs
3BNtM342ZsMS9WBfDGYHQacpBhED96v6J74yvzrQ5qT2t8KQGlLnISNhAqM2zEafj/0ZHeJ/c4kt
z1vr5Av+rR1eDQUfExmCvZJbcVpPXIy5tRIMGmxPRh2M1T+/LXb8PCx6/B/x6M15WmcZWWfJMRrp
Z/GR+V6duvK4s9CKHD1ACsKBez4eJGAubvl5AK4jStNmOVC9yurKhAuDj6lG/+zWDjkE2KdRTUxl
zk6IuuDvpgZN0LiN3GsZdfi7fIaXt12ZJfL3itctrYJTtW7rvkdZCFA6X2aYl3+rXl4su9Gia3/Y
nYkXpk8Fswkv3s0h+FwWqYZRhFcoshJCmwy0sagP84nkbj9r5CZ3zNs8HnU/V3I8uC7iGq1GxXlx
mCilXIm4HSDSQIV/suozSKevOzFf/NPE7Ib3BXAwWwivyAfxPBHNsNmaKUYiM3WU5781hD4SBhHR
Nb7Q5993+C6NSfaSuhNtDT+jFctGOUZh5qs13pCQmS+GCNWvlRRCZ/XRuCvrMdlq6/CSkEtDgwgm
h5us5u40kMyjSDWuzpXQj7w8hFNK6ul3HMuoZ8+ppw/IvGd/Y5/8k/nzV4rVYM1fZGi4G2IsZDgI
1ugpLQ73n6jZic44b2sajr6HP1AnI9XmutH+ZJP2QZ+jXDcQGodVv7Y2o0YFw9er1j93/PSo+T6X
FNPc8lDN2GjPZqKDnoVN8Xnm+bat+A8mDbzEjG0PaZYBZa2xdWAKg1rsIrthALzp+QeMunV2Gikw
Co+/Usw/6B4JlqDkq8pmuLf9XgPWlqfTpyF95KMQHKpVrmzcivTR5Jvz3Jl9w8CYnvTwNmwMnQoh
tMIUPhc1RpO+AAP5weRSneOYKzw+GXNz+W+qyAVftYT+kJXW3gnpJ5KCSX9r/UpFZh0T4KGTDzpx
IpeIocVArm0XIlXfRS7fWR3rYiy9NGzuTWeRKxISOtGKuiK2sEXMTTzrBOfp/nLJZtDrTvdFzXcc
HhEb4WvYP0WWbpqUDkCknywq6b+PTJ9yhkaiaTG42A+xaJ7/f4GCllsNVlEdM7048S4N9ZBY7GXM
O7GLpbE2QgVSIA+avFC3oksdMyePzPNSA0GkkfCfbDh1MtboB2kpAqQSpeAZAIS2EZrQLJ0yMcPG
wMMUzV6wNGbhzJESdoiaH98WnU6Bs7L1lZbyCbKsr2Rtaif+Z7LWQ+Wf7RtUeiywRVUwLcahhtMV
THk++pOi0POko9bmN0eHAUJKTiVCg8jaECswihHrGqAz/4IOAm+PlLhqcQvlKNBv6m9fgAyDrnWz
dejXYWETxNYDDhsg18tfpxcqjUuK7G2ykvSbiXONpRIEcUb+Mg/8MnZnl81+TmI2GohgJPkb482X
h1LKWWu/Inu12Xs6iMxG+sk8sO3TfUyQKO7xoo6vcKL7EJcjiyFQyyOCHwalL7CViB6FSXuOOWXC
2H9smSehqzj8uyx+Y+f6xXtKhfwnWns0u6K6gnFCeNc1vK2p0tveLxmf6OA/VFZ7blfOD/EtyQhS
HIYuLjDxbL2WpIZeqd0/5cffMEAZ2MvXrQwBrLE5i1HhawXqGawvFPxcwuNiIn8S2RVXLxvStdPV
jcjjNf2nu5qb3UwUagH9p4npY3HbrHTQDMmZoSS5M/MUuCd1yhtVeIpegs1OttEThWzcnKrjCldQ
/UT5Y6JrRIeKTlRaK3baPezu1rkysSI5Xw51sC5K+8G0NzYLqnsR1Ajjk5i4F1J4VThLTvZIN/7J
9nDnuZ4N3DSYrwFF296EtLb193CntYXZeIOhqPQCmre1B1wG9CiQRkp/JK71R+YjmH7HMmeTMzA6
JLvLqCbRugdqSJf8duKRLj1PUAf5jMZIchaG6G/z2LdhqLLv7EsS/OM7x5dqLssSeONgLVVFWVw3
SGxzS9Hy4edHusBHLimvdNYRc0y+XQlKt4NAlyG3L3dcXUTohNvxJnGGn2qd66z3arhwNwE3z6r7
9e2dGAmOi/LxydGvW62xWWMa3XRxXOKf4g5/EkXv3tv2sECZvCsbTX7HuKR3aEyyCNRbdQJ1Rsq5
LVltQZDHKRw1RR51oN7d1OLOJSsfmgRP0qoUnnxUM/WXMFZTAX2O0lgjSZvuzWuMz3hkkf/ZbFy9
qJrrbrsd1uY+134ei68LPkHTJB2sgFAv3r18BkPrcG5oFKN/ILMQSSC1D8fxPwzfDJ8wQSQEOVMr
dQb1CX76NFIIQilN37I+6OjKXv30Z0pBABx1Na/zycpH0mcQ04IMqZozRjexLzX5pcPYfAdbIrpH
PcS30GmtAA3235UA0lqKYSy16yiZFRFh9q658hn2wScKqmHKyNxqVXyWAqFnT1+/OEFivwAcY7LM
xpBwZKgirtMldPnyYS9BosA97qaHSQqTkuqyoSo6lFWc2Zjo95OFFvkWggJAd+cEPr4dgxb8LmTj
Kdn0AGwbEafyXM+TUMjTG2YiUyB1x25PmyKJXaOz+npsHEXjaJarRNORSVhVEAPwO1vosAn1EdU2
3V3zuTbCNFfbNYrvBJjPJLcY+p7A3dVHPTUNY65wIAJYD2pHbEHYbHCvPw97mXHrog87mVPbK/1y
3Qw5kPyXMikd/eSqqu8kexMHNIZNYEc54sPQzDeJJPijzKnCRiFbB5rZyrf8uc9FYo4p/z0vV62S
kmBKFIKoDNZO//f8Lfz7s28jtEHrXHycE7jasjYVjytv44xHsXSUsRy5HUbdhaSzYzTNxc0s0d5q
AO/Up0v0Ajp3M4xUsqBjQ5o9KJ6V3nuqb+hvRW9HU6AcFVSh13AW0xdBVCtMSAlRJgQBvlKx7VCh
rjpvhFTKmfE8tJeUfaAseyVpTM45LGQyeQXBOOvlFoEcNKAiZmrpYZpV4NwzqLrdPUUeR2Je0A2c
S90F9VTDENXfM8OM4770WYmqOyqzgtbpqywf0zKGD9z+1acFYDGXxapgfOkD/mbil/x05uB9aZtx
7yHUAyO6vYhuD7CyjF6v4T6qXcwsCREfTCYXil+l7EkvuWcsnpDEpFaWthPZBOYsq47Vm3bZ7vhA
ZGFq/kpMsUFETQjZB7B+rA3PpQWRLr2c/nWSzDsfFz1OZULRFugPUuRDycK/XguMGnB9iFlAhtZO
p1wks0L1oXITjtumvFnbDbRG6Fjia2P8smbdynfB646EO5UDu1cG5w5Ux9mkdoeZ0jyYhZDuyTlR
eBzrGMbHdpGRdjlwHP6C1shVkhTWS2FgfzofQQg94hcQ8+0p7eey9cygaV1j8fewBx3xr2h+zhGS
OT2Z7kGuXLPOzsG7wqU9/fkPd0vdYFJJdW0PunrWlcb0YSB00T8uJBK+KGKUOuUep4X+CIuyQVST
iub7U0ZJjS0/VElphoB4IOihQ0KOh2tCe1XevqjJJPQACTYanl5RNJgL5/sYUA2DUeNP54JSs7yO
+D36x9NmYrQwGBtwoSTIMEMk5EqMKpuaKI4F9wCuOaeEhIEFWy6QElU3YBQWuXlEO61cMpY0dkre
FTBZ21yLcoLDBK93acjIXLI94jA2Xi5KfWh3t11q/zOIM56pk++dPAlBob4rRcRa4Ks5LqyChp3D
qqV0jWoRULk27lVK/GJGaMfvhM6jOHU26ORb2wqxBVguUyHcF3v812I9094k6wId5NeVU1oBXG1o
nsf0GcopPCfxPTAfD+P8yNiJw5Nf9NZpWwgXapWfXAA7ltwqIrEfF6fzeqzdHNMgosm7c8Fc4OVu
6pFZiWw1oPVzL6wrtPU/8eVaHWWp4qETVOVlg1/tAMKzGYOy/hOgdjryA2ZtGBBtsyh6k8gfsDql
Uzealfa1igec+RCickbtg6fJXITPYMa47ElZoVzPCquuCSBEHMIwpWfVpyRWTSLCt4IwZjxzvo0Z
kAoqXUoZ+70PoAMTpQVSo/XND3wgBRbn8N4q9misr8uSh+1hi9DCkaF7MHImqUE+6B2fHMj7s9Im
pM/vb4zK+7l6FbrfIMxDR56Vh74KV+08PCPoikezanaX2LOIDzM0juOTWz1AAvUBHfHkbRExjwp/
JtzPwpKryfuSP/2Jo+0n1TthJK1yWiQp9IPPWsPlaiH+y9pZZ51s3yQAWfStFVstKqV7Lk/wZ8+9
j8vMaGWu/+ifMGhf7ngoyMWZwCyg44nENipSGrKh9ti2dxCIaPLuuWQDeYCDdgyIKDLkAKHglOKd
o4RcRUBWQIbyaHseTTs7cJM9Fp1bTBlNwJH6dSHE5aoaZ9KEkWFYOnkROFlPBFFeP2O1078eOA2f
HGHGRTlXQQra4o2RgXz6JOyW5VE1dSJsw0vUqznFXMeIa101gaisYY4UIQmHZpoxTKe3iz8f3pC4
5GmsSKRVYxeQnDYaEUW5K4XISJAmc377up+BnNetrVGHRpHxmM2VsSGoEhfDpnhXW0+ANH/xhSji
h3vGpx+8q+pG14Xs9tfZHktkVy1NPO/O63Fp7wJZLNxj9lDgsST7YDpOjEZSnWcmwcQaUkegB/kd
ai6cdzGjQ3KJ6d3rYB+Y9K7ABTTnPF0eLmM9W6JFGE3qwn0SFmoKgS2u0SzeLGxprhusADgFD5IX
GyFxMNTkOOdyZvYNEqoFLuPrOCOUfaNqWv1ygbcPDOp7jZHLWn8xkt5gBdeGl/cu5RE/c1Dte23h
Xzn46bFy3uYqDt53qWngJvpy+pCNOpZfdG4lTDq1bOBbIqdSI4LwRrC7J77ybT8OysennlKjIZ9Z
DAbMG+tZwJtEuXMMJWOexiCK0QSVJFcxFBg81S0PbPtJqaLxdYdvdRih5dYwVxs1YrLfon9EqcxR
cxdoj7HpvszG0EDSnU90vN38uM4yJcHUroO1iS5gb1cAk1hiMgXZ6ZEWw+MiJEfZzvarHh9CCf9d
mspWeKRcV0IljGRBDrGMUzvQaC8w7Y9liq72Z/jc/K8lSHW9Z3xQcbBFU/J7vk+Uz3KIxb9wJgW3
jFRo2ZT0mhGC6InhTTNhto/XH0/6gGJEOHsRaoEgLIXV2QLfA69lhw52k/H7C4IFkvWdxss9otX+
xSuFTfFyoW82PKZjb3FdDNG6paijBo0dgOPK0ihgqechGDGkPgiXhPOoVXGTTG7m8BufU28OpNTK
H+b1j0vKKSMaH5fN00FCrjESSMHWCz2427HgjHdcu2JbXcNZxhfao9uO7l8Q4jmcgcaFSLy/tLoo
HjUhIT8Urbd1wGdseR3h/Bwr3PfTSJFL02NmbYcgRQ6fnq/rGtklr8rPQ7iFObSd+aohj8TwYGvV
OqTmMXLzBH9yizcSHyMfaHy0qfkzJL6hBAWBdrRw37YL2dPnjARpPFiNZI24GEH+AaWRODN1E6Ec
TxBiMifBID8Nib2AEn22uoyncDlUPzxMxrzRWwbYAecp0M5U0FWQmasDgg7go9f6I5IowTV2EAKO
cCwqdCtxaDkLQTNzPH6XtpGd0GtPrGnetKKh+YuKGhA8anvZmfiY7jYstgDLbics1sc4/L2zN3RI
HfpFYLYFcQ7XVOBQsre2SxWkW4aNPOE0h2HiTVGdBu9b/lOsyv4JqOt9yILdF7N0AE02/LNdMsM8
YYK2MSoUb+Aq3BxY9IUU+QWXpFbvRQ06dowc0KRol9Kum8r8AFEoBtSzT4IzfYPNPxTbSbd5Wi90
Ht3WdimAjgOoU9LrH24j13KUK3L/+Pfp5jJrDmR71sSfKnbzd0u4B+ewqQmmgwNTCC3IiHy9bCUO
ndkO4cX2vD+VRnl801/+vli4HFSKaI5g196ogyJCba7PWefOkCdBkJdPza4xVOPOKLkvU2yFV/XI
vvS99v41W5bRwd9oi2ftdfHAiH8EBEVFEavvB3AwwcSiSO8MjxWRTfdNSL+VQ9dkMXfqFdOY0YuR
cPsxRbM//FBsyahFdjKR56xepaZweX2jpKQ5eMFkURLoY93wYX2A4LkQ241qWNtMzo29BvjzNmIZ
HfpSZm1wBW3zeJDMfC2woxyty6cZQ1Ol4NPpkteJEOlxaXEwBTbmibvqDdr9YlO+n7CUOY8/ZkYc
Kzhu/7M4RBmYf6HX8/QmwSWk9zev+BpxEEU4Z83vZH+i06xoPO0TqSOaqA7Q8QTXMwTYCHhpuo9J
cD+TaS6b7f1slCE0objrHxGzhnbCC4FKuNAu8nTeRt4QjgFw4u6LVjoVL1lZyBBWi5wfP8Fzfq35
r6KYvM9COBqJnIh52H2FO/QpJSm1rCpUOcdTpl1648OphuJsboJTikWi7f5uDxF65TmWEeX1p87u
LMTo0tQ77Y6C1keqcwsx2jgc1df85rGfSoFLkjOjTqANyFk5b+xH9Iu7PiSLutZgxrFit5plt7lq
ZBC7sL8/M2JwRfO1Hf/jZhbrHFllHI1NvZ5XUHU3bdaWL8Tn1SCcsD1Yq7WO0xXbUOFo+zgZ/PMp
mn3U4Y0kCQsPCjsULDQQ04nEYntOS3ViYWW28NwW5zrX05nUCeaoaZWiqqV25CMNs7ydHjIibKYa
6/1LEa7f1JFENlGGYkS0Hxh+HVzW3xylbjD0ZiUXUurCUClGmcVbi6QJivyrvq1q3MKYpqHyA4Dn
5s7PqSN5vL25/r29ZJksVkYGUJxaHpZ80+HZ+SkBzpQ9A4AtjTsDDo9A4u/+z3iAHkr6Fj7OyIFk
9dU0N/jDkr/viCvEg8aIuQ/ERDHYdBIZ7HEp6Ih+33cuTMZ/3IpUMjwxxDAHrlX6G/GtZb2uB0Rf
1mFKFG1vD6TuWBzJUfQwbtUSXufMtWFGQ2uzrGYxAxCr5N2B4SEIOcAicXc9uD/EszJNA8QGirXp
xaiSj3Ryc9hYq0SLtFoVTzUNIjZ0FJz3YcY/MgOz9REgXaPZ0n/BFV8tLkJYA+XoSMdqpGgmu1Le
JTNpwha352PRaDSIIk6Sm8wrk6jLNzZzAlGUe26z9PCz4U+PgonBy20wvk2AnXfCvHgfgeNY7QVI
CYpp7gSVfLzLXJmIXWlA7BEacSLHnk8gAUImXxXblVp0Vptm2BKC8EdMujLTrcl7QAxMXDErQ5vj
v8o3MN8D+bWI/YceLOHgZXm5PlT8sJ0+qQj/gEP0Aai6CHMbKEsS1lWHZbBwlgJ2FMOvYGjOy1RZ
QLoIiXkfvhGt0LXMVxo6VPRme9OqEENAGw3gfnFhEA5pwL0loMv8TndH6KjOpaDTlliH0NbzmdxS
XzSPQ3Artf2spAMjhokq/D4kvmH6dM1A62G4FM1I8nXPPkTFcVy9JG4R/ERCi23yNxr0N2I2c8mz
+gdJh0TDVMjRGOmvGWtDmMKjRir3bx+0ESRzZPbMfyeXwE169bL7U2P5YwQCH2eLhpbPYQI9r7Ku
WpATCEHWVnRwDbC6nYU1W4BIXBUIzJs8SlSkIXNcjPNA0dulRTY/KV3O3qHlMBRACGH6PQI8AsUZ
MhPWG6jIh35fBvrG1l8rpSxT1pT/jeBtp0udQ6AZ7CEEhu98Ezqlexnd8Sd+vTm8G1VlH2G3ig3u
fn/Jj1/axnYlz5q8G5J7IAf3kr01i+Dz3/DpTAM5HxifhcM8L4rGuzAKYaaAIsnSQZKP1OCBECnC
nyA8qqU1Gb/a+TSe1JAleyxbCco4rv4zkHciGaLbSzn0QP5il0jbGtvnnWcIR5tOjR950NcHt92C
21xIv6oEZV1V0T06dZakO8U07+iRVOBbobsklHq0/fz/AdPlMJ0riWVDSZVtjIS2M9r0l2nfKVJL
uR4G2/3L675hBdoUXhFQ0mxGK1Gl1JTgZgX6fHLg15qC5/DeLddw7QLFLaFRoBMiiEykR6Ob6Nty
kJhw15keH+zbRIosa18zhBTEM9Mp29Jg/zH5kCOpFGNfQDX6NSUaAMpGAgKDMMqPgSCHrFwbZW1g
SkxzzCeuiZdUN+FeAq/VEp/c65bpuBezu3v6JonWEKw32d9lASpZf6mswJhHXz1EcccvsPmapdkw
AMqUTVsVoCy4oUorbxIFZJcfPeGjF+Pi/mMZkUHg4i4u2Rk+CAM5e5o2NDDTt6MLVCKAYO2I9Dcr
hJCl8KUgEBNOoitJgXcL78Dh1cIt71DD9NZr2wpXOoCD6jwZ+zYnr90dmGzPTxXbpy7WC83Dat6x
JL/55Sx8byKSFLGhNZ2FODJpR6nGc4SkwXbeeehcjB1yXC+TjG+LVwDhj5eBgXkXE5aQzPJI5KXq
ry0b2q5k4NrPXnY+6AZ1gh0GAa5ohFUCdmBavSfQNf75e/xlFeDXzmpxsd7XNmJTnJ+W1/6Ovxm+
Oj28D1tebuHVEIzARLt98ffoiObdwexvwkr9cJ6BVtoEwfZXlMUoogryN6i4POwor4Hm5uwCA0Fh
pmF5O2R007bD9CO2Pux5bXuYYlFGH7HAbLnmsEBVGwKQBHvrDv9PbLJBXB4bts4eLq3QDXdjY0Ze
No58MCURRFOYgTPIUjIr/HhUybw4gKis6y7cCDhp7+quvbYvk1uKzFGdZiO8FbRkyodl3uIru14x
pDV/+32emvLBdRfxmf+7WDz5lseHxuUgkT+h1LriFYanHxeP5IbKkTn4SSmYrsGYRfJPZmNTUzYT
7aUoBlKY8COjQcFq1rRMk4WDAEgPJrDqvQXOLZhU7kghQI1nxDhZepfueco2UYidebsnnAP3y60Z
GwMSFtTbN+fEIKULSAQXi5gpbLXBOGM2cAEggaRgaQQ5qKzrUC98ZLr4MjS8qSy0U/6E7WW77WDd
/P89tJ0WRB58VZgAOK96lG88biEWpDieM0xPtd/Y2zQ/O4YeyxBBrrE+VydIBdaJWv8fjK11RkXL
VAt+5zseom++sU8UC3nq7qnVJR00u/Whp+NCAyvu2nZqs+75WvpeFQFU6evAs6OgsymxIDpSFIVL
mQX1RncDwAvUCSKEVsk2IOatBpjrejoCbgOEukjsDsUQGZ7NzFJboKBCQ+U2knNpQCF71gUvTA5C
iRnHzz+pEFurSqM82bphATtAIKpsOtiSZ3BYYAUXL51EoQdgTvCPusAd3xQJe6ElMFnxnWczguUL
Vc4lj1Ah49LWMYvLhSbOljIyFoltwy7yGJhWcRgI082BhkwU5HqUZzFi6opHKKxn+0MhMHg1iT9O
ar8dNHhPmyMKu5Y4HhhrJF3u/I395BurOsl/3y0bYMcgBqkFZTQWWOcovYiDxblrsJ3Xd9DPFmIw
FWEdfJdw5U3g7MSucsqN2lFG7ipDvpWDT/YMbSWFexGM9NKpb5+oDBqadt0STsvAs26r/ykXbzxY
tQVx4l6JEGvwHk4DZfrG9bglYwIJagUigIxijwQr3se8yWqw/xTnpApKPPkTNy3SmIsz2JfdryjP
asJRZXDQ/b7PsrW+7dBqPPtcyjFRQ9XlI0qQDst9HAs1P+EL3VxGFWPIQZp2nhC3HhigqZnihpav
zzm/nh253/1gn83vqLoybQ50P4HTtPIUbHwlP+tciziiRfD6lFwJxHxMZjYX2eh3oAFIU+6TCU1H
B9npQc9vM/O9fDo6X4MF5rCYVrswTK6qTA6Pt80+2SEmacUOZeEU5oHNdgOtbSncO5I2Gpd/y3sq
gUGgjM1l38lynlinCYDRURgobqs6Qjw7VdnKF76qvbumQP5uuN6Yfrsu1xX1DYTAN39ILehu44ic
mOZ5Dm8ryYRYA/x9ICCFI5wKn1OkEaoNr8KRnocEmlKh5xgELj5FS8YT7Ht/of8BVYUoHZOP8D61
kf5FXmMEf3TVGZ86TcUqs9g6mMv5BAbij5JqynY8/Y5dJCm9gLbuk3/3kid8PpdXeMfSP56a7SdC
UsACAOEjt0UAtTCScKp83OFfjk9eHg5WezCZDL5s/FX/qmjCCDHmrTrI/TpofIH3miyHy6xsNv8o
kiwez56bRu1RzwHAl7Y1xANdayO/tbF6p1kgKJ5mLfMawAGh68onyUEL2VRzKjBCcGWPrUmka2n7
albkGhhEGK4FeADt22sUp1cKTqK3LuANhZM8y/If/1NSB21SWAo0ICH8GwVuAvXMr+aixGsBBL5g
TUOpMKpJEChf7tJpbfe48P7l9ZuykOclTeMI08nZ3VCtsdZfmvjRKjwBeiNjtGN8mSENDrOLW+fy
I9avyPGze4N6kjldKsMunC2aJ8JkZpiWfPa6RVSeOy/oI8SrCPcD/ADhdGYN2GrJrp+JL95Qb0Kh
BcWswA0fL1SkkHgzxXXHwSVZDXBunYXhaLubIe85BBIDJh6D5AHLfVgR8zNQ5VEt1WM+sXgSG+1C
Yjarj8FIxqS7Uo72k/7a/51+AI7SEZrLZyT6PeUZP3hO4vvyugTYYcFkksXde1l5s1qW3MPR0L+A
503s0xz6qSGBe7HpBekW4B3NOf9fwODjsjQfgKIzz35SMQ32MbRAUO/A0qWmVehqn5IngNv1oRwp
4w71XA1uIdbrrq9E485utHS76IpxQYC+5OganM3vS9tmF91t1Gp9OkjVd4pKU2Lw+i9mK+vpRhQ4
LyOuvu0jw8dlWAmHK4MIzxEuSauhqpufK9E2Arg8kcjT7262AGzVbMxO8z9R+wsNsHvCApxVKckl
EANdwFOh0GLTFYoyIxcBt+iw4+TfJYZJR9N1I5GhGmVA4DX8x2tcvBqQuKRD8yzFeo2tWfU/YMBQ
Rxaex9oYU3SNWB84gfbtT4XgA0KtUEmLU7wgsjuMwh1/zM4FLrxYqaio95AD1ztLRsWIBOlZmQsT
rU+GhTc0j51xdEjggkZ4aV4ewM5kl0mivsmxlD55jIyGMs1SrViWZkXp+IRCPIZo859K+v0d1i3j
XbliqjqsmT16fanWPXkvg9svVGxStFKJmZd7w+6j75LNas6PgONNO75GlN4zkEO4nci1SfIyxwoB
XoZvJw4pZv56sboUNVJEqAW6fYVvwFKGgDi8tcIUzoDjttCqGUmJDuivSeZ/XlG5SVGH1GJGgRIv
QvozQame0FJ6o3i6NN/CrMeYeouh+uj7ZcwUSse77BsWoeWCRqFq5V6O/cTsSPD3p+nvPBpBslKM
QHVk/cZ0CAJ1GpdfKPPNco7wasaS+2EdY88nrPp/rTwvfJAa5kJBhKq1PkBrWmj2dgl9jHsC+I70
J7agtgtHbZaPLBOIVl+pTbXQFMAQvtbLaWX3W0AQJjeLhWHyUlt8cvu6M+FHcAfc2W5E/Pybbm8s
DDTt4OwmzHRNdr9ytTnxBKhbziOrxxgqWDzHvC0RUPpDOLg0YMpVb4G6QLe5SleJzJM7tRzJBdJ/
KtGRgoNzfb5RhbZfqhcjf+2H2CvOBnQBjXLMcCSocmz0v4jZJKSRZ9PLmVxhxlLajjmPdCnYGIYy
gdv4HSulnTapxSQRP4zJR2EsdVvGRLwmlN68LFVI9u6CD05UdGt9pt31gY6/KWNETnIteIeGXlC/
mMDgAYa+tVEfYRtQzItgUC5zRBtgqAYqVxZWA83ftCWA9l8XBIRMs2teLiCbqtPpQXJiHpcRjJGh
3rNvxi5/se/SLNG3KWt1mr21kiB9P2vYeA5GfP80/GyoiT4I1nU+9jHL1YZW53qjKhfb/lYpAnIl
28AfxtyqgbYW1a/yGV0SfTITZYFDigYj5JFty39HaxOyUuWOKqaLEaxFmOHkKoWlG8z0L/S94Avi
Ey4n+YfIb8obIaiPhaRd9klOAB0v8Q/Hck4pe4K7UmO3m67uhRRhpxJ3RU9njOL6V/8Oyj//d6WI
E+H1X3teo2kJKRIlkheh8KYc6lXh1yVkz6yl1R1wcLe6ankUVF+9KGQSycinmfPkpveI9gAPwR5S
kXdnTp7QTv35D4b+KvNzVjBr6k6l5GWvwoQQrS1ueavQqpHQMP0PfFVKfMHoAer5dKkO/YL/X5u1
SBpl8jOs+LFFSxqsX/cI1SR62MMU+AfgnPYTEkNoUQ9AuYaP6ywyL9pdQsXPr1fkLt6P5lKoRfvn
qEfHNMhP3ApnuDroSERvvUKYJnySfRkS5avvXVSG2vz7Bj2gkMJMPyo0qrD6LRdD+IFUgAPJnXNS
g/VpHPj8q081afeec5trMXBNQRvjcxPThBAhgEju68pEl3d//O+iQinefsW840uP+F5Nzx5i2Yaw
cHBKh1UaD6E+tg6utTanwuY827PS8HJa+awrXUoO5kMuKY0+A5iaeZjOnf0TIPJbPYk4CCwewaZ/
CoAFSu1HKpnbebRtbJ0b1K8W2fpvW0soO3hl1F19YGbBfm/jnH2KDfs6QjPqwtcdas1VGn4BjXva
GWErQoVcsl2QBzeVTI6y6VmObWJiZYAXoVlVOGEH3LnAW7BClNZ1EeyE8rpT0dN2U8isFnAL+s9N
HNXh9qx+r2pA2UAmDYvW0qwR/Y2YWMZsfeW9DIpOHV8Ntiaa5pKqfXhgL19g9PKtaJAIHLg6Qg7y
cl+4pDLYda1WKT3r9ZBcFm8wMbjvAAg2xdjLGfvo511WQHctLUbB3NH6VMCPcytAoKshWlNtjqAc
2xVqKTEnTIRdDSuC3GZMwMmjqWBORavQyd9MMIFEHORObknJObW9VKsFHULOHDwy19qJX+qYUOth
iHLgZtS67ZoirYhCKuCILxM7uQhc06DmV1FLJyoBk1auZvQPtwLxj+UGDIpatMMPxrZgwA2BuIZb
lfssz/UyDk38fqnecb53RR2lwiy+ZcNig4YsoJ/EIdcizhYdOsmPhjpWfNSVuMaAtCIziGFUm+58
kKjwgMYtgZkiDfVDa7nLb6sG90nr3ti4xhlN2Ry+HYjCiS76Y2qtulsC0XPHZjc9OJ0qQLsETlLB
FYq0Q+TUekljHYG87rzLIbZdvI4ndYJdHvMlYz5hnSFvOFx62qv+1nfaA2lSEEo2aDgC90mhwjqi
W+/0XBDQYxDyyeIrg00nyR8QAqQZ2HukMiHUWgALu5zpoXpV9T0Zp1wOQWH1WEog7ktsipeEMdvb
/NKIzj+h09CtEZJ1+3J45OWVHKrCgRG3A0niBZ5shhJ8oZe4riJ95EccS5RSr7d1BBeTEGXHS5TW
v2eNcsMFQ2dwENWAqExWZ/c0KiS3yjpv9ZOZ+wiDs5B3SFKsyY1dJ3vcd0aCnirZ2y1G9yhjqR6b
B1R5ojSmUXFZRn2OrEKCciPa9p5bU9BlQ5qQIa6pCIDYN5mbeTHTgcMmmqkoHWPixHyKRW+E9od5
3qH0KJSTvGHVot4zbZQNoqX7vebEskVrlUWi1cS6RhoHF7DLAtpAMoDcpakPK5g9E5XuHo8MyVbR
82hPLEvPtB6UItI/34yz1hHp6Os7esBRs/ujuWllivQrWT4L9qu+J6rH4dEa0bgop+htiWbyH09n
DeW0mPMUTVnLTz0PDCZhfPo+Oj6JFK10mINq+bWUXsSwLxMInVHZIGJf2VgHrNO4ttp/BhE8/2oe
nHmU39KcNUv3eYRoN820zaSfGqnAvu/hEt8vrpJA8d70sx/iTE7mMrYS615cFmIJtqvnrzV9cKX1
HkB11DeIJzOhY0xpAgRiwc4r9scj1dznFKdQZwQJUWGU92rKQ65U05eNPyEHvVdvgV8efc5D15IS
WpwJwRZoQQZiSSY/J8WiDME6QDP122AHSb+GjFhMPCJD20YNjBhTve6GGTVyisiMvkKtJpSzTcv8
APyg2n3pgLjLJJmPdJ0ukXdMPM6kZRfiIaRNt21q/eR/R4ibBy/g4HKSawYSXyihT8gstuhvvRnj
kg1Eyq4jkGecdlRBc2uqAtypVevLtLVGVQGo2RMf2qHLP5UBB8ARuemL/at0hOttDVm11LBy0MqE
54p9LJnFiE995X92NiqhWyOtXaUCy+oivUNFKIDLQGiK4edrtleXgzltC508ladJmMUNaqWyHa5a
+W0pSJiJBl+MUgBjklXmt20cZeaB1ddq4Tb73kLiUjuTTx0vZuEGofVLHewfpCXkf9bRAH9Ubv4E
fT0qmdyuImVVBHhZUBZJq4LARfCTkUOkwP/f73zt+9Vo4Fuw9xwtg4KjcGtWHKJnxDzxs9MeTMtp
9iTKlXxjXilonu4Gy/ayuzoMIAbH/YImRdCMEYpfp0ND0dp7dCnx72Argtm2qMjWm+B7DnAbzZ6v
XVDf63LF5fOwCPqykmw52EsUgzgRHDZ6jyc/qc5hXcC78yOYQtnYATYwW5GVGOAoOub0/mzmRZQZ
JH5fqqrdD4OHd9q+rtGK2PB5VggqDs9mODARX8DzzDbOjWlzYYZRqyM47WrSGISnOOsaD3jWYnMf
BO06s0HzgRHtxIgoGpvZP1T11xY8/c0Jd5uAAOugJwnYnWtxX965Uab3Krsi23VcNJoQ2Sy2G1m0
/a+Pmnc1ZhkOtiQj3stcvY2fhNphGu0Fj7uIvk9mCZUn0T3sbmI7PxPTaKuA6lin4Ob5eJdIkrGP
2EdZyOtIFm3p6JCKIyEysNCX+SBzZN3SBaEVbPhHwf+PINzcy2MRyn7j5UVXRmTsz1Pu2ypTlHbs
QYVvIzRBCqNbaJ7wL/Kkl0mttGeagEOdrzn5nE/aCrKwB+NpTH+Ye2/LA0/Q15RzMm+uvpztKLK2
RJDYTv7MAfnkgJBspROwICIAdUc9RDPgc5bhbVa6KqR2VzFkiZ9jF51LoQzivavBMIlrqNj2ZBOC
g8aQmZ28+TADw+F3KZWuVKF/LnhbStxccFKyWNEJiFpGSYRrQ9EqLiE5+yYUXXg8QmbAzWWBz77C
dWuWRNnEr5uOeT7A0cvHfQAo4HTBaaUNoxzHwN5BFU8v8exh1pHpZpzX9CIJjlOpLADnJd/sgWXM
RpkMqnvB65EHokq6GG6F0C5qZuX8eb0kzcXdeJ+SIORKznz3NjoSsJ9nowx/N2ERCBydcDMseISf
WybDtUlL7QXivHJq8YYxfzUvFeis2wNhWfsw6NWfzyhbAd3K8FUNBaOzXJHu2MXUMonBxtazuqAg
3i2Jnf4mawNPaH98aoyifGuvKNkFGPnUEcm0o+9J5KJ21XTCfkdvisxlcO5jQ/QG4QpebCgFJ4Zp
sog/dXGA9cw/7/z70znYMUDfzyYEzCMyVobPTHwgxkLUSaqHsliOpCJ7ImFEg+sB+byZ4f2pxcOf
6WE8IhsljVIM6QfQvq92f7oU97JEulepNi3jrZRUJnsBDKhzbNwUTwEapRii/Ka1iFPQa5RXpfRJ
RRQG66EtF0+tgJ9zE0il1LkhxVOMykA9awDs0kiTAsQwkbOk0q2GN6LvsrSjgqejIvpIjsRKSPiA
wkThv5aHwLPjSd96+TsHhqsQXGN8zLp3D16IApz12WMLr3LDdyakgtwGSGST5AzybU3+YkjclJKL
bYuSEX0WjGHOzCbDCai3nHFB6E6CY0/2b+WGJ2iGjFTnbLWhAnHcMsi4ABUEo4EBr19Kh1NvNL4d
oGJ3TeLdaCuBidLfEsbnRRDLOX+wENzhylQljh+UdRNoF/WkWtc1OQxzd8YvanTKo70hs/3Wd3cx
CsRrxA8ruUavQod7zw8FCNHLuiNo187XUfhjb2zZmeIEn7RmxTUcLBAtxhGEB1rpj0zIXHzgdHJP
HxWI8TH5IrmXISGBpAq8qfeZXNMPKnfQcMuthBEurFJI7tlGLV/qZayDPexZanTOK+aB/7KIGDoP
oWjEwpKvmzdnTXd6Br2cy1NFBtlzRWdsoNuNzS5NDR7RvQDt2ZlZb9lYlAaUz7hW1AgU7P7StxNU
UnZkzpVYjFEoEsfNL5IMAWCwhVCLqMnIQ6jirVUQlcwG+VNtLwmOX1DY5kA1GCliFOEdX/fnN46b
UBTL0z3zB7TS7P7vwj8m8uJmUkOdjPfLF9aML6PrN9ZvYMeCSa3VrhMBJBd5LgrygjdDukEK1Tti
TdhnQC6xkjxj3qaAAyp+LyHsoYkbQp6wPCTmLwfDF3fiaya5zUUQkfJ0KA2b4uvAC92SnvHlw+fl
QLRdbfMz3NRlKQpgJEddWKzdMM13vgp9PIBT6fk6tdo/6i8DuZ4T4ff5YJdyIFVFWFMqGauFaFcC
8PaInGxcR4XCC5y50LZYK3u+wpkclTzcpHz8BbMrB2dL+Za9qn/qsO2ljK6oehFxE03sfxgyngyE
w4rAFOpwJNWcDRtVSuoBomF97yxdMqHeXT54147nvzOu716Lto6I84pvd9wcvKFURrtnGvIoaJtz
1WRXn2QNt0d5w3SkubFExmRdt0Lfeh3bBx17wox3xhwFIruHRfCn3n/8FvU3ELXBONGcGfQacwoS
awcde8bGifG1EeGVogSwMSQt9YF/upUhvpMa3hyPsc9G8G90ClD7/Gg+LCvM3HMvqxHpMPYp3Vk2
icFD6oMOznUakwBzIP5t1PE6SULy/ZxBibuc5+AqiJwPeYPcc9D9JTDEF5PT9khbrkKllU2RhPmb
DE/eRw1NQhLnSzsacQVlnojjzNIYuOCqikqx2PGy5LC53/K9ubFBxboWYX43EUbXqAETZIctwXHB
1uCIwh2TJWdPQBRhH4y9tDfVeCbsRFJwcoFBz/mc4ylqinADcU5GAJ9K8vKAxmzPIul/5pIpMuY9
1GeXLZf6ChxRoE79kpPKOO2j+6cxkaRR8MesLtIeb4HhgNoE3abVK6HDG7lG/elYDS3UCdjsVSE9
p46cVrZS80rEHQMJRgSdNE9zLtdXlAZTBTtJ/CrxcCuNAihdirSdIr4vksHUf0BTa8V5pUeJ0hY6
CB1MNrTatQJCH2RyLD7MY+myo7QLy9yZZ8NcINUNBj28qDIsX3t6xMk9lLE32iJjIremMYMNCXNW
hB+0J+7E3Zgy1FRRX9A4KI57UTiaupDjFEELKFpOlAOpJRTMCJZBp7MNXClC1zSyXENeZV4kiKD7
W/J7rgUxiAZsp8NA11y9LNPUOj6So5h3qaKyoxFstou/ZVTauHwtREqwN9GU3w5njk2BHWxVGKpV
FT1EgIl/9axynrNfs/xbW2wIghwMscvZGEPT2qGjV9KOxSDDlBIsA5jR2c1BYcNpSSSFip8kIQ72
cRGOu9EtMUacfAqxWek8Torhs+IpfniuhuqJB1vTKMk1BudP+FQPxALJEsSaT9tAMJR4b8ykLpgM
MNX8Z34ohwXopp0/AnsTYGm6SRaQ6/QWOaedfBDL4JsyMocQ4Hf9WtKM4Mt1vX8GQbPFxoJs3YF0
gS3dCvAq8I4uAyTWrgvo1yMPG9asqb0MB06b8ucFCxspDEDF06m1f5sRalp5wd0XZ9PS9RYVpEl0
bXAHx91c/vgO0K90YtFmUp27sPYM6AWM9pm/2+k923deL3ytlTR7hCQ7u//hBVKtjCGTZ4fAVdWh
f0UVsgWqbohFzT8aiaUM0Ie4GM1wAnMuxJXFvz/QD3KKzMtr6DlOEpZJmUuUo3ZSJ78ImqCft1t1
rEzssOLNlS/4YxlSugrXbJifypeA+WduU+X4RVcQu0VHnd+fDn2dUbDQwSEcQX96Mr6tYs/478F3
4phiWPWsZ8ijqmH6wHKzJiU8ZJGOgKvUM+v67KVulFsdA1fKe9XgvD5ujldfABq25eWUXxT6Z0xX
MidlnFnMSHLfIaG9XLIFEgTd3iAuWIbmpzazDgjZDdWER5Z54iEss6kM4fkFuSdw+pItRwN2UQDi
34TOPQmAwAqf0j/qFTFhjrshBkD8gZ5+8U5Pued7Nkf3nJQP6GHFymfmgdaN4aVnnsItloIEEz2Z
k+auVA3Q3pFXGww820NwucGlO98W5Fsb/pPbhdgpWJ0+szmD6T1RHHel8clP+rNmu0cxyK2/8s9O
iyukFso1fQBITajKp2lCYwJjkgKe4vwPMV8qp0rmBuiGu3sFbp0im9ke3KmUrmePXUmeABx+v6lS
h3nIy7W+mck2gaI1KwCPHKpnrqWEP/hHl/UGRxsDsD99CxiDGhfMHY1avzGBA+rXAqC2SA8vrrM+
f/X05EgOO3KXHbYqh7nVQpFmG9xFZP+pv9d1iIp2AjOXe4UZMVal33CVVOUfDcn9PewsUc+Br5La
/iDRh4qmKZ4NWZkP+v8xwpRGOD/RttmJwPPY9zacRwLSzU9CM/HujIPakvjVP+WI/pftvgnoaQQO
QBMfw753cx/HUHbO+E1vUqCVgNgcrN38XYXADWA4F+B4atQbHE3Vp2TnIHtyrgrnQ/PSmUQO/OeX
8wKmDtrBU5mfExhw53EUawRC0F040J0gYiVIyaBUJAOY333O9VAuCzq7UGoE+fhBLh3Vp1SCiSuJ
cVEIlhz6QnmtqIvnbQl3YJpoaB8vOEZctsoCaN+DcvShUx4ciSq1kzSESvrBGzOlU6Fee1LTcAbB
e2STdTcZ5hgHI2P5MmtkcIvUPn7VdZGBYxuMTgjvZIvi6IQK+BxtCGmWEEu22UMnFfr3p+H5t1sZ
zd/TSEAtckwbOgx9w6KS5+wSd8MfLB0DlwZfEEhwm2q0Dgjrz1Ns3lRll/Lmr+nmrQbX52nisD25
s+XbMS7Ji/PIMmbjkCceqH5DRLc4FfC67xEa/xNHR1vsPA719aokqSJssTxd4UiifI+ul1oNF1HG
sXbBYVpxSBd752JmxTMo4h58anbY8K7igUEesNfIu8pSomEdHDnRdHPAZHT67fBYonvv9/Jokt3+
YdE0fvF7kGVdYmHEOw0ShyHyM8qDtL1/hcXJCztohHcRDQSmkOUYUCbLLkDFQBbWTuKveqN64Wgd
R0NdCJ+msnmpIO4uaK+0hh5QPzBK63nKGWis2vYkxrP90UgAQHDQX/rN/VIO2wFcrvpm3w6PjTo7
1KYJI6D8JH23Xftkn63iGTTOd5WgoUl11f0D2b4y2ydeuSlszN5L+Clg+cEXTGU1sWNAMnS2wRlV
qvoO2vWp1mHGNOYL/VZFRMzgUbkfa4M7Msb2UCbAFdxRWODwffEbn0DhAwu4qIBAZQJZ/s/0FPui
18VebVZz6DZJcC7B5fRN2pp7T5JuX9OQjX+gI7AOxVGUjbnj29VViUvgpuawqme1tD0tYLFegtX5
mPS7S/bnY7828vFtJGmPRyaJWJQ89Wh4T166uYwbb5VZ+6WyH+wdJjx1jJ5X/Oor2UpwUVF2Y1p8
0rRP3l5/LxxxPSmgCJbzmuJ4GmtNu6+WcihAZ0iAHX0wPbo59P9v3TuDLDGkMU4DDCIjdLWNzQA5
URxS59BajwWdHrQ4RXI+BCFTEpw6zUhwTmXVEhFHE3+Nwdc7UQlPHpvP7XVzrEV/s6BN1uS7xlVD
hkqG4pH9ZUGKbTxlMOicd5gHUuV/FGomwNL4xA/WKigl215QtEBhD1g+icut+zIKDKFBVoiW7GgN
P9udTRkhY1z4AaWo/lFGLQeim4UguZqRjPURz6Pk4CeYmTXqNi6rXRbtAOv9+Y0Mvti6+pGTQEpA
vyHoXAFLQD1efmjy0LUUfZlWKmsthdJ2wEFe98b+JkjscAWDwW9xjocOGPxBRrWj/WiJXlyNSexS
7krzvqdPJ0HQJ3ThTT4GWwu41aBw91HTyP1vUfqG98zUmJVvczn/GIOIBR9/mpA5ooEFz8gZLc3O
+BVgJp0mbfdUVF4WFfbIktmAo01frJr1ELSSZZVSwFXVw1M7LDrXgWPXbD8MRWHLfif21e2V2Rik
hNAteV3Nc2ePSHVnHuQXY0O/1qq7QHiNiGwSVJtM4m6SS0x9EHYfSKXXx+1pq8Uj/dBVd0OA9RG6
a+4ny6yjbhR2OcDO0C4/OtbrcrPaiqOd01U2piIlKMM4JLBQfuZKx+tcvVwoP4JLJe8M7z0r0ceK
K7HdXC4Ald4vguMz6YIIE2lczbksJkavNrdONCIOknF92ZvxUxCdw5LkC7Bo17SGCC2thNRqHHVd
XqAsS8aUnkgOteC8aUI6g6BJtsUHYXsl6IJZeTq7k/xlSFcRDj/xl7rjTYdjlVEo3blnRkOK07I1
FUJLAgCOCvCZH7Ju2aHhQnSGRXpbr3emOLfad5m1CawDs2NjWYPvc0jxsUNUPh+CL/1gxu7o13Sb
q+wUWY1yPS/MvXTyucRUJjg2He1NlKFa1nR2fCr9I3Eu0fGpXrMLNVV312S/Q6HyPB5uh+X7t2u1
u1NtwiQ+A2n6Rg9irhbyVCnm1EXayoELpwLaRFOc3lOh6lc35TqBwJIheXUj2rn1PZhL9kzRsaa4
kVUt8bgy5NdCSKbOAmF/HOgdhXGetK1KiNo8DcKiqj2gSfnqyNqfFbRW00iU/cFdXLbDFZk6Ab+i
4St3AtiF0sR6qoJzbM9jyx+4xpxiP0ARIKGWAaf6UlntaPowRbXIKfCkuZaWXRSc7Eb6EV6yCRP2
37kRzr96onbH/62cRHmkwTzrxE7PhyoTI7NGYnpxPYpqOhQrAx6XSpxYaIHh2jB06Mfex3JEH5Fe
Bwpm6QdAXM6s74a6iP1IpnqDYFw/xOMLpb0KeuSAOiX/Bipup8C4PG6UoW0Od5lFuhb4pOtEbRS0
P5fBbXs/u6V/SLMmXFtntvvU8IiwywKCzvISEjmQ+T/RYAx3787LPRjvHMAyScvwwZwIeqCMqubN
+jhD52x3ygZ+dYNMzVdx5KWT/6HU7GuSYEtmD7IWkFjfddLcy+SyOAJi46y35Cqea18AA4ejSIHt
H7V0e2HSbfj8avof6TLCMrTZJJFhqamDCJ48uTTXQ2LsNplcb9fEWYEMH63tzJtciplrndVrprq/
Ps3FJe+DnyB+LPQ8DCqhdiYBcfpKqj3LFOglnSx7BWlQxZmCzffyPAqqJrlkp8eWrOAJrHyzBev4
2oktmOj4A6VZiJmMUhS8P5p/hT8LIYI+s2mxbkqeLH1z+RZryJNPzqhAVMWjynwv8SMoAShubDJI
QNP4usIRHQXrT/o9Frs1JpZ7yn4BcP7Wg4hfNHR7Aq94vlLg1f9rdks4QvgUicABUPjSDHNIsMMG
9U5ms6RKjaZyZFVYrprvWXE8iQ+SGwR/YnPMjhicG6ziGJonfbP7bQ9T8WhhXB1i6vHyZraHlC5H
QfZoAO/HJLpZxRBlAlP51yhpxrDzNQvN1ppBM35559fIeNHW17STiTej79CVS3thlV4/LIRE2wEF
lSGiazjUjVqZvlQF4OOCkXwnId7pAtKcPcVl06q2WvNYZx+QoppfCRJlZckpQ2O7KpSHx/uKOXDx
bZ8Ev6kcBNIQVO/CAbnGHI5g3ctg7ltxO1eMO+pdPvcaz/4ucVQjzuNJhgeHVcP4CaKsPgt8VwYP
CgljbsnSIoJmbB4jZgG18xy+KAxmFu7V4quo7HtV1RXQGVSA7v0itcdX2tO4gc5+HC7oeUM4Ii3L
g6/hwF0bPdre/qmvcjgtuYXVYqEbeb4UuWCO06KOw1G6eN5KeX5GVOOUuqiQbU2q0f9K8cd54YAT
pVsJ9ObQ75952LLcxvKmmN5YqjO+plRD5iG1tIjRtCbTa2nkaIluspm/KrlLsEqoylL4X+9d1qes
dh9ySYISaNQS2LXeV2TbDFL+g0MByuWapVl89V7NJdmF7BluklBRfZvtrPwybUsUc+BGMwPHOlfM
KgTEEmecQ65E1t4vuS5yHD3pq+RI9CfOBUBISVbwEfBpSFFmxsiOpuhMy7HgLEe9JnLUux3yF6t1
FrmJFYiuVjkPGnGn72RLV77q3Rj+uzv1dF8d3HLSDf1jtTLa2/FjuIN6HEsaP0BVDhyKSsXEoyRD
IpCaxlYCVb9pkUchEExUSvgC0Io1pr7YvCKHcG8KnFBsHzrvGIP1dZ+C0QvCYfcDqENou6VjWfgT
6QASuqMr8tCQfsPh/PlYuKRFyLvk/cNx9fQm2W7TTPjTlx+PpP2zmITwlx4YipK/UNR0YN9SXAZI
1wnD1Fz0VGwWh9OGjenRYFNfX+461lmOTMXQxi35sbZqYg/8hdP/KKs9zHPfHx4FEeVzg10b3PYW
pWOxOFYlbRKpNK7LGaC0K1oswqa/Iuv+kl1duYYD8MOhlyY+EIuNTbEEy+1Q6wYWq6dko3G76Xmn
28Pg2I/U8sxzCpTBFpzFnI5sqRcV1M/MRPsp8RBRaSpORbML+OTPZf0kCMrYLhzHAZ50JE1gmwF7
hCsJC+hXEjnqFJbm+h4rpuFw/nmP8EGn4IM7bRcEMzeuBy0HYu1qM0PGmVd1hQuDXme2RsKi7BBR
nEhdzhUwHee2wGpkVic4gOllfbjpivuy+WI5KEJ0UtDl5tO95UMgh6XABZGZqmsCYO/CKoLKMIjk
bTbAshi8KNuZh3XncFULvcPVDvpG9xwbDW8+29MZvijSnLFw8oErT7yo09ZBQYUjbr7SQYPzb8ay
tkiqlRCdda3GdCaKMBmQcWyt7FihvD9JZVDhVH8Zsf8RKz4oviI+Rq0KCbrTNnem4tdqeW5zh/jI
Mxfh1AVBPGTj/BFohvAJ5gF1nlUv++OzRCnjxlDMOwUtrWiHF6nCdwXCYouEZqbZA7saiPVXlCOF
U4V2yuAI26CT7cXp6GtsgTkRquSl79SyfBW1/DxhLw4QwztOneOViDugism7hGHQWVJ9i2dSJ5Y0
tcqALy+niLxhItWRc6GM2ockcgBob1do2POzKAoGubxHK1yA2EKFtrIoau/zD+FeTdv9onrxjqgq
7hpn/qXAQow4JAiq7p+SvyYDtJ7WrrX03HNV5lkU3eu3biAWq0XZ9g2BVz1c0IisMApnFI4s+T02
AW9WPdinHqxQtLHifAOcbUiuvQk2XTSVQBMHFqSJ79eAAw+yMjZeJFxCpEL7yjtmnwpfBPj5vBTL
F6R0YCEML45tu0aT9utmk/LMv1zCpPbfNvc7qKg8BuYoBkF14VIZ0vaLoLf9wpS+zjJe0pi2K795
2RBSImajCtFEuKXnt9SMvCokpF3wLnazFK58voKVsUe50nVmJQUpJYdkMg4znSKm0Kl04nqskO47
fToKrtrwwapBEVfh8DJpwptjBA0tun3gcfxQvqfQTCNC9qFDEiwSC/3iB4PIMMcAwAeH0L2svcna
Hg/ae1+RNjr9E6q1Hdmrc4IWmMnZjiGkhqO3CZex7+evlnXB8EOVb4qN2bsyxTH957ijCZZaeC6p
O6pItbstKQh1oou1B/H1ThsB4WgBiiGj8zugM5bzoXpeAGBvLogkPlfolb/mCoQiNpb8x5XlPGlT
fBoqnnUcBwdlZ9NUGYW2HRolu5xB6ETcMr2FBexy8ARIn06PiGkv88doEtRqTdp/tyEeqestN36V
eKQ26QJXVIpLtzC40FzsiR9U7NHqamM4//K9tFGXenxGnuIOTehe1qPKe6eMWPs669ZVUKNkNe8u
sahvS69PhlKv8hO+Imqr3iTDFTe8BzU0G7wUID7eqwZ0XpLEQECvYHtph5U+dS7LjQJH2KGssjuq
LrjNaK/6jVTTouoz+w3UIAiaVaKLOd5GG6jH47pjer0BPlOgb1nk8MxP+SziNmPPcCXcYJlmMeYR
b6wgJHEgnFW8oGD++bSBoGJqm7HHf2T1KvQQyZsLevo6W+AlFmcAjVQKsMWMO/fxhy+/Aemc45I4
GxN1enaKj5kPlRASY1AQC0f1f/0NTdfVlSrVRDdgjp59QInfzc13Uuv0Gqd+HDvnxC4EBQXY/X8C
teW5FnwkvfCFSktsIIUfU8Ubca29BPCEz8SLkiuBsaDLPiSAM1OBOEZhdJ65Tm1eHqonQ6ly5K0d
R1oHtg5M9HBTX55FuPR15F6IsmJfIkgofh6bsC1TeNh2Febv6b2/KfQ24Xf9hLEzGnIb+yehy+ys
2gdQd6Rhm1W8vxPP57rW07wLlv0b77dK1bForV2Mdf7wvC4LLOJVr2ay4ruQGJnhUtTh5vg204Yc
+QTGIeote3e/t/J1tEyxCx1OwofYn4HuUeAuCUmXr0o/XinggyVSjedj5DHGaGeSgwvZZsnjJSYw
gPvhN29wVgvslEgGsr5O0sFzqJqpu+FH/W1a2qHJd2MBWi+4VgeMgXXRJYOYirWC2zwIwzXwHt9d
VHY2KyaXFuudqynUDgN+LxfmIJcP+1/wN15pkqmXLS1DxY+4EfH6opTDVjIvn16C7up6r2WDevbT
9D7Ola3DmjNP+TjhML1haSt/XaXLnUErLlKYVm71kbNwkuInq6Pu8rd5gju031RjyQqNeB/B8fZ2
kNqShLZHYxhkTlmj2KlvkVPn7OonTSIVLoidnrB+2y0EItStbDfiaYi/E6O4TZLXq6FwPBGnUJeu
cLMv4PI1vuWElFvI+K3RVPUB9h8NdoPBPWenteKYKGXH6P5U7Feh+/ylctAVvOCdRP3FWvMbB1Yt
0cpjAAy2y0+53wUfjIH5OinL5p62EbjIga3BZoVxGRLLxcePF+WMCjlsjgofl7ObXj+hc1jQAVie
UH7MRU0GtOBsbLLCNt1UBnEAv3/BRA6EJI9QfgFlbElJoiT76qaOpj6ZV3S8fI+lUcFtzJ/EElz6
e0ylksxVJvMS9JL/lgiBcZ/Jqn+RdYXQ0KkhQR+fpx9ytSlj1AgG15zODrHi4FGIh0l9bsTzpTMr
tnAwpoG31OLbLN4Q75Xt801BZDSKI14N2ZtRlTnPf1GSEDLQ6AiPZDfa3Xft4PDZN07SvIp03nj1
OwEbt0HfWdckgREsvm5WFMNg/IopieEbmFEh7VA/Rbf8nMb8oDDMnZkPHUjwbBzgXt4cvA2lyQSt
2E3AyA8fRca4IARNBUOjAs+j1A3ypL/cYfEtpZMUTbDExUj9x5LFU8j36m429+aUoCVVOLvLUksT
Va8ZWdtv4HgfiKtXH3UMfDJpbXND3rchvoD5HCCGKb7FlEaIU/YEALP7jVJfyqZcR25N8O6hPp+7
bAvtS33znhVrHrCB6wmCoU6JkYT5HHrHqoLPvz5ulNrNtJcz9MW6+YljiNrplQG262xHC4pQTZ+x
0elXA7GeK/zyRteQNlIdrQ0xQOm/SOlarHyLKZD7Xl7NFUQO/2TEknirno5iwiFiUuL3Fb9xIpvX
DM2v+zYUbfAaSU3elXGxHxU4/yAajc9NXC2Bh4ztQkcRRGr/wczpHSm//Max3VPfCXvQjtmQ/jAs
sCrdP/fC4qrYq/CoJaySaLdnUBGg17bY2ImBgjiwsPYdsB4IHL6uMo8MQ2gdHZ5f63T7w4Ip2k60
I28veNMsmDRb7ZFnLYXMN27wYLZgQB0vXrpi5Sz3+I0R1zW0kjV7LCyizWfGUM5zhEajI2l/V5n5
r48Nw598/v8jjFd/eZdWR+xEQ9/VjvfOP8rbYb0dvHalDYGFWECTWllt/HA1lGmNOt9G6Nj9sWn7
4/8QunBgBvwaLWjhqUU+amjIGp6dpv5wdVf1zZb4HF/6/5JhNU9cDJUdPaw4joB/yWOgrLvjxYiR
8MWyg4o8exVM2l1khCVuBziWsA+09ELirj6RXXeLbLSjLrYosx2TE4yY/EYfLjfsoBNONs/np9AK
1xu/yZmBaZJc2kUdPoOTpVQkBrLEYbKVtHcU86vsR09ULGEVB2apgVDnCUCygoHG4jfDjzQpXwDk
0YPb+ky3DfnyrKjHeXV7NAXNVDUBfemOYtKAN2DVmJfne+ASwVynd/pzmlzd+eQbqv1y1EyPQXUm
jZdzt/wuyn3vQE96PbdHTU6z9r1Tb/1Rg45fsYZy8c+17FvfyQXFJunzFSkOcmQcMGFoui48rfgt
b37a2qNrWo5RD4UOhn3r8h0scZdOwDSWNNsLmF+i8YfwY0+NBe/uc4TDcjJuSdK34MNQYPHapaNh
VVsAqHzWuo5AW1QTki7npZsiSBufC677DMaRLHK6BYghdrKxWXs5p/o5YvQEoaAHpDBFfUHWscCU
43HNlKET9pKfRtMpPOP1TVlkvspfHxZSwFS8fECkckq0K4PELUhFeMrPS1MjYqxviRZtr0enDCnE
l25YVvSVNjCVPrj2iCGIoCALu8kch6fKulPNJi3q5tx0t5CVeusSIGDgSMp0bXt4j1yLfsSRbf42
6EGRa/lyhZAwsLNL1E8TTEFMEbq8ayihg6VAf/d7RqSNLS2a+i5Ofxgvvbn4rV56ZKyUgkNNbKVS
4kicsgPkbUvvhzE2fW3v7T3IKHP+CfA5lIKDPFQ7lNZSIP7RIW0P2sf93iRqph92vuW4LIoTLIp9
kf7pQlcQGRL5ckHP8bwvJwaJ5grw2gvGvGCveohHUgOhIy8A8GQeaOV+BhgESK6Wa6ZmhOId7Pto
051PJXRiXdIpAYq+cLrRAkP3AHnALcYvem2Ndfsikjj0nkeLuA7QhqMgfxsAlMyEBuILdAfmO1ch
r6pc/ph47GSkXlGtejOxNldP57+y/exmV5N+TLgTjsRgY66nfRvisW6724gXSBVDTCa1IiEbSxo0
iTXgAtYoMJjDz2NP+TT01ZQmFv3xj1eH41VEvGu5sOUy6ZR/Z+6r5uZbS0ce3LDhmGcjCIFsDzSq
q+hoSRnkkTvP5GX9qNailFbGqRIZwRw52tbzch5T3IOShx0kaz4uJtDDPbzul21aDiegX0Kgj77s
y7fFqYf+Wfq1OQTRH2QIO6xSK2d7x92cX7w2L0GjT1O72OhzjowCBIIxJifJ/FEsPPEEBUi+uvaL
UFjbAsNGjKZVc/wsTXSjlWmpNlitZCT9REckLH2plaMNcfXGf4LucGTts4eakB9ZE67+c7KDDYlk
Tg5V0S3e6l4RXTA3rJXqoDY6G1Wgkrq801JkQceKYz3Vi2y6ktg/FfpgtIg9YWzZEA0hZtc+Lu73
YqJnHq/bjU5YHR6mr8jBYRLpZx0x7ils9l4bLONpe015kQlnOu11xqiFzn7AspkP5BfD55JQlUXt
Hgs+yC1+hHyvgmWJoXZyfNpy5dkNI9Tf3x9QaWx7W6KuOPvBtkaJbePgGP35prOQIfn76RneWE6P
vh2hZBZdAYK26L9E2RsKrMVgv/eIQxPQ4sEehQrOuTdJLiznFl//fxSiQQuhtpymujSKTcMo3B+j
zUFcGLI537Djg927xEbCEvWgxvoz7Npl7j9F3TEnK+8JWzxHswdQVIkexwXAmaccQrgm2epHBHKg
rSjiPuwCT3e5x8UaSuyfwUYdxZ/CfGyWl8CBQXmYAGrT92nILZVylaGuNChHqhUhSVqCd9OQyhxH
he1285jV8lWWTUvJJIDN90+PYuTmXQTjCMB9gnB8A0wfkSBbN+01D5zpumUVhUOeI//M5HsHuKO1
WElZEZgH1fKoQSwKCgW4cwDueLnEoruptyml/U0jVH8oThx/r3umCrH34bH1zhrB2rLmQ7SXdGjx
O3vWEd4exvUYnQd6VSbbQQRnAu8GnSjJl7kkn+ZU8+46Gi2OfsY6nMSuRs+h3C8JbrrnG41Z/LoG
sqCEPr58XCA5zwQWkL9aw9pcn5AqNrR6B0apcphZnmV/fbuEFjObvgbG5SM1NqkbaDxApLaMLQmz
H/Ajq4OstUICF4FF3fTmNHd8jYkTp0MzXh0D1FkGiQdOjQJKtO0OkiOYv/+9PqkxTe+0ikxbFTFo
hFmSF7W3VD5/i1Bz4xCKsK5euJzys924ZG9kycSxx9f8e9UfLlLr86uw0aWY2E+DiN+Gpjmb+ILk
a7AmJwUj8PqVGfL0V97NX1y1hdSEkBoUHOmloLOThM/1KgAVLsJEG3TX24nGQHwRG7H/uUI6i6of
pfNxJwGgFK7+XDxVoCMUwfmKZPdAKJuR+nXnlqRxAeKCfIZn2I0cAL2G+MUl/7q9PwJWJrX9bwUx
7NoLyqrZFgJ22+m4axzwGFb+KMJdfc8VH2hfwjpOznosB2AJYKe0cHcbIYnK2ZfRlvmnNDIdBmVH
jiFnTPNs4U+T7GbQ3WVXOn18uZac5ywhQvcLO4/z6qxRwIgu5O44XbhPwjSm00BG+YQWrp2wueqV
V2Fhe081T5uu5+Dqj7jErtnROS/KVoFfGP23YPKo8jKidOi76JOo7XXGB8Y+CUFZO+k45FAeePBX
kmWu5WZvnPwsAueHGxi92lCf/BMhKrhv6jjUOVvKYjzHgEqN/CUdINYU/87TSlo01grA9YnfBdPb
QxZHJM6yGn2hEqyv+XjvXDo02O9X7MkC6RwSKveTZf4q7MBEViuqwPPgf7HDm+8zcQXUhgkWbxm0
7kL9Ls/x2JP7/FJz2P6HzBhXEWUyAZ7ZLJnkYCOOTQP1KbtsKraNB0oVOWIKWvueQaIKLtNSQGIR
a51c3SEEDDQUVAbJIfrSlsqZ70v+mWg67Epv4l+BUYmUFYNZm5M3sWU8/XDiH7cQSLeCJ4TY5d9j
16M0+/kpfAuyypsKz+R7/R/leeh6fvXEBazmaVwx4A+AmAM5ycx9cw8UuCQb0v4Yjg8G/JkEr8pa
rvVI+Fewka0tsSVzkrHv5CNlPI7tIJKnaRH8mHhlOqn0z40umr0dnNrrKMmom0hYhRkgvyR/qkp5
q0Q7gFmFRR1WY1i5ue98Cv1ktrh0y0zFqKGOfZGIbrbKKwCKxAju6pVtlZyOsgK/LUXQ5gW80zkA
FmRUgDXXAok/hjhmgf+smCxGEb4xukyIGS532oA7iF7lUrqoGEfUsCHFzQzbgmBmhJ8x0UagfVO+
alVTfHPCuY5P/s06vXhek+cad1IzKlKlPXXyY8Af+pVe1XoZJmOof6n9kJvklj5OmX3JmsgC5UVe
8Nrvad6J6IF+zxHSR4OH0PZJ6nGY/24pV/8c5IPbRDe1KHS4uEwEykyLTf1OW2GFCbitQucr8Q3U
2m7KZY9DaE1xtm2XjrY9OCD+cpfO2zd6EuD6lj2jYqVWOJ6i1sYiywTBY27ORR5mUSfeXNc9c7u4
5hg0Bv/2zST2OjxTa2QxnyYYwXhqkcF8G2YYjYN4eTU26LzwzVqV0E2xOhQ6yGNt9aE7QCE9WGYd
8YpdkyG6hUxQKdtIO3xS6Z6xX5s2K3ixU6DsEnHe6LEpYcsqMDLMr4JQrvXsQ+ggfCwmOs+9gX96
H/CKVPO5DE2nqq3lR+KZeY05aj0oexcLI/Dr++TnuXGuPd/18NQRIwTMMpP1caQIMFbCvC1UqbmG
gNUsKBiGC8BvCtbLvDNDhBZMHHiPuXmyDnpDiPlZXAuszB6RmGLEIPEFHq8//cGi8Ajp+EkNDR8D
bGBaKvqjuH50YfGEQQ159L1f20yxsg/jy9M56XcfSmqEcDhxwivY+Rbhu8JWbMqctGR3d2/Y+ZZe
fVoui5kqjq31z3TmX/24IIt4kVIC3LpEp5EgbmBH14+JsCqe+khcRSbcQaCbCjC/HMnBCxvlJ9Go
wpQxhn6ZSRMoWIkCmc+PLsn0VSFPwqhDBjPdVN9ESSe8r+nHg8nFzEk8WXWY6gqOcs7e+CNrvRxK
YhEpB9qyWc4o6pWV+TYgSwILWnqhnz07XBty2ClEBgl9JmT8Ea1DIYzRg0yzxz0vwEpEYRUC+HUq
BZtADksCDXdLSPZ3pR7nJgGtC2w3/q0zk6l4frMbxfMfc0KU8kkRKGNtXaU/0NuIDc3PZZIUHumV
kazP8Xb6z4yYcuPo4mAptEyuPiZM9JI4sdXj1zHvCCjz7Ng2qz/EjzE/IUAZ6uzbo62wFaCZW7SB
sNZHfpmOgHjn6YJPhxGvWbkOGNnqFIwKKsUyjI9bePlHV7k3KeW9/x6RVETkxMqIqEL+r9UReUDg
+E+G5qK2jwMevix/pTne9bSWbJLk8Gk12avmLLKWyv6XJ4REzvIUP6+kiAx2WImpDFNPwueuwWkh
TgYs/liqCEU/Pobk+d6870qzg3X+CF4g45zjhN8rMTgfFVRmShJFDOQYfwVKXxiUvE4tcbA0ioDl
ehtUd1vh5XTlpjWh1nFe80+YDu91Kt1PorN1RZP7M+1S/TuDc52GxZKGnR9WID7mfunp6uve5D4d
Xc2111uMEg0oipS3coEUbVyc83sHZhGAOCWkX/n+OMwI65L+LWPAeIMRmEEPAR97FGIjf1ksVOei
jrVV/BN6At43Gn/e+SAwDM0HnxZkokx0+f3JOSAxnuESBDtRN2jrS9KnBcJUvpG+AjiGILucH4jS
M7Y0TBIGJlEfVyYpYhnmh0RfKj2lWOwe8YbjYwbHsTasTQi4LFP50yyP7Mf/dGepeFe9Z803XJh0
t7zArrr7GWB8aCHs1Xky8FvDNJO9Gb/HFpKDOCz0Jf04aoImeGqVZNbrBVGhkt0Bl2/VD6oaaSq4
6zqxEy3iH0e3/U9eeUnfWrlWXee9/Ge8smftzTDCPbcDfxlPe6Qe1FRJHeX8tqUsKDV+qk2PeWcZ
5+HEm3e+tPfQlpCI9oT63dJD9bdonRma4kymrcvAqkLWmwvke5v58vLbRk9oZeU2d7ALiyhXg4Fb
NYCBsgtFz23TKZEFIEn0Ga7+4yy+8S+AO5ux0ysqtAtsMfE0HMjuVdsKEWFAuGo+Lym+cGh/2HsK
Wt1HgJUQLpaOPBjZoxlEgaggC6pu4kJeqhcUKdgynC0hSJQOUqL6gGyJ5ikJS/lRTvqxGPHkJqzZ
o6EZtI12BRAj0SCNKPoC3TYC0HeBBiB/KMoW7R2s81fvXIvWwkr2O7xlGf3GKEH7ru5VabsA8ZXe
h8UFKcIrC1lRYWa6cG+dBY+sH3gSyb/jGcb0hqasmSesz4xc22YBqUbR07wo72k6G/VzM+yPkyyN
XQByTy+tc+nF8UEboSgQyQI/xV4ouKGEzZCIHQWcJFvWuge/cfYxmFd88+I/DvfVqfHfrQv8uwqK
dzIaCCuQQ9garZmSBi8c67Twfl/mKX76LirDhWV8TVwzKPoy7b+kgEcVAFmr0/37j68EhGqtpYx/
lK4Tujm+f/WLvOSe8pXKu/nOuYW8dIc6SZuNN7FD0o1FR9H3pgAaYF/i0e03725/ZglkUuHgOyEf
C5X556V91a7HXYEDPQ9c8qPc0xIuO3E8OA/qN85jH7lHVKNLzbAU6Nt6uTGvpK4brgezB7JY2pSi
DkenuG+nbdTvflT2bZ7XtA0ZV+5MeZm8uVWFlqAeOKHYEVs4NQPN1ZMMd70WC3dFfxj8n0xxHlYI
pyNfxbAI9sDTNt0cCtJgDqqjRL/GcmZ0Sp2SDJa0mZ8JHNMgLnL60yiAK5RLeQbJrDZMuZECY1p/
+e6dXDiIbWgy/Pr12OwoVzNhSI+cZXiQ8DyvDyfkLaQEPecMu2CkjP5DPrpSXuTOf5CXchJj54Vq
jvvwnb8rAV7DXtz3e8Dsmejpxi9Z0p609MicsyQuYR4JzqOWsPtvZjL5cE1bKpRUGkrAE7Wc9vwi
oBBy3WlisAkfgIQFe28es1kP/D9fAiE5i0lA8IkXF+gkGfRibDDjUJNX96X0wSK1e0T7xnABrifQ
bqESqZ1JaWUhfeQks3FxHFfJil19jR1yGIyFPXTM7DhGy/BncIVnmiwNwiue2fglFUmAvFJV/GS9
Plg/Nb5tYjOrtw2het4whQs5/TODB+hAArd5v0bxwt/qLGmb+OpZw2TbTd0Etdwxzg5FRXjihopP
inf+SZefmzXgggF/r6bEoUoLhftm2T4C6KFF1ggoFYeNsTM4DmCQ3Y/7BU2Zz8s6KHAW6onDF24V
luIJHrfVOgzYVD+T83yzFdH3zFdyPSfjr0icvchzWrKZ/DbNv74NtlZI5f4j3SZNaOdbFtPFN7PA
lqijOQ9GyOqjglwS3s5O8f9FJTjo4yYY/8lFsox1FTOrL4j2sRZRCZovfJbmXUEAoeLw/xGMSzDW
Px2XgtDD4tIWSMv7nvSOWvgUWsqnq5JyzJCEXu2Wj2tfCBMN4Ot1uiLZql82VVQK0+pHCpVUC2rx
+56aRE37nqQTJygxmzAezTiFPM02Vit05Q8XrSEKiq8gvyEHPTJI7MgVoYR3nl6Y1dgWuSHlzXtx
wskTWlPsyX355o/1q+kVOKAcOIJxMArtxUI3/3mWzozmDlpVGN2/cCJRvNOyzL/onqqTlO9vS7gZ
su6qCs2K0dIhhmOfgS65Gt4tb3AVS8hSqUIZ5TUYfP9UtP/XETLKAV1eTJRkmUAE2Bzy5lIcvo5L
cxlOx76BfagMwnhfE6C+xQ5GG0Cu62qPiPeFVHg/tioLpL8hQwOrw0vG29/i+Clle9qPiVzbUZlK
92xLgqvjIQVasB6nyCFZNp8GDmtwotvY718aAwM6a/ZuDiu5wxafeMk/oO1LlwLr5ix4X0VppOiH
A58BIv8YtEgpOpRBJjYFar6BW7/oNMWSwOqdEDsqsGpCfU/Y53kz5FgbHOQ6kX8oN1gkzWWR6rzo
7a4MVZ/AptrMvvpltPUChlzRQ83jL0UkNKcHt294ncEy80r9JMgfsSVuuosY/+DU4y4InXrHzNsB
FWIfiMIlLOKtfsQQClKLv7/7W1ubzPPtX1oo4KL/wXgLrZpwqeTy3aUqrXrOXOwWjtvAS6vMSEq5
eIHNki12zp5VDqqp/CNONtqAmweJx5N7D8oGkZ2uYaCXzFwLv/e9AaDdptH2IsQ8c0EsRrmWEeHj
7igGeQblAu50McJp+pIrE/rM7LlZ1MrsEAoue8QuWrWoyetjhpkKS9GMnB5ixPqoTfZOsDBX8+9m
UaguXF1cYZNqOf/bXb20y4q5sL5HJmcJeLtHB1a+DGZuXaGBoLCbdo/clnh/Mgkth8e+Dt2DsZbB
obJmoZ6H3TNLJpqXtWK4RUoZe872ZiLIQRd1LCdKhlDHBGb0mUAjzd2SG7kWmyfP1pAWlyGm474O
xsurm5HaC+eNsufKkEZskppzIYCOYKv1cXHzyL93YXW/13TXbdS8jcvOHeoCRDDZSQstldCPb/9m
NjOLXdSNI1+vHgiVuhOODnE8KFgkj0YqK22jFbRSCL1lIGMUuvWLzhsQymUjwvYNW2XSL4fclvkK
osjUMtKCGkJBXQq3FscuA+cWJ/9Nf80mh1QrUe24QElvObCeKt6wK8K/uVaGDr5JjhBNPm3qCraq
6RrqP+T5yfLhA7vsIhqapwzyKulv6z0L+ykqYBRHdHlTII38X1dnY58hNmgkQUkXkaq5BAIlkDzx
WSlT9nphuK32fxZkoD7pxt066GsRCZKMkJ25zz5TwbuImZPLQ/6YY/Xe68aVDbCPxDgJAyPKX/Ww
ZUpQM+DIWjuJty+ekWcyLOCxGZagu1onYmGUiPWRZ2PCGNCaYMc3spunFw5Tee8QGZjZn2iwIHkU
2UoCC83vW7GYKCbBiYq+25m5YLpsD77BJyxY9UIp0vUPvNOY1iYdVqd6sZMEA3mATUjDQ1LeoINx
iSdCxyDRJR1Zd7cdYkomgmUMPWj21xPJoYY3w4+pB187U7uSgMEBVDfm0wObCngTYPhn8lsQf6hY
TEWo9Mgn05uTK+fm4MVqhJ9vZUDHfgr3aeOMdHUqEBDveVnJlnWJMJ5GMObZG242P5Xr5o37KA64
/Dx02CdNoJ8DVjCG+x3mJhC26knb6bgChZ/PCavYQWgldp4l0V6sx8+CB+xpJXk693eV5C7zmfUe
IAm9DlMo0iNSxWvjZ3mq0AWAt0lWR51s6w9I/yfwWUI9Wonx23+VXbPfEk7MMUsDrYtkqHMA2kz2
7WRHBPOUdW+jWl3rliC303oOJJgisLaf9nSQJcS1XohInqy1Xnz8ej6oMgRfVOqaLQLTWRaqJ3Wy
HuXLrlJMWeJFFI8P2ooqC2ikNzbINc+NHL3thsbwjuL4ZkVnMJ+s8/Ebd6Ws6zrFjC/vKbwE5Qsw
9l4qRb2mB9NTKMB65IRe7OeMZnq8TSKMQNJunTqsbmN+SMfnxGgKrnNcEqQ+FEGMHV+3Hrug+Hlu
ZjNfVZzRpQgSTzaUeoCAd6AjUD7T86WkJZpgjWDZTNO7jgBFJkMahXqvBfhEBmin8FIlWNUnw9/M
7mCMO10rPp+6rYmwhRGgtw9QIYJiu4OQa9r0uzjBqHarZv0Afc69syHDOPFDetsbB1F5Duza1BZ3
aSHJutmPGtqbM2NFuVSPgvquCk1yvgrZ0wibe78W18OwABFzLYtQp3xJM5Hv2cIlNLCvYf9NoA+d
f3yklRlVV+o+wOabxTOgJ0i+xsUUy3hGGZ6elurjiBNvpZp0FvqKvHYrt02gLlZHwLYQZ222JQCD
VsOC++At4YonR7LQX1SH0xlxydgTyEvlKV8AxI+lheiIJF7DJFjerpVkKH5qhyxrFpiKJOccIroz
ppQbXtfmAo/ckrMSBWot2SbIXiqqXktrvwovBdMTzJb20HSOmEHEyB6GtMVDxUwvWtXd9ArAj5D7
cLuYerfgq9FBmwznb4lC1N2pAOWynB7t7BBaKfrlTxjQv01bcLoptBOif1HXcY+odsnJ37rylHzy
UubJguHsipR1F2QeYGixkdf9i48CrqIABF8duyQK7yFQR6WVtn8Zz2BqJg71yo1uAV7TGsHNpsT8
8ed40HETCR6evPBp/JP4MQlpZfxg1q5JtMq5CjKVRQaAWi5ZsEpw25yBWLKtiGVJDiK8ZzXpurHW
bM4P606m7cDk2qXUE4muaAVhudUpGRJMIS71bdb+oOgFpR1GU0f2aJklInI/Fw6O0+3/SJAZ+QWN
z3d2yLALDu9rdQtxY7PdL2J8L++FlT9IhqB+KNLBYP0TYdBKrFbHTlkEs46JoybVNOYSfCSIeKMM
Z5C/tHTKzIlKH5yku/9YoptYaZeecLGeBE8w0y2uqQQMyFVuxyQpl7hDF37PSsK4ctLLYL+PSYhz
xnPLa1nkR4vTUi2LKFDU6nAPM8TL8Vcf1CRaTmoDtTCGIMGAF90dhj8g/AflKw3lHuOTK17EywYg
xapdmneROaS4VWM2GHkpQYKo1tu2Xbm2fj+OjRCUyITjlnoBNC+JOCTnFZWOjJF48oErU+KShUm4
QdQAgqNVNKHqiJJI4WhhCpgfAOiWB3yLLnCH/ViS4jyr71Sp6onQILIbqoisviCbCWBlcetXJmrv
RarqcAb46+AAyu0DObg6Z76qcSHWCf1xA95rzOiNaHExWKxnPEi+gnbukxV1/SPUnLTXlasOUGtV
2v6NxJC1ng8GK5snKHAx2o8f4ARpx6z2oYAqsdSrEVQzmCVFD2+t0juWlVV/l3Q5/7dFCjjlTwdk
oV7N0n5Z0JAsMCA8E+WM5Q6iJ6ULFCsyHTLu67u2yc4mHjfEeVrkQw48uZAsF5SCB/z8SI8lbrHO
Nr3Qs/PUvH/8bijeB6EN8iMxmbvuxLkDsZoxSnMwoBrnS1sN7Jv9dWRI/e8v03TfSrmFm8E0VrAY
WjfCetoVr2VVqNFvvkZxkDfObP0T3GH2/avyCNgQy0LgFAw97g7C1Y393vztY1NHyDPPGZ+boQQB
i2nApQ+zpozi34qGSzI7svvBMr1qUWtA4YUaHef8GzoMBMVlXV0RpWURxsKQ9kUGDC6gkxNKNSfJ
wxfvSwcEMUgvysyjAa+ng7YA0ASE9hS/jR/odP8kv/0EQsclcDL4XQkEEQgcsNYZiJwAkv/GKli8
awpKdeGF9Y97TcIKPRhzEjjtIEVJa/g1tmZnv+LQ9W+GaFZa7kKGDt6kIFrGSGCBTFnxPWEP9f/0
u4R/OZSUyT1Eu5LdaLjwSVZj4lcDUpmTuAI+8GtduPGnHp5UiKYbnpsMENDWXXfLf69Dzyd42L4Z
g/6xa7uwuciI0aSbFxOQ6+k4gdVrGRGkUtfissv7Lmz6kTMAy8rqeO3Qb1di9h0ShS+TwWW2HodN
Nj+0GaILliCl6G3crtkg9n8GgCPif62PcON793M3KO4awR8OU7K5sRYzloxy1iAdn43yRswJXh+i
ncs39iuBuXIjoyNCVcKCmkHUPDFOn75cfoN23u5ofgcwBD4z/icJI/OQk9mG/7NWWUneg8YLpIdd
tDv/HU0FRI7NnfxFittHq6AoZIaRzRvKLdvXNQBvLoOruDqIZEe39TB4/++xiyW6S91LCtl1I/oZ
5gDAmataRyW1KP+D+TImi/7A7sF1+nAhv6qYluJKb5hlcfwyczWToU3pVE6gnlyLrCOAU6JXc61N
sZiz+cRVzVbEsKx/qPnxXrG5dyE6OtIJLv38qrTtGlj/7lQ41n9JQHbNGdTKqCCRHiGe8kBB7Go+
ynOtbbVgagNI3NZ6DIuKljAiVKX0KMYauRW/lLrubnPF2FENXAHVjxj+cf24lbx6mqH4UPNmOW6e
GIq8XTC9LsITXXUgcCY0COTWD8bS4Y9uI6FJYD6t+j6umsslTXR9CtOQ6xZQwbccwgR9w74CpWNn
3Av4fwbgJmkAM7X+BgARIZf5oruPjVCqgyMrGczDLlxelenk4JUg5yPPsm8UP9mJzyz+csWpAFie
NY5wtF+53eRV6qDT50q5XU1eC3/dDsHX3Frfzu7rsxdqy+QCSjs2AaTCKFZ6h/d+yYkvmLWA8yon
cdXA0Vo/Y5lCZg7aIhtcQx0H29ePRz/OxDhAIbe38z19Ryihe0YYzxtm5R9qB+w2fM8AXDzQkNEy
lnUCS6EKvUARBuoCZBrlSQuBc2dfPey36kIbXahpsGX33+5ZF/FA8qq7BdX5+s+sThU4nruWKGHp
5XIo3or7Sdha2m5MINT51S7wXSY11TNJyCsgIGU30XldqS1bV8J0UZA7JFDxmhpa66tABTPAuyl1
yoMpy0Zj65HkhmQf8SCSgHNSOsCoMNEGVDOxcX4NwEwi0ZUkS5nBySkxNwH4M3f1ktb2HcELCAxC
1JOkWf6UbnItt53fSwF8GB7fCB41Nnad2cKQgMl0ehciU/AUsxNyCVUqWfk8k3TkadDHA3nFFYMT
OeDvyH5cfoaaU0Tcya0l6Q76l1T1Oj/a8KKvx7E6Zd7Y33sL6Dxe9gqQzReT4VD8mCpX3swF1QAo
cf7Ng0EnvYd8+c2RulcXxtbYoea+YC4sdA37VkifCdrEx+J2GHtQzjPELIOvyq3dj5k/9ZdwEd7V
s2kH+SyrVZmECHDmliT1kVv0GtB5L1qlfEbfpaCQP7y8L0HaE0jQZWwTzghGY0VCvWCiwrg05SQw
gT87In9CPoFWlR/PEt8nfDslFJLMqPlolupgytxbonYobHnGkynir9NmNgPIk5mN0LBKFL9Ph3rx
youo9GL2ecD5K9f3YCogsqu417bSwpSDJVumJBS/aGwDTuVtLGJTTJY9W9cdBVlPH2qc7tt5/6n4
TGCV/MZWcot0pDnzYmZc7gCpNdan9IIXZXaUQ6rrNOEjFJ4MZZbUrc4ujJ482jGrNzQf8At4PbTx
WMv4ODy4UXTyGO+4FTZAlnUWrIH+ZxWD8KDH5b6IvW1Z4D0q1Epy/CQXG55LVROqITEGXXKSeaiv
F85xkIkdrdjY/9CAiKdD4T+gxhSbQ0uGANP/F8uQXNG8aUgdvahUUUxXdiHjnO1UAn+GzgFSZzNX
kbhr30KtD9pCDubrgUPku3V++7LhavumqsUngbT5GNxZVTyg6gI93GII+CGFn/FKqzqxyyP4rHq7
7Go+r1AS59osqrzC2TobnNLrz9RGsYQLqVk5IKQ78MNDazrkcInYoVc2InNxEOhjax2sCb5T7uIG
8UVGszKnRmIVQyrv1s9aqyg0g/3AOT2thzlrMxtZr6Ruf5eY4SeZWzI5xUjudlZ6GNfQJHswZpPY
osV+KZxo3WDzFSm0ko61Tcy5yTErw46Uh8k7eylTAkn23asRNGHfzQBayWFIq27Jv7uSrNfCCoub
AQX0CEn2lnjSWMd7bqLt1PiGHVDfWR0m9LHCap1pfB3qlqJfSN+McNk44grZRHvUjiJI1pcJsNyX
VZ86uyl9QnIbmaiDisOSIcEvF4h3mx1BpJnm/ELJLbEfZcjSTT58Gc/p1rIr9d/UFA30gVNmFKT5
qknczHaFGaKYL65QL3f5VCAuIkDC5GqbVv+LByhKBFOIY/SzEDV1/N5OI7UtPX3v4gOZ2EqS8mvT
3EnCwN/eX88bbWozmBSTpMqbTs2uuhsdhFLt3974WLs3JLxyHqRz1RKYOLZjN7s5UC2wU5sYsesu
9yvE/6Ijh/SAdKVxRrv7eFkniEkC6EQeVUilvastNUDfrtEwHTJvqY6UF3/uvc7xdju+TGPDwMke
i3rwCEHdjuyTgZuhEKZdu7Vq4hEmiVtQ9oJ7IhTTAJL89gYaDX5PgHuvzxOjoENb6rYqUEqHICtD
+EKD75i3Zb+/WgqVAtBTA7PoBbyUFCzti5iHs+uET6rGhN85PZsEZFQjYooyqjTuDd+C7czifTRF
Jjfry8bTFn3+gmc33OiQOf/Z48eFTEliwF82djT27oybwzJ3Js4DIol2K1iF9tG+agXcDiv2tvqa
0CbBF1i0w7rEednyA+e0cNgtkxHh5RmlpufqS+v+d3i5rSudu2RIQ5qDIF4iuSSpJzPM/w0gqxeP
qIJjgL+DLhyM/RUZK8PIiTbrbxnleHNf9AuCvzlhYGPNsU66T4LLhpPHdQNRaWq+2d14LXzspLgb
P2qNHVpyMpNJ3kbCyf89ZItBxO6EEs4lqbjwFOEdrDddjw9Fhv8RA+wGlkEWRIEIlv6mjpDl8Hw/
QWl3QuD5Rj+5i6gk31BOnDeYV2SaHDLFe78BaGV3iM7n6fDYXKbC6hU4fNRtjhAF3bNWaS9JxkDP
xZpumXFmhj3InQkNy7pcuFrowJDymB97MvBsGVb0Sx342svX5L1dZpewA8/hhlJKAnO2uBH5Syi2
ibMnn/G24vhWoMPSyWwzmjmB/G5XwM0xVRKOKBYY5kjOuri39yjxossW4w1FHannDFy+ZBTQIaUz
F+qyYVQWQ8ndjc5SXcjYdqiFIsreuFDindeQzPoT20tMHEQ1Z+0lbrzWQyWWlZ4axOXrV2TecbFV
1i3dDGRWp+M1TTuRQvBUWVlAR9vSMVBOXLoanZ0ejNFr7LdFkGQzuhsyBNQjFj1+uj4mvKqDQglc
y1dHUalMupxlkkFdXGVjKbWYs2arOWPGx2B168vBhfcih1+hMebWpsSBrLNFhAIjIK/5DcKx/6hn
0B4FMEf444PzyipR1Jt64/Fqp4v3SP6tXi51WaB/JUCVd2NUxTqFs1ONYXPlExgViHKfVwv5Fes/
u/AH4PiMHrsFXHNsos/vEGUbAmBVJncKQc6egH3Nh339w2iwbN+0kCAbPp+qSU97NqeoW86SccLn
T8FMIxKOrxXIlZHkUIP70Z1SJBtp81Di3lpvJO4MXWUO3vRPncwKzkJ9Upn/IV/Ta3Fw3MEFt/ae
w4/R6o/1Y1ooNtGdpcAJwrp1FTjB/c7jAaruTQFgPdA+wRBI9yIe67bnGZpZ+Tc+YK4m6R1WqdDc
2bQQzb5sP70ZhCtHmL0VfL4PlsK9OyOWv7EJKwbgKFvMQ4+RbI5zQgs/qTfmjlYzx6yV7mFJgwfJ
SmCdCW8ANdDa8f6bbQoVPLH7ZnAXDBeiw8Z9+6Kl6HwYbQi3fL9HRwa8F353LFjeOnnHmGsG9rIm
qAGcZ89id8cbo1j7ToVD0KFyCL5E15e6rv301maFMiUcjhlKsJwXMka2SHXcb/NC5BLog9Za7Vbt
NoN2WAhO8hbv7l2n7TKY1xvxWhtnwqQuA1WEfeJdfILQuacgqmlDvfVBErQYoOqxHZO1hE2K0oW1
VJXZf1i2oYFilPkS0z1ucwAlPLg3TUUQKBkqC8LVkDxXcDqnQ4oyVhrIMXxjYuEj5P+Wu+uRNiVf
K/CKlJ0Qosl9tnhoalHKtymGrDvpo40iBbZ5DSmrIxQ61ts6feGQCbHObdD/9JsrAaxideq0n0pp
rTEt6sz7nZLUrgWOsNCt6nM8uqB80Q/zWf+uxkePbvuot4sMsVPgvSnM/iJ0Vw6HUTUtEuOSFBk+
PYXk75y/0SWkvGHczd1WSDvr2lP/9H8JNGeLDJW+i5lx9uwpZHA83tPE5Mn3q8BI8g30xTn/+tGV
q2RAhNjRGTcJVgz/TMgRIpK8ZM7iHHdTeFhAqJ29aXqt3eUDwC6FIKs3enkEPHbbt8axm4Bg3r9l
+f0OapYEud9d3ELAYADlNr2vwJCuVT3p1z8FLWbcytRxWh93dRFzsCIJy5Kz+G/P1OmY5sKdeN/p
omNHmbCkkv6coNL/vUnRn1MAObTQse+v82sz1tOVCVZlwmLd6Jf/8Geme2PoTj2mJxZ1erc/LNvU
YUP6zLCG9IoNWO84ZtAPnySVC1GuW8G9+Z0azmQYqCdZR6lBRzGT1ZVyC823YwCRROOoulIz2RtY
YJCshLF/e2vkN/b/82HKTnLhTdO1ff2bnLvwM6gd9TSbyCA9PNIbsLfRb+M+Su7ZR5ZM8WNR6xt+
YCFwINRSmIgydIjtIYthrgp8Jmd/AFupsPPGjG0I1VBc1tAn1YE8VB7l5QZDbTWyig77qVIxYNY1
5llPzWnxNQRntDCaH/Pu7XWKxD/a7TMC4xOgKOyaj9hcWVTKqAfGLVILmzO5wktoONdTuCPVV9t0
B2F8g8zeYVPEqWNOdW8vZR1IZMn/GajTUrEuwR4GOUt6dD9DHiKb12oXDr+4H+lKq1kZOc2J9ICy
KX0fveSIQP6blpbyzayVwMWa0k8AlG1C92cyLCkEx9mdRB3V8wpANcse/p4WFldDuXF4pN+bylKj
whoag9EhPGaVADGrin3HR2M3zVDxRwPrSoNMX6WIM9hdE8XPI//k97JhjC4AGxdPDvbePRXp7Pvg
ciiolkIrChrC3Xku6gAZXutd5W0iAJ2Zlr0x/ILcvF2zG5Rrfq+QoIkeZXqBrR/XtXVUGbSmz5Np
hbqd4OmlCz+tXQwfh1bu8LBpLuMnEPc5WBs8LftMV0HjkmE99Z2mEpZUEL8UWOVvcpOvi7x4Hub2
jYUckpna6FiRi+sMV1AIn5HF+EehSW5F6a9QZQ3CRAfyOSXao4rd6s9biRxsV8ttWVW0MZvRwSWG
tASZko48GiF4Du/LnxmMRcubCSfDWOwSC1ymfjH7jF3So5TqNKEnL/YGt8FxxsaedPRiht3f1MVE
wUP5L0B4NlK1GzTTxPDcjKZQAHsrb1ghzHtbbGm7k+sKf3BVoz19RNl03Tv90QJ9/3WfN8+qo89s
QU9oLcBTJNxzxoK2xqHtnPHHzHO6plozv8K5aE09T1MIRdMj50Wsh4UvTT8SO8wNEc0GQMfsCf2N
RxlzXyuAJ4aDslRCyzUsNqSf+L2GeZl7XYo6HhHfSKC0Y7knOzewdgnXKwokabb25mXNLJQsiaUv
uA6ukxBzRtw7TkMWGGuavB8gCBwyt5WQ4pnIloArWN/waNtOL2C+2hwCgyaFvkdawmFpoKulyMX9
1jnVCR0zbjNryr4PzoLiyI0dOkH98J4L44bnIdjUk/C/RM6K4ZscI1jrG0pqxXLOQS+4P8f+Qnqb
QP+lIynaByeArfQN9WWlAuDC/jQDs/EdvwJqB9skVgosK7SQTrxjaiQevPCu26LI6U7/enPtzHQl
yVURDB4L467WuDaF4TxuV6WADrPc8tQxucFL/pi2cxqNUEzLQVT1km6Q8YjsBTC0jXNWinTdnQ21
IEEW8ZS5ILDVHYHebqrJIYQ4VqhR8EQVkB32AMvyyTvD59KJuY6QM4C4EA2orrRw1AaHH6e58swq
nx8OKYSTswFcVvLmgnSxCNdt61KtXSvzW6+GHa6lF6tlJ5+Xlv2mkVX2weI4Pg3PhC4G/c+t21Od
ehJRO53HXSuCkrFk0DfxvZ92/NzPvXrB9MEuI+ciItHKmFbxuCoqC0/WcDWbZfOyKKs3I6AXSi9E
Y/18atVTzgbzaTgYahjxkx5wv/zMSeH8AdHaqa60+ZtKg7189lLoIXX32T4tT1TK4t2er5KrRhkl
pZoWfIqtsyu/e4kdg/+yIOkCsuUBnLwbwVqfIxUHviou4R7cfhdioMIEVzygzPPhmWiRADfI55Y5
RdHwdP0D8oNUtPDHMzj90IZKyPQUl26Wu2iDy8iqflW80yreLtmTSl2mJaagS5zE5OWaF68YXV4T
XKxL3rIuEfhNtYHfe2y5vR9QTMbVH3ZE6ydWTxSsvrqO4O/0dM5SeOTx7dXIXidVBr3emhNT6dwd
e83cVJD5bjFMUZ5QGQ1xeSM/6T715Ncd2ZROR7+rWawVzWige/29jva3jqhKp07WylLg0eIOMKsj
L25TZn0TFWfQaanjgda7YXwWrJ0c2m+ExQFe+OaIBYzMlyQJm/9dr0uEU9KfYT6w41IsH+Xun3Eb
JNEGmqhVLTuEkQ8PGkOLhcvnqBdDG4iIYI8YVeqHiDm/5Qt54iUpwZhOufSYLdynZR4ffGfv2T8b
1QyGJs1wdXGyfsyRtlmsi8BbJ0jBeNp50X3udkBT8RpWKeEnPpahc7C3N6KELHJODSkkJ9feGXVz
e6LjbjDlV3srnMoyPaT6zRvuBSkSTAgZwbrSSoEOvgU5MPgDu8sYxhRoBWq4lXbN3HWkcxizfoil
fUesu1QdxZioiVhaGxMXlOA9T9IX283iV3g51RVS6uyFJ+kac2X/kv/jEDsHuPlt3lwm+oFIV6iX
BkyNT5Yyvr/60zKGB1IMEJsv/fmEd9pbf0Tf8WHVWIg1caNfW43xMn+Xgcr+jxDJ/0np5fnS6uKV
oAzBTd6vSnbtEaOeEvJEcixM6cOXVmSh3TkIspxASOZ/zCGci1vRWOh3vD5vDg5nq9do8mt67H65
vmZ6imrClP+xc3Z9XNg4XrtnFLgu+OMDL7esyAcuefdWKX3q5OtGuNcj2hxT+rAPPjBEpcQ+/QwQ
J5NAq33Kczgvajlc4AeY/0iOUCh4vu1QKTo2rArXo1gytQnB8sMCOEB3QTe4R8wi/nxUlu6bpaMe
94Al943F9kczgLF42y7OduaTGpJ6xxy9ZP822gmlVwDjO5OvryP3nHw+wGzqXJW/11GW75oTBLh/
PNFMI7VSneWafg9+TqB7pWN/otq0Nq6dTrzQgB0sZeea4dv7db01/uSvlWR2WwNYM+VcXJTKD2BD
OYpan5Qrn+I1n6vmrDfTXq9qd+tEw6uqlpOgwu4nAea7hFIsifhQcX4kCukx8eC8tOD2Tw5bDR4P
I6AD55hcS4IibaLXbVjL1BEZ0Pefm0wURbLuIDwdd54J1tTbc36JEzpWeBKsbfZWULUTe2d10syd
iR3auyBqnhi4fOck2xzd+KmyFL0s/GcnAA+7ucd4WcQ37b498k+Exn08Oa8dOYG1ZiX6Yl7jGbAB
f4ZsUCMjm7A52bT0T+u/kLUHz3ANfUQs6DYqGfw3Vk2ZIx/lsJNfS07DXUozRFotaL05aPeLZ4Qb
MM8uO35W4Umv6rES0T9vr5u3cRjE0jMGgIYT972PAe+pqEK9KO2Q5hsOKy6yG8b0zY4ucrZKg6+y
MJa6yWYbpVCFER+fZL5zrdI8Hn99rxKbs2jQUxVAV2l0Ed2vIto+zAJb7HVSKuiLSh0WRZhzH/G1
eKU2UQe8J3YLGbsZRUx42sRr67CwOxNeVgJQSETOpUYHFCPd77fFHAsGHc430MmyYacmWeXy3Z6o
tAhqzuQpL6RH7Uf3h6A6QHF548eem9MSrY72EnGB38vuIo3fc+52zYOoKfsx2TSU5yx2hXLK2/89
fT32Ro2zlzuOJpnhU44jYWp2uGiy0IIjvhM1SG6X+oB+dBX0UQS5dTrQIxrhsRCgN9VaxFqwmWUS
9uAGVPKO4+gQsbinnpy+kdYn+ucYm+abrsOW+0kJlWv1yoi4hqqGk/fC+uLImZTzDUWouvYfAJQR
EIO0Rl0AO202UPTJ6ESzzgySxPdC0QmBG9YLxq22I82bnWB6b5T7tYoylW/sW0pkEdGkSuA9p/va
HG+xbYujoBgcN1+6m+fdHeW1HK05PFCV/bkDMgNNr4j6JczZCgjzXz/JV4o9L/9vuXkkNSiaeU2y
zMZtzxk+7It5rCKTW5Qti8jG/RXM8XwvDToHD7n2TiVUtJrZhJEYoJXRD4X1d4mwgSqt6I46Nz6J
oifz+qPlLWL89XQMDCng15ftKxzQM8zDiWoLqwtNuQf/vWwjbbwZmD7qFveYy0smAMKK9b6ve4MB
LDicg3ClIMghTib6HiX7mfIUCU/rQR9yEnmjwQnJVoCSWdVqHiNXRo5C3kyHctj2/5weLF95y8ug
sVvHDG2mDQbXmR5p3KfeipLM8XFjEDqbB7t508Mbr/SRZOBdl4Y/HRUGUAZmvIB2rS0LmPgBspvQ
VEI0tkZkJDlXe8boZ0MtBlzacmwbP4OH2WMxOiygx1yVs9GaiuIbAsS/M+myIKyFNEzaCEgXSIcp
rajymCUSWGY53tqxMncO4lZnKTgGqP8gZR7QlWfS7pSKGlA8WSIkSU/PZe1GfAdRuCDZypK/b4Zs
XhWSoP2slcTGxutvUG3KIENJeefUGlff5XjAq3mNzgcih7XgTqcNtdkdJkIbJgG9u+2Kg4IVASMt
b4FMeNSJKcgkUXOrUqlhbKvw1dUYF4CUoJ55ZxTQzNdwbeaFmr2mxreZs6GV+n0K4rK3DGkC2k1k
9Z2z6Jzreqy/UlpjGe5vUaMguOmdwPgq9KvvUjJSjewcoeLrZXCxcdb6jnKK7NJKhd4Zw7NtA0RT
hUTHKEDyXKgUt+pmQGu7+AwOMRfIPk3LkULWs6xrrBXirvZCHyefg/mBPQWh4p47FCRJGaUBxa6V
ICykOY2wNY14hSsOoKnRS79NEc4tZ3noFN1uZgQY54UkdKathjDLIRQSPchQZhJZJNozhy1Rk8dY
VXFxcotIE1tYS/wchPUN+KWA32oclUTURtplJDGf3LYBWyxtZ22UZiZ9ATB8v0OGjuGJYWtiksAc
mWHGwNaMidXwivU6MhxK6fEbX05i+xgNn694HRbPIVAK8zN6SWnZG1ymg6goMWTlQCBEkd3BbbVu
kI7r6L2az2SA5x451cEGQ2hMICx5sUQefYCTRbBgPeFfvtm0YrQcMu9kes1o215lfdtAzdbwIpRZ
UxoGQNRI7bA5UP0/KrjUfS9Ih5QQnuXMMwWkRVbRAXZd0tistdlsvHPLzkPVUWt41hkzIh2K0X2t
tN85JVOTIftMnyzPXDZQqlAp4Gj1ljBC46lxGkvQj5Pzmk6kQyv0mJQwKy3boRaGp4Wp6D4laBUj
5c8/KgxnRQ2TIaEpkqPmWJQGYUf/d0nnCDO6H4Cvu1+aTaveynCpdRW251ipK66l/I/xM6JJOfxx
5SJYab1ED7uHQfVK2SsiEW7E1Z0hIUE09D0PfVOu7NbmjhIVQMEvOHBYLAfGSHOJESxptvtK/fJ2
GFKQ8ytotBP5px8sG1oI+Eu4GW1pilAQUlw4PzNvdggXtpHc1PsMkfR/RWrHjTeDU8UO2vTZ5Z/r
WuzkdXUwS7s2XbHEBNIbj6vvR4inkakmkFeE/z3+X0jK/J2lYu8Dg+5uvoEIdbPpbICNo7LBhIs6
lDbPzikok2HRKM4JvCHDDryrC2ygkmunHlG9Kxn1iUbJ3imiD/LxVJ9hp/7V3T5IOTm//IrrFyrR
Zernbrw9lkqCCGgAjKXqGkQr/UzDfp4jJmzOjCE7/xmWXbHX2yT9JGRVTLdkPbMHy4Cd2N0gXznd
eeCrNq4hqltb7rRi3CQUeBLzidKuSi3iLTJy9sBiKUxxu3xHksd3+xI+GPUhdWJg9/BTdddidtXo
BLb4hO0qdA0huW6p8DSwQWa1+iIU9L7EaoKEacHMTr2ilTkzMwm/v62Lnto4keO6EE3KnypozNmU
UPaMHKp9eBHfMMhlHhI2BGwvD21+1CGQG9Zn2iTaP88QkMGnX9fOS2ZRwtwFC9wG/5oo+6l3jbPP
+l5lth19H52Ip2fQ8b21tNx4zOuzBrQMp1IVzGxGK3QiV8gHK4UKG/KUm35znh8FHfu9u+mfrOP/
Gx4YzecOX0QCjhfeRCv+3LN+KuV1s7cjQzOdI9EXZ5bp5hLfkJ7q1iYdNhPAivGBqVzpeZlraT9Q
kWiTUDQ2KfZj6KdEaMF5UDeniOwhc/6GEJjKwlBzJAq4tTqtyBFclORgovFD+ofAIATqy6PW9H3o
2YWtctO9yUA4Tmf/1sHk6R5n88kI9uVxQn0X061x/dusBcBnkydFfTHf5Smz5fHy1wZcxrlNxf8L
sjm0EswV23KmQGcdFZqHwnQJnEa1lLel1H5TVlibYcqHrTaPcGh+JWDRvuV2d9LldDtHv0YMGaRB
yepHzcUfHXW4lxFIIYqLLdCzSNBe4IbDYTIExrvXF52C1JYJ3KebHZEERHnOR1EigpQGNhrZcPv2
5Kjlqk7sUnLjF5KPKm9O4kePzqDECWHsWsl3fCsaIBpZTfKnRJ5+QUBQthentUgMNDX4HQon2dzy
kYnyJ30uhPoBIx/fz+0PKAhEvDMUqxFTVWGZD2NDtfObwr+7EqXgy4/dlHy3aaPpIMSUDcymVG57
88aWdIhiPS1pPicPS3zTRNiQN3F+VCdtgAnBVNHNxqSYDRqP4ZywEL9OvGmLguxb5TzmhFdG9Wdt
v7VEhgeSVZr1CPflRm0zYsY6TGEZFfRDULsdUjToybFmjuO5LJznQRUd4kb1rk+nyNicz00chwAQ
zHllNpikQzWSOF3r3snugCCpMjaB1ewPt9bou89UJolwMLWvtvqODzUo+RgUYnxUMhR99pvJFlhf
p7NEa3TBFTEjHNZ1+VP+pFWMFmWPt6ekVqq63BimoJi7uk0v5JfUC01I1dRDxfmhdskGMjPDWI/Q
vjILU4HAukqiuFccrpEILh/dblQ4RsSTIVQQf4tga5qmsv/l1ZB9x+7DZuu66155xn4FL7htATbU
iygGwg7An3ZGGZj7E6YP5YZTCV8fHoU4ggFLUZNY92ERN6dvxrELCmWJWLyzvrUIcrpUrazEuxas
rp52/W4t0HGy9o/gfzt/xjOFDoGktBCh707xBZAjlkMDphgKjRNewPazfCuP1u/Tnm42z4uxSwNo
W3F21XdpaAvuY0SId7Ssvlcp2CE5/X7QlGidzPbIBEeOsRn0Qgug3DK0Is3WkidyS8IPZasHJpN7
fRIy5gt0MDX6IVd3QdTUIqxo1Cu63d/Wj9xRrQmNUNsYcDZaVBzeKPeEcGwb6GXRPHZ5P/7tAdF5
b+4gKQCHABnE/mde+3Mx83NRvpMrbawS5hQ4xiH5h6ir2Pqxu5D9Ethhz5kDfW5b+RY1Kzm1U/t2
1Ux0JOwE+lMjmGz7pxGjZNknJEPAW1gbTHsaTfspqZRaggJWYWcePgW8uxwaF2ukyfBQss0duWlF
6AQOsYZA/conzW8unJRQqOIQ8rG1WFuJC6igHqMzDqzDyago/l016f/g09cnPzFD+TfgPOHpYTQR
Za0dtw2/DDNiNu13ZZ4FM+ll9TQJAOfigT2+c16Qt1bJ8UbGLmdPbO2+Cp8Zilms5prCBbWGcV6F
aB9bua6Ew8vM6aVXLxZPAjAXZc4HsWlQIIb/Cooc0GNuL/ovT7LwtOY41YzOQPe2W0re3rpbLDXo
d1xLW03NdZqSbrme78dXS0jUJnZ2f231JEZ9fauosQXWcvy/VXLjRf3lJAa4mAWigRvAj0fnt251
KRgVFSnWB4otNFWot94J1m7bG++4jSUreQ83AKJA6zZ012meq8fqbPf5o85sP0fnkONXjSUQxf/Y
Vf/xpSdAsIl87aco7EHeunTd1VOyyty5sevojinR89natM3/qC3Mz4NFp0u6hEWq1o/xYn7IR8HO
tuzG0MdpDiTbOaPkdU/Z/UMElH5pnbfqHY3oolg0Oww5CFECE4fAF2OeYtC06759M3iMkEqbLtvR
WJEqw0bLMrdyZb2qADdzr0RNJGpiuVvZvL0njqkcqonCCvXdWJXZnolqvFopWUmOclQ2uouBRPc/
URe4BQHs6RMmOXBdb2g/3ckfHl1A+MthfvoPdd6ju9XxMchJChHf3809gL2XuH7UnQXVNH0hBy/k
X9zOxZsSKu2+J4QPTYGBshHJr8OQu2Mzh75b6atzMAAD+HqUEciVp0FxqkaePvo9z9ovvybiqJjV
7OSy9BDmaEzilQeT38N2+fI16fsHHcKIYwADp3gNPAZAODAtHURRbjzereIlZDeh72QtaFk+fxlm
mEbnxPBYctreSirXNuy6MacbvH1Xd66D3igV347Q6Qzb+wBZsgfyAw+d+x5mXgLVZueT52TJjPW7
VKfHNy7EMNjv+nNrSdlY/FNHTgI7SdCcF13aVo6OLknyxGPG7En7XdAKR2kvnvIbCsgd3vvpMqwb
10jUuaXWkxZkvo5latIBdDpY7e/kaWovqaxaTvo10GM2vDdPYGezwAen2SpxHnYozxKb1GV1/fo4
nkGCn0KsMCP0FUE8x7zaSJ4iqffQhg1/bLX9ODVg+NXCq403HyWwW03PCwKlpHc2HYl45XGgQvSM
v8wDCBN20Wj2tDZZjGSqeFbfN5TBDxr2vVYEIbMAJAopeTbjWKhUHivv1k/if4WB4f7tijBtTNJV
6NDaF3OVynGihum61guFjbU2tMxhd+gvfNXVcx6gRkcNQL7MFMMEQKoYayjHdev0qzgxOOjxDM2q
agUbX9mwsDS2ZQZzN9S2feDGouNDIWpQOwkckKMEi83J5b4cLaEps4H/IwazPtt98ijQfYu4B/UN
2C4Nbzxn/x3LcmOkWdejaYKHnAPZXorDpIafljwW1w0UxqtGdiWqWS0liPr2ubqNp8+oqkteKCuM
w14COAOIMelDmCWsztlF9QCxmnJbXaBm6KoECtPNgbI1LTomvFZ8NNdwUIMV3r5qx3V8n1MWAGeh
IikfasWSLLIhI+RXcIUfrLJ5Qx5KtA0nu9tIbp0v0Cj8nQnhhtH/2K9mfTrxkwTRacEc7/X8BsAv
r9T/bcAEfq/vESHqYyQDU/e5GvbWjFkCngrUxPlu+a6uqxw1MWXl1Ps02ewJzGtGQa5S6jS/phSJ
Odtzag26oogTHoU19Li9fw1Dp1Sfp/BeBwz6FR5wn5dFPLc9oVJgFWCwvDRifAzbYeeIws4Xy8FK
65IDrgJQPsdAqmiY3bXL7cuOCaz2tlJ6x5hMD6/K5OiK7H8tLyNCbN/vt30VwVpCnDbzowB1a82A
GrUh6XVztMHSf+anxGnAyOL35of4foNvif/s22QP3zEEBllH7BM4nP8721PQLNAaV4CslzPlU6j5
L7LGfbqYmv4Hnq4IOoBYiTCB5EVCL4n6teRaFqwGCYqDvyPm1toA0DUb6MKPbYkGYCxpmDkDeXPO
W/wzt1s3CqrN4qSftaX9pOUstX6Gg8LyxIFcaZU0y4N6FcExbKeTAe9lPchAVXWsIk0HclD9FX3w
fKKtvz/sJOsFuKi1wTDaQSrTde7PI8i0kRNxpLs5owqXBBPvXSLA8I1RXDRVXMI/ytBi67ofQ+vb
kZ3fMlaricXYVlM3w/QMpXM4XakmAvCECbvJKeGkmGMB2z0U8yv7d1H2ZHZfdp9IGQEOx2uxVOla
v3FeAn2uVW4HW+skbWjHlpxRsIVWxNfncR8/R4zK7YNHgIhDEC8kVPPGUo6mlE0cg+OrBE5efCrX
uxAWY99nsOvE57kVyYFN+J7F9Hip5eSUMAIhwOdj/O2UG2KcZlU46hiQ8Vx9PDzAoVpRF1l1Q0SY
kFEVNHYGDogTepaUj+lm2CAa8a58Wsb2X5hnWOOnRFFENccnbIyRn1/WBFA/gb5LBoCEjxfIrvoC
NUfq4bfNS/7CstZfC0DcB1IuWpRJPBa5blHSaj3nPVr1rWfHCWUdEBT65WcExT9dibLi7HLTdx9q
6qYAXnNRSW4cJ2+Rnze21+re4fc4dQ/ZgnJ/MN8Q9g8ZFACdcbiFiDg/0U2OAODWbm4kiUvN88VB
r5JvjQwWXtvNWxMESpFfMwsv2/dgmmXaD2ZEbMYZvLUvlN/02oB8HLVJu3vm23k/Wt3WxuSzZjsS
ua5FxuZacBGLR+s0xrRKJaCdqUR6qhmcFkyyik9mrt2XwNhY23D4iWK6v5m+VQKu9Pb6X5vU+tWb
VskUzyGP6ypDFd/b0uzxVMOteDeXvcAgXv8MxM34LZZ2cHCNuhqYd8hsC9IcSR0bzzRkK2ta+l++
fqSpXOBdoYGlGMm9MFs4d0g6Q2scID0jB4lH+CewqjfsgR59Aw6Vdtmb0HKhnNb6fYQzqDSSNCFa
HvEuqIZX8lAM5bvUJikD+1ER6TSdR+DBSwC/7wU39C3hlqfUTGeH+y+7BdVr+k1S/gT9EtdIzADS
JEGsvYjnlyd5UaLtHJLAiOP3oo47Ua2k2QAqo+V5k1fHl2eW4S38cjB/RRQKjp/vkeXPLQR74N70
tD4iRWhi+nK3NDP/Fj0yELOFDZGXDqEwhWs9G/Co1rOj3XNp543ywvdnbrZ1ih5PwD6iYroHDjQs
2fWvz9lGka6rWjbzXQDkAdmcy19tupUOihkEaim5GbZBkuXOnVujiqYdFKFaihEmsBSK/h0B50Fz
iJJ8cgfGm0towMY7Q7xGiU6XXVSRoL0RkcZwwy5fmKKDXgtOWn2VWpj+eLJZasUp7lhmVLgy1GZi
vHlxEv+6lnhuGD7f9C9LTfZQ8U/R9dLmseAEldeEMq3JQDqo0qDxYTaTngdY00XjEavq77S4v7Sx
QwQVUh6ifZPXNyrCUL/i08Mt75xKoJXPsp0wpaSsN/pprAjD1FWSxlOXCUdgRQS+7bSTt0jnpvBM
+sTfvegCfQ4mviqyHKoN8dz8Mwc3BxBTJee+Ns4S7wM9vyOa8NWk6jC7FQiArnKxNAuO+NvlvprA
swUSSeleE/X+acqeuVldPu+Eya2hYbaorXHJUOrQel+3bIjzDu9aWN15I+Zz4Gf/oH/vGKrrpRfB
43pH7jTN6sgZ+kMR95S4FV+1CNRBuCWZpVcmdWiwI1SiWzQkSg28PtLcCHovm5rmd/8IggKzIDtS
6DDDLgHOkyiXpBQma2xqpfsDRqMVdthTUB/DCkkwePfl+v5om8+ia1kDKbaTmoUMjdqkQ+5ieWUF
kXRVaLzZBOtJQMCHOA8pPMaD/uefMvuhCxiRdUzfUJColTX3WevLOoH5np+lV2YqXaEubb+DjSnn
SazTwDrCkk0JorPCcGkkK9C3c6KxgzRbFLL2SNOvF2I7b3Bx+D7DjiWK+FfGhkl/YSUj4dTyqsNr
WHYujdJjp38+JtOXOvA/NPObrwYsKzeUGIavr0hOIGI7+lEqJ7w3O3+HiA33HXPv8eHv4wAooCTr
2/FaopVuqn+lbw9slDRzRhGbEJBQxv6JGAg3pPChwaq4mT2QOK2RZo3vUgdm7fz1U0JMek/ygs1K
JotZbaEkAMzBPEUuj5GrqnlFOpRgoLE7i6XjeAAkIMrMwSVinQpRHDucgQ8GNKYHnjnNAaB9MQjM
saCb8A2UBfmFMfQf42cpy2ILODrW61l9cRrBUXYXkLDuH2wmVz6K7sV96P/pInn/mMoAPAqpHw9M
ImKCCqtP8InaiB6+XkOuK3tRExWgc9boZ+j9v0i3AsmNkIMkUXYhQ03HaKfBfB6CZpdEEu51tbZM
Hj/TdMERLjRphFYEzyuIM1nylBTzeJ+Ny5XzI/unyQrxQyeYsoEsIgf+5xfY5CRe9VnKMQnQ/Jrq
SUfF2obvhRIuGaLoXubnNQX2Gk6zXmQezzqJN4Ksln0CJeY6Y/8Y5vlmqpbHpGFVn0YJNWWDFVLn
jLLAsPEoUmcTUyRmKC79scg3VU0kIvT75od8Jw4+2wS9N+AMtJ3L6hiY0MOK+cFMQUierTVKEvLo
KDfQ1O4AJIjeOFpC/ph5CwLUA2f8o0yXo27RshNeFsvDkkZ0lXb6YMKzKq4S8Hr9xsiRne5c+5t9
IUyAgcVJhg10gnVqG1lOCTmfBUsgxAtn1rSb1uMRplodQ2VKIPPkAdSv7/Y5dvwqAEtNL4ynNwX0
X/SpVGyFsPZMD7OfCsMwc/VMNgZ79gQQ3KTz8GbqANKDl908tUZdlO7TxNuKmFmgy/P+Uu3zAr1K
X5Mzbxokk6fcNmszW065UE/URB6/ILhL9PDDevMnLduv3fnmqUnC8y+d5j8mQzOAs6ZesB42ds3w
s3eKdS1Eh0kj92FoIP3LmZy1zAugQVoZ5V4zXtz49SZUCPX76mBOWG0yY1Swvk0/rJB9crcPFgQR
8hjHRGBOLYgOZrtU8mnaILSpHJrtJgk1p1MEXJncCC0ySYW20P4WoVOKOo/HXpIgektB43Iujqpy
tDM2VBYwERLzXA45SSENSbwyv0DiFBBn8IV+eLFyogXIBq8IG5hwXdQtjzw71BNcBV2VT6i8EYsB
GzEW6g9q/bi1QlDchxy1GNLPDoEK8lamAyc60eKI9M4mpvo+7CReT3E1luNQPumVXzdJY3hI1nPL
ebV8SQA7UunzRsfmlqQHc7oGCPwjwkRLkkYSjW0IhS7XChWrCaUpS36HRQcoHQfYtfFJ+NcAom/M
xK52L9CU2vB5v9IByHpg3KS2AL6ANkYgnrWWOT6V5pm0yxfd2AVqnvkPb/ePbRCGxGOi5y5+wP1c
60DrqhDtYOQmqPDMvWQsG0ik1ucMrERGyMcmjDD6E5Qs1LHwfsfzPErv1grGDaabmPAc2+fmsQ/q
8I6RGZYzy8VCwgB2+rQA/0ZrwdJb+hv2HKpUeKmfOF45mEpI0PI25nd5iHPik60q8RAiRtiK55/4
7T7DuHy2sSoOoHZagFmjRPw+fE4Effs+pmcylu2XNOrva+kqOQ+bn40FUWhXpTQy5oiu46E+9GzQ
kidblcqvg3KNZ0qSJTK7BGABFOGoDKkIT7Xjd2ZT+ucbYV+M3QSvoBhC1Drr61DsxUr/xTmheKA3
TB6clnK5o4lVJfjcTcRV4oL4sAX1+kZa37R0hYfQTbztYMs9kZNZEq5ic3KoT6x0LzV64bXb9tgd
7g+JNNEGAQRlJxSg5dh81QC6fIOypUS+/Il55kGAWSTapX0qzQeIrLb0kdx8s7SLFBg9zrrUbbEe
91g0zGEGEqJjv5myir7ErjF/ixz6+JhYc5C+5ISO3k6rghMHIcF+zn3bmXWyvBVLIuPQLe1Cuy6i
6rbAiR1EbJUVdECGOohi4/B3gAh2jWAy1mjfD6/PYZl7dGWLZBrQFhY2FogrxWg43i3GR4GhIjdK
5zVeBWI3+Bh90l7oV6zR7om+LzbPFSAGOfiatOL33xad2wqi5w4UhIvtaWZ/Sydmp0eYH75wGdN+
7BgDT85SC7uFeBidbvz8IJPCjO0+QDOmVsSsQKQhoq8DCYNkg8RKFDySW+soPCYPTuTfSWrzl6Qb
NEom0R+thhDWKZKJiER+/5xijKPGxEij30UPdLt3YCfq+4QF/aPDy1yau9bGPTTCkgPfxLLfwIr1
bHKFG2PdvScI90uJBzC5vS8vFDy8pnElgtqD84okzDpRIczlUnbWJaWtF/NUYc3wD7jjiXLL/xpG
hqG6G5AXhnH/tnWTf3rcwZn58t1BEPOPZ9KFcSvbJFFMOuZasn3XhKHHqQYuUPsHHwQM28UKeg7x
uNf7XRWOCCo76J/Ke0XqIiDRhGKG2+5Spq1WIPC5QLf5MCiP+h2fDZq1l/EFp4HsAuqSLplRpufw
tJNWHgyIh8+MjtsA1+MtksEXZRleef94WmF/ZG0O+o8Z5PE+G5xugwDoBwX9BtcKin3SVABZIMz3
IDQ/AoqjqAIT5sYhq9m8UMVD1+2Hvx5h3VmUQAA0q9e2vQ728m6nyP7C9S0nQROiqHBXVBn83C7S
xJtez2rN4BKC2d8vJt5bM49BxcYSX8jmcl1mKkQ2Mm+rkTpp813uY61XyamTVnrq0FELCG3iRtva
Ff+uCm5tJMPm7+59dEIjCMbg22IuUYm5fN8T6Hclpch3QGyuTFEGDsMGKmOxcupwkjMQEN37eq4v
I9MjwWiFctBpSvuLtVg6yB7RmAHXZKUfpRfgFaIT5U8C7+pX20WEPvOzNUnSMv9vXnRpc6bgOUgN
h6GtbfU+3DuKtMaE0f6Or+87Swi+hH5ZysYk1UmUTIaLDBvyDNTbwnZtwN6ex3nf8Y8I6pMN0KT3
D4dQ01+UAUgXqOowDRPoHK2crSLyTD73v0PkiJSSdJIMj2hi7aCC5Sh9yj1VcYqT6sd3XWzXsSOb
NcCSL1OWc0AfZUzJ2eGaicEopayLphVSqYsR+P1Mi/Erd9cQ8uAHBPvoUZ+z8sA1ePHF9eOo9pvQ
0Y+nyPgVw2D1tP+ilfKh6ZMNwiagUjWG+BGGYySFEaX5qsHOMRh0BoU5/oqeyJD2bPdVhxo5nJnN
yA/st5QTu5gnOGx6TfdToAhBY81rLMVTEJ+6us4IJ0MYv5cH/4t5DbEPrueeNf2g+SdNylmht4e3
15RJB0IjobVKTVhGVp1DAjJOoyvEEqD1pcXQJOaovOonFwHp9DQih/6dpKTe7HX1AhQzQayOddME
86t1I4RSaGAwSQTrVFEAWRMCLblrdzLmvRZv4aYD1Y/JDBM3hqDr5vQYQNpb/9v+594j7jUuUo2P
WlpK5y2NgBO+mAj+fW3Aw+ueAkcR/yijWFga8Km+osj1yo8hHgK2t+pe+MdtSOA7kWmUukalM1M+
IspjU/Lnxn8zmZfOv5aAL8uWoqFoSgkCshYh/WAtXNd7RQyXgqHkxTzCgPT8pj8pVfqD+9bqKg6Z
NTVVTkwI9spjb1zZ4mWCDX+djlqAfES9vVqV6CJs+N4Tdw+ipxb2XvioJth093INWzFSQrPBAV7H
LwVVrUVA++WqUQqTfsjgFJ2x/4EIOpQiPfao06ADSFRTdlX/H7JDnchEP5xi+vlYtFfheyTB+Nhp
q9JTeE7qFXvyzhq4+aUPTSnDu/+kh9EPi1e69+MFpitPwclwRRk5WwZDnDqLS1YExmo8XnqMwWr/
ylrwSh6mGxoxIu9JeR5Wz5kgP6WZWYnValpJr6y192KyWN5eq+hHuNWzUyoZ/0Fu8CtOdixVrpug
Ig9NbkTsqfDV81URtyixX0Qy+yXhkqNMQ6w774OzSbKFh6uShuXHiafryHp6C05URtX2/PTJt/Ue
AF/LstOlDCUvzdjauRUmAed5CNveg9sJ3vTqduPoyMfcVVmxFKH1IcYF+ioSmdylq2He3j7ixnfn
EkUW1NyTSHnIN+Qp/oZZ13B7BNwv7nbJU0X8fTo47cJFBsgSClplKaeP168hoqI1411WpLXYl5lg
mfwYMjUsTdVD2pjOzFVO4hbtDRb+ZNcJgeCzl+uyDkcM9+UCDg+Fw8/Z4FYg2chLgNM5eXaJcsz+
3Sco+xTzuJq26+EZPSkreCCJNO9AUrleJtHygbPLpJ2o9yVKSO3D903Bk8MI5zF+6QDC/2hM5DO+
xI9srL7ddi3gYeEQnIGE5OMe1bzpy7pNxQXTnNXRgxb1de3mYKCut8opFsBFVhzG4fYkn0NxU0Ng
ZgnNuR0YIEYkr09j2YWUwfVZ7Niya4+kq9/ZCwX5GSoY4leqmGVSWMVKgRWmWX4P9Ndi4vIknpIo
ZpC4Sfs/ziqTRFBHPJyz9i3/AU8e4vmaOY/ShJU00QmGp5FXrzBZY22xKOD1h09yK7caTIF9wCTo
u+slkWURagSVeNMH7pWbhtPvski3EOM56WMN3fzjkvdV6rqNT81uuAMb98dghbRGEdIYDlMFVHZC
rPbGouMrOSFP4HRlk5SEDHUWYFCc9lNNWK9SzrkcF6+htB1wzNhkHRh503UwW56Nv5q1lEDZVQhn
ww5emFD+PwaqxM/Jpp9zb9lhRU+Wq65yPwoXvaFCxr4bP9ImAoN7wYc++lo/zaSIKxJ5h3b83cf3
e67O1h2GbPT2xWAHZ2gL/JOO17TdRRy9j/kBIL92ciw5SGfexk02xB0iccq8WVROwHbyf/rFEld/
gPUvQ+VReA7wE/D9uzlVYKKDA14MYW/pvIITYUIQB3KdSCDriaPjtSxPX1G0gHJNDlEQVJSYmPQm
WapuZF9Hv3uYu/kN+TAnaiS6z2M4qf8Exk6ek9MANcQBbS+pYdYQ9GW5GJDkTnAPZyUTKq6WFpAj
GFzmaINTtKuWyMKv6tqW6kggir+AR7aKT8GPIr3rkC4BfDDnvorjotpVbm0M52ytq4gsjz3EWvG8
hJPCEJzcFF+p8qtDpDMUngzO5PpP0KBmtz7jDHeKLuT18+KR9D+7eRMDnyIcNokrgL2zSMWcydvv
AexwzSG6CwbTsd1OdXp9nvt+ih6tvZd4hV+ofxJfHXw5TdpuCz1T+XuroWAn42keyiVXqN6f0whT
vxIZn6H1wlJWySTjpoUITpHAoAomflBAfgOLIyUsS7Oj1PG7rKMat1oTUrKAjkcFgmbYACdazFHo
znig9fgKKVCJZ/YvB2bTPU76r0VWTE6sB+daOKaIEdFXoypDnb8rTsamlSwb/S1TcS9rtjMMNBsl
DNWhaJ9951duI5szIkhNMMnESzd5wmP6l2UrJDQ050JuD9sxch5Y/15uU/1MeLn89EwmvMbq9OI0
9jUwuYD/oeZfgX+iVk4n5rxhYdk2J29k6GwXsgn4TKnF01B6dzf6cSUlsD58dJB+HS6JIX0JGzFC
a4jWzBlTZdM14QY83VcrtZClKlqbApL1KDgaO/u4q1fNIX8PI7VFYnXv6owyLz+LeAKM01RF1dg3
Eb3VarnQhyNwyKHvafiHoez1jGpgp6QQfUnTJkvofCLRCZRWa9v9gGpyFd/8qdZidgCq5vKNl/M0
fNkt5SVc8NtAjzGOYxfBOCt0DPCKQErbLtPBTaQZA4q9Sd3aKHvbpR4rmamKvZvLZZddDxoNbniP
xy4ol0kczfIVzv3w2HSRT6HA4ptz/X9VdCdGoYY88x5aDgoYkZuaFHvY5yfTiR9lZXG42uwZgEGC
EAbgahCpTqfhzTA48OSHRIunTTvapqHn9tvggMFZQ+VlLpgbDW2nVTGkPBic2tRMLU3ZHy9eaUoL
OFsbJURWgV9l9GAqFo7PWn6lEWnbWawecahGr2XO+rkhjsUUF3g9DF4erbiqIrTpNihQNFGrkfKd
i4De8T0u1IIz9DQnm0LLmyWcZJrCEWVrKgtNZNn/B3Z950+iypUJzns8M0o1IZ3OO3ELdAkCstSH
s90PQmSnO7a6OkwB/ak8KeMp6k2zlhxWPJYEJm27TnxZY0HbiaUaAfDJslemr0JWKMtPNM+MhROg
7V+82jT1GKvzilZPPUZ0kAYrjnCGHV8WLloY4wjDbBs0h+mOMKFdQTsU5o4UHYiY+WCPufTh0FRv
X1ZPFdT1o7erwbFLnCpGvqnX6cLfvxGVX9IATFLCYkAHTrXeU5S7XaygUmGlNk9atXgolGaC5O0W
Wtrl2LgvRRdAvFCahEkBJYjCwem8W7MC4IOzsUnMqFwAd+v6twuBdJ8n0UEOaXkacHhkdNM8loau
K8TTc7jJnVoMhVE2FMatRnfMJZLxWm0/DrW4L7DWPaiCK4ooqA5Zb0kj3fS5zWIsEx+TFx1zAgmT
nM7yliVwkWV9dCHDie2rozriRhzoeMbAu6EZpRH/P29pxSHImXCn7rTVMepp2Lfhq+qvW2zAmQ3g
rik1qbyYQoiksIPGbzVoRoMm5pgWuRwJWdbVYMc5Oex9u0d0Gjza3g5PmDRNbkom9He67Y3gld/j
qcVKXOYNr0F6rP9ekpnSp+l39o1e55bFnKXaCG2MHDyLZuWmztgvatiA/qXBt+1RBh/lLbjhx68b
bjiJiqNmMXUz9VV26Xw+CjbXZ3Tcf3rzFV5xaL5KM7CbvyhtzEv2i/FJHgNEHW41IIoMyzKNK5ah
l6S4aF7/FfsHQiFEabXRY4Nh8/JaAjBZN5G4ww/++kpvYrOG62K1mexAc/uUvSh5ipiv12/Qh3QV
Ca0AbUvocqaau7U+WvaR2knr+foP5aZWADOGNx/2R14QfVNG+aWCemgBztbl5muWTudvYiodCa3S
sTBAQ3mf6Kd06IskVc2uUPqaQQ75C+6n477XgzFJ0uao6kBMuT0VTNciICo/dxYoMnm56yMQF7gX
1mdlaclEIYvBHH9jxKd+8qVGlW/s0YrVEgvdbbix8gQs2hWQOgGNjpWaTZI4EjwhwsKb4fwOtX0e
ysNi6xdeM9LzeM+sOUJJHLEOXv0VU2DL501qsz/TiBHn/IblzsCmVaMTvsFFVt8NywzeosPC1/IU
KsEpoUOSxoXfDDZhIVD8b0mwpWzESJpM76qBPBBnpTXecovVMTisnFMdiZelwXmdii0qOJm0aYUz
SGAkNSE2706OSept9otFJE/9NYCT4WHuGjBSl58moDoyYp/H2baS0np7KTyPhltdW88QYAuSGHpx
ktK5OMp1PMk3zA2rn8vJuNnWmpFUwVkyGvB5PK51Ut8helHjwyuNQK4V/ipKDJwg7rQTr6VFdQKB
fhOzXV1kS6HQcaPwcDyhI8BpuAovhnxmJysWAqRpdldmPxF8vZ7Q43/SHzvmyIThJXaFsHR5Teo3
qjMr8Zvk8p+TGjlNs5mW0I4Tze+fz7+qeRE4GCChhfuV4TSE+RRuVPZYkKmAJ12Qt2K8s9v3Uljq
9kS+FqJivVDiVfjUNfBnmj1hx499SmbRvK0o8R96ozfzsfE4ylML87c3GiO+uE7wJOI+HL+Wed5z
HhWP5WMOFgVIrCwbymPMiu97FnGnPqIZZDnoR2DoSVQFunl98qOVjPF+rTSAz1dT+QJ7K4oQJaYB
qs8l0etNt6Kurt7//p2VxFrqoGNcuvWDs1uOhrGVlyAmNf6aM0/UmWqJzqqxZS5CidsYY0lh3QwJ
ruOYyb5OtQKwwhZ9JhjHyAlBJ6kFAlwmRLWPeBui/6eVlwAME17tf1go8qxXB8rJvDsO/31gftyb
mof0XVGa7XSQueGWNvAtQhq0xBk7MQsfGqZHfgvx0EJx/4iryL7hr6C4tt8RgXUoRfsHgjFQ5Xp/
p0yTj0oVNR+SBbedoqEoCDK8chYeJTU4wq6LaK26msdzNRkgqa100UyBWggiliJP55DkMGBPXTGc
pYm49YaZXC/tiYKESKimM4ZCjs3tYkQhBNORU0FlBoLltY0pLb6/hq5oyduqhdCKJYWBCP44DP4T
HQIPxy3vJYz1r7VcfqFa223Gwo7pYPoPvenfCvcS2M/9h5dTH8nwugZLOmHZcDMukmF+4EzczWmy
i2iAAwlRGZ2BW7VzHsNp0gsUdFKYV+2F3dt06wZB9Y/GwpohSGFEwlwXlBd4hGDVOuwX12YIEPDU
U1ENAhoR0xrlfYlC3RKLv2I2LVJ2aMVAtnX4RSpw6CFoJ6iFByQfeiNF7zPgR0Ak+leTbvHU890c
lgK0/K5O+I/sTZyLaC4pJhc5hWfztW7bMXFVsLAhtoesy4TYhvWIxEgCGmFZvtQGJiFTqD/xjTUs
TsnITtSHty7M5MjlnDcg/rdG5qdgLOjQ9AtMA+IA+tS+V+Wg6uAjqdjUDU53ZE4pg1+5DqfT4Y5M
qb8Hh7RhKn7p/4z+NwWqbso1EDuyDOcEyTlbZr2jirg7qxDhv0IrtGNXUbqSCJqRoKF18m6xBq/g
1Orvbj92j85Qg5glHJ21EZHuzvTJSL0w6yO7Qb1NEdBvqycUejZQ0det8E9nF9FQBE/aEe6ISw6y
qfXCADFnwd0KQC4r/G+Ql+YFKY/rhXHL86SUrMpGpWle1KY17l7dmn4LgOCUle/C8+oH/JmA/04y
vyvxhdcQe7zGb3aREQsFIJ5p35nh1d5FrWrY4t4+5ewhQYuJUFi2Xe7+ycW0apFKxZS85nP0w172
wBYc7nga2swgXkm4voFYG5mWkS50530xew+G7c5f0ewkMQtmhotH5RDeW5vzMTmMs2pTDaMIRYol
Synojwlfcg7FlDaxzFLmd2Q75Ecrw+xTYTt5bwDok6d1cBe9wx8x3sIQ/zli8Zyn6WqhdAgtFfsN
BXWH+7SijA9h44ZMuJusjzqZyRFeVtVi5vucLI4Vns3Botfhb97dC+mCaCwEq4SASkSXScHZHu9y
eB9NGuyTJGTe1PfoYChfOiEwqaeMRNsGD5bjMQhY/TjIteWGaUsMLXrQ5fIWbN53tGX/dLsNQzPO
0+cPifjsVjUG/QNiea0gMjemZGSwUNCBfRjyHhEt8Wg/I7nysPQpgR4VEaLVoeSsQJAC2aROVHUK
mI8dLmUpYtufJaPnM8/FaRaFRq984WChPB1NwivbyZw+Ujdd4bLvgdMipJKeG5W+TJztO3S3/fzC
3fXOt5UMmcAR4CDE+RbrNmh5vYfcGB2eCXnSKhQx92GeqfeH8kfqDCsYVPm/hQScd1qaIGbKRXw4
S6YRwrycOt+eInTmnNJ9P7Ek1j+1TXYWAhLwsVtCIIuEg1YRWoS6L2KK7XoDzSvVKvifUIh92IcV
K61c7OFgj0EEA8meeQ3F2QEmXBrRrEKl2bKSTterdPFlGiKmmxvjp1GphzjK5iXCe3sj7G5aRUiA
l41B7tCi0qqXVH3WQhrFO3kaSLa28xoDKabpMBT8ak68y6y/AqZ75lyNZgvQRN9I0whcJqsNDvxJ
SZeglKY17vo56MURvpT5dIpZaZQtOwJoDLDdusRGlaNOKv0GUhFMRTyjLhoYuO28eiIVs/l/5/RB
0PJTVPYrqYQ2Ff4/4dTDfYk6lC1lm2fQn1b/I5swd/bobwD5P7l8bJnv/a5p0NHRELR0MoVMaXy5
AM+4b+jDuJeQWUTPBShQy5ZMXRmyMMPVQIjJ+KQAtHRQ+ZWUhWA7KBOtXJ0dqe2vkPDXT6+K7zbE
OsDgvhWbwNMgkOCHRIDb6VOdYMfxE7gdp3lKTc5HUS8iaxeyB8q+Tnv+qrlSAHBt4Bg63nwO0rlI
wA35unkV6jAGl5WBcPy4ZzElbuaEdHLEBHWFeH9VwFMkvi7+zp0/7rw0sQa1eu/g0t6coWedLtYf
dPr6KSXIjt+GCD8tp8A+YJ9DD/Yvydu/5TPdC2odoYK6oydERz7vH73YHl8uiOwri5N/dREdM/cC
aUJ0HHoDZGuEkgvoi0bUqYY029iefXlL2SLcKIIsB6obygY2fm/ltMOp6G6/ZvfkzjQos9dCnoDf
tVt3TZx3UIMURZwD/9y0eoO82CJmqU8oiog+LeLCWMEXwR8PAFHiPZTY7hRotlG/fVHJov+Ta29n
zZDPy02EgeKYFSLa7uNGpyS/ZRDa/svdBwnrykIemT8xEkxLAdY2HKOY9Yh8nbCV494Thh0tZ0mI
/DkxS2Xw2qKlPGC9sOXtlkTL/NMt26Vu3K08s99ZFkp4P4rHeomtkEwtvRJUffgnnlusfIl6Mj8v
ssST0dsMniSN36BJXle196+XkR/oitNUkhs+IDIU24/JwglcMYSaZdxbSN2y47Fp+taJQ0SPg/x5
DYC2V1Z3yn1yGuDDE7hqLUc9IxwHfZ/AUYVa/F8+15EDfsNHY3xrlNmx0B+YjpmIf4SsogAjmnMc
reovYJifjrc8WXeR0mo0+VhdDuAyaBk90wJfVB8Khkqic/Kv5KdenG6tWm+LJNUrDkFPn+l/W4xA
8GqVRSF4IVJ7mm6P2Cip0GI4xXOVyEAPWcBPAkDXe+FsNkUSnT80KvnWBCmagI1AfAn6VJrJShZL
HiWbEKVh6Hjgi97ML14tYZlcL057e0SOrNfw6jdnP19OaP6C+oxzFIg8uJDOec5CRD4O23a6sktG
lSOQOm9ZAbX6bf2yyIy8rygiSt5UHCoIGHLuMyZiOJn2ULD3UtQ5AA6Fzcl+CYJDnksjixxbGOEa
V1in4syM9s/0IjFJSkusJcqPuXSEI/oI2usb32UgE+zIydFp8+tX+VBDGrZQXprob21xprIUpcCE
a9TRRj3bKT9qQAGu6nVCfnuilmh6w5z8RfHbGPTKiAr7/O/+jk24n9VVYZ+b26du8VP9j//p9LcW
/+XJtnsTpKixsN1d+PlEXDPeFg72ggq53Go6npwE2HSsTCKzclLBOCYRJixQPe+MXX6F+NS4mfmV
jYyscpeRtATVU1eZp/kaJInZAIbKNRpmACbv3VV5wbiFpQnEFxVrYt57JM9yzQkgBwKg6sro3I34
yo1kZVQzYw8QXebylIwiPxYjBHj0dzWSX0hytFhz2KluatKJicZpt/otaSgeG6O0otSSpO2F5zll
R6t+xGQWx7nwq9c+og77VzHYZj+UHbW4ri5tJPFVVNNiMaeYnUp6L1l7HqVoywj/TjK6Xtwnw/xS
LuK0f/xbHAvIy2wFIHK5HYhPtuJV8dJzU56p61WiRd4CHZq6tq5Ior7uqRT/qfkcndUnNORPnQFJ
IpPkpH1wWu3h6IWa0ioSaER77eDbQPvxsNtCjFgEyclgRNoDXxRqFE7OTyZTXwAQ1v0zsySccikx
G5cDioDgoeLxWiUcMvj9fsfXjac3CHvv5RCQz/R7y6mkgZ5ttzcQi7Xa7AoaC4C341Onw3VH+u1L
z2toqS4WrF/plrvI6MRB5DQfSaC56wQ73Q0e5peCpp/k9Uz/h8VyVRVkH5rwo5igVEAuTCthi+Og
qvgjOzOtT9DmS80Dd1kCTorm+K2Iwcrmdo4HqY9epclCWZo0coM/UJ6anwv79fOpTndvX7KthUrE
UGkEUIH4H2V14MJA4M3Yya1bh8NToerxKCK3CBD1xchFRf+OoksDaFRcjbH0qIw3ypNi7mnDcIhO
Xu4enA5/WvWyYDCAla1VY6Qh0N64UsuWVuu9DPYpoP0DJBgH1C8Rrj5/rYedjTnPckp9Y+Qe4REF
cg4CX17yVfllHgjzpD70dnoPvL/UgVEkW8GQgYtIqM3vkgQTqzUtBxwefTx5P/Jg5U+m4sYQjv2s
JY9zX1d9kKn1Ap9ewlKV392VHzqEv3b8A5nMQP6M8fbHXYiCbKqTpZxPvmQD7p+y6S36F+CBeRGU
5H8/4XlRGfeb7hcVvBAg3nzAROXxzFuyW9/YaTfcRE5Hgz1Tr6JW6wE5DnTEi87tGmZRqaMTX/F9
YI4shvToF2NVGU3rd37izlTBoQUW4MD8KLG3ytWN9kVWHlHAvjNhhJ+Fq30bIbmq+whKSRu4lLDs
D7SBhMpZdtob8kuSnm/+M8jNw4gvkadlVJFK0oSR+uVI7N54r2mknIYBwjYUK/MV78fmk6L/SNJO
YY98IU+M6q1fuXYJUr/OiPykvv4nZIofSEDDNNTSmujNdaVRsg5U/tCSK+beW+LCspeiTc3vBUvW
lJPDnye6y2G9jOvzZ8S1lzIfotDE4SL5Wn2aaeqUCQcWC3hEh0u7F6T5gEJgsTDiwmtEpaGOyPHs
RymvkB2WXV8Iuhg/W1NMo9zl2i59ZkYBZ/rrBkgysS3bMNh0IPc8K4ESUM/ADxhIYP2hZcqcYiBs
mAmQc7W87C5VHC4XIsRhPw4EkLSmw8yeKePD5k9SMRciAopdh6fqUMgupMPB/5rzKSHSoLX8vk/H
HQ1NrFPL3QDALrDBDjDB9wk23jKcV5PgoWK7JhDjUs8LGpvjIn2OR7GI7JLlwkFWaZH/OKKu5NSI
0zcwA63MYkvyzuaL93m76vPjtEz0skxSle5asY7Pad1fe2n7ziFPZqj5QVR4xL79wKLiqDImqmY8
BvEf14MRCwJogCiCPXoxgjwBpYIhbPtkzlVOmb/4JB5joQda7xEWZdS5f63exANd4nLsLAONQE+R
YLKW39ntb+NImAP9o2r7HSYsENGM6J2Ip8/dqdvIPdAVBhb4nrwRQjm8ywZ9Qp3UZ2hoE1zMt5lL
me6XyxJEZq/C3vX9leXGr8B6o7kD2ghW4BwCe8vFrM0IB0vGCgCH+wEojbmqmZObyuo6u4g/h2+Y
VHoVQZIfRk8NVtTPkq1h+/1oaPONiIC1HEnmtxGrey3T01fCiYNJ2ws3pL5n2OII26ySDpVD/5MO
JL0x+NI4PbmYWiBZzWs0qYeOrMM+1j64QU5C/bVVNYsHIjk298iRHAy0VryB0wst4XrFtz3rBCUz
vZRGtrOOZZsccjk2F57dnYnvsA6c8QGo8G13hnEvEPOwhAZJ1W1isO+bNYabzLawQ8b17g8JVOHg
RmMw7dTJ1KlKusLiGqqHIryk6sqL+7gyBLYTlmn+7rHREh6PJTThbvO/Ozom5Lurmzu+4wMrSBFG
emb6v3wQNHcL6zs8CitdpTULh5qCNWoSCssTaCGtPHx2qHASS58L0kwqPShRBz6YNzIlCm+TfRWf
A+20Edk6f3HujdP+55LD7rh8vjzeHBzhMeWoR6MG3hKBqlchaAomH93BAo6DcZ5camlhj7RXF3Bm
rT1AShGEUFM8U2txbT6YUebQ0W4OuDQnJqdyFKXZao8nWYro1eQcFcxPa6oXUDwzeYyq7LuiDTqV
4on3Fo2VDaAG1rHrJiUeaoJeu2DdFfH+BhlL3FTnrxDJ2T+M7G+IEKkOQCXsc61upnP1srPCZzBQ
pwB90alDDxbIFTbf2Lc7YL61p08jrzqxD2IujdiEgeix/qRBJ3asACVoyZZQTKXOTazA3izJqalJ
8+wOFKeK5FdhfAEqYsOylSRU5WK2agFGDIjcN5y8U7kFu/lUjoigTftqrm4Ayu/1mRARXIQyF74O
R5ITzy5Gjx8bxh5byvAwgt6wfr/gbrXoAnEennhr2MITGheVZ9iPayBdwRU1sKtB98VMPudUsAxr
DqEuktahH7XQVCSu+BA7GCaPcYpJtshY2VantjcYns3/ANZbP7Mo3a2t383weja8rAa1Ifmdo8T3
ow3XCZTHaa600mgKI+0YAOgZWMXlllfiWLu6D0905bFcGQR16bgCZBh/GKy7xkenNp277PVieI6v
mjc0283TBfWSDwvobPFKKue7SY5BYriyT7VH/6zuJbscbgr0d0BsfGzoPa+GN/fbBAMMDbO0dGMo
Nuul64X89iN0SFBEOkWTOqJwT5rkeU6l0rplU6raob/1dPHOWClK/4Qzc8R+IxEyhpAqdau8sJI4
p+uY/IrMCr0UGo4T4ZX9ugMO5TmnkTbfKICH5+oT3Yjaku1SWCuFRQMStIzI7+Epf8wNwxeW59AL
mBqUwYHlwMgxC7OALbdyF4zCxvpZiwBrGntHeSGskLvehcd+pgPxFbHA6eP2c/Z4oSYA+cQbRgmp
JDecFhbIPW0hCiWZS1wJccuU8BCneKRg6LPS9l9CMOxO+IzCDGW0DX82+7v6DhC5R6y4FDbLEnKN
UxZBF6KLidBJM3jlIRHsJ3Bg/3eNd1b0jSDHkN7akGfPJtvpnYuDDmiePAM/mN0E2TPYL2Pkgyqv
voCKjVsTfO4GjnhlG6eSDQEv6RJsdGWrKbNk469Ij7yl5HEmEl7PCtSV+Uo6hpv8a0VmvCq/qKGu
eZi/gYAfInRbUqtN7tx9ypzftCxXdRcI8Ya1bpErm55AOVxMlPFrxjRaosEOkYCnsX8ZZ7qekIJ7
xd+3sgItp2NFC33E3+ix27APUu8wtroQKONqNp1IY2gmXIttxUz+2rfSggxHbM3RNyUBEB0t+VPc
5/T+uMElaeHDDIUfAb15bz4Si9jEKP54L/xoqILt5gfP/UbJtgkrh2qBzjU7dzxauX/wo4Ep8FOF
JTUIxLJak7TcbyLYp8ehrFr3sM7eeQv21uBDapeP/cM4oEGuSXkH/99Y8/tAzMxBVhRU9/ByVM7B
FsTjmM83P8clHY8/iX41bhdjrq7JbGASTO5fjqFM5eFkUWdvBR8Zxk0Z+sOivSsdTQCy7vryAFm0
YaGPRhsXnRiojHDdEkeweJ9RaplGZ3iZeCsID31CouLQHIchANjEtlEKLE4ZQxpasRp6huCzcFCu
nDlEJU7sKdAXpVFy6gZ4sMf5CMf4qRkbqx0JQhDIBZnaZOmHB4jFj3Og6DSbOyV1CVaoLIMSuCZf
JwjT585EzKcdnLanfo22Ti77apKUBnIghDm+4WVNgOa6norQDOFT+yMsxDppMqe90Z9ZpyFto1tl
GTEhtKLJ017pJqIOITTQGU/qwzAhKmD8jhh+BLS1DbjvwfJrSHVUb78RdjPTlfJ6z95BtC04yjOX
fqFdvBZXGB+uAPbPAJkfINQgGtL4GZStL46C4QMD4TyttrnNWyC/NX1cnY0Wf22sdSrNMnmfPLy0
B+F4RoO5bFsvyGVYRW7Fiba+H2vzMn0CbM8kcXniFjo/XgmmkmLw6eKGJfmCpnEaB+Gp+p2DfMTs
LhV+2GRC57/wSF2bU9JoFCv57FEGbZzKZKJbiflcorB4VdWFWfbjNG4wfZWenLRy+uoNs1bfxSnn
bBP4WWUbQBdhtelGK/4Lmb5ceuqYDneH722puLoEgfxG9dtynS7TwvAWcbTKHik7mZFhsR8QGTYb
qxTS8UJ1MYeLq1u6/Kni4TxotDP7E0DSim7cm7kBAa3tyaCsb6pKbQAgiVIlELu6BqDKcVJghRP6
RaV+/2+HnEHaHsSvU34Pg7PWoPHj6amfYJ0Or9BFT3KZ29heD/1sLBzwgvEYo8N2V/LqQdPg+g+n
+HJWiK55tFfdZDlRVgzH2ww23QQXzSXYYWRfaxARdNM/+EXwP/Mf2ZF+2l2m1Y3pFLrfZXOryJqX
db00BshGoWqF7RskL37H1od8VAJQQg64uPHnKEmPfPSAziWu0OVh8eiLVkUgYh0fIexYsb4GCArW
HpJRXaW88SGBW2xf2fhKlqB9yFvZkXlr3ND1+zhyeAOqh2qGGT/nE8++5IWD5pJ6a08UYYx/dMMH
NFU39+GpM2T02l8cZN4K6bKqYZFWmEkhLYFyhdMxg4ItzIQCRKsXqVNsvhSr/WakVqXQEPsilqcR
waLBt/7GXvkS7Tqo9mysMTGScV0IgKzXpy/pHZ2OcuuiXRL4mJ/qEnOXGR5M/d00njKCZ4dawBKz
9IDv5VA1rEZd9bYFSNRB/S8LQQre3lMyak5amTFwpEzGi7tKIS4fskCT5c9AwoOgJpjyKmaZqYPZ
CcLrXi3dorVe/ZO6/io175+NpE8zt+4B5grYs2ctHzWZA62ewoLcBVZ3hwk9RC1higy95R6/9vDp
uz36Q7UFFmyqiQzC9Lqn96Na38bT7a51jmKdACu1gFlLMxiWnv0nmB0F6gmWSXkDjcHqedEMsDP2
LWzKtkSBzXBlaobEPQsAkaGSbXLXaR7hTZjIp3L/rN8HFKRjPlwd7TVhDmDPTyFkSLF7aDZdDwCw
YEcx+QZzaEtFQVHCApXa54ZfYkKWJIiL7Grit2sJfpbUD8oa7odu925yEnLbINSB8JoegM+PiHLw
Fs73QiQet5dL4JzWcaxgzSp7jOgK5afFnhdMSS2rvHi0nzMLq39jx6oswEMYmSriMaLtFq3XvYSy
O6yynQtdpwPD32ApLmrMMwixtClDS/eXaMevfyg69iib9qJgGmDvmcmdo/meie/o1/iJ/o+R4rzl
8aOIZ9QX+iSE0pPJCtJNZPmtxU4UgTfg+1ewf0tuTB2VndBW3c4VW2Z3mUMcNzeSM/ZKkeC5rWn2
0vsYVhG48/xb/uaWiRcy66UvfW8XVi8FgS2inL6aX3wWpIzqS2tcghCgbxG2xWJ3+fqjyDPhMttL
ms6BFxh6IBo3et6xfheEEMDdY+ivUykyNzdyLa2cJGh7XyN1J2lFelLaW5ladMcm9G4WXUuaRGGj
mFZGykaZFTQskdw3/DIiU85tLr0bcsvMridXY6D07pEQLoiMh5cTsjbPgzNbjAZKMpkGcah5FCZP
XAciBqABxAIM1iKfqd+N9drTTlccmRlFtBhouYMigQ7s9d/djrSWjA1hTBmC6xbOh3yXeqURaqOj
wjf6yPu2FW+QmKCW97w6X9g4YFGu7MIaOgG0283y3qmy9WhwOyogwEl/s2uKKgHstsoBHm76oj+V
1/IkWWzD6fD+kdn/iep+2BYfBzBIB9uzyg9nildoivfTOHbvQiRB2WuiTGsO4cdlKGidFr7ZanMZ
Us5oB7yi3MpYlFBYT25THwHzamp68bpipA34gxB11tv5R5UuUQLUmERkwuU3aGM8y0cBmJCCh4Q8
7Iz469H+HhRGwlzfGawPuOCwU2GN87K9a69idb3n+PDh/6Z+yWpiM7plHdX5UYP/FOGNETsaBJLP
MQbmArOpX/C8fbUvVwQLd/rVK3z7QzkdSvwUb3Y4dMzZmCeLnB0LkaSW4lVW34PvsRgxNxWTlHim
+Sd5529pC3huuxBHhHTK/xCs++gOIstw1IEBPWkLzZph4wilFFLHSNYUHIjz44fMuHjs9RxImvfT
s1Vn0VAoA0BvoO2Bn8xwO2sGzviP5VDxCz69lEEGZuxErx4D2KJpB8jOC5oNSixTEKXh17LaE2Cu
tqWhc2w9xgcdLR7xnpn6TyASODbpo1Ym9FwtGSpX9yCea86bNkhbzLZtDGGcHXxPpyMNIv0b//qi
fQY8lA2wVRuQjL3uyrhoJI8g350bdMcN8vylX9V/OxtJXfs8QdESXhQEC/BvU5+MXSMpFju9CFLO
artTrJfdmakhCl27P6XY19T9MvSatZxQwZ87jT2yuggkyhltkgEnus9RZdNqD5H95+8S6jtS77iE
0TevLX6A3Yk9xcWmLDgfftecT+AuBhPlloIZN/wVrzV3DPQdnoQS/SPRHfObiavYxBkWcNlg08gZ
L9MQaJ7Iadj/Yh8bGbFx9Iu4N94hm3eEW0LGJi/ybj1/jub17istPGUMsC0rHN0uccoAYv4qso9r
nTWmXhQg1U28qcuHME9fklx260Xzru9xfdt4KZELTMl1sLYQKLLGfnCQuwj09ViV1DDpczXVCIhj
L+m/DVJ2iEuxGZatOawBCXVSs4pBwpbpNuaKhC07GzgP6+ynqCv8nsGgYp70ClkmVfPxO8BO2jVi
fMFQ3Z2laomWxSQwDe0iXC1EvHJkJuDp0IxjIHZpNoDzX8vOb5oXKKwfz+p7/ULibOkVSXwnQFao
BNBAki8g0toFdhwrPcsj5k1fVacNjMYy4lA7pFSOn7pYtdyGvaptJJEmsQSLlDvNbQ53HJeB7Y+6
GjuE1s42WUK3TZBjZzgX+tDpsCtqoyXFM9SXE5JVRv8/0ZlN29j+eYRBtVMywDaIn4kzWtpdnB7M
GdXV/2yL9Q3jp+LxalDIGXNVXUgIGRPZbeKaWF90onn/YK2zQExWkI3EzN2IuFu1OCjWL777MCuZ
0OPFUtM84vG8dBkn1h3L7pSNb83QBI2kRiToi6ZKeZ4q683frt2jMuGoN+6sLukuxgnCsf6+yPgC
100GNuOf8R/PqD92pt2WHn8+PuaizsiPVIRKsSLpL46Z9dkUdLCCOI61sSQn3xQlHDiWaO86iTfZ
7ff1XONFMsSuFu6OjredicsInPyU87pnEYXebKWX9oOlZujNBNrM3mDa3y9BOmqgPoWC+jJBrK1P
RW+pyNTadkDW54CUUOyFjtrQ/6l9Irtwe0WxwMQfSJ/K2d5fB7uZ3UNqTx7KpXjP1cQSwBNfRB4Z
5WQmumKDqMZon3LPlpE3g7mbAzaIG3qxQzjrB/mxzJQPnZRb1Exj772S06M/X/1TA5NbwPRTLot1
KiXSuyEbs8+4VgkqQi13WWmoeoPBTfFZU7coSJ9XElK37ZSOuuxhEZwrN4GnLQDgvTrYidKpjMpj
XlppfLETfrhuiNfGW5p4EEdTVXr/WG+uOON5XVCIbemwaNZ+OlX/CoAQR89JdTYR+JO4rGb5Moua
uQQKyeEJG0w7ZBnb+VffUre7ayVzB2w+NYswSNStJcK6ET0g5fZ2hy4vYCUAunaKPpPyt+WBGFS/
wkeoWqwH9EHIZbFuCrjvAjfrnmgtbmGi/LK0Oz2iZgqRkOSYOs3m6NXoA72ACrsV73PbkvSjIo3W
MB+lIi/ieD5IxudQfjnpN3ET/PlL6rDILBXijL2u0yNkJ597aKjSO6m+R9+vptxHYEM12VSJQD1F
N09bLGP/aKHFwx4ICe/Rfa6Df7OquLIvrgL9hCDjReoCVM6iDougZ7++Tg412cpop5ViKmae8UW0
l/OABBSQB/88n2vwyOdyvBPP1karKYew23lS9TMx+ovJ4xFwSqSyc3c02YOUnL8FWtPwAwZYH5ou
ff7ZCMPCxi/pS5lUZXqblGDtJPowhRoyraRaXuhxgPg9Hs5bpSlweFoCtoVMJxeqvMti02eHrydA
8QzD7kzUKqNWWU497xBGTFMSqmKG5sjW+SNOrTPFVElve6QU4/UFoCKNjW8Y8oyfN+ZZxIIgIA/U
GLXGZOeF6DKl3a80pDkSzT+izpFamjJPUj9+CHITKXe1bUc8ekAaZcUG7gbg6xNaKgiacHgqKZ5m
Uz2XCKy+4V+2nhDqGs2m11ed4NyWLG7heR+yuRVIJxP5JnAmsqGq+wwntzZuNipLSraNZRdlC/Yo
dytIttm2fi92kTW03/r19FUb8L2NmqA2u7LDOywjABsZVrxPWjJYHJ1eEodxC6vxCNf9ObGlFFar
biipnHKzlFErR2Y/la6yDOLVU11mXWrU39B+dGsBDyFCXwnOnJV2vRT0Yk9xoTYS+cKJGwZdfq8X
j4ofMIsA78f1kX9LST6hRZv30M10ggbHwAhUgiRAXdEWmBGKdmxOzoxLPDUQCQNYAq3m/MJ0gqkU
kp0qIwrVgvZGaR3Kwf503a8twS3ea9mXEBJ4E0gBl3PKaZAWzeMiYWag/IxtUdpmXcj6wie0f/NW
4bfqCWh4jOeVsEg6b8NJ4qBm7lo/tk7xTQuwc/RIDjO7kHnutB2ZHWJ3mxvakSEvS78Ylk8JBwd9
anbgF5dkNEA7Bah4b5nE1k/yDgW+wNwlflJuSezDAixCYE5dC8hKsNfF9lqqdYZXPgXnHUkraO3F
egdFW3J2lmWURY5AnqHbhS1R3IEIu8UjvVu55ldkfPSGacHkkmEZvlSHY470FWwtZEJsSZmqujlP
Pf0HXldjz0I4/Na31wqCBoGBCBnsl8sKiwwnmPRYw6Wi+GhVMn33dIp/awdr5fulDTd/nw7EP84/
luCBE1h5aFT6pMnISrmo2NEee04RGOGlH4RWP4s04KL/kBLNjYeZ/InXGetwIlmKrrRXpjjieFCM
IhbVp0HUElKIBfGxmkzMFcBDmHLLHz/qTHvTnPy9ZfzHNz/Or6zoryhv+KNareEbP+cQ4AzQ3hrA
CcSvmp/QfBETEKZhMuMLCQYcqXCD8EoITXO2K7vVh6r+or+/wQuQyggyJRmZwTrN9VDMhBOs/oC8
gK7HtjUg+KqcU9XJ2BHyVMC6603jOhin7TyoytPkOzmZd0ESFdDTk291C6IapB2m7Y1LZmi5AXQ6
9oi1WK3IsCVp04deZUMWOmV2EFT2JDMmtS84qhZVjjGGy9QA+w/LhTswBrgKK0078Omz8TQupf9Y
CNN/qXCzHTtBpLjft8fQudh46iDcb04DYS2qqTYVClSqQpN2BJ9kLIWusoYhiLIyxunN/NF+bOdt
Vv5mDOfjrZAffkqAZHE+WtB/SdxkQ+yhDDs5RIyB//aPp4Zi0bA1JnAIhGDKe4Z+wn1mwVTOeiju
Dn+byKkuS8iQHLpqWzxLhd8vHQ2WfKGUzLq0Mgyb6OGN/oBO76QHDP4uVYlcu6v1Ebqk2/nF+UEH
Ixh9JZo0d0HTilEL0orMZjrYkN1sBBBtuSqh8Ii0W9R7TNK3SHhOikaJFAKGXwfa0wCmTl9yjlgN
vFgBD0A/fxzeUJD+IQ6Scf+hs409G2SCcGStQwZuru/ib08vY6bpX3ekQKFdaH1zeyHii+UnJZhf
WOUqnkry8TEYT548z1pIL9W2HuRidLkDANnV/zv4/IipYAbtrBq6IegRtt5h0e4HziZVno6HRtbl
MdgTtKjkv2ycBuiLGpBmaA9zSaRT3CHWsYEZupBEh7fuDU043uAgjz3VdMTG0vzDNtHd6hf5VitG
upayTfWCCwCMVBdkV4eudqbvVph4h2lrIOC62PesNdMKD9fZVI4fUPXaNynF13+furgzF+SrnEJ1
cr3jyhQOp0XM/bGRsAzd2Na9iFKsAGq/osW9IQFoUSPTGE0DDN1118asQjzHq/uiIPNHQ/oBhj+7
JmFrag+/1sJloxKnzQJYgObcHMVnil0zhzzO1w/z0s/Meil/sQrpM4OLXv7Hg1xvB9huWRzaw7YG
XOylkkz0e+NhKjffm0ey/H1RUJDwFR4iMyWZzTLtYSLHsX8NLytaXeQA+2US9HrL8K6FezGMUwc2
Iea0AR0eC04Sd2uv3isI6zvJ3MW2lZQuJyaaEmuC6BQud77wWWDhp4Ul7/jFv3sRxzJAMfwvu//S
1VfGnvfeK0+VGx+4DL76kx0sUtyPCjYSyrGHWUrA4vFBogz2O6xxKsu2Vy3AqwuqB3HFrA5gEv5q
emDkevubHQBBh/wQ9KQl1q7CXLWFwLfiTJ5QD5bj57fecl3JDPgt4pP0Ayo0qUPTSbk9DG1Z9Tgv
5TgoRwvkz66GhjvTby+v1QcRrCituIwvaRsJnlCbL3iOG6XgctDNigan787CC6trr2obK/7eKoqv
6lTrWJ99v+on49lDSabg38llgjtwVBqo2m9qscncYZPMq2C4ZTEct20AwyfBLtq1N2ZbEVY+poIh
vjBSu7E5TxTW02pZTI+Ph128IyJSK9eMzR63v9wUihE7yz+cEdSsOvvb4a8hKZL3YrPS4MVb66+b
RFWl7KZDZRiwNSO0XjxU6m5LEGpIoTXLn2d0jx4w9wonmp7n6m1PASKdZicyPit4BQ2iye2fGkST
3+ScuufeInUWT77n5+XZe9abTh6I5pff92q9AXI8KPtaQPgc6zRgemFX/dJUe3dl4XmSK6wApSMF
ImC33caUi+cpD4uxfySxzDgvbHgxwtWqBXu09ojPRg5WNeM6GX6xeSRgz1bsVReMnr8DInLW840h
SZam2kanlmIcZOQ1mcQAcTv/7HpEz9KaVNv/w6TEwfsqBC8kZCG2LVlySk/4bZgMQCl0iCFPjDhS
e7aFqiuQzBaCQof9ySVU3xM0vXw2WAIh/BuYCC0nsDGR5buGfwba6a5RiRdJbtDZNx4eL/uYnjH1
0yxD8coPoRnOigGcnrVsjLSFu4pvT9+fT53wHXHhOBNOjE8enQJft3rv6PBBldNA9/JuqfQ5EBLq
0uvWvTrrhFcsfcOh936IZgGioRyMe2nMlYC3byyVpY2xz85lup22dZ1bMpExGGkEy8cNQb/ZiVnx
n9I/OoADdYKzjOxWs5qOkkhnnre0psZzw0vQx3yC/ybb0y69iK3BRYOubVxO2BwTh1hobGaejaYI
Km+wwyJC38oRXiCYhKHfRc+qVOinofcVj49mtCQv2Llgkiay6r1hSm61SvrZNiURGsI5NZLrf047
2f3k6LYAANDCXcOggaib1Zmub22bHcEq42gKzNKUgV46e/PzqV4I+aQmy/OKtVfrJPlsC8iWUiHw
u9fy5v7waaM+gNIVNkv2ddhlDFFjUkR9vfjVurmljjUtloU8UUzqu9Dk5mHJYYrtTIvu/cz0DGG+
r2VIUGjMTwzHn5aZ5XbAyKsdf4FhpjuHaeBn0dTRdZvUeSDft7GeqtnZU3l/CcNMBXDHdQ7SiAbt
MDa1mxx1LHiA2DXgLg7Qsy4EXsr2GblEogOEw15iz4cxUibPrMd1YOXSLV2VxTIkx2j5UCcg56/Z
sxVXyBOZ4A2iG5om+K9pdYT5wRfaIo+/Q+Wzdtq+Sn1XeUB38O0eTw5DiO2HR87QpwOhpRQyDpzP
7SHsz0/RvrijZVk3w4c8yguqrOghQZfM7m3SXlEAjWHN0yWD2gucBYCXigUuTBMFnI0QAL4CGGBv
iJShC+kntc+W4i3NUsW80UAFGngGZupa4lwrzGMWXDwx0e2ovkqyZCR8nIsbg8JjUIFDB6kUUldX
INQ5cBXrvOseqxKHGEjoWBzySYYdtP17+RJ5Tu/iqTML1ZnnG2VSOzgKIg7yxVj3Ab2jIh9c10OH
afVH0KNItF3fjQxNDBuwR/hLUw4LN07rXdJifFPDk2ABO6bacxmKboL6+rAmuSFdTF6jfEA3LeBO
nb6PtXNYX72GqOcW25ubrjihjwATrebdeSCmgkTagJnyC0lCx8zxjOvKDvna/fBrlxnmAZFuEJg7
0X1lI0ALL8eZk5B6CMB9SbgZBnYTl4Lr22YeJZYOtyVYR1O1yV24cBW0YpywEQWJXuMlylzdprNc
xeTchGlk82ISZ+q+iT9xxES3Mc3Z7aU1gFfPH3q8ZVsg0smKCVFHbEMb7dnkma4dJDtpOiQ39fpg
kHh0PPQuuTnFRmL4ogNA0a/lWheLsBrTTCRP/Q8HfcKooGwCSXQG5whdhH9GdLn8q1rRY2HLJBxv
zwLTNtPLewPcu2yHYFt6dc9IC8It/1itQvhOo+vkQ7q/QFZKz8CIalxHUpgefxCM/MemD1Q0LJGN
iZth2SRzIUwQLX+KwvLMvXa+7NzRuPNDXUzcoBYsFwnNJ+rpX2tayBaPLCp4PWzfJnUPIpuTF/F4
OSAon0oIqygAf8B3rb+N3cvHKjKZ9SWFoObnB2CZpTUZQtPAiuvTSZl3TILwyDMaj3JnkpfU6lU+
KP0/0C06GTTVjC2GvBwnN4RALb1fvdxU9FGk3xWSckmTTnrFXxTa9c+TAWtdQ9+QebmEvS47kUCL
Yq35G/O4I65a4ZXGi/Nm4heQ+w7LhS4xe2/+pLdjF7QHxDf6dOPmdSnTHkXfWoGBShZmXO8R+a5j
AIibIgBx1ZbwdlYkLhc2k1UCeJ6RLYvzgsamjl6hEh5N/vEMwgoEDOmPz+0GRr2nQzutKhBAE497
t6qxmzn5cZwWyR8Xa2/9Kc8+G6ACb4VWroRNlXFP7YhaM+iFiCpU/4kC7/0e6hbtjGpjyQk1zc++
w3CtqbKfCGNVLZartgr6x5duOJRJSj/WyNK+5kwn0bS0s/zalKnskGK5oy3IIQ+mPJLJf01mBW1p
3A7bVV2uArl5zEoF0rIUF3mOQGE6+UEDInNBxMki63qfU1bu2dHDfi6kvaBYfAYqdwHPW810I141
IwnBR+EWp8zE+hkDDg4NBaKMH3lbcv05MUz8aQ7RdHI20nw58cfl8yDfp9FtLIicuya+js3uKFvB
aWm5S49raGFOtO/WI6KNPyHTdivpvzny/Bi7I6i1xsed2p1ppH02aG42k1MoFpEtRVM324I8g3eP
8Sxn7PStdAgXq9D1kUybbVDNnaVL2P8061W+kk7ustGgUlBTONsYZtrs4y8+TK8fXvwFnrJ6sF1Q
ENrYDl3LLFU3UrSlrMzv2HxlSvAp7GHTlulhspEEBJiU+wKtJClu1ZN34gZcsgiGrZNPZIhYlGRY
dNEHPWC/qwiENjYzYNfXrYnJWxasVPIUXICGVopfxFOtLKwl4qSxpgpCC+oXPDz6+HKwDh8WW9W+
rtEBBDsRxRepEg3rOUIse3xw7ZbddDqyFONoH8cwvf8CKu2wKBceahBAHbpsogPAkWAJFb3/BZ1C
dSiPf0/lrrlMw8id+ha+4RyN/m9/m7FkfjPrXc8J8fa61INwRG5SkswnCcJkZnSZ9As6eLBucir/
b91Y9484o7/0EyIOkuDQ7peEE/RRDSdNZ3pCcoD6eo5iOIZQfFeSYseGFj5U2h7HWjKuTk15x4pz
Rt0XERiNEEV5xh0IgkbXV6YiO3h1ZkA6UlXnywsNn7PB+Jmg/INp51XdH9F3oTUm53oFlhYWijhd
9ayzb0GDddjnDXoCrH1wHaQcDcNoNFLXsIxuUgvEdQu1Kg+MssF2mt3j63Ke4aY1F/sLVWk4WuzV
cO0oE5Z3tj5ujTL3326EuSK0vZ3Z6hWKJ02UCmFJuUAxG/JEqp125+HR6uZHjiK6r2tZ0Due/avt
nEft5IgzFdpmhmg/Tx6fRSJ9tFGTi5nD2NBp8n/kJHA11qakRhB1ozv4+nIzxfdcCJfAxvQEwTV6
aWPB/3ij1wKxzNC0qgbMxW8P3CeNesyWTR+P51iC+DD7SwyT7S56WlqmP3ONEBtIGzVkjplA6X/m
Ubm5cLkT8P2iFkl9CPF8MrRm43PuLwnj/EI0Xy1y9k8kKy0X17Wxs0pOuZdV0uEaWwhRdikg74MS
g0hqKfMnoB6dmEn41YQcecM1X9fpaHofujqaNDUIzyl84W9M7niWAuLDuya7I0X+LClKPq5srdyY
e4wyVdLcAY5fkGyobhXicmDZOBn8Ps/m5nciOEqi5/q52+DkMP4EAECQqj1VgWjZwQQZ8XumnIt2
ZneemnGPmngzth70wuJjx5ODa3kxAJvMqA8qkzkOt53qqdyX5bmwzrNn6grokRf42lFRFPUwVuJE
c6/52gNPPmhjd7+jt8HMwZf18o1NmqNskRsuxAHqwZkC2xlbdBTxAlSjw92uE1x+pnV4zMNaZyZf
HSx2mElxDyR+pw8LNlEPwhF5cyV57S2dhIiQCAgc6Edf0eZZ7+neOX5Ydtvy7dhtoK6k6sCJoIBp
Rj8UnqP0381m6B9R9aYJ9tzfZ0wdTTpjPO9luzmXMU+j5StZMgyYGIyhw1hbSavf4kioHGrD1fwd
0Z92IXj+dYoIk8PO4FFx9MFlYuC54xKAPWgrdtaqOtqH5rRe9FvDB/MiUo37FgCivYj4Al7PpnXi
1E9gIPL+XlqRPy/uOfBVX40OR9Z9hdP0jEG0rtl1YKDEvirmplZKIxwCoTPjYhAcpZWZvuDIe3PB
4hCfCqFyzoFIOuov/1ru9mretdZyGcGcrbCmbchyb2hRqPbe7WsfpeV1a4Ltr48/KcBTwc+u38BQ
6w/sv1xhwxGKmC+DcCDkIc70Ilzu/WWPuynMlkrTuRkuOJn4JwB9dUPAwQxUgR1fwVGpgN2mOay3
00NtGwMDoBdMWJpvfiyT1TIyIgjNR2uIqFkCs2FSf+S2GN/Q61IT1moZnIo0BEQnSd7hpnde6E1j
6RrO5IDPMWDeWamn68WYzHmhPwejvvuUyqwhb6d+wTen/uH0YLsO+df3lTROx0L7xMc+ABE+KNA6
wxCJcyFEZD4sXflZm5diTqiI0bC2+2i1CxhsjYzpKolRORBXWrxzk7EjcCRBv+t7hgeX2isDMEBk
Oq8HbpeoWmw6YjNBcScB26AN+34JJ2R0JcJlkCWYidqdljqbt6QkbEo/Tbr0AW1HPQNNkUIPj9rW
9S7uorKylEAxmMIF0f+L7U4Vv/NG+df6dVtTTPpV5ZV8XiYqaAckXjMf0HD7r3U39pwU7rph4L7Q
ZUF6CvcTDM3aL2O/L1TbJjDv/5soXgfyTNPCB4AjlxMVLTJb/QArhKleasFBBXIHjtT/ivfiCDiy
SRmGaRGotXJdUlsYnBH27SDWn5yiZtoMpTL9SI0XXInjuUUvAgL2jCtArD35ODa3k4jqwS43elSh
hnoPlYqR63hL4dYe2y/uO+RAQau+QTBCd04qa7YMAFmvdLIx+5aRtXV9qadVwlcu1jKeFpu4hF59
LyQOyLqreOM3tdgMMfGzcKngQrhdDOYh0o1pPMToEhywYyXa2iHMaQ9iHFJZcy/6O/x0aJW7A45y
zu25Zilc/XpDmNwI5CrpjUrMd+mxn0kCGUj92RnqKN0SsICM66UPiVH4MrKHdjdcavaThLRhbe4Q
CvLTdWcb1TzUC5G3drnra+O2HiTmGrcEGpyVF5xe5bhWuyxka5bnv0Guzy657NHhJoWVPBxBa7oq
IPQP1fdtCec2ls+Sjih8q4xQm0FINWlZW9rAf/06jluVQfAgBdbqMQS+yswBOJ+sWYfmiGXnVr3i
CledXxwK8BifVzjr6XhKPgy6tCid/+yn5wBPtAvqjGArJ33Sgp8qkUnYkSIQCMXWkeulQhuAr2Pd
RZC8nl6uylayiZnFb4+Lh6kQl3HSj6Wo9Y3UY26kBxighxxIjMZ2vwcqvR7izJdNTBb8pyg7h2bx
4QUyLc7Qr4ewi6300hix7yJVyYdQ7jZrpWmY1P2g3SVVlvK/8VKCsLo2OnDb/ruXNV2LSReRK+FA
825avr1bzFjRd+hm/f0EkQajgyRFAw6wITHCWu5xAzjVTpEPwwSwv4FKi7ittP8MDSTbo3Lk8j8U
7lAjaOUaJ4V03Pd4EIxdcXcMg5rkKtXuTM1FIbgKetYF3om2TX1FhOBE/N3Do3pSxowOWHWbyFGf
F7er4ly5c/j3+5UjLpCQLyUPt8wI4PA0BTWSLsWh3N1UNjrZhM3zeOfohBDBnKpkSyyQ7GeaHuNv
ny2x+CAIt4Q90StlNoToHsVdVkHGBoxB+rDn5tCAs1DqduY3EDPN5CQLBj5pw80HPkO36HZomuIu
xZS2VQ9DsIz/bj9D9H1/lFipQ7E/jjSaintXXu7H1HaA4jf8qM8pYL0UgUQwghhFEyRtStPnAuLd
o1O7mbu7IoHumgWmS4rUsJ7FZAsKP3ipoPDgvyVW5TNoBDf1QGOMMldnOmxPy+W/3YDrR8MxpgVU
pRt0UZa3IAIIGKc+Xtw8V9op374DXqq8Eg9Mgiui7CHYi2uLeM6//kT04zKN2xPLjdKGwkr1WXZa
b1cqZgXxBrSvwIP4LP0KwmJM3MunHarwXLmoiBFu0O0orhU1iLHTbYHwEy7SDU5mN/tdfvUthdrE
Y7MOFNO1fcu9Mb1k6CXs6nZDeRII7bB65b5JlKr1aJLWBEtU/vZT1QhnVbXExO8xJy/Tm2IWj0pO
Ip8HO8GwqHWBxvHnlneN4Uy2AT8YBghc53yxs3jx1Bjue92aAnVp23W8hwpqZRnGjAk5f0Gx6rmY
2m8/z47r3jOzZYwBRoFRVygODCoqOtM2py5l9VuR0fF42uR8oy26VPikg4/QSAOZzYkZ5cKr7S0t
omTGKoShdzCLWInlQg9EW9Df+P+6cizqRL1+MGuGVxMdSp7X5lPsEC+rEPMq9UFECc+C1NkfO4Iz
muJwsCTeCYNcwWFV4FaeOuBmk0GyuoRvqLpWdvuTS56cRiMXolxjuO3IxL27+/6FFYOMiC7y79TI
7gR4y5aaBImSVr2wXT7ssxQO6PIH/9HzexjMQnNohcwboWdaU16WuVJrIHGcZUsMt2hzqLM3aBb1
F24m6MgrzXmESfwjYo8E/5xLTMKHY2vtReVZFaxtAv8kqXIGSmzgHtWplKihi5EwyyNjf01vmY/P
uLqANhoN7G8B2YPQ6HwLoMZnsMtderI1E08Nn8l5MCRZEJbRYMKCHuMDR67Dao5hiAQ8HzEMDTC+
dXOJ+hecy5Kp3UH+yd18Htm2RtX8OudS2veAgSBFwSxWD1SGmXKowC2pm4/WdpvD/WKBIs+KgS0f
+iiFAOUl+n0O3hmB1r0hFshdQcodZ333Aw3JPmyc64xZz241SgqThCkUxDOOCUM6VFgdZO/S6Big
yYpTLpQuFYikIkonxWqHScXtveLTpkMJEhYoAfBaYEoaoEbLwAJcDr7TvrQhAzIyzaj5jCmE8is5
psKhF6jtaTLkQ3RxwGXdkEw/JJMbei0CFEqOy5HdkwNLhNiH+tU09/UwMEAwXm8dyFiB8SZsu/8Y
FMuErImhbJSThhToMVphtCZGKn30alfccoPI4yPKdBajhfPG9SxtzFRFXeDZ+TlMhUFxM50iGQ7t
PHkvf9HVNJVLuzxKaDw69QSzwYjsCP7MC1Zuxu598CeeXex/Z6r0Nz9lMGt9pCp+3LDkoAp7TM+U
FCplgXkRsvuFzjOM3RV0mODAce469ZTIZUWg+z81mSuSxFNKRpduPGZAkB74RZz1OnDJETDfSzQ9
8zC9lRcIrG7Vm4oCQUP8SOI4oBQk66K7jEswG98IZm0WvTYSqfBFpfCuPVxB9tMGAyiBHrnwmAf6
nnsLgee9cH13YPU71vgO3K7HAtpiRc95O6v2hNTGxpeBhMuCjoWv3ykILc1Q75Yb/4e7krx/jH0T
KRhwvpknfbelNR9EPoqEbadXVS6PQheTzy32LAjiOMcV/dwSct+9TX+05cUbMxdkSk/8yH9nu1NN
Vd+JwuRj/FVxAohBKA7eUfZsL5QZbJlD1+dVJAfDssTIz7jYWds6VPSInFJxHZUpBP126US5VFJc
ZadpQ71g1hOv+9k+d1TpCl+jxb0KT3YHdTImsobcngGsyTwComHW0/soiLZRkAkXYrQSsauWcWhb
xICbCxDldd3/v+OGJPv8co5UQrJLsHelP7ngr3YRPi8YaD66blj8G2v6YRjlEz2dMSNUd6BNB2uy
Xs3OBhfi959F8+2e4crQFPnjelbZK82DfrlYeJi8iNtq2sbD39S7uL421fBsYQXQbMvwQscTFGuu
Rk65dsBmj2E3EuGLo/JbgqIrNevcPhnsY3u+SPkKR8HmIPbvV4/noTc/jrkzwBwCFpKz3QozrSWd
QCmHtKp07mM/g476YsGAy3Uh2w3PDSOSsluXfguTU8blMnnqY/q0J8jAbe8hqpyomgI+HXV4rnIB
9VPdlgHOuU7GDHnCzDHT8NbEEwZ3QJ7uUh3OMLKUFAmdu8b+mTyqbUnGQ0lwFOGrQFawTCRd2TsO
2QWCxF93X45Q6dNrwF6K4LC5lbdfoZjV8GfBqrR+CVOSdXXNi/7PAU0k1qqMPSf7duG8VyIpuJUg
OeKqVaL76/r1Nqnqz4lncV8wdWKsvseyzANya83TQGsoNdpbgKolx2rh+skMYxbZBZB8nh9nQlrs
U7vNxDMTnz3g3W4czABySO34O9a4LozIPVCq4mCYamc9cslFB9LSXyG57V0xbpJXuMhgo91LdNPs
D2WvH/v9y8ClCbe/PKR1zF7aoEjscjhvRrn9pUEEOq2g0CaBdItZM6W+FMlwPvx21xH9OP8ptDGc
okEAZhqEm4gOlcIhRSuRC1S2QKYq3Wj2O2z/DqM2oTxQkYOIjFWG36PiHVqPioXTOANOIRO2mZ+Y
lEayQTtV/DE8xYL82J5oRPKRLVh6p7cYk6DbYFRiaMx029P1/SdVgQ9SLvPXnQ/doIkbMIukVh6N
8IqqNKgqKPfkCyN75Uqep+5CL1n2vT9Fl2Kaw3m0qftoB5lyFKFYdgDPqw2q8xXAn7mrW9cihUsS
qoxyWf8kjwkisbH0xINObqDOb3B2LtFLSZLXS0M+m64FUryuXfT4wrf9Di5jZf8sMOk8K0EgJ0vN
Le+2/Za+vSQ6CbWs39SPRgU4mcawos2g7wsELUg6C29bGa/zThkAb8CVFkZ/1QHpQ1nS6C4YGaml
VPC88PS+KGg71nEK/2Hqejpypy6EKmIUxHasAFrUpJ28nH0db3DJG1zrNeLKV1NcrI0gN6ViRDKo
AkR9mEOj/Le5T35kbvQS0WF0P1XlnKRJ4dCjqfd5cjUW6RgPEv+ZeQQF1bV0P11F9XfEkEiZrNLr
7HgkMOyn/TvfwCzj1QmQJWMcgRN08jvx0KDo/xQcXrAZjKd/XaByqWusZq88kgydLtsazrtr+Ky1
Ghh4M3Z2HzVNGYDPerT3j7P43EWHHNIyMp8EDGeg6sty7J0yev00HqSuzLMxYWEOtl1Bs/BazHTI
typ7RbwJnbKfcb6jC4LYxmTn4e9mVAusLpTV8yx/9NyGmvZo+EuG4kgL+eQtC87tIVYIrHv0w3Vh
4aQ+R1NutmMM2HMh7NglrJiUiDN7UXb4aaIZVaohPHPPWYhpkzUs1GrbNVu85MCz9cdr3VnhKrBy
6n4Z7OmGRM3butd3VgWkUh1wEUgI2KzPphl+Q852lngzNV1l/ehmSLxhE+dAUexd1c9MVSt/X96U
KWsTiRvy6NnFGVUBEUNcPZv3+gB4Esj8DwspSNuhwlzs0Cozb8GfdqE+eKg4VpUx7AIi2oDIOagt
MV+57pvuUVASDyQ7j5yBhk2yTqOgcex12Z0uttqV63rFikAmTQCoX7xX7wiZ8qo1x/k+qObS3vDU
xvNt85WcW91xwjOGDQ2tAEddFRw20iZomPMYWmdYpsc9g3md4nQS9mxuuz9xvNSl3D21TsyhCwen
W1m7fN3nz0zBBf6GseWR0yoe2TNNgob4CbUzu/EqRqGdzJy+FRS1wvdYPtiirygpcwnZm406Wn/y
CjWlEzqBHzoESe80NYKS7DnKkeaW4DL/D91fOTTK4yE5/Y7I3Ye8tJo5CYqdI+LzcjyQUE6EH9EW
P5zTavE2WmuT0xScD3r3D4YbXfbKsfdA4NLSmjTPDBK5RuJO0sCqC4/oc/sN6r+W1OMqp5jLP8+P
dw6/ycW0i8PGQuLLd6Aj1U1+G4TLpH+tLYF8p6VDZuWPk/H7gon3NRBuzUl3fhyd0NVchenvIFGQ
XU5xX/NS7iJxJBHkEAqRCKXA0eoAGeZmLNFeuqhVU6pSNX08XECvFV4xWCpD9X8qHLacAWkZAVk4
aeNjHMqR9Dcvj+P4PgqKqg+VtqAehJAFv9q/ecWuuc9HBljFrgRgMfCui+DL6VgubCQvLto6ykEJ
fF7oRS2YCSuBjQhKGKCcxY+rYHL9qeD8QvOBjWYmby/U4UEgoEm9vP9TUU27xhcl9YljooQM/Ol4
t6xeNLcc1f0rDGoiW0kVh5jTEExs3Pb1elbJTk8K5749LK2/Sra1GuoUJMQadyoVQI1zMiVlOLqe
Ej/6i/+kU8/Q9Jb09rgSWGtpZ2Tqs5QdZ6lQt1TVM7Vp6zkHWE9B5g+e2ZZCI8vhAPjhdu5Vp2rI
mvkE6fbViYtiAG7ZneeuFFW0xkMnKMUOxgRzA2KP0vd8Anwafx522SOcoGHNfZZVIzAeaCn/+D8J
ESaEk4ViLoZYc86bD9C4VkmraPgBwiKzRJmal4rZgVvtQYvkUgpYQQ2EU63ABi0PILUFo2DvRNAV
wPag1GhZpUHwXZuq5WPuwEi5W9RsJl9iZpdsDHGK5LQ5YBNiCRLo6Z2KfDu1oiQ/5B5LI27bjzbT
kYD89TmP6lOqr0WJOLFPWEBGjoFN5WkYsIk05Z0nA3wYWPukJYSNsyxQvmkq/DTFk5p3lcIrzGJh
6Z+n7fkN6cd6a3XipEE4k5D58Ua6uEY+lRDRFeKsHf9P8SRXfrC0GYWsGYgflzCOV42wPtZdS5Mg
jlFyEfXjRuILYDPDQecX7MHig/0qaT99IbmBkvOJP1ZD+ES1CDft8rPrEYYVu6vvNi5i/yI+6JpJ
dA2yT/VNvfGJE9XPTP1Euyz0BUDL67ZFZV75UrfdMyhsIn0+MKrYP+PCsCqgVuUb5MK4s6xSJGY4
HvKFmcpwUIML8mP8GdZE59LttPsMkaH5dBdNKfUyUfzpkQjbB/cAAkCY/3cWbJalGjUeAAJ6loak
qMrhwfVByraqz9c82UFPT5zo18oynZK4QzjNQlebKWJuUfkfOi3iBkZow7c9BX2mp0fxfT0Pz2xC
GZ+utdUfrcRkT0Ag4X1ruHhQAVV6ewnd7ILzMgCMKLHd0lOIo3sKQRdUvbaoErVcaGkUbjnTk29Z
16T2xaO4l02UPzG4Z4plbwoGQzzdZRETdFCsVWEfb+FY/302RGBgt1pFsiKdha8KdHK+UNCNeL3u
neUj8sMHqu1wxLwLy0Z/0189nL1bRnYw5BdRUfgh+ynuZh1mCp/hV3U6OEFnXHkRqqG6EhfvzqFa
gMuaP9P9wUGbYaFfh+WntnyWJix7zLfPu6w3LGw5pjcVFzzfG/S0u34f2DjusJxXA0l9tb7RFOyk
mYWd8ce+8lnQjzqRTVb/8Y/mTnxJN+EJzZLvlZQ11t77qBLFN5Xrh4m2///u3qOnbVSsTCntceIL
Jqu9sruuoW7RtaLiiB2n+e7OcXCbb8tyjIAdhu/bv5TKi+cAEGR6qt0xFrt1R77FfAKwSoHwr5/r
C41QOjuB1Q3YCMMxkZB9hlZDRcXHTHokdccr8H+IKyaU7gq5hpsWvX92Wu/KMbO92Y2H3mUls1bI
Tkx3gfMRy+LxhdG6yr+20DrimnJk0Ekj9sUV8CSYuWoS29O/fZNfmNyBDgf2jJ9sVGLJf9cxBjZU
uuN0GeQMxYQOc3RH26GS9BnWxkUBruy8VQQVVjr8LKjToSMguj8F+i3VRo0cLlU2i6e6lz4gWc6V
fDAnswmhzqQ0J5UuvgILizC+CHidv1ULgF8YLvK8NY9KtXGqt6vkUyKxDZlvlEzmRS/bYsViMvOF
Xvd0OUbQVS8p66/BQGQ6W9PpM0Qqe4bWagFJtBV0n8U1bvUcaCiCBl0d1jbGwt4X6rQo0zglcrFY
TJn9ZF0DJ5GOEMCjNejIIzMM3nFlz8drqjwO12vAZzR+y3UFDAMED0zzbcXTu+kFzNPmoFtjyih2
KMDj2nRe0NwfD45cH3a9FwXduCZThhinbMcQxGT7FZxe3klYcZ3ZtnaRxLz++/mME3JtlIvii/zY
M3S3UOn4ggwFdl4spFC1zWs62RFB/M5/k9tbXdcDDV5yqlChV4GPYwtUP7laQyfBn9xxTXVBQrYk
ymCGD9+7p0Gzr34G9LhWxPqaEWEIgWRveIRMfcdJLpBB+ReYWMqyUvwAtpTw5hNDO0i+tinCxc8D
4burb/miD6iNd+gD4SNWydBqHYew51wdM/y1GI8HQnTddMsBp68cku7Pt4u2lWw0m6ZuCrCXmfBx
4SOn4ciWXIYQcHRMgjmXV1DiFJW1HLo0Jl/gtQDEIUKvHBhtJiLtmpxdVGkoPZIqws/6m8JtzIQE
SIMAkIovfcKtNr/2XgWg6ApyrKFYb/YWCfjKlIRuT9+NoEBylMzCONHS/k0JEmtsbfkcs3Km9myc
VBWcXfeS42cyISaLGX/DNhbVh1pXSTyItHTu5eJCd64/Gy1U3J8gDyKWApjfoWEFsKZuuxpAeiH3
XWfqKC7zCtz0wq7e21zriXW5dM0ugCxRLF9cg+sx98UltRkp6hqqxdNRq9+3CVTLbXXXyVdQYGJg
M1c6Zecp7oLChALsWhtU84ZiBGzw21Hk7PazUbrbF4G9YufmqLscPwaBea1oKsue1LIcNjsq+8gl
i0ljAt7u5YJU48HzZRqO26VD/d/4DosNkVu+5BSZ7jmhYLGh5++XyRDZq+WuCNjoSkhfJS/6uf4x
X+ZC6yOo7RXBwVoUCmO8WB+5cU+hyHfkAk2UHEGFWxppXvbvhitdlS8RlOpS/oIRJTU/mTL7c4ls
doJmxRx0tacX2Lo5JajdLkjeT9b3sQi8rrGMtvKnfvKD6YSTOh1a58rSE5zJqFZFSrnjahxKcQhy
mlymFBP8uf81R1PftwC33ULbHCmIEA8CiW1caKdg2ZOwOeGwGJsLeeYVNp373PEqDlUhkw6/tUFA
E66MAjcgh+MqiDrd/b6HbxDMVYKYIys2HzhNjo466RAfTb9SRcEUafF9fm7X/Wy3EYKiiXk37L8g
MQQl6FeL8be7/FN6x6Pe0O+XhBqsZufKCfJnJcWFSEi71FkHuCRwqPE8CjnYtKdU2QAtt7Lex9h3
QNUFtZJ5vYNcaiHCBzpKpMTXZ9YP3A0KrNBCMpDhn6zLzoQiPhBHDyaSUn1U02cqVd3B/U7L26BL
UaPA43j7yF0jYW8jV/ZX0UwoFaXYTd5pl2bS05nw3j+2t8IKMBCl1x5Usw6ehT+vQyvEekdc1lUf
wRmZBpsjy/Jqss5loRCl+nZjwhPgGGBOpBV8qye8v32AdQw55Wx8lOMQ5z/Hjtgs/TXNC4r3vYpn
R/Ei4k8ay5Jqtd79SLPOv7ZHOzSY54dWaI6//byq4CY2NrVLohS4K9VPX78pjOc9oPrjTtjFehz3
4MfCIfJGxSOFWek3VtfYLXEfWuo5PvxzP6IorFT5IRhNaPFpHMSZrH44c5NtAP3KSDCfXSICy/8+
nWGZjGYFwWiP/v2ec1DfFIjXb8mNTHgaA+3oQhxNDAZkYUwJvQ/01P40BBf4wHmUrfLDFRzgT8lQ
Zw7auLE+5BaGOoc6pS+59xz0r1JfeGm74BzQunexhSozPW5eswOiIEmoBx5w41UuFr+YNqCrVtZS
/c7pEWABlT5q7C2pmpsRYvgve2qoVKFmcmYa75hdr0EvdwpyXmRO6plEIc8CqLj2IHgfJnGo6jYo
YG0y5I6EBgM9nodVWbVFu2OyycpmajTpPQ1ARDv9v10iSZqMh7De0hLmaxac+lScQChJjmZTEcjF
4Pbge4r8zczQss3+8vpClq7cZimddAPUCeonsXssL7ikCvsfQtKJGRFF/HYZ+q3UryL0MDDYLMdu
1a+xZ2/ipfsDer22GYy1LeX9vfsxT/+oY5OGNGpN0E4Ybni5x1HnifMfU1t1vuhMfmP/eVUw6+VJ
S3lM/ebj7N1ByoHMz2QqOmk+Vo7GAABscFtj+TS2xqwEA3VAQi8wMZPBZj2JjnjEYNu97VZID98M
yUnCQqKHGetL8E/G+6AIBGXcLdW8v8dotGtiDE6E/1AjIpuX4wnZ+YTePL7nouNEjCKVSLO4Rnxi
pZk2cf9cBIEFFYEf74YQWzCBMN+X8YZ+f6etR1jfEdVnYTCJ7Ctokz5ZMtivVs7Kts29k3nuLa+R
/NJHIz+/1lzXH3WDqAvIl5EYvKRGQdg0lrbXCCjCK78Jtg/byWCUjmJdP3ITDdQwCnsM1h/gy1EY
eCsa80flUeIvYnM4k6hkmvnHAy7gdhMxwjuO3O7Kii/FcahIsX6sXwvMJO3KCm3mUbwz7na1XlFq
SfQFJb5ebyy58pBCalWIj4GAVBoyGt66OnEVvsX0ZH9iuTIvj/KL/jcdlK5jPsWpyTAvW9ZxULsW
Pa+KmykUrLWF5jGa20ZABROhe79tRDLBn1iCgOjpzaBWEFHyPKdiH4P/BTMAw0Q8AfTFY1p1RgMY
1WEhPgm4LoLN/hFbVoAj2HJqctbe0pa0nmOqzVs1sii8jHP+KZsNTmRqOqoZ1YvXQ2d45XR0tCTf
kT8HDLdWYptkMypVRZh39Crp12zdCNzq1DQMDwuK5GuBF9C+kCgP4g7VP4L7Z1f5FdTcfmUFRPCs
gdjKUMsbOzKRGjBVOBQbiwUjCzsAaEXYbB23P8tlOU378sz6MRzFmFYh05vg9muKn/jJqT73LaoX
o8D7B+uswnV4QlpPnQ82tIk8WpRUwrie9kNPZPh9Zfu1A/gYJytYADuq0cnJHW+0XCu82dEKy+ec
n7Dnvx0oU7h01xHV4AhM+Nb0hVNcOZLCwYpKEyRej3fJcTcz5j1yve/j7IDCQ8Y9D5evAkI6ue5m
iXgtgQzjRu2uGS+l6nmgnRT6av0Y0eqd8hWMM4c8SVYYQ3O2qaFr7VbSK6u30cUCO6gfzKgHZRdc
4TuL77684kBjMEhMVre+ZYBRMIHA8ObpVcPf3P8B1K0u5l9nYuTFQeRx16Zu3o3cOgcejYjWZIIE
LCvBRIDL9vUP7YDfXM5yRKWimicd0cvi2jKeBkkYBUOsnCz3FXon8pAXG0u2dzJekCIMM8G2HBys
BMbBz1g9Jajg/ivJnusQyyFxuc3NnNBsGH76xzgmuX1s/sBq7RekFe30Sv/8aXiODxMwhitnLDq5
nUzizAIRfhP3Lnikh+3UcMLMorLQxYGKwOX9+JxW7tPUxdMEFqhd2C8AUysOr+c2pSRBJSJa8I3j
xu3JdlLyUehXQj8PN8vaaajs6IwbxOCmIMtpN29ZBc4yLdDyp5RZmCJNwGNjBzTYTes8Rbu9RYrh
alPlvc8iCNjzFuLOdirdU1NngKgwMtO81b9EWfVy3u6sQst3rh7JMB9O6QrV8xy6UBALg/hwq1Qf
9RuHOTV0LxDN9Svvanz4/FYgRafUgQaJo/9Yl6EF6f4njzHsD9L4ah2t4TTSXzSh44FCRfu9DoPS
EduEfxywGHFc6TqNc+bqfIvgiILPQYqxYJXMZ5YZgyKWN+qML2e5qNzH/BGALQTgI2mR0WSV5yHU
7Jps96A/bBcJukA78DzTXzv3lsaUKQg7+KIuTfMMH5u7RI1SQtYErCALlwuMS5eCdd3KTFcmyUhf
nfmRFMfNFnwv3ZCwpNgTkD9z07LKL3As28eL7wUR8RXPWwGeHMOAy9ZcTz3K1C9J9Ah6eF4uDwyA
gTOH+ylyMC+Tfp1k49jfboMf5Nc7rZd4VIIGW+Is7OvLHt5Vx6dtjwIjpq+6uea7ZD7/gvRVwl8m
tML35Gacpq4dGGjPZR44pxeTvMaaEFdIz18fkwNizW0TH7qOIYsRfcGpp7XqlmdpFLC2WTiNQlDY
dNTsNLWsG03FKWKTYAhV8QDDPSY173+LfV5ClI9yvZkesO2EC6/xBxusZ1JeB3sxLPpaGMmmOjaI
wr2LA0T/ZQ2lJwj9RzaOeV9TCDJ4ULJm19gb0Gf54nui33fRnjTh/AJoLoRjBNOwrQ8AijaTTMkO
FpP0VohP51N0vQrTmVyx7U+8UigwJ7TDav7W8k9cHfzE1mcdZC2iW2d267r6irAYzzIp/ERCsCuV
B7kAU1kFWYGTh5a8n38un+qBD3z+ItR6k6CeJWNpqpnaJlx/rT8I6dtRZVWHXCU2qQJ4dTP/ZGJ9
Qydb7SgCMudRwW6kbJGoW1ZyLt3Qep3nh+ieW2qlFzOHBqqkdb9Hor18o0QoN7STZK2qeFu1NjYt
qyNFwO4oKl8qv+zqepqSMvI2iviO1a+NCAU7o3nJQcFqcIz6Sv30D2Qlkzli+fWM5bYwT2w1+Zqe
Fb4swlVZqK5b+53FwkZjaCEqTwFHa3FEK6t48JsBPDbL8mw7GViyPEK92k0Str7SCNBjOB1xVZKT
jTGOQslWqMUyy+FIPhsByxF6tYoJ8c7huN7N/rws6YOwBqy7VNw45qq+EO0kwxnmC65jt2rPq6kd
RHzhnsvdNGi2TKFal4uackE1s/EmEWpM+khZFxF+tiSRFKCqUD/JyS/noIaMo/MB+1oYKgUr1AN7
tUOwa6OXxLT9KFg4hljLLqWagPncvhv+iyqfD/Di7zkdaqrihyj5Gd2FUgwV0hGeFFWnBEuXukM9
lRqlr9R6i0iGAlSx0f5ugyR11CFrk+QSbjKI4xVN8Vapm3e3Tai06XQ8YIC6jVNv7ObkJStqFatZ
QccWgV3xhx/Sd1J0/Gxwck5CTGFRlA33umoPjkF/vP3TcWzz07MvE3VDdp5CL3B6U2HVeam/y5PB
QO4D/k+uHfLfcTULZzzQiItd1GC8ugsZ2TtfkCFmsrRAONO6q+IRFRS3BjdrEdyi5l5/ecXL06qR
YTjQ+lYwo4SoVxwpzToB4urTnh5oKxHdT+R+m0VzslRU5LFEXSfouL+lkpXeelqYcXQp/D5E57+c
0cf6zj07JOYoTVzhq/FD+F1KvpevcDxduub40Z8sgcAyCU6ck8U3Mx2a8q00ZAzz0l1NZinBJl3j
T2FFPzZ3ZuKMJon5S4LiLgAnM3JNs99oC7PIjFkEmO5jqCt7PC3g3sddhXgCT5cRwDfUM3zxZNOg
pFV+o2IKkDeLr8oBxLbryNwLRlpI+c5kpYUszoC1yZ1n9fBVI6YWOLKC+sBsqPDqzp5LIYJt23Wa
K4HBVC7zuANLkOEof7Qicr18B6NH4qHTwQ4S6IG8PDuevFZJOGA4xDq8W8wFEkTapwwUxzGvgL5V
RQ2/Nl5I0AvEQrAJIHfGHCZSi3sfRsinQgqz9dc0jiMsH0GtjTekaQMkR0fHd2sBkCBlUfJng6Dc
8lWojkrFgljSNeZjCj5s3UY08m0KmJ4Z07QfmG9XPJ6+2QYga3jhGzfeHc0shBZKj5TFBQ31nKyG
vvcweZ1wTIdHwq8K3aFcXhqcD8vTyyBAdjJDVLnlOvMk2uNlyfBq+jRC/WdZvppmRb6WUkXev2JQ
3ihAj5BUwMg/SKgbHK1Whdxy8axfD9gbtzN+OaS6BOAS5/bxp9AXqOo2xcxSScNmTJvCYqNhL/hr
yMGm1ORLHPrcx4wjnWhtM06JIjjcG4+WNcpr6UQ94VZKmUL9zU9HSvuHXTGHbfzygf5uHN4Jmqj5
8tpkAcjPkjOM4e1WhTF1O7zX5Ncnzv8wz8ry5ntyfUfGP1v82VlcDTcwL+PEWBYaZTfCk3SfybAE
nKGtCdmFr5ocaRjrDXuGR46TLTs65rcsNf2k6Mv3ftk1IY3NPJDRVPWrD41lwVAWDXtqfwOofMcD
bi+qhlF8yhTOqh/jRz1YP75FKGdhuLKOpNEZj0LVZhPSDeptmDRQ8BhteJ3gK/QI8imhDxogv7gm
lRWj5Oxi07+iOEr/N5ZXZRMwplpD/kZ0XcwtInRFc3rIDKwjagzThUyH17DTp9dYHInkbPzIcCTC
Rpi0TGFtol7RfDML5bruNvvMWChk4v5RXUPp025/FjNPfJOim0qXQtdfByu0KxGf+yW6vcCzBQdU
45gro7Z9079B/nboBYvq5chYyHTls76NhWs7HjIhwThYzrSbCZmr6p/zZSX2Cet3ONjMKD+u0iQd
TFZIu7+agrvxHz/5bLXx1kF0sJNQvA4U6Z/cT0hQGfbCmyPT3E0U5515VIwt0BV6BCb2OmfHk3On
lK1qdWiYJDp0ZGZZe2j19W12MDQ7QpX51R06pDuK5JLLMQmcnKRts/1VUssaBT1nOwxaSsYkmTE+
/p0Uc012ABZjpH5dKaVGgltIf9OdbjwQoT1fJWYuyzbwsEY9suDV4MAz4aVhheK6yu+KlSQ22WIT
lvbem2cVPMIvhCCa/H0Qf0PEZgvoWmp8Sm911EKxx4QeGecf3lZZJWwe+1BrTuHz6KlKY9KCawvL
kaQGV5lD+/mvRS3wuu68wvIb3hmWNhTNRWciftHA+LX13ew4W6hdZKjAgXT6MwZMq9lJqt6kbuqO
4EN6guBh6/pVQJfXsCeGpOYnAfIeQhd6QUvm1iVfsU8+CaEcKQGeV9Mn5CKA1LR6BQT1GybJXtZy
4RLtdGKpRyMZdeAJ2x1bzEZD4Ha7scukxkWoEZiboqr/+LsQ7lmq3aJGUecuFphBHcIXgl8ERGQd
7qYkBAQe97wUQZ3yM0vTLh3QjGc0RgifvjDc/fVgQKKqUFYxpUI37tVaQGmP1VFtIrD257fFkFc6
QjicEl+WwaIe//udoJdG41szvqaxfDyKaawGKc6vRWZEiVoWu1z9CS31oa0pz8r5GcHdD+wYwcLp
9dT0Zm+iYyRImtHs57OyXSF0j8MMvf+ziGsIBvscUEgbvb7nAX9drkllX8A3A+k+2pUduKEZ+pwQ
qmmI6MGxY4NoJBbUQTOPClyExI8UbAYtUmo1WhLNL6vFcljam6/YQ43h8PnlAFCn0OmELDSNlMs1
8PvZHAkJ1tWtGyooPJ+j8QQjPuavyrQAKegBt+m/ogpAiZpHQAyTqYKHVcqHfTfcR2/gr9GMosnF
uzCpavCddIbL8eMVl5NKW/rZrbD54S/WET5uWHjhXNGYHCoJVL0HGVJYwwmsG3SuyTFJp84bZ7p/
z+K0AbtdP3JjfF69gRgqtVP1d+OrEYvpiuBfQWF2IqPIXmKhpnTY9GVUhSBiSikTeEQ2p1ZVIdt4
OkSd27FDrAIgFzw7GbkgS/2lOegguVIy+aB9glSvWaaai8b9xzLv9hONu/Jr7QLnmzsjY4/GTI9+
z8Tpmy9imvTVBMp7plOTasUYp1qvb6xRgztkN91surPkjrgFOgnyQxi5lgUQwm8uLOOOtVl/1vL+
3kSGLanSJZNiDxc5JsJZ0ojO26n8igntWSIadgYJf9t6sa8d9/qRlhUz0VELjMEBiXA/fvo9Hr+Q
KA7thx/a/wcJWqbINRCCEQjKV9jYVLGYdXqM+6pZQJE0NhhYNMygONQQv5Wvn8l4NfqLb5BOtlke
4BS8Ys8tLOAu+0S9Rb7AkeGbqYWIYhXDDDdvJH5DDieAkQJOe8D/iNDrnPF874kLEr9wlebDcqri
l+KmqQp0x+t1f0XGB5kL4aiSCSbrJyoyEKJK7Mq/UdfHGtnLe9UhBfkCNHVhfJ+f9VUUfClKSf4j
e4jkNT/P1msnizyZd4VvJDy6V/tlOr9JJt9NIV+hHpRMWSIuBMgb0e+X6qUr5XPxR0tG4+u1F7iD
DZUME3croNOndRzWpEKdKbgYqEv5ZeCw+m6BJ6ZKtTuXEcKreoWCSeWoRC89doYqN1HytgXr7rhj
7OdJnPb7sjI+gtI9daQaJm0H+ol82Uh16j/0Cc6I6Bci3tOarIST7rdIfI5M90amnswCZPEVYaaK
57wRWHN0bn0GvxB/hrmRtzkpXIdIe+6SOb4eoqqxyLes/GijC5rFOQ9QgzzQYREgd6rDqh7cWB6j
yOn2bJ6l228K/FT0qZghzph0iSXEvnmjTQ+gE3Ry1DTeMvAinpwoJg0P2y34+Uxm6wJzfEaMUdDl
YI1cFJElDTZpUBe11BYk0PZPpwAgoB0W2WLwDHm+emlpiAB9ki2iBJPyykHMCmCpVVe3voYM27ex
FUWryFami0uVlfaHre+t7XWP10Db0kkqLWWvNc82BjzoSTzqvKNQ+wRusJbamIqGex24YxFcTqqC
1mICDXAFiuVF+GzbQSJHpHS0HDdTvlY7iQ9TVXpOGHwRis+OH6Foua3B2tjexuv2+Z0uzDzEoSa2
Oh6q45hj6jWDt0olmjTZEUdZMwCcj5RFljFePbQJRP9L/rwSzbq/AnLOw/445vcJJq5oHLwKC860
E+XogJM0mH5jN4goNvf3Ev/CWnHAK+6fwXapSeeEVw0/9Ltcayc+zE35hTiZkgnjwUClH1SxD70O
o5X3l53aYTwLnM0BtiDPxth4XkFsfWgltZ/U5CPZgbJE5LrPa54PZA9qxMYmZr4eU/YMcRjLGQGx
RAoD8O+5Md48RiZ4Afee53Aoxo4XKoAl+QcI7VH80CfZny1PhJkmmROU72kYvpp5f24I6IaZd+PZ
2mninkix7iApiWYERGGS8T81JIuJr6iHZUKYmTg0B9hRBleUp1W9zb2rvIUClaw0jZ9vx1jEpR9B
SHXK5mprzAF3+dDAtAZbPuKxaoJ4fpUqjTyihJ4RBxZRTMC8N4Y2/WUiOaEWksgWrehfIqb4Ndz1
g++Xmt8p7pQ6Ox8UwugNmn/kpeEkUuO/IXXZEkJ9/ubithHBP8eYMSWkfm3GYZiAEUHwYwoKIdyY
MDGtjrODwS7wzpkbYj+6AcU8Vcs9ux9yRcuEfy9yg0H4Sh5kjsRUxleRlDH2gNJPcAKgVlf5r7I/
eVXSYZy7YIyJRk7Gitkx0dyeF3LMkv3sitLG+YWsAgGFoOvR0nfaqdcixgZBvyqPFS4pxS/d4436
X9TH89KTaRWsxrYyIQPC/0TyHStv29PbFhg6ZQkKhi5DII9uws+YDmQvdJI8prRyYao00BqZtjbP
gw41I/tlYoWCHnZOv+EOha4mODqvbv5t7pUlKI/dcdeyiKz66eN+qA5mzpN4CAalTfhO2Z18ghaS
yD8NddNpvAB8cTbUD2pESNVVViMDSndNqGctpHxDztJRiyprjGQt28TAFJYSWl7I4FayadV2R9aB
QoSYwgSvovpEb6HqkLQ3u3SzluxJnmYPClvDBidFelLISTuL/+DbJZ36x0XeyHw2+Mqg9h72q64G
xYrmbymAG/uG+MsoX2gy3QcH4GVta2ZXHOfkzYZUKoXnrABmnCsEuZT/rRbKvdhnG9gi08Ggxj9S
9hqN9emGgotRNj8bO6bCMmO3BH1AkD97zGfRh+Q92fYXRl5FSWRCD4CzkzvfOs89EQCJpbrZVFUG
eNMRSHgvM7wdSY3raiwesUC6nMAIUCHXr1BEP5aKKNudEsV9TrCvFaJWe6J8wxTB0FQSRwTpNcRq
AMyDT/I8fuzPMlpk8XtIox/eoOoqZPgRN/FejPGUvWrjISXl9ibtEe9+oCEH/2bJ9gtOkyO6wGIA
RlUmBabtkJ1tptEEaoI2LxEjJX7bhSggfmefA6aejQccuBICQKsJql39COmFjGhyT1JBsbfAyUnM
NFe6mrGawYqWj6WHsX5degnk22yPTW260IH/THWq68ugaEfC4KPZoa3KgVD86XTWcvsgsJjv71Kg
TlwLuq6dgPwRcFxgc/VGwf2lygGFAklZfhG3tjqs7RzyusFIS5N89OAbqNRdIlLtk+2WJrTvi4vx
K605a+cN/Z+u78tTBGhrcUpQRHI//qUgCbq5yoVgz27t8T0+mmSHNuuH5mx0xfKyXcxgZlY14D7l
443XzH9XquP1Ghg+JPXfQHYU2+/3MXvTfAiTcQN5RzOaiq8e7EWnEpgyQqq42Bo700DgpWbFZQUF
MrEs/4fJh20D9O/hHO4wZRdsa/KAv2NdaVAUs7zxfeRZMFBFiW1hXg5mm5Pp2/lrqtA3vUuU8Sx0
9RuFrGzD5CaUhb5Dx8mGpnh3rflKfEH7cIiQlNuNwwsIpzShsn7kVBK7S9FVtyknabLzZq0Abj3W
BMbFEUCdIEPl5bpJtrvONASlAoeAa+yxGSdAZDYSMWvEkwp2jyQoZ1sltiM8NHtDsyxQYMGF2qpS
pJhuBYoalaN9V/LotnyGWLL+nqZFaqJr8+AY71wbu2RNybdkPW+imX1hmtqaC3wxwWgc+rWcSy/k
L1vyYvR6SwKchI+4ehqgKkh/BAChCwCc2RAgDfy2Mrn3F9WINdSvyre4+AIgayMVwLb4jsfM8lbV
Wx2YkfZbBPkx0aw7NWCrete5LIP8KVj0hIvimIkhq9p3OwGOeQ+ZpfS2sJolaowf0sNpag4nqVR/
iLQF7kPpFwgcWYdUALkhmR3YcPcLwWnX0XQTmlNqe8pV03SSEng7XYMneH/gHwx9Z2OK9P0cn2c0
DuYP+AWrxWzAmFHjeGvKElQPfs57R1eM67h0stbknYqRwBTP1I17DUZTtu/h4TrZ8SKNGWwxZkPw
EJ/ndT1eGqvTGM5nidalbeA4YUgyHBj4klzxkrtISeamuXpbYqHhqdzZOrrfdJThcMCsxDiIvZht
GtvLIW+6kl5zCoZg6UXr/foy8m2BJMJcogt7BZOlCladY7BdYzBm8szPWZ36/NuTMe0fnajnUujj
lOw+tQPdpnbpORJsmKi5sE7zDeg4v41CIehEmb8jAvV4Sofj+rKPJC75ke26U/xi0e/exj8X3b+Z
hygQ9g5it4LkjJ7uQzgRX26bdlXWEnoSHHG2AjSO0JeqQUWWKl2GfumftEZIgKyysVqkWZBwoYJ3
GLXfJ8oqPYW1rY8D4/VLQ6n/qzoMKVhJbtecV4EZRfFqC7wLMciSbH7UggE/SfRwNIsryvp9TEUn
ljssqlX/Xg6ncYgm24k+EcJDGAaDl8p81VhPtzmFoayKwsqSu/7A5jCgAIKeSL5WxLP8nX/WVZ6l
Ppj2tJ7KbCDgXjjI5LhSSC9DwWn3UsBWLRzNfkIUqSUJdu+hUJcYnzaBOFgd54kRMbkFzrzzn3xT
jrE6r5G/HmGoQIUouKsQrTt82oYjMxxQSA0T1e3h5mYpRvKRROw71jcqsIFv7ZsPLlcqKPVqQh5B
I5m7c9/Y4/5PVTn/lVXDRHzwYdmUjXH9fug9uZw9AnJKnXx+WOcE/yd9Zj3vRd3gR2Y4/LoUpsQD
kWCjXIi0QmSOzrdk0i/6ZgTsJSjYej4fRVgp6j60n7JcPYTrhINAf1iKhiC7TiX97U/unzY7flhe
ZaKiQ58g/qaxGyiEjACLCNweeIHqfIIHLuuFZC5crODb68AiK+lI+ERTwwniF+4CxLJpcV58MWfY
9cZV7VpBK6lNxZ7D6YUr0wpbU/1mKla+cBhHYjfrHul1E/U2gT5FcC6aXCsUvRQb1UqtJIxqQgnj
wnvrSsyC2oY8RqiWAcEBZ0YsJB0EcomQ2ZdrN4qnertY3ZWvDPbxTaSVrMKrAKYRTVV1JsM1NORh
6nFd4Aenr6GZlD0srbF3IKXFkuUqf6SsmRUE8YFvYO2EDKwdPeFCfNxTZDQa9LQM9Jn7NHqbRkr9
2an5MulLNNJPGrdQjwxEzdKXZnoYy0YcdRFuXuUlyIDz/tB9VQ5GpID0aXYviOE9tYQRnFRGNz9n
hKFxuhoOIaSF/AJmoLApun62SYvzBEvi76jkjl64Wxz7ajya4k6Cuw11y+fCurDa/GMJa6XZ3M5N
jcmGVPMztFwFE2+tsJ1QTPM3uAAMPyp1z5+WMiRLMg1OaxXjqxieDGjqyJfEHFqm8NHHmjsAYWKp
buWVvPmEpo8+WXukfHQV7nhF/XifPl01cgB69DmnGIWjE7HY/djmJD+hcTNtPY8cxKAU4SFQpXxJ
Of0tk78ehJOeiAlo3OBOwOWgPDbf0CcnQmZHbrLEhvP68+tw/d4En/ww6Ci9gTfdDycM5DKGtHuf
BRHXbBaT+7GckPgIa2/ZyvCAMFOTRgJWvcVh0pFlz889swIsYqe4ALgf8A1j/ae5Ch4Mf++nSYa1
fUi4/t78dhPaxzWErL70vMdc2knUVW2Fit084El/Xps46cf0FmYECTApIrjtDMkwAxrGEeVe5Tz4
25qiyPv/N9a1tnf4qrUB2ge1PObMXu1ozXyy+d8EL9MMf8KG2Zle4viH4xC97pI179VvA/Ue3XpF
WU5CfKUTB97yOCG4GCSO80cS1c7V0jX7QCwlbQzb/NfWDRdzxne1Kowh05TJP5Rd0CBTfZBEu9fc
gpaBV7zc8DZpcT3wNcwWAEgmB/Le1ODTQWNJjuUaHV38NSCF3sW5+gisk4F8qeCi8Psec4Cwp0ik
yWLCyYRLQc6HbG5hPHiKd2rxzLFmlW4fsZSQn4pgBKHrJ3YTT54rXCL4tndYnxuKVyapd1kKj3It
89sdL7bnS6vklMpujHblQvJ3kZ+MvhhANCLUCpScesrXeguhRr2M2phsRN+jZcsOgM1tPk5k4FfV
tzyIX71lKMz1lRvgI+V4JD8sTdPUvcvtzC5Xoj2hnXTcYh2aDckTHG6sJAiRTmug12kOWjbKoR7C
6gsYb5+MSkVlEy6lGbq2LSweF7e3Knr9SmqEZSbhzrJjpbOLyNyLvxFc2rHfBT0DbxIajX5ysv0w
jjiD1IuNyoJlrNQ0Y/oe4vo66mjiRRsLeLmY9jQucbbqhuRoUC16+pJUl/HNoyuYNKaDdEReAbSS
BD2gRq4pQ9tX+QCsM9kIuDQZULPz5voZX39lYYTGSGTxhsf/e5j/7W0rrD4WMlNnbvlLAeOvhGQP
6Ia0Ju0/lnnQug0DyVtccnOuS2yCPCgWwl8N+cHZ958ewZJjNBU82MSEg37Dir+wiH1HsIa0IpLQ
Rcc4KfBBNgykrms6FGpJsrzEmG/xSaN/EXZbi9dbzbynyOe227faBDOiqtVkQmCPSPlhQ+3KgSVe
zm+ZHfMEyJ09ZTAjnqjMgj1mSp6DCRTED2IDSBGLYKS/OrV8Ejly11L449OJTpy2IMZzPVI+ma4z
6JPmjJFBtRQmhk1X3YpHVJUO/S7nlQQLm6FdKwO5gmCQhNez+dIwvui4UHwy3RSbhg1KAiMd2X0/
URlz+EMfI9g+DM14As0AnjTUxXnaA/zSZZdDD6+z+tfW6ENNCTETnXUC3ZoO23wws2hY0EAEu4IW
12bsdszWISlkN9TwjTaCM26adz7FWHcRvg7TPi/rdfENZ38qsOL/1polDvnKB4K/Hx6xZZG495sO
PH6CJ02/EWGhAhzTsB7VBe1hc3vj/AmOvlxT/lYqK9xXCCQ5VlerTqcXTZyz5/eBRaQR0L9OP2BF
WzeV/CkdFw7dMDqely3Mw1gb14rePCiwhiktpWh4Qu1/ViNMC7pe7HDSGLSGz3oZUjVZ9PGSl93I
U18pURIdmUiDkpTGWs7FaepDuCqzLxQ7cHTKk0b9n1fPs53tHgwjsFpDzI2vXp1UldUOKujX6vAY
4WkWVZAFSiPYUma6TcT4Cs0cWDpRHXN1gRmCcES5ZCV/6FmF6R6Fmna5fbnqn0fhHer99CmSWUnn
ZC16UwDsQaDDcWunXAcm6vhjg4ZGp2pGDIhJfqDSDCg+spui3TRMDG2wf05ToGeyz4pgUceTpf1L
DS03hk6Ft2afKNv/htQSkS1kogXFUFOzybtmW9fKL9eubG4Km9OVnP3P1Sb0EPNSeX9ooJq8X/P+
pgHqr0EfavZVx76NVWEWtFTYo5ubQYS+na59C7iILrqvZjpIF6l+YVWq0GPhGgVZaVdJ9waXjls/
FXM+VZiZduvfiYSfWdE0Fp0r9sENlL4q4evenXfN/8Ra5BA7nC5W4L6pBwn1MxhBNIE9nUfnGUid
ZB/Gfbx5I2w1xGTSjlhSPIh4su/G09RfaRtvTisZ4+GBPpdwJDYFXlp4Il9zz7w0KnsoQ+U+R2zk
ZFfOZJ7U/RfgEAkntnft8y9eBnaRwRrsFx6ZUPJhU1fc+mDZVi4YdxrIsnX7RpgEVgbauRopWhO4
UCY6/nSym+AouKVJJjNDHhJ9taZBFaeJXxT/oc3uy/mfNypZsF8wYDt4NF3/gDjgISBQuhbF4w4E
8RBbnY7gp4y8Vrxzlj3QnzXNpAFpPSfh5HdOUdITipPfs0pL3t4l1BVMSGIFPDT4mOL7BOf98JAb
28UgNx4VH0D/Z5V3Dm8/FEr+dGhKh3YL2MXP6Pze3RdpzbwY5zIMYs0jhrEV7p24V9a7cgsLAR8R
nTmlXo6DIFPKLMZt8eI+QwjpY6OrNGXtGnlurAii8XLVZPeUNAqDXbdcqOphs/RRoDmGzgIIVgQj
0kpdshFc9+vxoO6ykRjOdEUklZ/K3u2IkzTd/U9jeI+2H8LPL18IuQjklDAwimPinfkbvKqmc1XM
B4Nd3ndKN8YLspd+sdI/yGh4xMurB+MuQ0v2dNeWEOEu6YAyYUMYJED9Zn3Pyo7RohXQIflLd356
vcvq0dO0IXevdXFyDyUZMdExaZIriGYzblLyzGDuAKX7LFGW7OTRlTNqf0niMQ0pKAV2bVXrNV/W
wNa1czLW9R6QDsiN/SGU2rUXvVbIigZoI0/YlegK3qLtieE6PGh1KHBK0GDE3RVlS6nGgtN9EIJC
xAxOUzwy8UezFp0cbd8l/21rdKQFo4A73neCTEPm+RZtCqxPvTxPRPkeAEGGc+Mwx0On4gBfZ2p4
ux+2qqUwvILpdXh85+YSTMcd5pzcGOdmMZKWu1LZnGJ+JrsAZbsiBO8Kbo0TO/KCC6ZFVKqVPB17
U1nvv25cN25ITeTnsW9/Qdcg4dQjybJKp1vSDP4cCVFZmv2A5LtCM2ubJpVSLmjTXCj/vQEwcVhX
J3GWk1woQyjq1iFcdycA3QjTeZon+ayPQLKBKz3gd/5tFs4YGMj72E5Xj2WDFgX+ZJRhgw/da6pa
Ey8Em9xR1swF7X4AzG5EvB9yGCrMhsVHlFhUS0fSOx+OyIYaYlo1PMN3LTTUmT9H97kbrDnEpqi9
OUZdUBaH3EVBUO3WQddGMdrERZx671eSoh4MBEUAtj9BYmS5jMenD38P5QiNquFRY6wo41j7qjVO
jak9KTKGIVFl0Pe+uEXeAs6yA07aOn1ku6vEom1ddgjptZLAFU0vtpXDFvvrtgqfoF+zZi9UggLx
PfivSowWyAMWAessr8oddGR4gN/leUvfaRW7f95E8Up+DV/ra7VUjWTkch6Z2N/G4NNMsMyc2tEj
8Bbqq8OWroh6qarnrOz4kLmBDnoDgyiCn/1lhV/kYEdPL0Yrp8PVuxygyGcbkSI6eIYeSB8p2lzO
Ut+OlydTFEztLqRzGpfr7W1szjwZTHo65dp1wuhvJqtHr2BZchRxiePVJQpEB6mfYgyc8s3RZEKe
K9212MKzToyc5NQa6/IkcFAF1TPxtXoaHba/mnZd2wgfBPRH5LEEkCvmLnMIUkBylHNAxoHvLuWe
X8oqvOWPdcA8gzo7ayZhCBTYbx/iLG7LgBZ5OqERRyVyrR6fvm2aXhHofkqtVhePtNeE6JRLOzh5
nayXeTRg6pC7bFr4jALq7RYCdRZO/oslni8v84i+RsttZeM1U5yy0A3ciGklR2IoukpUtXd9ZSrx
IkVsfUZW1YcohenVzgTr6KUL/e111EAQsQClOKFJc5NtY8ubWreyezo3a/vVsC8y5G1G+Zh0w4fK
6xIQxKoa1VPCvSb6SPT2hZ/M5w2oK6ZvAJWsZDwQmgn9XrYxst+DY6T4xpwmtgW0TeasvNu9PDKN
EFFL7/1Pl1d9/u5nMor3uQmtHGRjFFjEQ8kLu3LpAXzf0EeW5owqME4mh0U5XFo6BdljR4peq6ux
y6sVBEnYZZwXLu/H3x3/zxugcOduqAIQeZntfCxuSo61SJ68jtvk2bSm9flJWMRelmUkgt+y19vL
nm2v7DzCCluyMZj3wVe3Jtf34/od1w5CUcTxJLzz6EBn+4hOn4QKUdmKj4MwtExmX6ehcugqhv3c
weH+nvGrXulPlcW6IipKftp54kiA48ypOuq+qqi6eONcbcb1LQ4hMqN8TOThRoDgM1fD04Jy8I7S
VG6iHC/rSv06H796gEhvDuFO+dnYy8mjweslJ0m5912KEWXKuEcC4kayOtZhWlBurTbzvR9iZ7gI
bXjMitu0zyAtbTFncoAmtaOLuVVPvuNr3ejxAt19DUfMErJ24Uf9zayRZg4jKlU7/bVCdo7NZyQ6
F+QjM7feR//o61Jhtya0F9cpASk9S38EJziqS7dAUMl38Lmc5HbLt/JCb7gXlDFAAjMPsYND+cND
dRhg3FdWQwSO+7pzfTbQGhhlU6uaD0Y20HgXZLrnKdeRbsSL4thXDmVUbT2GDA4uOzpcK9b/zJ11
8rGmDdRdEXL7LO3s/VBltRMRdozQVQCkMQvyUmno1wbXngC6xvZ14+1SeVqwCfptsecmtGSNOZa/
ZqFpMywTYZbutHHKiXrqI0bF3RlAGock+7RUXlQazDR7dbACBx1gKMwu8fptqt39rVuRhLna2htR
aKqhoS0FUImlsN5yKhnpTGI/QNFq31SLG0AC9mNIvKE0V47g/9Vs79o57/0/kRDdrLUetWEbya/t
xjsjur1zlwc7PPOFe1mpL9l/ve6aK/CD5x6jZ79BGgBBwW5LZKjZnTa6SU21vQFgAPOsd4c2X5jp
SF5CnPykhYvp3DnRqESapQ78l9XKpgvF82RdY0rKviQYD42uRsJptiGd6xnEkTxDJHgJaB4iHAH8
PRFEmzeoqcQAsT2DA/LgviHnd/ygzohz9q3R+uJ7Y2yWStWnOhm+ijRGGztJG4Qrq/G0qVitYbjp
S3dwbxGte/SQNIJPEVfgMcdRS3blZmuBVNsrjyAtaDhGl8eCnsXJHKDQxtQshaxYkjDsYVBkyCU7
au8KeGBLUo46FwOFFSs8IoE8xESo3DZX1b9wUuqyai/k3NeVOA8kWDmDocCsoYvUoCBP5izF8+0+
oX/MomQBt8dk56lD2dzJJizePpcbj5iMBTxxHSzHvFe36P/+MnuJRFjZ4kfjYc63MYVJGFD6uW01
crsK1gog36vpTcx0S5Zc+EKLad2TMD5Bi0bN5CU+HdQ5DkLgE/O3AHBXPtfQ4szrf4vbXWjfqi+3
NofF9WLif1vnOALKmsKvWImFlzbbuGG5Tx9e03zQQkuF0h4oy7mb4PQptq0CKnw5jhSakY1HVWJ8
e7T//c5x4LR0pyyUnDR2EqrExl5JN8f2zzD51xjlzjKG7B6Ddu1G9DyBuOAKHXpAgyomZ7slcpq1
WV5/FmaqT9n4CteHkAflriyqwp4fIg9mRUU4+6c6f9Ei6xOZOdWy3nKUxIDs/w4C8lWGJVovZYg6
ubW/2uygblu+N0CYl7sxWFTXqKfQ4T6VlBUwvdn7JWdBiKvj+w5ZBUQMRt54SLWlCDxtISf7OiS4
llt3M4zCZD2ZIkLIIdnm7Wauzzg4MRr0OClLf9PoexnIVMjTkAC5TA40uD8mKCQGhlKMp9TTvq3k
4Qe3ydS01RCgvoZuw6hFMOjwOSsQljWtidS57jUhOSAZPKtitmfiZyEX7/Xix14R6/tTYbAU+//T
eDTfAFu/QcbGEM6V/edh6YDl4fTcYtl2E0auMOqIuGvMa3KnMlioNgDw39dwd1seAXokLdT1FGVR
96XVM8H380iwTsXZzMbKbhPrMn5zziV3T30nHleHHJAYQsW+K7D1Ul1tTQc5ChyIuX3VtkuIv6pR
jYGB/xHafj8WLn5xmHjcFFMEDP9wFBPfOPBiZXGEdGvJkRpCY8xgz1piO4XHX6eUWsoQ1JlVfzlZ
LWYQqNBdWshsl/+YfkVc1mVPjH1htdBczWedYavc+/lQ1+TWa8PS85FlEjTIU5QgfnygGPTf9akx
0jb7mgPbrhsOF2qgrz1///i9dVKEcC6zVhHdqYL4uqe7eLiY9J4k42YDxi7mXvEy3ZkwQkp5CE/c
SBtuz6ooGK/4DsfonxBTaTLNDW4R7X+FTQFliISCVXpzZDQ5Ez4mdQIKkla9/D2afmlyODJ5SeF+
adYgdnmAsNQYdQSTxdnGorRouUg2VOyqG+xNigDdQwaNTSD3LgovuvJ1NmxFNXWWu50/dvfXWP8J
27IeH1Nx4K0oAoeGeEkXsJcbtcyscleDBnywJrltJV2NRLenwHTleOv5NWjnn/wAHIaPt3JI5Rih
aLZVEMTzyqVrq0rCyaK9cW0/b8HfHy6YYlzKC6JwMAukB1WNu6tkDejVewx8uOs6oIM+OIoySKYD
XH8qzlL/ZvlXrGxkT+18jnFqjWM+Q4QaCm8zgtqulQ6Azb/ZN3e2JAEQ3NX+RSETAde291kSJgfp
ITwBPhx0+KlIXtRaxVLmQvaJyhdnCMGvEbyaA2RFMc4Fpoqcepy4sPQLbJSGAdPbRcUmqg/Nv9XW
AXYFRLkCnRGx9w3GgpjKTlr4xZtaRw9DwmXWYpUofXACosxQQBatTOtCj6WoEngRoUV5fA3vVaeN
YZ1AcDYYwjj/3VUtfgS9lXKxnG1o1WJEQFXiB7CZZ7gpBoBa2TNEKkwEuu5fEXPIjI+GGnvkpPKz
/+V+4fsi7rYizGy/lxMC9VtSE/nE9U6lUHN6QjyLFTCN0p8+wi4iDeeEzraIupNytlXY31ZGs5QE
cmnoD5tvTkDuSqmQD9IYh4iUn9Xtv9GSk9anayqD8eppF4q0zawGUXi9PBlG35JrWPYFuB3Yr1ns
rUSKSmnJuQ95dI5mjyCzpuJwFsufsnQ5w8ewSRStg2p1C3qsz6FnqFK6eEoNz4ctzp/arI0OlRX3
rzVCCnWD/nOceopUMR0yj+gXBgwGWJUlgIO6N5fHjPhoY30ibENRE87j/JntPdXq+frhzPlEGN+4
Dqwfa9Rk5JOhCK/BJYiOTZi3tU/lsYyiFidJbpclAi29p6Sv6g2iZvOWKqXz6TOM3XaFk4tqdG+V
2GqMnISIS2YJ0g9F1hJRa9CtSZYyS29ogyQo3mGfoi9dkefIjKSAh/nsM7dOJZ0OevRoD0Jf0b4W
p3lvzzlknhYbS0SwrF1YVPj9+OJDwPGtykdqCkhN9HNgSFArfoOele6pJG+yPcpcTHQSBe3bcIim
fZg1ovfLaQK0Y5E20uIDyWx25TXPOE7PktVoJ69MfSMxxm4c5YFn1qho2QzDZX7jWaXdamfuqA/p
KCltpZH7Sqswpk4YkPrJJCqe3SMDgBhR5km18MzvUE3DFqNI9W9hvoheQvbHRzsx5afckK0/K1jR
heLRVKx31LMNchmD/v9Go4NQW+wpaVyBlP2hBTYsk7kaVv+A9mUtuBzUWsVtds29KCgW2yV/b7k7
pnKFlTyMmfk8v0X6ocJZDMVtm4icWoKzhzzPsEx7jDVtBgjLqld4yMt21q+99U39YJCkdDhc7JjU
oKBjwS+TlE5t58TehbjvdrFyyPfpLU/FiKJty5aZoulK1C7O24MXdw2hTQ8+YJu49kCIov/tzqP5
qavvs7J7Anj6iRyycxa3YWJaA0GH8CPRm9YahpJoKhzkQZnQgQ/03dTWk+8x4nCjkiCdfZ2xcOLJ
TQLGAYalo7SGkuBNsnfcW0P+f3da4NgHGHvmO6+gjqJlaAO/DxB1XHWLBncyfqPpVGHAy6fnfR4U
wTc9NEY4SCr4A184adoAk3z//MthjI0B0DaCAxXL9Ar3Gs9IOpiV3m2TwFkRKkHUZYk1qt4NiOJX
6/FVYzX6clWJUDH5bgnLVbSy4IuqPzhgTBHAYr3nn0D4HHBh+xZl8hllkEql2iHG89Pa+dO/uEiA
bshdLsB+aeSkk8wahwjqYJlAPGtwZPTgEmi8bAxDwu9IISwtnQHeOl1DXxjoCnfc7pk0BmCHlC7x
gLryNkN5HCz/3/UJ/cxr25CR+o1BC3tNoBJ0gf/5izXgSRi9e1pt/Pphm0a/8ytJFQ9WbrNr/HZn
46MRWqXspfHzX0IT8P7qdHGH8rElFzrBWrimChJeUTem5lDQIPi2K/L58Ub3L2JnQuYGsFcbo8rR
qJkeyTj1gFTxbgElMkhUR4Vv8HiXYqp5MYH8AL65IbVTL1qjXysjbCZvIp36WjvjS/x+GjliWHdt
3PIpImmuMhMaXS4aNtsR2HtQupDiqFPKbV8jBnBLJh07fY/JetmnfdALXLnx0Iqr4RGZzZksdxhx
SAaFapSgb5KEs1RmKngYa3IDhHiYPzx1N5DUwNqztoNGhj25exAbvVj7H/TGxgySSeJ9UL5AEZ1z
N0IpLEfBenDnVAiV8MBrbg0pJtT56smrZRYl0pEKhp4UOuEi/aKsxKNh9EiXRfauQ0vbkmpBkC+z
T9qwg+2ELjIz/AkVy4SdzN8yZ9zyRzKgLvBt5DdsBvlfmLNZ3fqEweoFfirWbkQfEZgJF+IqH7Pr
J7bhP64Ak2NRugTsDyUU7xtqaxjAH0hn921gOMfH5FQDT6lsCa41N5J+vgjJfpgE78z/HXqngVPP
T0FrAylpD16sWCZfAjJDVNyEFbIlwqN2R9KUVTR429ZH+xCCn1SLrrXmCDfMZqS6ZAzrK96T3wYM
08dXt8P6XA1fadq+9l6kBvnlkMWfqZYNnSJsyt5MiJtPrHD6yBEnJf5EgFYNvNfIia3wv2ogs7Wy
vDaaSLVZx7gQ/pRA71v8Rojoog9ZDaLiu9nzi2T+hYbSxi/qIbNijNoQhf2EGSo6E9NyqtYEBnhJ
RgI+tP4sPF5MZ93irKCo3YfHaYv/Nc4CfouttmRFwbtSwJQXzWSlx5nPzO9k1Uy5pXfgVxlyzscb
+w7ENeLE6cLSDYUjCNeDidhB3kgNKe3lUxbVBsxJPveWXS3pHfkQesUi5Xp41YPpcQ1OnQ9akn5B
fyt2xKSlc/lABmAN3CLeRKkswmFIqFJRkSxLq33fm2/K0pm3n7diJCYIYJgYEBdaYdEiFkaMfPU9
hQhh8toOkWTw5YlTbHMqSDOVIi4OC1cU2bGnG3NOWzFLroS8ZGCQe5DQwzGSWaieRePqbgxI4U7i
vb6oADolkiOup07bIKsQcE3lW+semxWKL10nU8oQGdfGue2XhmWKUcPsXCgviV4brIKZ3J6F8Z0i
YfD/u1UPbwWGNm92ejUPUayproqs/Ug3OFQaylLXAXA7+QHA9s91Jrzl74qyqSwkBmvO3uxsjEdU
PLvxCYGLUJUTldDzUWM29zzBy53nOqIvK9/neNRX0+0oF6DZSRT8stqPbgMpBMCHlzVTsQ4lk3X7
qY5ODfAdXW4y0dum8Y/FSKYy/pM06X7p+Ev+L0+sblUkeJIzyiGDLTOzGaE4DYkKCTNdkf3bQoAf
QUmcSygM2heTFlJJRbXFOOe4EwSZPnbzzeiehF3g3v+XhU0qf+jgA2b0cGfztOR1RFUlitxcv3xX
sK1L4ou8omeEdpwXTRMea4eKi0e33yAzX8vnkQJpaqApkPGR+XCkKSj3iIKQbWPjG6myBln12kBE
jGHbZ+RH4bx6O3svR5krVW2zXAIj2TqXt+ebZMq5/vf+k+W3YaTQfw+trCOp6DguHdkIaRgT6Qqa
RJhQCrvvr1Axt+LF4Qjw7mKU7JjFdVfYqZXG4dwA57+RlrzPK8Lc8GGsuQyNPrT3SCbk/cIeEMJu
kJCveFOL+/lLeyenW1Fm+FeSWy5Fhaxox4Ag8lgB5Wcq5YJCOJ6L61yiFgOTikrxZUGhDK/yoUty
/eSSyDuqqbIhZL8LdmiAdO78XikGhinWsD1xTklYh2Ifk0ArFt4/k5iUqyatAvGfg4ZcO4SGeHym
7EnE1Ms+dU0bx+inhoYQv/qDRC9jlbey2u5dlulSrsmGynYetOKwGZNEAGX76PGBhChLbHyF0U2w
VH9W15PpcCOWTnLr54+CAD83srM3TmsWNqUkXjsuMu9EPCACO9bF4z5y5mb0b3kfp/ovLzAICAtI
prJ5EC1IcYFjaS0L/nUuqilZKv8mIoE9T47pPf00YR9fDSGHsUrUedNUWIbsQMHThNon+k4QHmkb
MLRw38gmhUEP2eHpGDWY44tZSHB83AGKRkq+WyYgTiX6ROsZyd+pLd8zuc3a6AD/MnQnwEq3Pq99
zs0TY9mdGqgQIkkU9bN+FQYsK8IcfYwRgmA1/LNxLqdeqTqyBtkIDsvDAI5uc5c4lU8FYvDX7Tua
/v5WLSJzfQYf28NlwYtwitH4ecUI4HkcodjJ1NlOxeGIiYhAwKFE0AoALQL0JMujpyTD44I336Tm
Apdoa1hibZsXAZuxctu0MITcltjmOOYdWoP63rjhh1NRpIstKAglSRux91p9pxTDjm8c34n7ntes
x1JbGkkZBhWRyCCd47EnpGN4hskzltQwW7TF1GjFTDLJ76Cglmmhz4M0fljHFfuez1LkXM7hzcZz
uUQCV2Vmh7+ISi2y+YEPK45zmi2hvL1y5pWeRAflsXc/TENDt2H2EITxbiQXqOM22lF14RBctLOv
J7iwac5gPbd/fucrzAzC3AZI1rNcIhq4wuzUZscMETZw/XtS78NfdznUUbK2v6hEyiyrWvMCUtV0
Mjn/fgiev5YpFDKBNmzrF9QudZsXxKQdw2PEetOzwy52iSMS4ype95jaVVcIe0+JDhqr1nsCGIVl
CrM1VajSPR+Yh9qrb15uR/Y13cqEwzkJ5dt4isGnFiFelbWX0a7OnZ77SV5R6sHBAn3HZfrbTwqV
49d7h3t65c1/IJiOZERA2IBsDvBfHsOzGysWQzPttmevtRM2v49TVSn9VcAOMsjjZv8KKwr1/WQA
UKNyN7OhmmjhklIBBqVAjZP2hGs03zFzvFZT+T+bZUWWfWUncLEebeEkEmewCu+J6mHuwIIIYZP8
V7zpS27sT1IqnB4xF+BlGvvZSqdYhSiK55pMyBaALYTKwjo66zDuymiE2DXM1uaBfsqj1idUrI7i
yxkoYokhK8KgXkaziJ2P9gvmm/QF9e+L4/DAjRn+EgtvSn9Eut7eNSQSSemfv+txPSUoIcmDD3MP
hkr+anxW85Noj4vscR9b7Xz+c/JI3g0tVkHCqwCvrqeL9IjoisYftToG6EyiEeSxLbaom1210ZZG
Exja8taaTBq903BIviOZSlcjTRQiwe7u4XlCpUuOBupM7JhSbE1aCfHTJloW0hTqBU9TdGsFmMgN
m04MyC3CfgqmzHhodOWPedCPRJ+T77VSt1tn3kx1F8q5WifuiaMYQcT0M1si/M44vM+uIwQs4l5y
qlAvVLfZnTiGjmlLjc6G/nrGmiOEsglSpC2JU9JwOHJFuVtFboxu9i7VAkP82+JCT5VWzqa85Orq
rAYugjoQGouMEYTmijFhU4tE+b3g2s1/rPDb9sFJM+IpW7P6q6oszk+g9uKBH1K3stCqWt8cdZG4
5ImzJef7cOBvSSk3FkfJ66Og1lUK7Aql4YfSEI06+B/9UUa9lwbZUhlb9FnSL7dJENnz2JrEQzZ+
ezA0CxSt8om9tSKKgPpOdKG7P/nu7iLZBtgK5tF1GAPa6/ghCn07073eaRs3p3bG9rxfaEgQ2h1V
jWUDiLTSQeJuTizIc3jZ8lHN88VcjJVpfmvAzEnk2lVGlyyFCFVi09TKSEWYAozxKpSb2fAXPjma
6J5x+zyuyoAvzIiPHGy/P7qQo8iitByU6kW9a9K2Rs004maeXT83dqe9j4jR1xqE0QZPCU90E/we
UytlZOiOsufUmCednQ5LX2DbYQrHmZTSuGRT0C6MyfCuo7Zbo5scMR0/rzPPySn9nmqBqhyTQ7Zo
Jon+4YK6KvU9oC69UD2th530KUgmF5o/gj/7tR0lx2KTUIzW62+cS4kRYS8ucO75fxmaB77Ke3YZ
DwhGR7kFCuqGAB40PvD1QZkpKiNtPvyyPk8dBGdtUXCRrZXl7xIKh3AZsPCmEAZi+Yi00GDVRp2C
DTJRS43g/KuVaFeXKyrWmAFbdl+9EZzXVDa8lFnBC+csqufpfAJinI8pTvRENF2uMxinOPkRdfKO
h14NbnvieDbJKd7phrIV2u2E7v7Q6KrLeeNjDO+Muk+nF58pttOIsvsUuQxGKBxW88iFwulStxoh
TauZZaL2bQ5K+yDyK1pUx/8PTTYnBVgSPdUewYtUO/0Ws7Zct/Gl87I49eAbr3ApADOPoU8I31Cy
rbTOt4nFYNzUTXMkrEKnAHZ61JX7oG/CGrvx0J+qqQH59MOTuM9k59A6ixLKhc6fk38HBpIX+dZC
EkVDBSWGNe/fnMve08wP7qgS/d+tea5B1qGey69txnedX93b3EEST1X9tfEeRvtaCDeO+Fyst6PJ
Qahkr7TsXBAUfnmCfB7UieM8tPBkztppH4izA/dM6R+fBnLFx+tIEN22lNnvK2WheBhYs2exAK15
5c/KaFGZCvNVyjdRFlCqom9HVRlQ9RALz9/s0Q94M2zu9+KqaktD+w8i+QinfvoElySdvinX2TF9
Jd/1Lq6glEFD0xjFzRhkKinhj+aIgUn/U75QjwOrKkd/ab6L/aflwEp0yH5JCuU53vhDS+SdIC5j
O69ddXyjkFhUf3MZBKYaAZdDjQtL1MzDzWQQdSeWg1/daZbcla3DkDmVSxiZTbEer0WA5sG+O2eA
75O/OcSe3Xr0ZiI2k/q/lJ3bCdViglXwhdp9kmFAw2OdlgX/+7YQ11YUQku8E8hQVcL2q0pnwfYz
/H3YheX7Q+SEc/EwHmE033A+gIBrBHArw9K1DgecnkQPrJdIQTJw+dhIEr2UNdHdER/8TaImoTpv
fyGgd8mMr+rQgmYvjizUYNuyImbi4tCUREmXDGtqRHrIv1QgMcl1+YaI8JTHYcyRut4qf2LZEv/6
GcYpSH2pG/Wk+Uje9oMYuLdUaZy8EPV69A4XZFym+w+s2jD8C3whsYeTYAUsLcuotG/V50zeSNf1
PE7Y8n+tzwHbpQx0tbONki8yONZYxWdW5UjGh99vbrc79gAbj4OSmUdiU+yw/8N/7ieilcK4fnhY
GVICm8CqpLPSyzPKZg8vn6on9S/kQ/oXJlXpDYIx5ckfxBDjbzTRSH2s7/IIiugWU0QtouBe5WHW
ER3lE32xnfd8WjFRP+Xyq6kjE/Upk8aWE+66YeVfHwuhXQk2NrzclhsbuYpaO5D2fd8iEwzEqoSQ
zLcd2a5OqB/GIyOT+UhMp+zHousyIvsAc8GZrzioqJDuy1+6BVOPfBeSO9geuSh8ED0WLpBmu49x
NMQAKIeq9px05bRpVswGiNDYqBBf5b0mx0M+jtOK58iIJxZ9b69sFZrpfO+AObgxHUf0rgMfmODc
+e6ky6WaSlvQeXeYfGrCXa7RWmRJrDrvkxWKVV/9rSb8KQ0sVIPO4TNuQlM3+2gxSitugfM+c7m7
CJFAiAM4dWwNj/IhGBEJ2JVdXb193RNjvc/e0EC2lYSGVzg87oZV8P6YftcNpOYd22I4V/xzk6aa
kl+phd0l2XcRDERXOLQMtN6lKEgaY3Lt8LC2w+JxkC8T337kvtA5RRjTUEh3s/0ZtUAd7q294NgX
Vbo5M3ynl1XtGFmzZ/QU47tMC1RXiGWSZYIHgrwyJHD80nRzdJynKxS3qcIGNC5PCDSWZhMNKMML
NEp84yBfNOy/9aa6McIWAsZljCOIFsfacoT/10Xxz1jjBH0AqoZpaVBuOsnAXUMCE+YE9CIFBgvz
U+kOKDOD5JdD61epuaAeKlg+intjgetvFbkP7xfTYSAfiomlooZ5gw+XyTigv858mCcgFhuA7cfJ
EQOgAt0pLURwF+dVHstl2JqPyRUhBDSxCbKhRdIOcPn5tj0IHmCj7rz99nApuySk5PiY3MUduHQy
tgrQELSP0xvC49gfwvo+xMZUAZwP6ifdohoJlMvTr+Q8+f/K47hdo1ZiwxoyBB5eYyeBdRune4gm
Ly/7S2WKqvfy7E0vP+0qa5voAa7QlKaS+5qFAxDHob91ZVpvSMAaUsOfLqW1Izr53Sc89apOUhXp
Az17K716LPRW+MEMpXD2NQipyD80DpD2pXaHUDaut3jfTSr17WxYxOSMDZw6WoO08cAOjs1Y+wzw
aQTaOm73yKQs5cBc8oTNgfQMD2bv5VHxILxTpaAv/OTfDtCrg+Ad9xQ+mIFUpGyS80N5rM/TmMSk
UZpa7W9mGpzuX0a+BFdEdqtC6srw//w7pscPB6G2RPLhDQ+77kzK+ULeMYzQecVn77bM5unS2Nke
Efix9V50zkDj9tHHC7YpQr0CtIfRpsIobsiyFZfmKz7ZGLGkaMzjAWY3oeiILOGZnDW0VQeH9X4A
df3mvDF2ueUP7Pw5Or/QdHLBT4156ZtRdAxBfMJ5Mng953DYefutOZu+wFj6IBldqu+XxNb7r7s4
8V357yBxxui+ThBPnAiATqUkUcC6vfkV9jvH7EdIhozZdH0C3xExkJZlwQvYY4h2uMugquMLO6ET
wZkOlQ44jTB7F8gAvwN9kp4e99j3DRXOGbNNRMvEKBKzE4sHdi4e/pMeeu6xZd8/oQLhbdG/L1tw
8/gA3CkrG+3yJCnKOss5MrepJe9laG5mzdMyJDaT+Z8zRg/Kohrd2Ezv7hiIMCX60UB1aCR/D4hz
PrbUBlq5t80wENO9DlxzFXVG0FCYY23x6VDwI5XUN9qaediUWmjilxVWmtzPEUTM+ZnI7pg0dgWb
66mZHFuLYnY68xBSOLWhXh+J6Hd14hmmC8fJhcSb40KHGhhv7l8/jSqFMlX12yx+dDqFhky7mkwM
PusC4kDGQx9ZYEn6JyYPuy/U6/JEwJHrrvy+EA8j8197LqgrYloYNYAfyNIVxtfHcObZpo3Ks33+
o9bfPazxRcgjSvArU/A+xRP3Ii+payCHIZ5QMmVwYL0sdmmzH9OzVyNz01NiMvPe7MNsptZayMM8
JuHrn9BOp3r2VBgPAWKJKsWrlXr+bRRMQQC4CPzszkSXLcYkuISL0XG7HL+8wA1muQou4fAWM0Zx
nW601pOlpVcgZHBnTVn+ARJ/480eoyhsHMUN8tEYQrXhlEent0f5J8xCeUI/dRVcu6yTC8uGWchA
bedlnqs+trK6PVPTETycCJOSqbPMWkqrX8sxXglC3Db76wcNaxYoT0wF9nzGyDikAvTMVeoKfHfX
UjqdCIctq4hY/C5oBSnVte5ZtefXtLQpJspEcbImEG/ZdleBT4dvR+dQtQ9+p4N+qjMJrNBvgAHM
7/qaTKp9NgvGj3tLov0GG3E+1SdL/hmoXtonE4mFXXcuXbQFXz2Xamsz55dZPrY/7qq2zMBDsmzd
w5vC5OCrrXFBA8FEQJPVj78jz1r5zyLa7cnKTH+YdHuwQ1OkyRhLpv7rmEcmIZIvwDbDZqQo8eRB
Uk1nH162G/ZrK7wd3KmJCkh9lbnqbXkyN1vWN7Z/km+nB9XzybEjLRZJYx7omeeVYcwICDfJfQTM
4tTy1bgaDjmGQSRB2SFNT/4EB3hT8zmrqOpWc8I9Qpo7I+5gmdyKlTd7m83I74FEA1Zv1YaiKO5N
7yFKMJ0sn3Zpw7H01VgOufp+9YyjjfpruR8iBllo/sgI5mxJTgUDdPFvxy7SGOp6ZSR2Buk4RX++
StcNT95oD07dvARTo/CLx383GbYSWw5MbmVWaqkxbgRQsNO/Jd6BHs7VCTbPIb5BsWlHdYfea1xe
sMrIIGT2OMMLFE6OnJkUA/n8vZnpFqgvFYmedaAdxhKjuJrBtwexSf/N4f344u2gJ2Y3KV9vtCiL
iXjUiGML5OlrqvXEI9SV+ho48wJ0YTTefVGC64hZhGxtelm9CZaB0M6TmTFg3GH5GA0AHRlftU+j
r39ISXfEZMAlesj0pO+7IgDdqJLR6iLqcgly6DTaaI9YHuGORP8w02w0xrFAL1lDxceRfLW+6ycf
iR8DaD2KP0f8795lc1PXZkowbgDQ3LmCC6J5YHZz3XfHIHVKhVamBIDDT7hzHRI7/twzlKSSbrbY
s4Zxrhzv8xZhiD39P6JM3WZVayH/rk8F/WQfCzeMyqXcHUcVFr5VIWP7zEFva1N72o92sfzYp11C
7r1HrApl9GLszQ/A3jZPSuqm/XKhwn/stDfq7jsHYsTJ1ZqIVGklTgTX8zz5UGVBjKkRGxBRLXBF
xSpYC1UrfirtsufsVr4+3ZDT27wucRj2UhjbSbFthLl3Qn572IFkLfhHgS337POzVaRwnj9lyTXv
6o4+DTJp+++5ku4FEWv67Ed/PKkicd4M0SrO+p48wgmKhey50gnfcn+Z5sYUhVlSkH04ZXNlMayi
laBE2DV1rSVjqWaE74Q8AjTFNmQiQ9hKv2IFxn8BlxKyCfPzFGI2pgco3En4YktY3onGvaxj7fwm
IXTy7H0V6jnfgG56Jho4/0UiUlo8Tin1xV7rBFenrzWFG2T8xaqMJv+kFHUmm76VNo2DTGMWADk/
6zf//RlnYWaijiEBKoSo07qENbU5moJWS2FhL7utE8ISpHUGp2Y0jMM5jwveeMr7HT7DWTLl6ua4
UVShcimeqHpPHzGKs6Fl7Sr5Z/+G5U6Om3poQJpHCjOGb8IkgUY+G1wGQmvJhJekkGLEkgTTT9Ir
7BGG+pnpol6ABh4p9u+GPEmktVxySv+pZu7B7X4dLNsNqliLHTDtYCxLMXIFvky+dsHHqE9CvGW2
/F/sFNIVbTJUmpLL96RnEx3Zqnf8xRjUZZ0/FWgcERnB3RRKzgpyf2OCy0QAh4/xlkQhRclyv7qW
lv0FSHz08L8x3GaTNsZrigGaVpbzIGGEoOWN4RvDFTVQOvgwywKlZHzSW2IXWNDr0QxIj68vhb9M
+4GpjrV5Yr0lHIFD4Y4+1WJmNUOsgLBSnQ6Fg2qBp4w4nZgFa1384ksEfeUG69d6z1GjeoN5PA0V
RyjdG092452ew2G2gywidgQCDVeAkhrKXcm29qAqhNcMtzGyCIT2UjzUuHNbv/mzCc8eRPtct4NA
AjRhvLLzZa3n8D2WVuuUOI9OGPtY2x8vtp2p/EaNV/XLcQiXOkfY0fPVZIcX0aqzVJOYc5V/Crip
A8MxM0piXN+eCllmgXT0Mq57/yE2Wv0z6m1OcAi/2Ozuim58LbVCEvOQsgI7Ij/zReOqT/ObSZsJ
S7N4y4b6bMDqsI94paKiJwYaOwOcCWk9BCLXREvOaDEvhV/Xh9IQZchwrYcfoh8u59EgMqkHk3vX
T+Jj6MiSoJld9VBXJtoD7FT2geivc9Zc+bb5WvQoLWMtYZOKRvVwmJnTN+KQXNvBe3EFKjaPzi/a
En/PtVX8CyfbL2c7RgppzK8S+on3vkPadruokLfSQL7uaQT3u6Lcn2dplS24RRZmX+Ep2HprW37L
vaf6V3JRKyVNdVdoP4szT+pZVGcQ2kUk/7jT47Tlk1aRbm9ILVALQLYQP3BoMwowO9S62o9hUZ9m
EGkzTzZ+rayYfEyKEqBDGI5C5r9hZbRzUpJJhrJM1dKFafQibRqnYmZMwy/B4OfCu2S8dW4ej9Vk
SBSc0slNP+RLrEk1HrpgLls6RiiIu0dfGoK8YdkUvJPr873dLPGFtxqlELfQ9a8tbwwZBoR+vCUZ
5GAT3udiERU/see4rtigzmwyLq2v1MF68uORp4EnX/O1LHcZ9Jyvr5wEhah/jA5oHhMyZyC1GYZO
9wi/Vw345fQlx03j7mNBjnTMoi479vuc/VgjpPk3p+nO77/loNG3vpPVhRBYynHblSlb4TSVig3M
66hR/cMQTx3NebicWZH4/SNstBdUTghsLA7tchPnL1VohlNIOJHJUINdJFtdkuFwCcAJy4RFg6M9
AGeq14UJd/mgcCGb8hAB+pE7ObyPeuAp5Ai47k6rCpgk0eKicTMUE6/wdD+2K1ufTbzuILnN7G+b
La7flJbmg5iHWv7MVLViPS/BoyWu9/cWbV9w/isg1uxenBMCOHF0tVT/DXPWPUdkihyfP2Nmh39H
Z8h+wXSVViZUaIF0q3S/xV1revQdyH8ZSczsOiIMyAevZrZOZRPXBMeFxUBjrcAllUWs010rwRSI
IR8V5wkNlZwZrkr0e5PnhmC/tG5X/VX5WUYT7SdKqzVn7JJ5ig8hRTrfcmY6BMdG2e1wwyAOOyDZ
VR/UXSZ9ddyNJjLuF0DHkEHH7jBkhy6iUi1IiSxbWwK0BDQqYwJRenm1v4oiqm9Myqrcs1pKR2/E
rBCTq2Rk10wzoWFugWKbTRgo6WSQUcdzIDwCMdQ2sDyrZoU70VLK1x/rHnWbtGN0nWJxTxEWwGNB
cZQU2ZS3KKMFqzDEh7GXl7izCQdH8RPqAZkW6xLcEgxifYjdbcKvzAGrM9TKr4tjjxsgCm34d4Wg
hBTNP+DrFav1L9igNknnCBZZizv22IGCTIixawFUkl5vrW3xjGZULzZrll8DXS0xbovxPX6m3kdH
8LNN2u5XFU/dPtldIDGqywIQI6ryceLN2BT6tCyO5LmTtrmyWj31G86SL8yy6H61Wonox02ylCt0
yYKPNdGHc6J9X0oxtcUFGVPasO1iCXyEncx7zT32Gz6PeT9pSqBvDhQt7gzZR2oU9DjrzHlY7TqS
sNToGpw8v7fIunqsBpPA6JBkwnJvh22Gzsnvd8rM3w4/yFJzpzwsWYCwp4AAiUfh6tr0DsrnzKif
wmShqsYLZ5yyRFHwIXR5I0zBiwsXrQyoSpIqpykx+18bZDoKG7IgMzsgL6KjOPRrKMY9/WMs1FF9
D6zwT7g89eJfUZEFwAK+IHI8D5V7HPk3dTWxhkj4ouh/Ck7gWTItauW3Me+XNaCI1Kb5Fg7BEXx5
1IoLP6Fbm/0RBccAmTQlVvL4RJhRxcbmsa4sJQy4w7hDAOaIMPvLKN+Nv5Uk7oBYgNSbmOFPL2Jn
GOZA0Sxn2hDn4L+fKHuFTiI17J33l6tTAfVuJEHRF3HZvnOgBG/vag+mnKFjf6/c7X4BK9PPuWVp
ioxJ0ONd3RE2MMoZdF/s9AYmnNkzgugYfu9fX3eSzsEI/r7Ts+yOQB+EsXaL6mZzOkj1wbWdEoNu
jgXrv38P+KR1e9QbT1OWJZ/GWMjx/4tODviirFC06htzGWBj2TH5F+IAfFyG7VLfKvCnK3WWT/qy
m3pOIUnnxUv3OJ9ghkdxD3fiTrM1tbkSC1ZMvbOle2wRtLIf+lDXJK/sJLWlBEoYJnbGwZ8MFUcr
cstYzMqgPBiR9DbICKpKm/Y90Z0NP08FMIUMuGW1SASphg0kgf53vpZDiuleh9E3ZXAkuOjVWC2i
Kx/nTRa6QTB0iDH562KHiIsKweqD3+DuaEeEkeP3FHNS61SEl5abJX219hCgpg4BSyzaEE7n6643
859tFDpvRA8mhcwN/0aSHZt9s33WSTE+zlvvsyyn6COf1JHusuHHwUlVbiiodXq9WjuWMVZOgc/D
exl6pg5kOqoEsVgiKA2WFEpvmFI3ytg+zh2ljC3Ert6wH6u4EQiR0rE8vAlqyeqF2Vgez+fdV14m
3puanMo0s6Flrqn3Da9lrrSYmMGWzysuq8TO0MqmJAgRpcEKSviyOUyrlrkxt1JOmmDUIhx0/0Y3
iIhaGADy7jF4s7NrRgDSBZbTAHqGeHlbn05oqFBhUMTxXw1Up1Dh+9ljAaXC4vl+jU/4ThDj6llj
/ixKkXPDfG8sqGSm2jVmHW2j8tr014ZY6DKPpcq800amh8u+zgluEEFQveR9tXtjyMndJo0F7NOH
4tETNqSRYy2VlxKLN/INaSps31PxPfPTlMLeqteCSoY1LseeudGKcRnxpCnyxUHJAcgCeIRcbpA8
SHrP76xmS0XDhJu7kC0J6q9NqpU6Of+H7gqphqZSwba5Iaf6h2LekMpSzMy/Y/geMXKpUzuunghl
uwyHbAM4m/6TLOXDiW0fel71vjOgIEjj9I6j8hALEYwJ15t4L6MvKs0VPzys/8B/HQFsBcm+BK6d
60lw3we3ZUpApo2Ut49jebhtqC/hT2gDfspWAl7IFc/LPAVOqKxNPiLrdgq8gxNbSAdCF1Zwo07n
Sjim2drNrCYeBPXyoRkwnWWlStq1IVTA0sbi0t0g2ftGR6HcqNEabaFD7PCL29jkQ6Jk8S8DzulG
bG7idMoJLM5/6M0d30HigumZepXhRe9m0d2ErW5fk6UV3bpQjt24aUTddaKQpc99+s3ImHVxgAWY
gWlfKSB/LVPxMt8dpAE3Tg/vSkXKY9BJISx8p4T86hs5IzPQ6RX46yy30pjozSYIpygGtOya2vz8
KZVRcFmc0SGjG08MVIqPBoupQSqY4/wMIFtCUyHToNcUZ8pCa88qu/gR65Av1IoPEoI5OhztataT
zixSl1fBfc9+1dDwrqdka8g3P4I0WNT9Xv8qptvPB4C8cLz58tT3AozqLZsd3mOuPJCXQ3je+jw8
j2MJ3xuhA1NbU84oJMMeah4VnJ7OKinfDbhdFsNkcJOEElUPLVRjdGgH+FfEWNFZecVksc182YJv
nMH9SaUd7BJ5zSWZ0q8tWLcRdQTDmkIA88t2xx+guHAySaM3OsNkCvlW5GdQXFSNfh4PRnpBvmFo
pNQhU9D1o/aug0PBs5oxjO7L2J07qhsctWAZdE0i3guve82+OlT0ai004ytpqEvbPn/BNPxSGWV0
I+1vZmh+QLBzjyqFGmFU4ztng3WOw9OKwxzC/GDjUJlOU6iBBInMVE0WgNreRSUnRgm/3O5nKi+f
G+W5qdG7u5160azXHYaMuSypx40sgy479kEyQmHmRhOoZwJpg6gLQGoW/n7lIEhdL3GunEc3Vsyv
ic85asM5GfFAmm75hwvJ4g5KNkUWWUJuGH3NiMokCojGvpEGR0Cjw4822GtR/vx9mo0IovgY0IP+
UsvOcSkg9VSbXSy/VtE2H7lN16yrlpmwtGy1wJM50GhWybD9cyR+50zBs6McurTkZE49nEZVvN9B
3l0+yu3qndTpCMywFyvFAHDxfjnbIMUoiBwyUmfJponfNH54X24jNxpJNIWRAjSqggSFG5lVXXX3
mHUDW36pZ/G9HTPfrKMsA+Y04GKdHNXovxw930sKDTFWbSYfKXSC/Zx29dNEP5x+wJGyvMG55npg
oHkt/GOZxugajJ+G0U/RRxeM4lnKXAfHZdZm7dUrqIQm3wnYBTwkkESZA0WDEZ7vKVm9t1HHyU57
D8dS0wHQpuXTTVXHRTt+DjkjcAJ8vfR2lvhQikJ2KUZlMTBkka7GWHbB0wKK6Rt3x5mUtAlHbJFC
y7s4PSz40gXlUdZN0IAZG4IauTCJ8ZCpIGQdiG3DdKICzMjLVeBHMYKOz0n0qCEOo5UO6SFaVftq
5HOdnfTjnNcRY/qXCfQJ7oesD7tXW+jt5M5H4ysyJ5LYZ/y/ibKShkuqqPiDNtLZbbte9LR1+rYY
BPu2cgtOBK15CUPDdh/kbAvZh0bcrFh/8J/U1ZnQ9NqzCe8LhLqPtiuZ4peEMLHcVyEc1dntUmOl
JjB8up0lx5/88ReYgj3J++8MUsI3sXZr4fTpaMxkvdIARcs7nyEj1qWqXXeawuWWGkFBFvR8xT1Y
YJRiAb0cwdMCZcvZH3S+8MIboy/Uo1+oCnj1bSh9cW1oLjoCZK31F0pAcIBpSQbR9RynDMEGzXNs
Dm8pKE4/N9e5NfXMobepdmYfVbzCy5enyCB5y6XwXm/KGqeKo+2s4ZkFUkGfwdjMFA/2Pxm1z6VM
FHdTZePqKSyO3or6mpZUpS7NJPxMBNG370UHuwjYD2daU29I7fq2b7ulXTjG4Ra8hraTBuG0kZUT
g2H8wq8/8OWGSfrsK87sbujTVx3Dy+YTOBYSOtIdgC478Bgrx8Qq0e7OPJQTXW4k+eRqHWmp/AX5
wC+C07p0QjWDQHhn3mdTNt3MJDvzj5H4jJN5oBHfNiKq+2INWRnpZEqsu7R9OVI3hxERF/NKEcpk
u4FJnqkeikGow4/uijnKZvqOuguh0aFh8e20vQb7Q3MqNk32STTYx7gLW+B0msh+dSq/nE+AnyvZ
mfzQsjSkHX/USQ0mRUn59z04D2fDFX3eB4Ln4MwHX5dJoymzItOxoyE6Oxb0jBKZ652XF65yka2x
YVTkJfy2ZYa59sLlcfhixrfVrmufQsljJGc9a3y46a3EMuArTS27Okqqi71b848DHGRBofCfHQfy
D1Xd78gaAoD2DVtfTUBIoqcZAWzX2gscfJaRr1cPFHnYVkmnYmGydFjtH+h3DT1lBr2b6h6BQG7k
Jf9es5K6R0Us8pC9Zbbswmb9yZ0gBxSD/aIKPB7OL/KDp0dud8NySTyqOSjKgSz5uYF4viQhpnlE
69zP0nSw5fklws4HTyijHsl0O+loWY5atNJ327f0ijH2KRVAXaiwJmtJEVA7I+Qc0B4HWKfer7kl
diJWstIX6H2ky/FY4jgMKMAEieRTrZGdYxJnIseRLI80OeeJXx+j6qPXfYqqvpxwOI4zRtB54r7f
+aMfjBg40VkFyqO+dO8U0inX58uC/ukpc7InmY5VTYYgoEWMO89tyxHKGoRmao9/ZMFOrWMdNN2V
s36bnQs07fW4/rcn9twvsyG2QAE0SIp1IpLIwdtYjkTmATmaRVDMCoShlIHpk0ORPwT6pVcm8KXh
dWg71AI9Ns0T/GFBzdS9P5wue5CeCbJrYdBTj8+L5hbqq7Zgz3JryK5x+7u8pYrCDfmaL4lBIlXz
VcsjDbQvBE4tZSPkrvcEEsFmeOTj+7oitmdl4jI//udgpvb7NBZ/vdL2sjJs1yqqSytBG/62K2R4
EbH7NjXQl2S+3dfRPq+CLE2qdfYoiH996OLKRUjulCAIlcGcl9f9U5nMfPGLF/Aorbduk0jvR7gA
5cxyi8aJIOb0HYtCGc7WDbLZW7d2SCxrRNCL2V4Speu+M/Y2Rq+gj/eXNL2LzQzxG4ZLOk4jAUxK
gvq/g3IRCi23YRLNBR/6iIC4ZPDs8zYq4UNBc7vxfUfyNv6QSj3NPwdn9pHULOgY8ZxDarcFkioQ
szNzIiZ34dNMwRlP14DpaBSJ2jUI7tkvb6KMHkV7iKCKBdATbNTmntvzfM4tMlpCu6P2DxqqFvpL
MXQdAobHmj9vm4jgARseBeYq2KSTDFp2UV8yvcuI1+sygYwMM8xI8uiZvc4MSJPdCbnQFjMB4eSV
jIPJPhRfAgTggabxGhkm/9tbxRLyUA3WjmH/DlQJvTjjJTCtMbv8mbfnWlHagjw+TX62ueQB7DkR
pSBvjIKQ9s2PVHAveI2JqnZrguv1heu8Gnyx3P6AAjO7FgShjTQh60AZHTQ6rIDbRi9Lh3+ELW24
O1417k/9ynzSyJaH9O1iZ6GN5iTgoMWHMYWV6Vv3kTCydZsfgNjlkfvUUN49dPsqTsxWYRy3UA+5
2lTDrxrNZNkhRuRaiT0dW1zjgRzq309aDuldzWdtuxCUa+91RkKBSsykxHYsPqYCuZcbl7CJSp0l
yU0Mv0twcOJlLw/GW5eH1cq/ETfJ+OA9OJAqFGF8HSEdB7dNEDiY/lL0YnnFFYlOdRwcm+5sJyn6
pzJv4ykHZKinSmdIr0rbqkuqOFzlgHS+C7/+ouJqS6/w4Ui5+tKyvc82HXw92LIgtsbaBeX9KBtD
OhxQe6gGuCz3RGpHc0FZiKcWvkDlmha/lc635O6DBJD7vgHUWpHDbNpkk4x7Dznjchh4HpUyctAh
dkMOMCFUAUgtwo5xsf4jOOxvnzjLeHRAFk8sqnLxmJ/Dz4cXzz1BdqY5sk0b7idXkYTiT129A/Qv
M9BaTpewV+e4D6Nqr21B+zrbYuP+WESZJXBanCjwp+q+LSJCaepDL3dycklbwZI0U9MlApqdT6lN
UBFDDNrxF08sDIdtBl9DbLH7pWP0jd2O5xB/77zYNqIrR0jrl2k35nA5qNFeFmzKYW5YbX1eq5iJ
njzphfClWImH5bh5KzOWevhpJd03KB+6bhHp/C3KijSnlV7tiHGK81pJ5HfdorwwgTR0CKY+i2MA
sh8kGmhyMjnQkAnnEfcsdZaAQ9ecCUfcJv73Gw/Kn6LrwA0AReKl2QRj0VePvPukUJMbpd9E2rUv
sgQOXnYv97LzmulKkwbfxc6jxpBiBXeuMW3ENNEvvMZupxd0bpSyJ3IJ7zhTLDz+EzItv5SCSKY/
vqycUZ+lSOj1tTWGD2dySIPz0GGUIyiBix01SJ0BeOCOHOSDfEzUNqEBvLUfDExnhF8V9f8YNOLg
Efu8GwfOrFPhOmi86GuLM5S7WiWXH+M1zX2VEV1KjNKDGDoBWY0MaLeTn2CCJUheovYXosJ+1XnQ
Q6srAllW5OCLd6C0GZdhPKWpnZrKFODYZtjTsGzRixhV54Zeue2PQ0tKsxM5WEVGwdh/hg5tZnAq
oOfyRjhNfJJzF126J35JnXME/+ZDG84K4VrLELf/Fq2vkOH3k1o1DE/9v6xxZ78ZkVVLoRnX+CWE
2vz7NFkzclECVnXVrqlIlQc6FCjk41Ck8zEHIHz6UJkJgnQR5DQOX1PSGeXUBVW/fs1DkUVPESjJ
kyDW1bnGWG+D7OakfemFEBhQOZvZdMP6WPAB5n2xE4QIZfHAbGJVJ6hP2Y5wpn9S74QwDEYWbDCZ
NyH7ug71pRuI4jO0tMmhfZCwm0PWnpCq5aSLPU0RKzlJy4G5/eijbtkY7mbpUl0IN3cYhs0B4Gpr
vMKl3GrhjZ8JEHG44UvTZefG3vvnLPpR2ko/p0KZwzqOwaQpPSllPWczlqU6oxR9oVymVoxJ4uuW
YDOkCVcsYquWrOcInYr+Pu88Wz+snvJ+xio3eYDxpsATgk+Wk4t14UhF56zgzRHJezfdjKYY7aFD
h80U/4HE4b6oDlg6ZY1awWc6EDVVcJtuW0+PsQpp4TQSS/juClRvQeeGzdS0PAlerjcuOCezUl6w
sAsoR0ZD/tfoyuNr7ASzcCD83S+3cYfSv5YtHLefzuHXmhPeEFNgIQUo7ua4vz8i/Sf7f7T1zU3c
M16zbLwz6S5rYE8xwFMG4Qq+yEcCDZgA7FKzKwDAmOq93LIBdj385Dp287DTA7YriZsKYVFLBxEq
7CuFlKoIM0y9NXjIWeXGcAgnpUXHWroPTPORO8Xb8hQZ7QbdpBDK7vPpFkec9TcsgRufgUR/mVjA
uRFdUe31hoUJUeKHyKndbjjldOGmX4nmqHuyF8rfx62fi09DOpW4N7XfWc5Pvp+e1qGRoihdqfk3
mor68yM0fL5546A59F6mvQuF3CUsX1JslkhBAR5tWDcuILzNXo84baa2/EXD6l6lymNq6bh5LXlQ
sXm98AzxUl7ElA25+S/j33d2mv+5Ai99AeD9Y5EaThMnMrzc0PF2GzErKuAXTlFAT6FH57MjluQ+
jIGVjZ9kCfwUxcFV3qaufWhK7ZG6CL2SMHWvKVFUU0WweL0/6ztS/szUN2MbneoazbkqX7WzcKQL
xoLNl4VVdA7tpNaRay//FRQ9t49x/C8P9Y+Tml7f49jp4VKPuvihqQYl26kzV0dqS+Qhjc5F3gg/
D5EbV303EGFzyy+/RUlVRdrAUvBusIAGn0w1nXKFG+BL6DvDM8XkO0pl0k1vr2XfBBvf5FI6OWS7
unYfD8TahU4WAgY/W8fyEh2XRsSR1mdkoSdn0NFGZIS4X+70XxJ5GCGPOStImz8wT66hp+a4g46i
Z5ou/9h+uZwi1611XGlgoNvkDFU7zgx1iSpx4IWjZVLhpuU2+9ompbR4nGTlnC54cqdLDB4sgzsM
mWX1tUD2dxa9Mzuvw0LGkJZTuKDZpucnMNFsJd0mzFZhrTzykNYOHT6GG2VFDHq3cQV9tIQVm4RR
iu1jmcqGEdE8nOEMOpJeHaAVUMcZ0DVApv1oXZdjOKVrEF/q4d3wEe1yZ0WkZQuh2y/dQIdw+05w
69km91qL2zyTe3VKG/iUYaiQhSDo7xn7F/btIbu/w5qGYpEtT749/LHNE3SBuvQR+yync0uqAEim
+wCR5+LNJf0C0IFe9Q0mYJE2LRyju5YzEJ5QMys8cHnwPjLy96DR7OS4vLZ3q83npqtnP5oWP5gK
N9zCfH/60+4Jtb/h+MaDFaYy4rwO9JQlYuXAO66EPxYKyU5U+WxeCHxtK45n+L/XlxniFvQ393zI
MfHZH9hZLBLLQN1sf88xy9izN8agdhiqDfxjGmryGNc1XtiV0kgksqy8zqYmMP1v9a1Mja9/B+yK
9h/0qPWNlnO36K7shrDZirBNpZwzqk2SczgFWpcFjefVRolJCW431li2+eC8jLkLk3CIpbcTCP4X
+1grdJgD4QlVCH7KjKlruWit2UASm/RUWy7hleDXgjBcbQecDHUtxRHmwY1wSINKeREM8KrOj6nh
RtgPjmXzjp9heKPlG78b32Hd2ISYvC7jXPNj26GhPeLYmLsBVvhZP3ehu+uehaVdo7vcqmUI/NFs
Lcr7clYZD7d6p8JQP5mflyyjKa8fVsOPue7/vWa1ImXYAi6wdjJ9PxtUVJE82KF9vHhrhatUv2hO
Cy0vJ5ABb7fF33WzBrqjJ6s7f1HFm/ppRfIIH1n0waJA/SxUhHGZC6e0l7kcAAxzrNxly7G+0hq3
J+cDUP8478gF75oqpu9zT2LkZ98eeOoGTy4e1mZN0igVbzFbOTlzw5Ts3hCS/oIpkHHtKDyvUwMo
F6qMMS8nYDxqNRWAnlYZGURovkhGXu4e8FjDbKwKhxhLqC26Ask+0EB6wBScabj1nw1extSzvu9m
xSwGAUk7IukZBbD4owmZXVHTfyRlw0ZTqGXUDHuNa5io7xn8aQBxoo1ncyqqq+SwUr9Aqe12Y+la
FMWew/Vn1B2DWavB1O3kJviDyS9p3cmBdEqIhQT0MGw//nlxluyIIRzHhfVYWfHG4ki97JyzqJ6n
iHK3rYryqvCjwFKU9GSDAkm3YqUo6Rl7LhLCyAj+s74SPWiu/ZqhflzMWs4ltvB6vn0R8vgci+gr
JxtT7DaCO22ny8gopfBlKW76O3in82DNHiwN5lOPTJjGK5SfOnMq8Oe1ZWEiIqd6gveSW1Ba14ry
z9Sj2Eq2NBLgPTQDlYlFgCnBmRSjwhFEPwJD55tkXhnfdn+U1LlVlGcFGA78ck6tme/9ks62TFni
1eyafTnKqr4pIs/QeLr+w/YtOmxCCPzhB5aPLWoEWaRnFN27BW8QuzdYJT3nQ0elPs2m36vzs1op
Ow2lK6wOb0Tej124A+RNSK+oKkaQoNXJQcncPL+Qtgausj9UL2hpZDMxpRilNBwC+xtW8pZ+idrl
1sLzV1vDpL1KoXvr6EM5Sf6Bg+FmTNEtr5AfOZd4p0OsMv0+pzK6kZBKnRQ7QoP25f6IlN5eycyS
kpmDH0S0DFbXX4C2u4C4wQjD8Vz/QHT84LVTsaT9mDyImoImLDIayWeWoLXv8oTYdZOwym8YD6IW
hTlSeAiEzLZjKYrZSVVggw+EXIMF3yuo/qzWwgB4lBhruH/JRIbYBC2qs6f5grBZs+vxxhaAKbG6
Ik87x2eJLsM7lfmsSAg+gWXAizWQmo4ycoXrlsyFL3vOtH2SXHiQTSkwNTHmoIt4dlnWmhYewFtq
bMxFQWH6alyNqLRK7jvnpRilF5kVvJOMyzxeon3m3KRU5LlfH25Mv/oZIyiBtRp1GpVs1sIJlHg+
AJphH0hKDXdvIflo2NSXPOU+MAp3nj4Z4XtGdsUQA3ETWJVzyKcS+z6m27FTAt1VLZ5eT/s3y/l+
FjgcWffZzrcD7lExOonBunanXJfhbr/wOZT8OXr0qVbo+6mnlj7Pvhxz8rRkj8ZyKIgiRVGzljZ0
Ip61E1GCPbi0xT66LMTnYvsKZXf8LEtlG2fJfLVKxik/qQ+VaHosSWzh8ro1gFMscRRWOg5Wu4AU
qIwY4lfA686KGj89H8RvA5dYoEvyP4X/1295sqmJOzuf/YfcL/dcOFePVLqbkPmOr8UtahvhXAww
xNslfFOK9f9y1gcETfKkNl1hn9waIB52i98OrIBnf9tvup3uT4B1vJkIdDSRiLhGBPTDZZx8M3bR
NxWfl1mKB5rp4q8nhbtiQ7rW7PesIAOmzCW9INCnZFiioYZskrrCg3KJ5smVzb+MNG4pOSs8tnLI
xYsxQPtXf+wXxEIF29vUy1Rg2pxoW7cZfdz0ZpOHkuVudEzsP/fI0+alXbCq7caMLSo6LkAxHg/O
3OEVn0JCo6Mmc507ye4XMDWzJm/CDueIZTG2Nb8ylP56ueWJAJGA+/kZSNSBJ6/sqQdEMdIe1LMC
oCzT1opfHG64jhamtjTmKsSiHgpZvBgAW345XWDWwlIHBguNy8Sds75qWXa29SclHzOm5xUryt0b
orDHD2q4ES2BUAEmeBXQVtMpZmjN7dpqEE4euX4fx+8JHee/CAl3aVj75xyL5k6pMXV8TB/JynJi
W+PcVid0ymO2DNPTyCm0A7JwL1On1BaKSDRWMr+EUhtqABtXzmA4hDDo/ATfSfyc82V8eg5XTK1v
3bpS+5i7C0ywvCNcqcGIb4Xw0m+ffx/Zaf3kS94iwanUQTAbKs9y/II7vAiqKHtYoTzst4r25H2x
bmxow7BlS1UNhwGZrhTUAmc3yWMqNpUm7utgiEIT8e8uJ397HOr3Rf/OGkFOCrYHRALXrt+brUf8
mRmedFNB8KadwxCURMDn+z2uHmKeIJ3n23hWj2D0WYyUpGgaVyZdCxcCB0nK2TVSoDnwLVRM/wMt
wMcKCz/I8D3h0tKDrqPW49RkFrOiQDIHRew0lSfdwSviskTzIeEe+1cnP94CAeKZVp8sxSTMQtDE
d5qq+7k/nFCAGmVdZ+1YXPbyOgUL6P4xbzqB5MeQPcmREQtEavgWfZ4fYdFtVb7s6cUAQCKfcy+E
+Rs0M8CXL4Le7j1dKhknr89eytIVgqPBvc/qMQOGf/Hg7eRqC10gXIaE1XNFdooaHo5J3BUZ+V0e
tIU/ZhjdAi46Wo36Ae+XSzDvudfM+L3zzuPC/BaMLC3SYG6oxXdDJCfOZCdszQhIlRPOyUD0GkSw
65qwEhjr9cdV5vHdYIfhvXIEZShaqIidIMRDgadMzkTuDMV19F3cQ1d4rKj2VT+zl2Wc34uj9mMY
EDDZ2xNuJkDA5l/REEiKFr1Vm5tD7BTHsRLgDxKGZS4HBiRQkobh0LEFJYMpFvkT0MSPrPISxE1r
fLOvIzGbG3tcQKCguhhdRN4qxONQA69qZm8h58juiU1sjTz7NFpThEaWA+vNp4W3EpQfvDLzUAPA
vXv9qRrw4TP9G7phOqMNc6WpIsmVsAKmd8M3e63fFbofwmBnzmRplejf+VctUrr7ik7OEEiSiPlC
eMp75Wl3eiZoZEzjUXKzkrd3kVGR/MmyaMkcQ3+rqlqNUQdwgLYrcx/pYgiBtF+5dVw6R/AFe+Go
/CvCmGoP+Lsgos0pFAF/ESzvnA5Qumk9eUox1trZtahNAyrQzWy4AfAbPWWVDl7LoYQt8MihBZZo
TinP69LF3j/Sr638u5LCaVSHmgrDedA8TnKNGYpKrQBmsbQCsm6dHZjYm0CGMjdDFR5Kecl85WU1
RQIpc+DYz28t5EaZafTZ1gdZ/X5y76pjY/66+24judzUeaqVY1MU/pfJVwgHh1BCVbtta3UgCWLR
L1UbEGo/gsQTBiQqYjAcERxDjuVgB05iw99JvXHFxmFkpvxJmRU1+ddm4EqHvG2IF3fJu1SR23oU
ajxsePq9Gsn+uKFsCm/9BoUubSapQQD4Hh76v6l9B0h5xLYUsMPIbIt1/8Td+VtQAZrZsHVZBrnK
DKfHWSPf3M1/4m1wp1tXZ1FBDLxSiz+VrkdhXTY5iTMKewbJDDwaVtUCpWiYx8AlwX+ipq6u2I7d
oudQ8dxD5RT4bbe/9B+kxDqDxtZUTqZj5BAmtlIVMyRw07CCvLxrm1dQc46sHO0wAChAr3trGDvj
vcqpikdngYvAPqIQ2O7JNGJH5xrWE8+rDs38NXg/geTMg6Lg9xqyshvHPnsghCLhRdqZ++x++Gjp
xz2TPYLbEbjP7eDk2+jQOBCTkKrKTerDnDWmvNa6BtP7JRbAjrkkQ9jCcIcFknRjzfB8sIj9dW1O
vYoEwliavYRB3DQ/v4If8RwlLgc9xiIxauREUqQZZ5nifbWroq9721Z9qdMbnNhUOfUJPcDA0Xsi
iGKzpw/bbSTTZCwT2EllqFaBzfIa/OhktXAvf0WfLjPVj9OefbWOOsJvJEOosaKkYUsHEcscH/mD
XcOYtE0cjp3TUA2DF5fGZCTwxW0JzEsfXqYdjqses4aYdknTflzGzZ5FbI4SCEJnC8olJQsCmmgI
tZSPpKpuabsNUMn201yrK0IgoCsGdD0bXdBcnIdixwqwHhdOHGSVnaB8+2DsvJ87rI6eFijMHM3i
53krD0vrpFCmi4zLsoefZZW6UoA1DCVetwxvAC6+lu3XQDFESYcJlupscQnzyYM4D9Pni6oK0ZcF
9x3mw8pBweTpHNTY3usO5A8FIjK1XgoXfZYkyHiCvuXKLQ4lQTpXrW3cpEyiWygMom+/N6wJv6JC
1tIfNWgZifo9F6SMARZesMZRli+NGYD3F3EmufGpIhPIsKaSsqm7DpqSAVLNNMLO4mSa5rW39xSs
D+JfQcWs6m2xTyJImub0cm1wAscMpYFHVpXoSHsdWDIMteKNMyQF+NCcaaRNZWkuHmFOzYwpmZ8u
kU+CspK3ojgz9BJpLonYCCg0GlGgVxINRIy6ClsbFRN5L1tTI6e4NgOgMcEeZu8x8XdxuuTQSseA
x+GHj5QCdxk86FTBXOOx5ovz2Y/7npWXh+jBjZf6reNoZFmSwNYGexiZyrSUaZmd1Wg51njqUGHh
/nxAbAe0czSai2SZBjrq4LriLKVizrjP5je1heWsmT4hB9eNWwB48cdIHNwbFo0mPDZibB2seHL0
wucyfVTelC7caj0XXclmgHPIb2bz8H1IyQtxZsBxR4fzWfDoUTd6eVYmXxV/efqW01kz9YLCX5jJ
Bm8HSd5ip547yr2CSu64Y+1qekIYoPBtdwgD1owY+LkQ3VXOmnmM8uhcCbHvqfg/S6gWtEq2dvIA
NeGV2i9mwTSKG3CAqsevAfoAZAx+ZW8WHQ2ul40D167B3xT6/eafS06LJGMLprRZyIXIEsX3W2X0
ZhbVhCLtFgZ42zXASrRbpkq6aA66BU2TlO/GPY3yRdxszMGGxEBhPvN80NvW8V7obsK2DbG0wSjO
FmeUs/XXdDzeW1q7fTyTPKbZAJEJce0B7huyuAWW5xTP860hEmZJYNvj/yT3FrV1CFqhPTNhLLjH
ESmrHgYVbAmtvoWJgidXMlgS/uaLLqjPhHVGxI/wwavQBMwpE9TgjX4d1gC13XLCtmZRWQHe8fNT
XjYN1dgepzySt6TfQvvmyEGit6DeOTsn2gN/HHTrcndYTrEBs4XLaiSp15RJTa8YPSNv+QBKCju7
+aWY+96tdAm0cqaVyPH1mGX+JVbbg9zj0koNgGWd+CFmISAaGhMx4AkBqDvzIpfP+pFM19DIk9nf
KJ+WB780KI+p0+rT5ZtkrcrVGt1ELtydMPFj625EX149368BYq5C+EBnqJPOa7mg1a40vHxkO8dE
svaBsJDaK/S3p0aIU2DTbflyV/1tYMhhuQzak1sbWGYVKu/sd54OGcP/JWfTOCyrwfMlMVEYjwaI
m/46M2ZhoJYQ7ALUQGgw8COHoIM0vi0eiMd/dQLxlnUQeObJUs2f7RIc6Q45Cn7Ly+F6PAHrw458
2OwQZki4NigWrpjfVw/97n2SfAzj5wbdJK/U4phmPGJlhg2Ib+OMEvQ1wplrflIfb/sdvU6Q91eh
XhDy02McY1zPP18QNpKQ01qpax5NYDxy5o3jwgQMYCPw37djckKtkC9nXFpuY5E2hzfmE66siojq
tOtpVJXk96z8IY/g75v6OUIQXmpPzH4g8YUmiZowUwYHdwpQNR1Ow74AeIr4MUIawNwi8wjpWc24
c/m+BoY6JbYkWtMkQ48VwqP6CJcbQcWMcb1NQJxF/YYdaid2ZlfvUvcZF3oiJ727/lZD6xrDnC/P
ufSeUkt6RhAPIaqo4m01jNElgkhe8iAJ6wlur55YJGAdHpWTfpefYAWMXoZWFFBnsY3qNUCVsb0y
7i/eH9tTdADLbxgFcSfAFBNWfHp7tQBBzRE7WHXj5SSxfV7ZcmcI3NSfcIOE2i9qSpz3so9JFutM
Iwzyaa0JB6+Tk8HQLyRyAxmmtjfjtg9Wlb8sqNxcW5NgttQdlBDLDAhelgBNPzjuD7hpPa+iTSR6
A1rWlJQRtlpVLG4ledf/oQmqoDGwG7GDeGOvqKRxDBKr3VFMrG99cSNh1j0rs7hvHoz7LO5IABbS
dRjT6x0+jbAg6h/rVWVt6cp1f+OkT8Pwo692IgAe0/xInZiC7O3n4tNAaaipjyEsKoHFn/VFHlha
MOot4vVqejSbLJh8rFODoRl4OyLyJvG8a0Ufv4LVYLvyeBxX+5ZP9dguX56DfiLtwSj+N/fGKaQs
jbuY+nNWWE3RWKWIs5mNGJfyT8a2IftFn+1zeZpQ3ZPbziGOYwdWzF/5y9ionEH94+i9FJ/huFYK
eOWlpCMSQ+SBrq3lLMdYo5kHqFQQ0fkyi7ZE3nwQI6yZsiFVIqmD1uWAPc4qj3X1WB+mNcEIO0eC
CLNu03e3uRbiZIzQ2zXH72c7ic1PXYcXYvgPqVibHmdpck6ElT0nkxTxWQdGsBZZVncQBxJ7Od6F
W449nBRpSSZxCF+7vRy2/4VNhrEe7MGOrS8ANKdsT7RJTNDWzxtXQev+dltBfX+hvom7L7PhqTPr
XNTA3yyEGD7efyfOiBXnDJB1qvqEpqMlqaG9R2RJSuAbCwmxEfGg5NGSzvhFbFsLsRCmzRbMZU7F
ElLVMNK2h03lr9Hzvwizpgx0VTJIEX3OAoliW1LMigRDrrkzUXxhfd+tV39a6Yq06uKIOzKnpxHk
2UBfZgApEysOQlVp8wL0GoxbpTEzKdtgJQHxQoS0+J8E0+FzPwHstrq/TmMukUNxBPSAhENEwEoX
ET/DItq/ViBVQAZhZOLudnXn2q4pNAKlGE0nqRYZTr+VL9m0RDX+neyx+LhodvDc+ly36kklDiZ/
qg9ul+MIdeFsASrQhh5Fj0hSnPsz7zgJI/iycjgBYByiucyULCevCeXyPsSCxkV8hy+mz2riq1Vx
hlr97O9KbHwInlpPnve/Z6Nz2qH2sIMd9LWPBqajk/kBOlcOdfEpoaEfzcXfoBCHrEWzJ5979m9x
kBtZbP1sw+uFhd8mxLsMYmFJLK0mXELDhAh9NRANvoj4R6j1e+qCnjhNjbY/oRlMZXlOhyPTXKVY
RwoF2d7L/WJ3WGeBvDOg3LCh2X8LRQEX4s2nBGP7AQh9W/KZ+q6LQIVb2kFPVmAJ2Y6vQfik5uPP
VD38q+i31cMS1UIGF6P3EXglJvGKf8NESHwEn8ycFY5X3Qh1mq08jMRGSwg2p5PoiXOdIhaLGhBH
i6T1dwwF3jwIJNw4m7WPCaS2J7546phMQCLmPebvKFtlgUgE9mIXoBRgHkk22VmNDPnfm9VvzWlw
d7O6s65Ux2KXRheRmTrY3BEIfa1aSYm2MlFPnKfWkn023/bEa2i55vBb4P1hKBu0Dj/J+n1hOBgB
LyrHd22FsayMhUE3nWtu8+TZ1JJXg/B/3Je3NVzht4WYr4JR9Y67jlLu3EJriKNxqP9xvYNOSECa
vaEJJbJ/KzaKT5WyE+D8YFmoqi6D4+xuf+G0r/ljH+HhlxG9SLuzuGa6dSUjACly413IHHmz9+/I
DYjISU9ktqUfz26y95udflAPdeicxxohQrUnlV62CoudsKhnaeqROp7sdyQdsVnvIw7xOW9RggK0
S0bBARt/6HTWRyo47YqGaecATDIkUNhbFs+gLzMk+1+/ONpAY4MDhQc8HnEvqVkYqWY667AN2pa1
i9odXEblNUNt4CmgyZBut4iLt8+BjQnAOFLHMWGw/Zr9pPNRV/37ctX7ga6pOgVGAGqSJDajxLXQ
0IKYi4N3VtyDZaJXPcdPzERUtSS9O82jJ2gP7EYmBFVFGwnXdAYxzL1+JKsRDuezSq9BvPURDKqN
86Jq04bQc4PY7+c29Yi6JVxFgVFNnwdGx5tYI7o9gT+zOapVp3/Gs55YR+ztjOAQntY75PQW1Afx
kycfEoTPUf7IQF0Ws5WqNZrs8EHbKKW++S2ugC4RC8NvlcHhTq6vYj9V9aK2qBEMA6H3N0nCyahQ
fTiVhmkwUo9Cb0tziS/HkvwCxwae6JHDbrwhHpodv329yj13hQiKOBq2SPLENHRTx50md8TnbUGH
UDjgk/PyK8RiVxTDJ1ojO4slrOX04WA0xQl6Jwa7AI8fg9VsEL+i6tAlS2LT6rq9hJ40xx0NpLZC
LZNexRpNoWPwydK5dabXyZtW4Fhh5afLBW3acBaXj6jajLa9R2f08p2VkTnjP//917xGAy5/FWWd
UWPkjvxrDSRLssnKP2QkRNlGhqVa0NdrD6BiyGmCfhgtharNS7Mktjg4w1eShxL1ZsfRo40SZnvv
8WrTQUzAFrNB1D4up4SiYWg6iCHahaSmAKeO9PiyXQupXGvE8AsSPBILlhjDf0nCVu7wH1V8X5LB
O9phzCDR75D6rooRSKzystgNh2by99RIslI7rAlW8vAGo9UULe3HbPYYaNM2XVWzyFm+G9Fa5/Hj
bFhZ/gvbHIrEaZWYtC/kJQ3C0p+itmi733fYs1SZgfyvcsS/L19ZYncCF5H0CYiIXdeIhjl6Hqzg
ItFu2OFJbZzRPunDUimXawH2vz5HM9mE4DWXuZ0gyem076C81LXgRrGX9MDlFyp8UUSoS2MSYqzC
o/I/q7Ud+0ugIBjTv8f99S46veJh3wGnedT3/NEfPY+vqvtg6/HT54uWLa1+sId9x3bT5dhb75Yf
BTJcPkSbbzK1reOzFCmpojB3E8rrJsLGqF0wrE0hHZNmNyBcDAKN7pqw8qnNAmYHaSI/6C8mNCcm
yoePd2d1vrEwQQSzwqrZaGKEgB6oGqYh+3836+mCU1eI1xwVVlTBvS6BRxr8ESvU+xjbqg2G96O0
bNhUFKL0AEJAldgw0tdJ72SS2X4lYlmkJFq9yAjoRGvSRAsQprmURpy0y/u8ihI0EwBhbccemZb+
TNNYurzx1t/GapnMbU9DoerVvR9WJnTxxVs5UoPsDex/Sd2nMf4SUXxSUbF3YLJowdfKbyPy3Y5a
hH/fjRaQGzbgO2g8+iIgsWEiUxRp0gkrgNFZ1RTW/JJ/ijrXn2Zx0g2Wc8KZvH8XPfmShqr5H7iD
/gVTKG0FKqja0kJbbTLC1CdF+tu78orYyT7PI7GR7scwaD1K27MW9R+i/g/fGopT6Gqc978mggyu
HbqU+NcQ1b2Or43I/TSYGZL3hNDl7VWRnoc+lRVOZ8ojmOz6NKlZgM5uk4p+nU/IgbyrdZ/zrlr0
hUUCMFvTFrU+6y4VIaq7gk/Gg8gei3nj4J3UfVFiU4h/qXw1mgb7qp9313WFMp4TVorRpYHe3HPo
RUeUaHTBBTA3hZvEmvW8j6AierWC131HHM0T9mP/EvGP2BETHKfd05zQAdD2Gh74ZB07MwpxHPYz
8R8A+/LMU2B1KRKE98CQUxaXn1fP0Yk2NftQ8hpaVMJHS8H1tuIn4+chKwu03qOWwZPIQtc4wtkj
DIYxM7gviZtuTA/E8nrEutGUZ6/e7M85RHkhDGu83iAh+ZfbMWvjA6Z4HuP2FFJIicSTjUm/f+dX
sGHJtvv+4YySGllvQlF6XiZRSfuHJ/RUMLLrVAuxoJLU/4XFbh80EqIKSd3uhGCfCgLZjs9hvcii
LJoYCkosLwiteZf9j8UXeCiW+fKoYPDzENvre6jai71U0OgIdoZWETVkBo41+VJM+2nJxqTxZC6W
ZPl/NNqatFMn6yHdlEKU9L8GwmQ4n/x+Ejud/JUlxm2Vp9dDdKqZxBuVQmArotOHGT4s4yCRu82a
QPxCqdq8uKPW0hTJfL1Qd1DjYNwjkXpM6SQM1a2yzXOTnB7ZmNEB6oPP0YfUmHhiVlEhd/Z0Z9h4
PiXsmJRiHWGg4HyfRYFDaX82fJiN5jPyaWJlH4s4j9UortkZWF0JsCohzfsUHzeVD+n4oUPCXgKH
xVctbjoGj1Hvdu7UgwO7FQ6B6QZB4luCiJmG2aVpoHYAbyNdnZuxa4Kphc3B+6E+EFbqpE3UHJ4h
gkmjD8vshq2X7I85ITCoiO8Up38RC1x0gCdQZf3zkQYE0nuqA/bLB8zeU1srrF7hjPGInjhWrJVz
B+dEGxAtYPcx5+W9jW3FnVIx3h83IkzC0ZIl5Lvk8gX4c3HfXlMDA4g3FeM0OzBPGzChnkhV8/bN
W+uXYwranWIXgkuLmrHcPMvHYZ/beCv7zk3/wIXGl8gqzZ/0KjCt/09iHM5XHhua2rtXjwEwidE1
hjb3n9O+hkMkMf2sLU049hZ5AoLZm7EKuAc7IbsJ4w1/p+0O0LT/JaPudj7PnRrSKPy7mL6e1Xu3
lgaa9WiSFO7uCxKNEKrQmgXtT11mrp09GIMEdnOAsdlbYuufbpXz3f6WN3qa8BGlZA8UuPWuZ4J/
U9iv1V76LhN1fXs2QhNoqGdE+Kod1io+BiATyW6eB+CWrRPEpfMtzELy3hO1BlraSF1ZQi+NYEhQ
VSMvkQxbJIG9KTFCH+8b6mWf3TRoQw5vxKNVTkxDeftvMLXQeic+iz8KscUwaP8HumuXaiEIQbpX
D4iM45lGl1aV40uxAXAHm/60tOHLkKbOar4+KEgd6J+DNaCr7GpzSYq5+lmnElLHUBN+uEWWGYOr
tHwRh8nFcrMDisCxxaOZMb3A8XpHZWpuNzZ+rzaaXj7momxMm7i7EfIeNdnfjcz1CWZPVlkjwYZ6
pZYQ2N+adz728u9FJVd8C5Aj9yXox9yGQBPsama/q3PHF33oBed6WEMymzn9BkkuaZdTN+0OBS1w
HAAgRk+doWX5Zb7UAgssnWfcmh253DutiYbpf6ytFQZOGUfRjjsLJJK6c8TQoxqtvf3misX0yUhg
3m3bk9uRXxVGcVdV3fn1uA7JSvScJNmQAZ9v1oOyIQNo1QdarPorJs8+54BdOy+xWJLrNx/SMFqS
iHCsvQ4NpBpvjtGg9vDxrFM0qHPgUvMWutPC7c/aY8lpyjEwfSufRawvgdYKBoaC7mkppPXYZPbr
Vkkrt8GHRRVk5pH/teH+EJ2VRe1B5s3JBniEBYFI8ckc4wQPpDfvbbaIGdDK/+Pt2zsVy9zPf8OD
CouyXPO9WlhzK5RjzO54iDhOx7f9+0ehMHDoxQMwpDwgG7EX+yKKBGmHYtN+8OuZMKlKyEcpU4jx
l2sLiS4yx9RxJezgn0n+u6PrKnS4ddrvJXOMQdAQFlgHv/Xe7+48V1M2UK7j391LwPC0RFACbSTR
YonhPw1vEMFkE/YXYoqMO99rjprKfteY3ic4mCKPDB6jKNJqu4zQ9r6pcG3eg3V4CQIvqG10BImj
/ne45L4A3wbnLPU6e3nN1H8VEjBffNh7b84q3JYehtUesU065L9keUgQVK9yyv75tqYSEdV3y49+
ey7VR383FiyLbGAGQG+r+9yz4C2KJ7yvvj3nHFPsvyTOxEuvNo+s0IgmNcGC5KGA8Y5LtHHdqKAj
2dmcE4ZemaCII+9XXZhpZaXXM4wrpvmJvTCSh4IPXJsJmpxHhOC4F2Ipg5YnFSJNBJb6XgoJiIdL
WF7erHcUrm4FKt2KW1rGhki7qcyTs6hckKRvuSTsLKHw8yMAjDRVLL6V5uFrLsa/55k0xW9NQYj1
6aNj1SmAY49DQXTTjkwk0lT/ry1upyafTxG/yose5bgO85QGBlY8Qw2H3p3040ahDTc+znFcYR4Z
RQosSJKT/Y/IDXVGbesA3yDi0egqjxykUl9XMe7J4L4V+k1NsPZHalkZVCAkDTLWkRi5DIrE5O3p
BlWErvFV3LEoWRjxFUeuKizKHWsnmr01qPZ+q5xwWxfEHcUXJXL0xHDOcASirvZCWiwVd+9Dhc3s
YMVh2HsILImFX5wHlPpW/lt2PL80NhVhHQSrGfHcfJ0/H9Mlt0B8PEn8Yok0+2PtzapK2Vz3uCUf
q2tMVVKKjs+eZBomf1gb7YrrnWYiuenP4JeOYUeNa2+TLkphuncOXS9r49R6t+H+MoW9HfoUQkSu
WFFUlLTgIGnRpzOX8djz32nn1FuGOQ+8KK72kyf4JK+0qHE/HqZgZj4U5NU6JHOXIQe5+E/cLdJg
aMV5RMiESyVzol8/lBOOGC3GNxgT4/1GtP8QtmxQdCMy+kRKVFqMogrmo3JdKVoL2iEBte5sqgxq
gazesqhdbM/zO19S32pQk6Ov5gVkUnFZ+OxiKdlacGViYOrqSUyy5SoKJzmwqHTV09wwsA+OLzie
5AtDz6vnK4gFK3+ZmJGeZ/EexpZDzbnJG7B1nX0ddFBgmpT1gkRLEhJsuBXKYJDZ7yMSSjrFGmBO
gFhpiv9dYIWGw+zgYukpovTpImoLSthGknnzAk5iwJ4BoM9CMNxbx/oGc6gW3U7mQYMML9MvzY/x
78GlH6Kojkb5Ev+6pfL3Gc65EGqFoy6O8KGxA6WG1TZRruLaIt2tw0UuLTkpMywv9uE0tHNnMlmR
sVrLltrk/yibiQ305w7uhP+ZhvL+cPOo5dV0l6y9TtEe8YkdEwlkailh/+WGyP6C240IxPSZArOg
XafBk+yXIlMwoxfuZz37T624H1v63QmMoX05Cnox4/Nb/0lzIrwt1vLfpZ+y8GKlExT3+EH7yB27
qGe5OuEH0+zy1sNZvTjeIppT+IO6jDn/vBb44f3QwqVN3sCHRsBoG0PdUBk2P8sbrZQiC6UItS9/
Xl2nwrHysVbqRuUZDYC9zTMnZy5Yab7mPeuFMuybsbodazkcqdXYEXM2vT+LU34cIfDQMfqnR9br
Osk4+xU/p/H0wGglGHl8o47AOP0+WL533IWvJzKvSkXbmz9iD8nueLd7L+oW8F7HTlJH+VGRzSgM
N3jZMVhPkKDP7NisoX0Ei6CuFxgH7BZgK/k6uGJaO+ZcWOTgrgRc4akGa3fSsghQBmZD2p7+0H5j
e9RCN6jAbJJNRUlW89eEgFSsFoyuHZ1BW48FJwi1Y710yv3Uv45w11I9g5JUFPy5uej6P5BH78PY
L5jqKUkQ0zqDMLwzMtYsDarAV3+PjGC82bqBeLtH+6bnEFYYc95Se/1lvmeC/8k+ocZH+llxlU3a
Ec4wmC8WYfk02t9pv3XKd5HHtNXSWYa41OpcCHOay7qSQZCieGYiIMPVWiDr2DHaIZwi8DIxVMfr
eOdqyb43Ze8Wl0NbOeAW0cIqnioIVHTeXCNSvSjTft07Ly1GyTSaW7KfnzYWbaB00A2HTiSoPRNH
uQ57p3oVWgox39MM2uoXEoESJHZk7F9GLL+cUyuVhwjhBAS3Stahn8yV5U8fVP2wvIFaugIMqqMv
AcD4D4H6pukOta36JlQN/dj39x9jKGWtBLaP0MNCiHgJBzAlp8+jdfKlNReFNsIs8LTRbhZHsx7H
RjZC/up2o6YuL1FrJSGPZE5HMqdm8AbpPg/EfiJW9JouS/AoSZk59Hn0aKPCeP+oxd9T6x8wTnMf
6B1la98tjJrWTB3Zp/idqBs9GXGwt4UUKbFMMViJAYFvfEG/0szUaEDIP2ojYufI93akYGyhpe/1
Av+a4pJ4voz4HPQQ6aSVDeBhjIfmZHGq8QcvoFPb6Kd8ZydCgLlI5VxfItkh4OLDtcPX8pWLLtjw
rKFV3TcCrnrBN5ydD4p0UJ5d/sAcViGfV+PmakVWzzsQrJNzqr6eUXjgwji5tTMj+4SlmOfthWI1
P9AVlHWjwDhi1tVyy74phluK8RBAzH7jJBLQ4ILfHCHNVmkkibMDdGMLc1SS/apR4ZubWEmwAv2E
Uuf8NME3ZZpklxN4J+wWL8EWHDUPkJLAREUeFfipkTSg5bbSED5998m1mv/r+zVMP8nnwPm9t66x
5d8KgWYGnxjCF41nbezrN3Rao/n73dgBSJTlo3yIh0q3AwkVDxaT/X5s4F/PKh5qFada0jVD9aGv
eCAUaBGIpmIbOiBfy31iBZ6i4MJSPBqSltBSCv6gUc4IvAqKGwa69W/UsQu2qpCMkkX+Ifbzpb7A
Y4/BZ9uEU1WtxtT0qFXnjAgm6fWMJQ/Qt00vmsr2XEqxUH5NQE9ImQwp09WN1n2Xz3qZvqDhH61p
I/WoHP9iLoP1IsDTvw+oY+/VsAJnILwvi1NaX2KhW2evOeE65I6pK/vYPMEOzbQWUyn1udo9OAVb
gNk0IIkwj+OGNvYoUQEwxPXz7QdiJMex0KDWs6siz4BdO3VqSyJn0j3MFRvwtKwEtXLqqSvtjz6O
i2ZiZl+PcbF4dvMTJ9jqymmzujQiiUXaNmHXkcmZ1L3WFhRnOrhoH9KR20XaHQE/cOLn05IK5x1M
7jaWx4+7uoOjR5tSB+rPBg/Mls/ztsJHpKCQ2LFtaXZz80KEVbc9lxI7+XSwI1sjE+33C2jaMBNC
KYh3UNHiuPwCPHhppcYvUOSQa14V3/tfon3kvrEPaTl+e7arcG/tgbFyZ+VWmt1ammEi6ERPpHc+
JM/kTVat6sqcqiAFV+FxHtfEgmRy5h36AU7PkCpl6T11GuqoqYjFdURtaErlPFiGxWBPg11Aq8lJ
GfwYleRjveaywXTBYgvPK+u3y7SlvuXP3gY8Mtd/L0qXHiyXBC7oMwKYnKYTp5NcmquamvCIvKcG
HdWdSAPreqndDkILtkd4GljH7g+Ydx9Sh60LwfW+aQNGkxGrWpf1/Y/WOZS75ZtOR7I3l4syhjY4
gmLYq9X2EFLiUBgwgGBTkdygYaXn5QnN6YFhW/tmAcee/HakxuFlhOuGVy11KFAIPUug5k+Dv8nk
sqloQp4J/iK5BmpowqxQF238P0w1qLXt17FDX/ymZVQYt2h/pL0xhLzRSPo7KWvutfJzXurbBnJA
dJaVuYlIhOt1I1DH361ykntt9Fmoq+dF4R4RbdIyqtkclA5Dm8NEIeDHwOBbpXEoxgroNIlKmBJo
QVwQdlgX3cYqSnWLLdLe2Zga6eBD6CfSFb11PqQTt8qzt6SUr9fVyNh3jRcWMWDCx4jBXrjSoy1o
xAHF+aBBy4khVvcKvSW+6mwaAbNht2sVam05VAj/pOtgsMpMj/DkJCG0tubjHoop4zHP8X1qhbc2
J0J5y8oibFFkGMT1nRi6t2qopXXWTTbI/6Yu4RwRzRBFDfZ6FFVvVqpy+CxMd/KREWD547RAAYMx
yk733155U1snEhDkgbrl2qYNkwOc63zsjQ+4OahIBZDK1s2GBTaeuabus8YD53obkgDn47HgEtSf
VMagP+e7A39Lai/YqvcRTo8OqzRE3gErQfDV1YLehAVEeQB1zhwZ6s3I+MZyOY1+RChRy2HeUvtT
MRgTYSQRlst5G4gaVG/rFW/bEL0nT3jUpOdp6nAa5Us274uMutRdQVfhhZZHJSZWZXjlzSeT+/zu
1DZvbkWK7a4AjpvfL9Op5aOMAaMjO94Vkq2ltKrRPd5wVv0LEERXtvaPe8mLJalzEnTEW/17rnQy
EVsyuHv8p6sssLFDXblT+DWOrfbvI2hFiUwp0Pbc4x6BILmXItjEyG4VDlYgFZP4luZGeEU21MHp
j+XojKCVTZeIz6mtuxDkO2YrQRa4dNKuV9sJ3rKvtOzerrOC5Db3TWncnIpUy4SmofyHJdCtB5xJ
kZ4SQaVzmYYg/1mUI4z9wNqeSxZCUSuY7pLdvDFEdIqaODfwbeOzSpktndOif38Ma/bz0elGQ6hW
YgxIS2U0SByCQoUHX+dlDuGDF2ZtcrNgeAJagvZ7DGdtzeoauex0Da+7iTzj+SRPFeeXWeYixrg5
xYAnKDgK6+OH0Fq3wput3hvXyA3DJyf62lVMHdWsQAOtQdrsYlkk/aa4BTVUtUjpjGoZcP9m6fbU
rLkxn9Ig2eWm8sxIh627ogPx4Om9LDR0iEiQ2gaeIkLybrkOW4xO6VVa2s3doN18RRFcnpHo4Odm
wWTaCxOVLfmq4Co1OAVdytQ+6/cElwbt4QmIcU9V4sTaOQLV6m7PRxPJv3JU6Fu4IpT8VBwegYPn
/jMBEY6i7eAKGa56GdvFVDkLqiu8f3CW2RUYVBmpWUhkynfPj+Bw2CNxLZnIc1KNNVvHHt1cQlnW
KUgygV+ml0eOA3i4sQp58uj97p/QWB0/9HX9VAlKJnYqcrfTDl1vUYDnvtd+7nEVZ8SFVwM7JsdV
gNsT0z5SvmtGVeFJ0exfShZP43N0cvLY3UgsPX07h4lDevNUVPj0sleR6sFfatZ6nW5bpION/WbF
u8HqD8L+vgrOakBAyUrkr0+31MtRGaqWAHXcYu5D4m+6uM8SWtqSj1xTVOiedPoNhhPMQAQNMEXJ
v09ye8jyKxHUZbxqhx60NySWWW/DqYXKHc2VEB+TIQVfdC4WhhMoGoCZJy6aypH0B2noedivq4o6
9/j2z0NsOuVXC9cK6fcyG4E0Dp6EAxx7RoFRXUB3Yirnft3LVw23m+hLxnQsAvW3nNoC3shlBsvF
0zvemrUroBEV1RDreQAW0sRT8zir1Y+g44XDVcNmQAd9C98CSexwtx8g7Io4tu5Tw1K9nlFt/BPB
R1x2so2O2g1KBzxyzKGyyNozwfztjZQGt3uP31Pyv+UkIqzT2mYPSrDhg4Ku7v5OoUTxzAIyILrH
LqBfcn2zd/HYqetk/VI9xlWbXD/pDfbnzRwTvLcxvQp4wJpYL65ju4Hup73sgFTHm9eqhlVdi6Ry
CrrPys/YsEmpBkDaN+Zajx0P1m0D+9coXFLyCXNQZSRES89ZFIcC4GTSq4FF1hTN6+rsw98fZWs0
0j4rTy/CW1Cg2wpxKIDsgG2wDBRixFPoPdW7ZfWtYnS3dY/mVWFwj1CGrfb1Z9EfuIgOb4zb5wJT
SQxRz8gMxKAiVH8g1I4lbN27OUd4NZm7EPz3W3TGnKoOEMAvbOka9tYv5rgZ7wkXHCd7l/fJ2Rih
cGktn+ydySAVyU2ApLFBkE1fWdSrZBiZ6pIAagfGD3mXSNtZr4oEOwTNSz/+rN5q4cZaKlY84Uvh
DQFkodv+ztNH5kTrIyp2YYF58rJm2vsbCifIrPnkQuhrCaVGzqDUmrr4Y/VWBNquNmxEnT9KFLJP
3WQWgj/tBLs3dn5vyINAq+ZNXwGMrysh+BhZfvmL9A4nS1W4iY0ZQPHTv5AOXuZp/sDJQYjahUvV
ltl5dlIxkhjfZneIkrNqPpjrGICKyG/3eWdtkweBDYeHibNbWIJSJymDXaYGH1gadttTeNgx534u
qlLIgkkH7CWoVXsUcNBeOdA/rOO1kayNzwcJ4C1M3zd8tzVtNksqBHCJ9Xi9ZdiD23E5JNOeA7DF
f5DOekiYSV3leWsxPxZpT6qP6WCGxzYWi+U1aR0iOM+gFy7bJ/91NZXGV93JDYYkyUhbu1gpvy9U
w+IwDGmln21w6Hkj33XglGlEXjiiYHAP1jBS8pVTX/A8URzIF6Ddioz9lD0/xpCbsv1CREIGp5+9
MSPVo3Wop31gUhSfvXyII3Xu1EVLjl701NcXmEboIpALAakTqPvwgkHeEwA1RQnh76zJHx5ZL9gV
u0Wvjo3ZafcLEwhKKBoBS8Lcpnuzk/F6G0u3W77YYtllRtKLOtNN1bFMn2oLCQW9QoEddtWNl3wZ
FNlhplLZFOKumKOPpsDBbe0M5O3UZzGhRP8MhCVTSBr9BTFfidjrRbJOEz50qYeww8FRb5y4iTgj
6djzbkB0K3DRPmC9SFb5X6mVIN/KlTLZg0IF//4jitdSyaPONdUdcmMZetygWda1x3zyh+3xgAMU
WYiaK6rqEcMOYdHUyTKIPNFm0f7+8oGbDHkL1n8X0wzQJJVhc3QZEEuf7iAIf3N0LUq1kMKo1Ve5
WHs5D7OSIyW/NG1Z3SumnYS/Pz5tJploVVqitXvpOtNxwVD6B9G0I5vNKzhcZGM69uMutYmqV2Kc
qZ+RHZPY9gDZSQNE87O/c5A/r7Ag72YB5x5R/Nzho3i9WaKu2WOPrRpEFSXPgxnu30lG+Eehftxi
WC+nqmdwePOO0tXg44mVF39fX3RVcxjF0yz/4xKKekKtWo/Hkpi3HJbNLI9uPNlSBQhcAxgYlLiy
Sl0MwXSpkra/HHhPfyJysqcKzM8aIOi8GP2fhfIbenLIXkp6PxrnSAEjQA5CGZB/Desj5HwvnM23
B0wPmb7zDB6JJKeT6QaPKbRMnnoh8jyjlvC2ZUYOsIbCQl1NPWIXybDF2CA6Kk9VOK0WSvB2Yzff
/wc8cUtjctDpNAwr8DFogfmNsiqfdCayK8jZB3V9XboBYc+ZES9ZCG6PwB6o/J3YxcQHSn3T+FRN
dX2fBJR9Kb1KgcRKTUoHEIjZz1S8wfpi2ZcOOKAjOdvMuYLdftCw275FJ8whMF/b48v6dNPgbpyj
oDn4i9r9uEgeXCKfDR6peS+p74Jls1Xn8JfaPTkGuIjFHsGc/AF/aMuLoJ/i3Fl7BauUsUeoxvaW
amsUPF3J9ihh3OtXEvrx7dZmWWO5b0urQptzDTJOs2abOjJ6rtl5P5mjbgUjfLZYNtzRZrBJc06x
j16N/5iTvGC1chi9QfQLbrx4Wram8uGrdDwN6HJ08gDygsLg4lM82mVdYpd+u3IIFKpDOxtcThVW
3S2i9Fiqnqm+FPLTsf92lbCScwZXjD4TwNTzzuUY78vpwxzaDuZp4laRvWQM4U9VRt4gCXdcs9Co
h9P4BZ1ntHpBKeeMJ0vYoZlueC3+LQ6QrT/fHci2eZ4w5D1+NTYiqMvgqgvcDe/JiJm2vQrxutAl
ZDDwaeYywK1nZpz+LUMjBoznKzB+3pFmsoLWfnTmbcGo5FF1lWgpNd5asinuYADp3TdZTXfmMXs5
MKs65uAWRDKdl0/lCKX1bgwMZYHv4WeVbBoEfQ6Vyec3dZqIa8NdK4p8XMYVi00PqbM6py0ZM1ZM
0TOmiKXrahi5FtbR6BlsdidgrfgfHSZNKb1se9jdIquD2V6z57Rt+khs4cVPUE5EaUZAuZgizVAb
4LWbm9Ekv3qIat5cKv7peewOj0Z7ev7y3ie3J1KQtmRCfxcxoaQxBSJitXesl6wnm/wSRsoxTBZH
gO85gW3gT5gLVvAIR/ZlgdTDzS9fMtRR3iPHAiHV2aaP8XMVZmoLEGrIlCfpjg9tjrZUx1ZAW/Fa
FEwrOu3Jnr5QPA3v+5xBkosv5DG0nniuk6zQ+zFBJU+pHSB+/sHV9+sWnob04mCx0w/SroP/HQnR
XnakvGzlswb4Q5JVIrd8IRPMqHL5g8AsTyRrCL0tHydBhxgdnsgri/hdwKuu3/AJ2Ei92htc/Go4
EmJ6o/L4b2q/NKbsPqFz4EUT+18dKVDWJdSo46Wl6GfDK6n5WGbAG+FG3YNm7QCXNDI0mdzpTCSx
/ufld8Njwtuc9HG2rHDehvQF34aCBxjmp/JmKG3frRCPQ7M7JWcj6QSGc4IqSCBLeiPgy0ffcXs4
jieMYEceRZiNAbyzXBol7sGre2Uo77y1XCBKnaZYl6FYA+QxtVIsdiZJ0nMjnb7LgmdVsfl1jaz4
lNownJxxWNPmupEBZoLF2oS/+dQUcAbrXi3oqjE/PrAUF83DyVbHHx9ZPrDDFhlIovZ4DDutefxX
QE1Q6YaNOVm2AH78dKkoVdwGqR8TrFsaqDtTuYcs7QLJGRf80qzyFplr60FeTGEv1dJ544kBHXcw
U7fcUaSyrt537NWqW5vQBZsRoh41d7oRUCCKiaeZRrwoUIBQIqkbYIJ/iKFuTvXSwhdgWiNhpS5G
Pm4mFgyKiKKc6yTO9F3d+Q0YZe+k4L/TOp3eQhBl8uvmftzfGpVO/iLAFjpldFqLmAWLXyOTQs/x
8LPS+lbCH6igEl5PJ61lsOo8p4/5NybteiNp+XMY4z+/hxZxV/PvIAFPlq1o8ZLAAFr64GkRLV7h
NV8w2l1kzziY0A3+/2DlRI7DqGr9RU0gwNTyzytYVuIK95USkBFBBufLFZqtNm1X1/WKDcZGDACJ
flcCIUeP0fUqoWF/vKhfnsw3VfSFx6B6VQubQvpyHoag8TGSWGzAk61TT2VoLVfC93AWtwZbpJuS
VypmQjXkg3vNtHMV7C72NwIhlUvPDXSbGNrCs+BdDzYoGf/paGU4v6F9eWGfUIJFxgjqCB/2B5Pp
KC7DoajNXlAygRqp4KzW2JLIEFqoJ+/z2JuUen0mvl6ais/ZvTmp2/r9YfWzCi3QpWV8DgVPzEq9
3GhU2h8r/yX8NJ83omIo+D7XmbFXx7krqQjJIXF3AZE7ixfN9wfLbMDv3aD/7QytkyKupPfqJCeR
CZoxH7BYHUd037ZDeKmsJVV6F44Gmg8XI6bhlJu7PJbkUoFJryihgIp/dprjWlKDumib1mrxGc+N
Vn4ru3ZIKz6z7QNFZ0GqhLEBfPf6FNIDN3Y2zlqD3Q4wirWRaliLTarA6AxgG8yWapZgnmtdGzfw
lVpP7OvWxXFIsNY6Tksf26Q0zUz/yGEBGMWj0DT9YvWsZoZRb/0TbSv3m+sQtiqC8khNBjrKkUl6
VDaKwZVOHsxggRc5717qWzp3tFV0O26hlnA2mtw1JIB23v39cUwUGJMmjTpN82EtDLha6F0ElJ+h
q1m9BYyvzQGs5hug67yy8OGpL/MAjZlCUieDm+SR21nw8BBjCHaDGpeDRj22/eekZK99xXR3v7wg
X7sF2b6GkdK6KsbdKfY8lGT4JneXZjzEmQ03bwN2NOpfueLa/EnPDhCGFbDHYSaIV1G7NwVzetFe
PYB8VRYDVBhj/rkP+D5+JMxdXFBBlnrVD0jelUVXylYVw86QBmd7UHvcs4ZgdPMZf2FH8BdHZ/VZ
KYPWf9PBGz6dYuoxPi7regdX8okn9CDZjGL6mmkH+cXjkvMmE50tQJeA78zQU5CTbSYlFJySCkgu
1K7T/eaT/RowthK0pAuVAUX8krw08Fi3YGdLi32OFZLaWPP0e114lUlbuvYiF8mtUrLVTyqinfyV
3JmUU74sU1gpiunqmQsdTKxfJ08hloCdhRZeBY1Pi2PnbgXixrwlW3pGIzEOtPY/odgctXbo/dQw
8P32y6LNqxL0HzONsmdSnLTPl5qD1lqxOtTJWTmrsWsWYf5e46mCUblG7MgFRNdSW1OXwdaYOogs
5aGH3nMfhwc9OCmaSutMhGs7yw8ewxlH8qSVGG7A2QYRzXU6AyN8LMHl8MCGHH3Gv6wpOLJop2J5
spqFARQKluId3ug+CPVER+2nDwwpnWNAjd4mvxT/2UfkSttv1I/kTCCrNOh882J1O2lVpCTBbvYU
sJ0E3HQ38RUs5d1jZ3Tk/zB2XFgFkWMyFOuyClT6dtcfAiojc2WySSvu0/E6IpFntH40PsG20D+A
Rs8ZeqLsc/T79xpmYI3EgFXe6Cuxx6lDkcrt9/RAcsL5DSrEAMkd6QbOeIqt4wo4uGKnYUqwcc1Z
h3otUo2eLyM27t2cy90HMf6q0gzGsyMhWCm1Nl0rjjOsNOJ+nVuXMkc//qQbFTryt36/kOkb41iv
ClKxEuJ90q6UjjvUm5IyzlPkW49UUwWxKawPbZJyv6XJumk6zIaeCa2Resp1DP+eK2crlJWi3mUv
SKuHRg1Fac9HqYMfNHrYllcyxeEcR1MFlNHYfVLR8+YSGAT6n9kobb2Z1dpe3jLHl2W53V2uL1bH
JN8fWtflBCrRYy7auWGKHDIUeqxvsEQAbXLsdS7oXBcQVQ2S8N5fQd8TZkb89n9qC1O/EOfQXvOz
t65J9FmSpXCPyLKm/B48eyQPFnc/RGs6cqXRp0peGskwdSYSd9R2yCChaw3Ru6cPOrpsaznAtsLs
/AZZifHkdbOquBoi9TQ9SRJnzcIH5v+5R/1nWOElA7uZhyT45PGsAE/dqSpl7qb8PRk0Kg8UWUCx
GmiTSJAY9M0KKYTwTSiW8oxUdEECLHPRZ/wkO6VQRu2vknmWg040WIw/3zjOpyzMydSHpAyymVYP
wcKJuRASvNhaCQfZP+ZnY8pB8fezVL3ItA1QA6jpqM1W8h/cLBf7uDXEs6wjzB+xvRbpsGUmrR5A
nPXDhTqDknI49C3T3Lq7JX6pEcSlSLBYAX3MvkeVcGJmpoZlSTyhYRJz3iQ7hpadn7CNNJ2bav56
cWhQdWKT8bM=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    icap_clk : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_mm_aclk : in STD_LOGIC;
    s_axi_mm_aresetn : in STD_LOGIC;
    s_axi_ctrl_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_awvalid : in STD_LOGIC;
    s_axi_ctrl_awready : out STD_LOGIC;
    s_axi_ctrl_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_wvalid : in STD_LOGIC;
    s_axi_ctrl_wready : out STD_LOGIC;
    s_axi_ctrl_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_bvalid : out STD_LOGIC;
    s_axi_ctrl_bready : in STD_LOGIC;
    s_axi_ctrl_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_arvalid : in STD_LOGIC;
    s_axi_ctrl_arready : out STD_LOGIC;
    s_axi_ctrl_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_rvalid : out STD_LOGIC;
    s_axi_ctrl_rready : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awlock : in STD_LOGIC;
    s_axi_awcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wuser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_buser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arlock : in STD_LOGIC;
    s_axi_arcache : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arqos : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_arregion : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aruser : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_ruser : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    ip2intc_irpt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_axi_hbicap_0_0,axi_hbicap,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "axi_hbicap,Vivado 2023.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_Eos_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cap_req_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfgclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_cfgmclk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gate_icap_clk_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_icap_csib_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_icap_rdwrb_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_read_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_read_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_preq_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_icap_o_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axis_read_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_ctrl_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ctrl_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_BRAM_SRL_FIFO_TYPE : integer;
  attribute C_BRAM_SRL_FIFO_TYPE of U0 : label is 1;
  attribute C_DEVICE_ID : string;
  attribute C_DEVICE_ID of U0 : label is "32'b00000100001000100100000010010011";
  attribute C_ENABLE_ASYNC : integer;
  attribute C_ENABLE_ASYNC of U0 : label is 1;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_ICAP_EXTERNAL : integer;
  attribute C_ICAP_EXTERNAL of U0 : label is 0;
  attribute C_ICAP_WIDTH_S : string;
  attribute C_ICAP_WIDTH_S of U0 : label is "X32";
  attribute C_INCLUDE_STARTUP : integer;
  attribute C_INCLUDE_STARTUP of U0 : label is 1;
  attribute C_MODE : integer;
  attribute C_MODE of U0 : label is 0;
  attribute C_NOREAD : integer;
  attribute C_NOREAD of U0 : label is 0;
  attribute C_OPERATION : integer;
  attribute C_OPERATION of U0 : label is 0;
  attribute C_READ_DELAY : integer;
  attribute C_READ_DELAY of U0 : label is 1;
  attribute C_READ_FIFO_DEPTH : integer;
  attribute C_READ_FIFO_DEPTH of U0 : label is 64;
  attribute C_READ_PATH : integer;
  attribute C_READ_PATH of U0 : label is 0;
  attribute C_SHARED_STARTUP : integer;
  attribute C_SHARED_STARTUP of U0 : label is 0;
  attribute C_SIMULATION : integer;
  attribute C_SIMULATION of U0 : label is 2;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ARUSER_WIDTH : integer;
  attribute C_S_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_AWUSER_WIDTH : integer;
  attribute C_S_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_BUSER_WIDTH : integer;
  attribute C_S_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S_AXI_ID_WIDTH : integer;
  attribute C_S_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S_AXI_RUSER_WIDTH : integer;
  attribute C_S_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_S_AXI_WUSER_WIDTH : integer;
  attribute C_S_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_WRITE_FIFO_DEPTH : integer;
  attribute C_WRITE_FIFO_DEPTH of U0 : label is 64;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of icap_clk : signal is "xilinx.com:signal:clock:1.0 ICAP_CLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of icap_clk : signal is "XIL_INTERFACENAME ICAP_CLK, ASSOCIATED_BUSIF ICAP:ICAP_ARBITER, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of ip2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 IP2INTC_IRPT INTERRUPT";
  attribute x_interface_parameter of ip2intc_irpt : signal is "XIL_INTERFACENAME IP2INTC_IRPT, SENSITIVITY LEVEL_HIGH, PORTWIDTH 1";
  attribute x_interface_info of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_CTRL_ACLK CLK";
  attribute x_interface_parameter of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_CTRL_ACLK, ASSOCIATED_BUSIF S_AXI_CTRL, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_CTRL_ARESETN RST";
  attribute x_interface_parameter of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_CTRL_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_arlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLOCK";
  attribute x_interface_info of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute x_interface_info of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute x_interface_info of s_axi_awlock : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLOCK";
  attribute x_interface_info of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute x_interface_info of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute x_interface_info of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute x_interface_info of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute x_interface_info of s_axi_ctrl_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARREADY";
  attribute x_interface_info of s_axi_ctrl_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARVALID";
  attribute x_interface_info of s_axi_ctrl_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWREADY";
  attribute x_interface_info of s_axi_ctrl_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWVALID";
  attribute x_interface_info of s_axi_ctrl_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BREADY";
  attribute x_interface_info of s_axi_ctrl_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BVALID";
  attribute x_interface_info of s_axi_ctrl_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RREADY";
  attribute x_interface_info of s_axi_ctrl_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RVALID";
  attribute x_interface_info of s_axi_ctrl_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WREADY";
  attribute x_interface_info of s_axi_ctrl_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WVALID";
  attribute x_interface_info of s_axi_mm_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute x_interface_parameter of s_axi_mm_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_mm_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute x_interface_info of s_axi_mm_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute x_interface_parameter of s_axi_mm_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute x_interface_info of s_axi_rlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI RLAST";
  attribute x_interface_info of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute x_interface_info of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute x_interface_info of s_axi_wlast : signal is "xilinx.com:interface:aximm:1.0 S_AXI WLAST";
  attribute x_interface_info of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute x_interface_info of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute x_interface_info of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute x_interface_info of s_axi_arburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARBURST";
  attribute x_interface_info of s_axi_arcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARCACHE";
  attribute x_interface_info of s_axi_arid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARID";
  attribute x_interface_info of s_axi_arlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARLEN";
  attribute x_interface_info of s_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARPROT";
  attribute x_interface_info of s_axi_arqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARQOS";
  attribute x_interface_info of s_axi_arregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREGION";
  attribute x_interface_info of s_axi_arsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARSIZE";
  attribute x_interface_info of s_axi_aruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARUSER";
  attribute x_interface_info of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute x_interface_info of s_axi_awburst : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWBURST";
  attribute x_interface_info of s_axi_awcache : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWCACHE";
  attribute x_interface_info of s_axi_awid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWID";
  attribute x_interface_parameter of s_axi_awid : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 100000000, ID_WIDTH 1, ADDR_WIDTH 32, AWUSER_WIDTH 1, ARUSER_WIDTH 1, WUSER_WIDTH 1, RUSER_WIDTH 1, BUSER_WIDTH 1, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_awlen : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWLEN";
  attribute x_interface_info of s_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWPROT";
  attribute x_interface_info of s_axi_awqos : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWQOS";
  attribute x_interface_info of s_axi_awregion : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREGION";
  attribute x_interface_info of s_axi_awsize : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWSIZE";
  attribute x_interface_info of s_axi_awuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWUSER";
  attribute x_interface_info of s_axi_bid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BID";
  attribute x_interface_info of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute x_interface_info of s_axi_buser : signal is "xilinx.com:interface:aximm:1.0 S_AXI BUSER";
  attribute x_interface_info of s_axi_ctrl_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL ARADDR";
  attribute x_interface_info of s_axi_ctrl_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL AWADDR";
  attribute x_interface_parameter of s_axi_ctrl_awaddr : signal is "XIL_INTERFACENAME S_AXI_CTRL, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 32, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute x_interface_info of s_axi_ctrl_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL BRESP";
  attribute x_interface_info of s_axi_ctrl_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RDATA";
  attribute x_interface_info of s_axi_ctrl_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL RRESP";
  attribute x_interface_info of s_axi_ctrl_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WDATA";
  attribute x_interface_info of s_axi_ctrl_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI_CTRL WSTRB";
  attribute x_interface_info of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute x_interface_info of s_axi_rid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RID";
  attribute x_interface_info of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute x_interface_info of s_axi_ruser : signal is "xilinx.com:interface:aximm:1.0 S_AXI RUSER";
  attribute x_interface_info of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute x_interface_info of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
  attribute x_interface_info of s_axi_wuser : signal is "xilinx.com:interface:aximm:1.0 S_AXI WUSER";
begin
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_buser(0) <= \<const0>\;
  s_axi_ctrl_bresp(1) <= \<const0>\;
  s_axi_ctrl_bresp(0) <= \<const0>\;
  s_axi_ctrl_rresp(1) <= \<const0>\;
  s_axi_ctrl_rresp(0) <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_ruser(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axi_hbicap
     port map (
      Eos_out => NLW_U0_Eos_out_UNCONNECTED,
      cap_gnt => '1',
      cap_rel => '0',
      cap_req => NLW_U0_cap_req_UNCONNECTED,
      cfgclk => NLW_U0_cfgclk_UNCONNECTED,
      cfgmclk => NLW_U0_cfgmclk_UNCONNECTED,
      clk => '0',
      eos_in => '1',
      gate_icap_clk => NLW_U0_gate_icap_clk_UNCONNECTED,
      gsr => '0',
      gts => '0',
      icap_avail => '1',
      icap_clk => icap_clk,
      icap_csib => NLW_U0_icap_csib_UNCONNECTED,
      icap_i(31 downto 0) => B"00000000000000000000000000000000",
      icap_o(31 downto 0) => NLW_U0_icap_o_UNCONNECTED(31 downto 0),
      icap_rdwrb => NLW_U0_icap_rdwrb_UNCONNECTED,
      ip2intc_irpt => ip2intc_irpt,
      keyclearb => '0',
      m_axis_aclk => '1',
      m_axis_aresetn => '1',
      m_axis_read_tdata(31 downto 0) => NLW_U0_m_axis_read_tdata_UNCONNECTED(31 downto 0),
      m_axis_read_tlast => NLW_U0_m_axis_read_tlast_UNCONNECTED,
      m_axis_read_tready => '1',
      m_axis_read_tvalid => NLW_U0_m_axis_read_tvalid_UNCONNECTED,
      pack => '0',
      preq => NLW_U0_preq_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arid(0) => s_axi_arid(0),
      s_axi_arlen(7 downto 0) => s_axi_arlen(7 downto 0),
      s_axi_arlock => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => s_axi_arready,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(31 downto 5) => B"000000000000000000000000000",
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => s_axi_awid(0),
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => s_axi_awready,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bid(0) => s_axi_bid(0),
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_ctrl_araddr(31 downto 9) => B"00000000000000000000000",
      s_axi_ctrl_araddr(8 downto 2) => s_axi_ctrl_araddr(8 downto 2),
      s_axi_ctrl_araddr(1 downto 0) => B"00",
      s_axi_ctrl_arready => s_axi_ctrl_arready,
      s_axi_ctrl_arvalid => s_axi_ctrl_arvalid,
      s_axi_ctrl_awaddr(31 downto 9) => B"00000000000000000000000",
      s_axi_ctrl_awaddr(8 downto 2) => s_axi_ctrl_awaddr(8 downto 2),
      s_axi_ctrl_awaddr(1 downto 0) => B"00",
      s_axi_ctrl_awready => s_axi_ctrl_awready,
      s_axi_ctrl_awvalid => s_axi_ctrl_awvalid,
      s_axi_ctrl_bready => s_axi_ctrl_bready,
      s_axi_ctrl_bresp(1 downto 0) => NLW_U0_s_axi_ctrl_bresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_bvalid => s_axi_ctrl_bvalid,
      s_axi_ctrl_rdata(31 downto 0) => s_axi_ctrl_rdata(31 downto 0),
      s_axi_ctrl_rready => s_axi_ctrl_rready,
      s_axi_ctrl_rresp(1 downto 0) => NLW_U0_s_axi_ctrl_rresp_UNCONNECTED(1 downto 0),
      s_axi_ctrl_rvalid => s_axi_ctrl_rvalid,
      s_axi_ctrl_wdata(31) => s_axi_ctrl_wdata(31),
      s_axi_ctrl_wdata(30) => '0',
      s_axi_ctrl_wdata(29 downto 0) => s_axi_ctrl_wdata(29 downto 0),
      s_axi_ctrl_wready => s_axi_ctrl_wready,
      s_axi_ctrl_wstrb(3 downto 0) => B"0000",
      s_axi_ctrl_wvalid => s_axi_ctrl_wvalid,
      s_axi_mm_aclk => s_axi_mm_aclk,
      s_axi_mm_aresetn => s_axi_mm_aresetn,
      s_axi_rdata(31 downto 0) => s_axi_rdata(31 downto 0),
      s_axi_rid(0) => s_axi_rid(0),
      s_axi_rlast => s_axi_rlast,
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 0) => s_axi_wdata(31 downto 0),
      s_axi_wlast => s_axi_wlast,
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => s_axi_wstrb(3 downto 0),
      s_axi_wuser(0) => '0',
      s_axi_wvalid => s_axi_wvalid,
      usrcclko => '0',
      usrcclkts => '0',
      usrdoneo => '0',
      usrdonets => '0'
    );
end STRUCTURE;
