5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (always12.vcd) 2 -o (always12.cdd) 2 -v (always12.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 always12.v 1 38 1
2 1 1 5 90009 1 1004 0 0 1 1 a
2 2 29 5 90009 3 100a 1 0 1 18 0 1 0 0 0 0
2 3 3d 6 20006 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 3 70006 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 3 70009 1 0 0 0 1 17 0 1 0 0 0 0
4 2 5 9 1 3 0 2
4 3 6 2 6 2 0 2
3 1 main.$u0 "main.$u0" 0 always12.v 0 16 1
2 4 0 7 b000e 1 21004 0 0 1 16 0 0
2 5 47 7 b000e 1 4 4 0 foobar.b
2 6 3b 7 30011 1 5002 0 5 1 18 0 1 0 0 0 0 foobar
2 7 1 8 70007 1 1004 0 0 1 1 a
2 8 39 8 30009 1 6 7 0
2 9 3d 9 50009 0 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 6 7 3 11 8 0 6
4 8 8 3 0 9 0 6
4 9 9 5 0 0 0 6
3 1 main.$u0.$u1 "main.$u0.$u1" 0 always12.v 0 15 1
2 10 1 10 a000a 0 1010 0 0 1 1 b
2 11 39 10 6000c 0 22 10 0
2 12 0 14 c000f 0 21010 0 0 1 16 0 0
2 13 1 14 80008 0 1410 0 0 1 1 b
2 14 37 14 8000f 0 32 12 13
2 15 3d 11 8000c 0 5002 0 0 1 18 0 1 0 0 0 0 $u2
4 11 10 6 11 15 14 11
4 15 11 8 6 14 0 11
4 14 14 8 0 0 0 11
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" 0 always12.v 0 13 1
2 16 0 12 d0010 0 21010 0 0 1 16 0 0
2 17 1 12 90009 0 1410 0 0 1 1 a
2 18 37 12 90010 0 32 16 17
4 18 12 9 11 0 0 18
3 1 main.$u3 "main.$u3" 0 always12.v 0 28 1
3 3 main.foobar "main.foobar" 0 always12.v 30 36 1
2 19 3d 33 4 1 5002 0 0 1 18 0 1 0 0 0 0 $u4
1 b 3 31 1000006 1 0 0 0 1 17 1 1 0 0 0 0
1 a 4 32 1070004 1 0 0 0 1 17 0 1 0 0 0 0
4 19 33 0 11 0 0 19
3 1 main.foobar.$u4 "main.foobar.$u4" 0 always12.v 0 35 1
2 20 1 34 50005 1 1004 0 0 1 1 b
2 21 1 34 10001 0 1410 0 0 1 1 a
2 22 37 34 10005 1 16 20 21
4 22 34 1 11 0 0 22
