#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul 29 12:18:32 2021
# Process ID: 6004
# Current directory: D:/Uni/RL/sha256d_zedboard
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9556 D:\Uni\RL\sha256d_zedboard\sha256d_final.xpr
# Log file: D:/Uni/RL/sha256d_zedboard/vivado.log
# Journal file: D:/Uni/RL/sha256d_zedboard\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Uni/RL/sha256d_zedboard/sha256d_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 1088.367 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256d'
ERROR: [VRFC 10-2987] 'sha256' is not compiled in library 'xil_defaultlib' [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd:56]
ERROR: [VRFC 10-2987] 'sha256' is not compiled in library 'xil_defaultlib' [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd:57]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd:47]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property used_in_simulation true [get_files  D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/imports/oled_driver/oled_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/multibit_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'wordsarray_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'words_shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sim_1/new/sha256_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.sha256_pkg
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=1)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=64)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.words_shifter [words_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=448)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=256)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256d [\sha256d(size=448)(447,0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256_sim
Built simulation snapshot sha256_sim_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xsim.dir/sha256_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xsim.dir/sha256_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul 29 12:20:01 2021. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul 29 12:20:01 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1088.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sha256_sim_behav -key {Behavioral:sim_1:Functional:sha256_sim} -tclbatch {sha256_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source sha256_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sha256_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1088.367 ; gain = 0.000
run 2040 ns
run 2040 ns
run 2040 ns
run 2040 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2040 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 2040 ns
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1187.641 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256'
ERROR: [VRFC 10-724] found '0' definitions of operator "<=", cannot determine exact overloaded matching definition for "<=" [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd:153]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd:49]
INFO: [VRFC 10-3070] VHDL file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.641 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sim_1/new/sha256_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.641 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.sha256_pkg
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=1)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=64)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.words_shifter [words_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=448)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=256)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256d [\sha256d(size=448)(447,0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256_sim
Built simulation snapshot sha256_sim_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.641 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1187.641 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1187.641 ; gain = 0.000
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} 149
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} 153
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 153
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} 143
remove_bps -file {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} -line 153
remove_bps -file {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} -line 149
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 143
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} 136
remove_bps -file {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} -line 143
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 136
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 136
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 136
run all
Stopped at time : 0 fs : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 136
remove_bps -file {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} -line 136
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd} 191
run all
Stopped at time : 10 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 10 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 20 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 20 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 30 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 30 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 40 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 40 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 50 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 50 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 60 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 60 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 70 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 70 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 80 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 80 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 90 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 90 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 100 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 100 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 110 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 110 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 120 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 120 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 130 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 130 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
run all
Stopped at time : 140 ns : File "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" Line 191
add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd} 54
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'words_shifter'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256d.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256d'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sim_1/new/sha256_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.785 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.sha256_pkg
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=1)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=64)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=2)\]
Compiling architecture behavioral of entity xil_defaultlib.wordsarray_reg [\wordsarray_reg(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.words_shifter [words_shifter_default]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=448)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(size=7,terminal=0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256 [\sha256(size=256)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256d [\sha256d(size=448)(447,0)\]
Compiling architecture behavioral of entity xil_defaultlib.sha256_sim
Built simulation snapshot sha256_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1200.785 ; gain = 0.000
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.

add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd} 54
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.

add_bp {D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd} 56
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sha256_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha256_sim_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Uni/RL/sha256d_zedboard/sha256d_final.sim/sim_1/behav/xsim'
"xelab -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 49802899b02543b98085810c60ba3006 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot sha256_sim_behav xil_defaultlib.sha256_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.
ERROR: [Common 17-69] Command failed: ERROR: [Simulator 45-7] No such file 'D:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/sha256.vhdD:/Uni/RL/sha256d_zedboard/sha256d_final.srcs/sources_1/new/words_shifter.vhd' in the design.

relaunch_sim
ERROR: unknown error occurred
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: unknown error occurred
