blk_mem_gen_7.v,verilog,xil_defaultlib,../../../../109511117project2.gen/sources_1/ip/blk_mem_gen_7/sim/blk_mem_gen_7.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
