{
    "nl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.nl.v",
    "pnl": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/workspaces/tt25a_openram_testchip/runs/wokwi/52-odb-cellfrequencytables/tt_um_openram_top.odb",
    "sdc": "/workspaces/tt25a_openram_testchip/runs/wokwi/51-openroad-fillinsertion/tt_um_openram_top.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/nom/tt_um_openram_top.nom.spef",
        "min_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/min/tt_um_openram_top.min.spef",
        "max_*": "/workspaces/tt25a_openram_testchip/runs/wokwi/53-openroad-rcx/max/tt_um_openram_top.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_tt_025C_1v80/tt_um_openram_top__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ss_100C_1v60/tt_um_openram_top__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/nom_ff_n40C_1v95/tt_um_openram_top__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_tt_025C_1v80/tt_um_openram_top__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ss_100C_1v60/tt_um_openram_top__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/min_ff_n40C_1v95/tt_um_openram_top__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_tt_025C_1v80/tt_um_openram_top__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ss_100C_1v60/tt_um_openram_top__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/workspaces/tt25a_openram_testchip/runs/wokwi/54-openroad-stapostpnr/max_ff_n40C_1v95/tt_um_openram_top__max_ff_n40C_1v95.lib"
    },
    "spice": null,
    "mag": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.mag",
    "gds": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.gds",
    "mag_gds": "/workspaces/tt25a_openram_testchip/runs/wokwi/56-magic-streamout/tt_um_openram_top.magic.gds",
    "klayout_gds": null,
    "json_h": "/workspaces/tt25a_openram_testchip/runs/wokwi/05-yosys-jsonheader/tt_um_openram_top.h.json",
    "vh": "/workspaces/tt25a_openram_testchip/runs/wokwi/28-odb-writeverilogheader/tt_um_openram_top.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 4,
        "design__inferred_latch__count": 0,
        "design__instance__count": 851,
        "design__instance__area": 61044.3,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 1.584664460096974e-06,
        "power__switching__total": 6.941024821571773e-07,
        "power__leakage__total": 1.0535725181171074e-08,
        "power__total": 2.2893027562531643e-06,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.28267008978040786,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.28824085600862154,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3120903068756447,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 9997.204243405748,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.31209,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9998.37207,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.3040065785156962,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.3105679967768004,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8704045508487156,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 9994.7813494517,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.870405,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9996.798828,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2733048587024668,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2781762676721143,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10581369413510237,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 9998.07099188105,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.105814,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 9998.893555,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 6,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.26824052072125865,
        "clock__skew__worst_setup": 0.2726469960306195,
        "timing__hold__ws": 0.10114126489267085,
        "timing__setup__ws": 9994.674938568583,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.101141,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 9996.78125,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 334.88 225.76",
        "design__core__bbox": "2.76 2.72 332.12 223.04",
        "design__io": 45,
        "design__die__area": 75602.5,
        "design__core__area": 72564.6,
        "design__instance__count__stdcell": 850,
        "design__instance__area__stdcell": 8983.62,
        "design__instance__count__macros": 1,
        "design__instance__area__macros": 52060.6,
        "design__instance__utilization": 0.84124,
        "design__instance__utilization__stdcell": 0.438141,
        "design__instance__count__class:macro": 1,
        "design__instance__count__class:buffer": 2,
        "design__instance__count__class:sequential_cell": 144,
        "design__instance__count__class:multi_input_combinational_cell": 272,
        "flow__warnings__count": 246,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 940,
        "design__instance__count__class:tap_cell": 200,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 27691.8,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 168,
        "design__instance__count__class:clock_buffer": 21,
        "design__instance__count__class:clock_inverter": 10,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 112,
        "antenna__violating__nets": 3,
        "antenna__violating__pins": 3,
        "route__antenna_violation__count": 3,
        "antenna_diodes_count": 33,
        "design__instance__count__class:antenna_cell": 33,
        "route__net": 656,
        "route__net__special": 4,
        "route__drc_errors__iter:1": 309,
        "route__wirelength__iter:1": 31580,
        "route__drc_errors__iter:2": 69,
        "route__wirelength__iter:2": 31300,
        "route__drc_errors__iter:3": 59,
        "route__wirelength__iter:3": 31282,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 31255,
        "route__drc_errors": 0,
        "route__wirelength": 31255,
        "route__vias": 4709,
        "route__vias__singlecut": 4709,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 6,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 604.35,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 83,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 4,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 83,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 4,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 83,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27637018456015017,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2814578372255348,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.30514391876986396,
        "timing__setup__ws__corner:min_tt_025C_1v80": 9997.278821973401,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.305144,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9998.380859,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 83,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.29411771073338117,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2996556143591365,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8493941346249816,
        "timing__setup__ws__corner:min_ss_100C_1v60": 9994.923230629189,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.849394,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9996.817383,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 83,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26824052072125865,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2726469960306195,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10114126489267085,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 9998.120104596335,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.101141,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 9998.899414,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 83,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 4,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 6,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2849871252983308,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.28944539251325524,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3239718585100651,
        "timing__setup__ws__corner:max_tt_025C_1v80": 9997.143307259004,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.323972,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9998.363281,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 83,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 4,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 6,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3050548511251944,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.31193484789222486,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8978076314290381,
        "timing__setup__ws__corner:max_ss_100C_1v60": 9994.674938568583,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.897808,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9996.78125,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 83,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 4,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 6,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.27591435472892295,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2796339072779451,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11376933050996209,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 9998.03097411304,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.113769,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 9998.887695,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 83,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 4,
        "timing__unannotated_net__count": 83,
        "timing__unannotated_net_filtered__count": 4,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.8,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.45775e-06,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 1.69753e-06,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 4.03397e-07,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 1.69753e-06,
        "design_powergrid__voltage__worst": 1.69753e-06,
        "design_powergrid__voltage__worst__net:VPWR": 1.8,
        "design_powergrid__drop__worst": 1.69753e-06,
        "design_powergrid__drop__worst__net:VPWR": 1.45775e-06,
        "design_powergrid__voltage__worst__net:VGND": 1.69753e-06,
        "design_powergrid__drop__worst__net:VGND": 1.69753e-06,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 3.85e-07,
        "ir__drop__worst": 1.46e-06
    }
}