#
# Test of a MLR problem
#
Test: MLR problem Initialize

# Define data written to tags in the order: Value Target StdDev GrdFlag
Tagset: mlr-sqc
log: [DATE] [TIME] place 0.0 on all input objects
# affirm input at nontest values
09:59:00 0.0 0.0 0.0 0.0

Step: Initialize States
log: [DATE] [TIME] expecting all states to be unknown after reset command
10:00:00 resetDiagram (CSTR_PRODUCT_QUALITY-GDA/CSTR_MLR_PROBLEM-GDA/Cstr_Mlr_Problem)

Step: Initial State Confirmation 1 sec 
10:00:01 Assert: SQC-Hi-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:01 Assert: SQC-Hi-3-4 = UNKNOWN "intial state of 3/4 hi"
10:00:01 Assert: SQC-Hi-9-9 = UNKNOWN "intial state of 9/9 hi"
10:00:01 Assert: SQC-Lo-9-9 = UNKNOWN "intial state of 9/9 lo"
10:00:01 Assert: SQC-Lo-3-4 = UNKNOWN "intial state of 3/4 lo"
10:00:01 Assert: SQC-Lo-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:01 Assert: TimerVal = 0 "initial value of elapsed time block"
10:00:01 Assert: TimerState = unset "initial state of elapsed time block is unset not unknown"
10:00:01 Assert: TimerInhibiting = false "expect false with data coming through after reset"
10:00:01 Assert: Equality = unknown "equality expecting unknown"
10:00:01 Assert: Or = UNKNOWN "initial or state"
10:00:01 Assert: And = UNKNOWN "initial and state"
10:00:01 Assert: SQC-Diag = UNKNOWN "intial state of sqc diag"
10:00:01 Assert: Final-Diag = UNKNOWN "initial state of final diag"

Step:  Initial State Confirmation 5 sec
10:00:05 Assert: SQC-Hi-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:05 Assert: SQC-Hi-3-4 = UNKNOWN "intial state of 3/4 hi"
10:00:05 Assert: SQC-Hi-9-9 = UNKNOWN "intial state of 9/9 hi"
10:00:05 Assert: SQC-Lo-9-9 = UNKNOWN "intial state of 9/9 lo"
10:00:05 Assert: SQC-Lo-3-4 = UNKNOWN "intial state of 3/4 lo"
10:00:05 Assert: SQC-Lo-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:05 Assert: TimerVal = 0 "initial value of elapsed time block"
10:00:05 Assert: TimerState = unset "initial state of elapsed time block is unset not unknown"
10:00:05 Assert: TimerInhibiting = false "expect false with data coming through after reset"
10:00:05 Assert: Equality = unknown "equality expecting unknown"
10:00:05 Assert: Or = UNKNOWN "initial or state"
10:00:05 Assert: And = UNKNOWN "initial and state"
10:00:05 Assert: SQC-Diag = UNKNOWN "intial state of sqc diag"
10:00:05 Assert: Final-Diag = UNKNOWN "initial state of final diag"

Step:  Initial State Confirmation 10 sec
10:00:10 Assert: SQC-Hi-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:10 Assert: SQC-Hi-3-4 = UNKNOWN "intial state of 3/4 hi"
10:00:10 Assert: SQC-Hi-9-9 = UNKNOWN "intial state of 9/9 hi"
10:00:10 Assert: SQC-Lo-9-9 = UNKNOWN "intial state of 9/9 lo"
10:00:10 Assert: SQC-Lo-3-4 = UNKNOWN "intial state of 3/4 lo"
10:00:10 Assert: SQC-Lo-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:10 Assert: TimerVal = 0 "initial value of elapsed time block"
10:00:10 Assert: TimerState = unset "initial state of elapsed time block is unset not unknown"
10:00:10 Assert: TimerInhibiting = false "expect false with data coming through after reset"
10:00:10 Assert: Equality = unknown "equality expecting unknown"10:00:10 Assert: Or = UNKNOWN "initial or state"
10:00:10 Assert: And = UNKNOWN "initial and state"
10:00:10 Assert: SQC-Diag = UNKNOWN "intial state of sqc diag"
10:00:10 Assert: Final-Diag = UNKNOWN "initial state of final diag"

Step:  Initial State Confirmation 20 sec
10:00:20 Assert: SQC-Hi-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:20 Assert: SQC-Hi-3-4 = UNKNOWN "intial state of 3/4 hi"
10:00:20 Assert: SQC-Hi-9-9 = UNKNOWN "intial state of 9/9 hi"
10:00:20 Assert: SQC-Lo-9-9 = UNKNOWN "intial state of 9/9 lo"
10:00:20 Assert: SQC-Lo-3-4 = UNKNOWN "intial state of 3/4 lo"
10:00:20 Assert: SQC-Lo-1-1 = UNKNOWN "intial state of 1/1 hi"
10:00:20 Assert: TimerVal = 0 "initial value of elapsed time block"
10:00:20 Assert: TimerState = unset "initial state of elapsed time block is unset not unknown"
10:00:20 Assert: TimerInhibiting = false "expect false with data coming through after reset"
10:00:20 Assert: Equality = unknown "equality expecting unknown"
10:00:20 Assert: Or = UNKNOWN "initial or state"
10:00:20 Assert: And = UNKNOWN "initial and state"
10:00:20 Assert: SQC-Diag = UNKNOWN "intial state of sqc diag"
10:00:20 Assert: Final-Diag = UNKNOWN "initial state of final diag"

status: initial state reset completed