I 000050 55 5126          1720359338058 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720359338059 2024.07.07 17:05:38)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 27212222227025317272327c752024217120252027)
	(_coverage d)
	(_ent
		(_time 1720359338044)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720385102249 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720385102250 2024.07.08 00:15:02)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 8387858c82d48195d6d696d8d1848085d584818483)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720385360404 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720385360405 2024.07.08 00:19:20)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code efeae9bdbbb8edf9babafab4bde8ece9b9e8ede8ef)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720385365726 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720385365727 2024.07.08 00:19:25)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code afabfdf9fbf8adb9fafabaf4fda8aca9f9a8ada8af)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 809           1720385365992 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720385365993 2024.07.08 00:19:25)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code b9bdeaecb2eebbafb8bbace2ebbebabfefbebbbcef)
	(_coverage d)
	(_ent
		(_time 1720385365990)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 39 (processor_tb))
	(_version vef)
	(_time 1720385365996 2024.07.08 00:19:25)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code b9bdeeedb5efeeaebdb8abe3edbfecbfbabfb1bcef)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720385397017 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720385397018 2024.07.08 00:19:57)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code f0a5f5a1f2a7f2e6a5a5e5aba2f7f3f6a6f7f2f7f0)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 809           1720385397287 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720385397288 2024.07.08 00:19:57)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code faaffcaba9adf8ecfbf8efa1a8fdf9fcacfdf8ffac)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 39 (processor_tb))
	(_version vef)
	(_time 1720385397291 2024.07.08 00:19:57)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code faaff8aaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720421553569 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720421553570 2024.07.08 10:22:33)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 737222737224716526266628217470752574717473)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 809           1720421553798 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720421553799 2024.07.08 10:22:33)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 5d5c0f5f0b0a5f4b5c5f48060f5a5e5b0b5a5f580b)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 39 (processor_tb))
	(_version vef)
	(_time 1720421553802 2024.07.08 10:22:33)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 5d5c0b5e0c0b0a4a595c4f07095b085b5e5b55580b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720422525348 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720422525349 2024.07.08 10:38:45)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 787c2d78722f7a6e2d2d6d232a7f7b7e2e7f7a7f78)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 809           1720422525629 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720422525630 2024.07.08 10:38:45)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 9296c49c92c59084939087c9c0959194c4959097c4)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 39 (processor_tb))
	(_version vef)
	(_time 1720422525633 2024.07.08 10:38:45)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 9296c09d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720423459058 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720423459059 2024.07.08 10:54:19)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code cfcf9b9b9b98cdd99a9ada949dc8ccc999c8cdc8cf)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720423470336 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720423470337 2024.07.08 10:54:30)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code d187d882d286d3c78484c48a83d6d2d787d6d3d6d1)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720423479606 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720423479607 2024.07.08 10:54:39)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 124647141245100447470749401511144415101512)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720423528335 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720423528336 2024.07.08 10:55:28)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 616e3260623663773434743a336662673766636661)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000050 55 5126          1720423542823 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720423542824 2024.07.08 10:55:42)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code f5a1f1a4f2a2f7e3a0a0e0aea7f2f6f3a3f2f7f2f5)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720423543095 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720423543096 2024.07.08 10:55:43)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 0e5a080959590c180e091b555c090d0858090c0b58)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720423543099 2024.07.08 10:55:43)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 0e5a0c085e5859190a0f1c545a085b080d08060b58)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720427044400 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720427044401 2024.07.08 11:54:04)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code b7e2b3e2b2e0b5a1e2e2a2ece5b0b4b1e1b0b5b0b7)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720427044635 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720427044636 2024.07.08 11:54:04)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f7a7f4a2f5a0b4a2a5b7f9f0a5a1a4f4a5a0a7f4)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720427044639 2024.07.08 11:54:04)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code a2f7a3f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720432354103 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720432354104 2024.07.08 13:22:34)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code dbdb89888b8cd9cd8e8ece8089dcd8dd8ddcd9dcdb)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720432354580 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720432354581 2024.07.08 13:22:34)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code afaffbf9fbf8adb9afa8baf4fda8aca9f9a8adaaf9)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720432354584 2024.07.08 13:22:34)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code afaffff8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720436163203 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436163204 2024.07.08 14:26:03)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 202e72252277223623272523337b722676272223222720)
	(_coverage d)
	(_ent
		(_time 1720436163200)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000050 55 5126          1720436544171 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720436544172 2024.07.08 14:32:24)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 39386b3d326e3b2f6c6c2c626b3e3a3f6f3e3b3e39)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720436544190 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436544191 2024.07.08 14:32:24)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 59580b5b520e5b4f5a5e5c5a4a020b5f0f5e5b5a5b5e59)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000050 55 5126          1720436549925 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720436549926 2024.07.08 14:32:29)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code bfb0beeaebe8bda9eaeaaae4edb8bcb9e9b8bdb8bf)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720436549942 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436549943 2024.07.08 14:32:29)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code cfc0ce9b9b98cdd9ccc8caccdc949dc999c8cdcccdc8cf)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000050 55 5126          1720436576126 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720436576127 2024.07.08 14:32:56)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 0b59030c5b5c091d5e5e1e50590c080d5d0c090c0b)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720436576355 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720436576356 2024.07.08 14:32:56)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code f5a7fda4f2a2f7e3f5f2e0aea7f2f6f3a3f2f7f0a3)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720436576359 2024.07.08 14:32:56)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 05570803055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720436710989 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720436710990 2024.07.08 14:35:10)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code e6b7e0b4e2b1e4f0b3b3f3bdb4e1e5e0b0e1e4e1e6)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720436711006 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436711007 2024.07.08 14:35:11)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 055402020252071306020006165e570353020706070205)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 814           1720436711024 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720436711025 2024.07.08 14:35:11)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 05540202025207130407105e570206035302070607)
	(_coverage d)
	(_ent
		(_time 1720436711022)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 39 (processor2_tb))
	(_version vef)
	(_time 1720436711028 2024.07.08 14:35:11)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 05540603055352120104175f5103500306030d0053)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720436717347 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436717348 2024.07.08 14:35:17)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code bdbaebe8ebeabfabbebab8beaee6efbbebbabfbebfbabd)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 814           1720436717533 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720436717534 2024.07.08 14:35:17)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 787e7878722f7a6e797a6d232a7f7b7e2e7f7a7b7a)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 39 (processor2_tb))
	(_version vef)
	(_time 1720436717537 2024.07.08 14:35:17)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 787e7c79752e2f6f7c796a222c7e2d7e7b7e707d2e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1005          1720436985503 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 1 11))
	(_version vef)
	(_time 1720436985504 2024.07.08 14:39:45)
	(_source(\../src/TestBench/processor_TB.vhd\(\../src/TestBench/processor2_TB.vhd\)))
	(_parameters dbg tan)
	(_code 393c3e3d326e3b2f393e2c626b3e3a3f6f3e3b3c6f)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 1 15(_ent (_in))))
				(_port(_int reset -1 1 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int reset -1 1 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 1 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 436 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720436985507 2024.07.08 14:39:45)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 393c3a3c356f6e2e3d382b636d3f6c3f3a3f313c6f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720436988842 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720436988843 2024.07.08 14:39:48)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 494d4d4a421e4b5f4a4e4c4a5a121b4f1f4e4b4a4b4e49)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 1005          1720436989486 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 1 11))
	(_version vef)
	(_time 1720436989487 2024.07.08 14:39:49)
	(_source(\../src/TestBench/processor_TB.vhd\(\../src/TestBench/processor2_TB.vhd\)))
	(_parameters dbg tan)
	(_code cacecc9e999dc8dccacddf9198cdc9cc9ccdc8cf9c)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 1 15(_ent (_in))))
				(_port(_int reset -1 1 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 1 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 1 20(_arch(_uni))))
		(_sig(_int reset -1 1 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 1 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 1 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 436 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720436989490 2024.07.08 14:39:49)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code cacec89f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720437281562 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720437281563 2024.07.08 14:44:41)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code a8fefafea2ffaabefdfdbdf3faafabaefeafaaafa8)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720437281581 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720437281582 2024.07.08 14:44:41)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code c7919593c290c5d1c4c0c2c4d49c95c191c0c5c4c5c0c7)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720437281598 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720437281599 2024.07.08 14:44:41)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code c7919593c290c5d1c7c1d29c95c0c4c191c0c5c4c5)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720437281602 2024.07.08 14:44:41)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code d7818185d58180c0d3d6c58d83d182d1d4d1dfd281)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720437284851 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720437284852 2024.07.08 14:44:44)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 89dc818682de8b9f8a8e8c8a9ad2db8fdf8e8b8a8b8e89)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720437285463 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720437285464 2024.07.08 14:44:45)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code eabfbbb8b9bde8fceaecffb1b8ede9ecbcede8e9e8)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720437285467 2024.07.08 14:44:45)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code faafafaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720450234215 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450234216 2024.07.08 18:20:34)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 080a080f025f0a1e0b0f0d0b1b535a0e5e0f0a0b0a0f08)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450234443 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450234444 2024.07.08 18:20:34)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code e3e1e3b1e2b4e1f5e3e5f6b8b1e4e0e5b5e4e1e0e1)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450234447 2024.07.08 18:20:34)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code e3e1e7b0e5b5b4f4e7e2f1b9b7e5b6e5e0e5ebe6b5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720450311291 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450311292 2024.07.08 18:21:51)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 1e1e4a1849491c081d191b1d0d454c1848191c1d1c191e)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450311687 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450311688 2024.07.08 18:21:51)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code a5a5f0f3a2f2a7b3a5a3b0fef7a2a6a3f3a2a7a6a7)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450311691 2024.07.08 18:21:51)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code a5a5f4f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720450379338 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450379339 2024.07.08 18:22:59)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code ede2ebbfbbbaeffbeeeae8eefeb6bfebbbeaefeeefeaed)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450379736 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450379737 2024.07.08 18:22:59)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 747b7c74722376627472612f267377722273767776)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450379740 2024.07.08 18:22:59)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 747b7875752223637075662e2072217277727c7122)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720450459579 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720450459580 2024.07.08 18:24:19)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 57035755520055410202420c055054510150555057)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720450459594 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450459595 2024.07.08 18:24:19)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 673367666230657164606264743c356131606564656067)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450459608 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450459609 2024.07.08 18:24:19)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 77237777722075617771622c257074712170757475)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450459612 2024.07.08 18:24:19)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 77237376752120607376652d2371227174717f7221)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720450499671 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450499672 2024.07.08 18:24:59)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code f5f7a6a4f2a2f7e3f6f2f0f6e6aea7f3a3f2f7f6f7f2f5)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450499915 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450499916 2024.07.08 18:24:59)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code efedbbbdbbb8edf9efe9fab4bde8ece9b9e8edeced)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450499919 2024.07.08 18:24:59)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code efedbfbcbcb9b8f8ebeefdb5bbe9bae9ece9e7eab9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720450599610 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720450599611 2024.07.08 18:26:39)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 570554555200554154505254440c055101505554555057)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720450599854 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450599855 2024.07.08 18:26:39)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 51035553520653475157440a035652570756535253)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720450599858 2024.07.08 18:26:39)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 51035152550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720450670538 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720450670539 2024.07.08 18:27:50)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 70217870722772662525652b227773762677727770)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720450670781 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450670782 2024.07.08 18:27:50)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 5a0b5358090d584c5a5d4f01085d595c0c5d585f0c)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720450670785 2024.07.08 18:27:50)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 5a0b57590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720450840160 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720450840161 2024.07.08 18:30:40)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code f9f6aca8f2aefbefacaceca2abfefaffaffefbfef9)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000056 55 967           1720450840550 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720450840551 2024.07.08 18:30:40)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 808e808f82d78296808795dbd2878386d6878285d6)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720450840554 2024.07.08 18:30:40)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 808e848e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000051 55 5071          1720451002872 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720451002873 2024.07.08 18:33:22)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 989fc99692cf9a8e9b9f9d9b8bc3ca9ece9f9a9b9a9f98)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720451003117 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720451003118 2024.07.08 18:33:23)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 9295c09c92c59084929487c9c0959194c495909190)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720451003121 2024.07.08 18:33:23)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code 9295c49d95c4c585969380c8c694c79491949a97c4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 5126          1720467773694 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720467773695 2024.07.08 23:12:53)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code 95c4949b92c29783c0c080cec7929693c392979295)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
I 000051 55 5071          1720467773715 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720467773716 2024.07.08 23:12:53)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code b4e5b5e1b2e3b6a2b7b3b1b7a7efe6b2e2b3b6b7b6b3b4)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
I 000056 55 972           1720467773742 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720467773743 2024.07.08 23:12:53)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code d382d280d284d1c5d3d5c68881d4d0d585d4d1d0d1)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720467773746 2024.07.08 23:12:53)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code d382d681d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000050 55 5126          1720467796797 Processor
(_unit VHDL(processor 0 6(processor 0 10))
	(_version vef)
	(_time 1720467796798 2024.07.08 23:13:16)
	(_source(\../src/Processor.vhd\))
	(_parameters dbg tan)
	(_code dad98889898dd8cc8f8fcf8188ddd9dc8cddd8ddda)
	(_coverage d)
	(_ent
		(_time 1720359338043)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 43(_arch(_uni))))
		(_sig(_int NextState 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_sig(_int R0 3 0 45(_arch(_uni))))
		(_sig(_int R1 3 0 45(_arch(_uni))))
		(_sig(_int R2 3 0 45(_arch(_uni))))
		(_sig(_int R3 3 0 45(_arch(_uni))))
		(_sig(_int IR 3 0 45(_arch(_uni))))
		(_sig(_int PC 3 0 45(_arch(_uni))))
		(_sig(_int R0Next 3 0 46(_arch(_uni))))
		(_sig(_int R1Next 3 0 46(_arch(_uni))))
		(_sig(_int R2Next 3 0 46(_arch(_uni))))
		(_sig(_int R3Next 3 0 46(_arch(_uni))))
		(_sig(_int IRNext 3 0 46(_arch(_uni))))
		(_sig(_int PCNext 3 0 46(_arch(_uni))))
		(_sig(_int MData 3 0 48(_arch(_uni))))
		(_sig(_int DataBUS 3 0 48(_arch(_uni))))
		(_sig(_int ALURes 3 0 48(_arch(_uni))))
		(_sig(_int IN1 3 0 48(_arch(_uni))))
		(_sig(_int IN2 3 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 49(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 4 0 49(_arch(_uni))))
		(_sig(_int SelMux2 4 0 49(_arch(_uni))))
		(_sig(_int ZR0 -1 0 50(_arch(_uni))))
		(_sig(_int ZR1 -1 0 50(_arch(_uni))))
		(_sig(_int ZR2 -1 0 50(_arch(_uni))))
		(_sig(_int ZR3 -1 0 50(_arch(_uni))))
		(_sig(_int BUSSel -1 0 50(_arch(_uni))))
		(_sig(_int LDPC -1 0 50(_arch(_uni))))
		(_sig(_int LDIR -1 0 50(_arch(_uni))))
		(_sig(_int INC -1 0 50(_arch(_uni))))
		(_sig(_int RST -1 0 50(_arch(_uni))))
		(_sig(_int CMD -1 0 50(_arch(_uni))))
		(_sig(_int LD0 -1 0 50(_arch(_uni))))
		(_sig(_int LD1 -1 0 50(_arch(_uni))))
		(_sig(_int LD2 -1 0 50(_arch(_uni))))
		(_sig(_int LD3 -1 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 53(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 5 0 53(_arch(_uni))))
		(_sig(_int index -2 0 54(_arch(_uni))))
		(_prcs
			(line__58(_arch 0 0 58(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(24)))))
			(line__59(_arch 1 0 59(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(25)))))
			(line__60(_arch 2 0 60(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(26)))))
			(line__61(_arch 3 0 61(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(27)))))
			(line__62(_arch 4 0 62(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 64(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 86(_prcs(_simple)(_trgt(18))(_sens(17)(19)(28)))))
			(Mux1(_arch 7 0 98(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 114(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__131(_arch 9 0 131(_assignment(_trgt(17))(_sens(2)(10))(_mon))))
			(line__132(_arch 10 0 132(_assignment(_trgt(24))(_sens(5)))))
			(line__133(_arch 11 0 133(_assignment(_trgt(25))(_sens(6)))))
			(line__134(_arch 12 0 134(_assignment(_trgt(26))(_sens(7)))))
			(line__135(_arch 13 0 135(_assignment(_trgt(27))(_sens(8)))))
			(line__136(_arch 14 0 136(_assignment(_trgt(16))(_sens(10)(18)(29)(31)(32)))))
			(line__137(_arch 15 0 137(_assignment(_trgt(15))(_sens(9)(18)(30)))))
			(line__138(_arch 16 0 138(_assignment(_trgt(11))(_sens(5)(18)(34)))))
			(line__139(_arch 17 0 139(_assignment(_trgt(12))(_sens(6)(18)(35)))))
			(line__140(_arch 18 0 140(_assignment(_trgt(13))(_sens(7)(18)(36)))))
			(line__141(_arch 19 0 141(_assignment(_trgt(14))(_sens(8)(18)(37)))))
			(ALU(_arch 20 0 145(_prcs(_simple)(_trgt(19))(_sens(20)(21)(33)))))
			(line__154(_arch 21 0 154(_prcs(_simple)(_trgt(4)(22)(23)(28)(29)(30)(31)(32)(33)(34)(35)(36)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . Processor 22 -1)
)
V 000056 55 967           1720467797242 TB_ARCHITECTURE
(_unit VHDL(processor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720467797243 2024.07.08 23:13:17)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 9093c49e92c79286909785cbc2979396c6979295c6)
	(_coverage d)
	(_ent
		(_time 1720385365989)
	)
	(_comp
		(Processor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 435 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 52 (processor_tb))
	(_version vef)
	(_time 1720467797246 2024.07.08 23:13:17)
	(_source(\../src/TestBench/processor_TB.vhd\))
	(_parameters dbg tan)
	(_code 9f9ccf90ccc9c8889b9e8dc5cb99ca999c99979ac9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor processor
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000051 55 5071          1720467836267 Processor2
(_unit VHDL(processor2 0 6(processor2 0 10))
	(_version vef)
	(_time 1720467836268 2024.07.08 23:13:56)
	(_source(\../src/Processor2.vhd\))
	(_parameters dbg tan)
	(_code 075501000250051104000204145c550151000504050007)
	(_coverage d)
	(_ent
		(_time 1720436163199)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int reset -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 12(_array -1((_dto i 6 i 0)))))
		(_type(_int Memory_t 0 12(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 13(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_sig(_int Memory 1 0 15(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int CurrentState 2 0 27(_arch(_uni))))
		(_sig(_int NextState 2 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~132 0 29(_array -1((_dto i 6 i 0)))))
		(_sig(_int R0 3 0 29(_arch(_uni))))
		(_sig(_int R1 3 0 29(_arch(_uni))))
		(_sig(_int R2 3 0 29(_arch(_uni))))
		(_sig(_int R3 3 0 29(_arch(_uni))))
		(_sig(_int IR 3 0 29(_arch(_uni))))
		(_sig(_int PC 3 0 29(_arch(_uni))))
		(_sig(_int R0Next 3 0 30(_arch(_uni))))
		(_sig(_int R1Next 3 0 30(_arch(_uni))))
		(_sig(_int R2Next 3 0 30(_arch(_uni))))
		(_sig(_int R3Next 3 0 30(_arch(_uni))))
		(_sig(_int IRNext 3 0 30(_arch(_uni))))
		(_sig(_int PCNext 3 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{13~downto~0}~13 0 32(_array -1((_dto i 13 i 0)))))
		(_sig(_int ALURes 4 0 32(_arch(_uni))))
		(_sig(_int MData 3 0 33(_arch(_uni))))
		(_sig(_int DataBUS 3 0 33(_arch(_uni))))
		(_sig(_int IN1 3 0 33(_arch(_uni))))
		(_sig(_int IN2 3 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 34(_array -1((_dto i 1 i 0)))))
		(_sig(_int SelMux1 5 0 34(_arch(_uni))))
		(_sig(_int SelMux2 5 0 34(_arch(_uni))))
		(_sig(_int LD0 -1 0 35(_arch(_uni))))
		(_sig(_int LD1 -1 0 35(_arch(_uni))))
		(_sig(_int LD2 -1 0 35(_arch(_uni))))
		(_sig(_int LD3 -1 0 35(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_sig(_int LDPC -1 0 35(_arch(_uni))))
		(_sig(_int LDIR -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 35(_arch(_uni))))
		(_sig(_int RST -1 0 35(_arch(_uni))))
		(_sig(_int ZR0 -1 0 35(_arch(_uni))))
		(_sig(_int ZR1 -1 0 35(_arch(_uni))))
		(_sig(_int ZR2 -1 0 35(_arch(_uni))))
		(_sig(_int ZR3 -1 0 35(_arch(_uni))))
		(_sig(_int CMD 5 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 38(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 6 0 38(_arch(_uni))))
		(_sig(_int index -2 0 39(_arch(_uni))))
		(_prcs
			(line__43(_arch 0 0 43(_assignment(_alias((Z(0))(ZR0)))(_trgt(38(0)))(_sens(33)))))
			(line__44(_arch 1 0 44(_assignment(_alias((Z(1))(ZR1)))(_trgt(38(1)))(_sens(34)))))
			(line__45(_arch 2 0 45(_assignment(_alias((Z(2))(ZR2)))(_trgt(38(2)))(_sens(35)))))
			(line__46(_arch 3 0 46(_assignment(_alias((Z(3))(ZR3)))(_trgt(38(3)))(_sens(36)))))
			(line__47(_arch 4 0 47(_assignment(_trgt(39))(_sens(9(d_3_2)))(_mon))))
			(Registers(_arch 5 0 49(_prcs(_simple)(_trgt(3)(5)(6)(7)(8)(9)(10))(_sens(0)(1))(_read(4)(11)(12)(13)(14)(15)(16)))))
			(Mux0(_arch 6 0 71(_prcs(_simple)(_trgt(19))(_sens(17)(18)(28)))))
			(Mux1(_arch 7 0 83(_prcs(_simple)(_trgt(20))(_sens(5)(6)(7)(8)(22)))))
			(Mux2(_arch 8 0 99(_prcs(_simple)(_trgt(21))(_sens(5)(6)(7)(8)(23)))))
			(line__116(_arch 9 0 116(_assignment(_trgt(18))(_sens(2)(10))(_mon))))
			(line__117(_arch 10 0 117(_assignment(_trgt(33))(_sens(5)))))
			(line__118(_arch 11 0 118(_assignment(_trgt(34))(_sens(6)))))
			(line__119(_arch 12 0 119(_assignment(_trgt(35))(_sens(7)))))
			(line__120(_arch 13 0 120(_assignment(_trgt(36))(_sens(8)))))
			(line__121(_arch 14 0 121(_assignment(_trgt(16))(_sens(10)(19)(29)(31)(32)))))
			(line__122(_arch 15 0 122(_assignment(_trgt(15))(_sens(9)(19)(30)))))
			(line__123(_arch 16 0 123(_assignment(_trgt(11))(_sens(5)(19)(24)))))
			(line__124(_arch 17 0 124(_assignment(_trgt(12))(_sens(6)(19)(25)))))
			(line__125(_arch 18 0 125(_assignment(_trgt(13))(_sens(7)(19)(26)))))
			(line__126(_arch 19 0 126(_assignment(_trgt(14))(_sens(8)(19)(27)))))
			(line__129(_arch 20 0 129(_prcs(_simple)(_trgt(17))(_sens(20)(21)(37)))))
			(line__144(_arch 21 0 144(_prcs(_simple)(_trgt(4)(22)(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(37))(_sens(3)(9)(38))(_read(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018 131586)
		(33686018 131586)
		(33686018 33686018 33686018 514)
		(50529027 197379)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
	)
	(_model . Processor2 22 -1)
)
V 000056 55 972           1720467836757 TB_ARCHITECTURE
(_unit VHDL(processor2_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720467836758 2024.07.08 23:13:56)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code ebb9ecb9bbbce9fdebedfeb0b9ece8edbdece9e8e9)
	(_coverage d)
	(_ent
		(_time 1720436711021)
	)
	(_comp
		(Processor2
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp Processor2)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . Processor2)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_assignment(_trgt(1)))))
			(line__37(_arch 1 0 37(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000043 55 440 0 testbench_for_processor2
(_configuration VHDL (testbench_for_processor2 0 51 (processor2_tb))
	(_version vef)
	(_time 1720467836761 2024.07.08 23:13:56)
	(_source(\../src/TestBench/processor2_TB.vhd\))
	(_parameters dbg tan)
	(_code fba9f8abacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Processor2 processor2
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
