@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":21:13:21:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":61:13:61:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":88:13:88:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":118:13:118:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":168:13:168:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":213:13:213:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":232:13:232:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":281:13:281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":335:13:335:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":657:13:657:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":761:13:761:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":795:13:795:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1059:13:1059:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1369:13:1369:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1396:13:1396:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1441:13:1441:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1474:13:1474:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1492:13:1492:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1518:13:1518:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1559:13:1559:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1581:13:1581:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1599:13:1599:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1616:13:1616:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1635:13:1635:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1652:13:1652:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1681:13:1681:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1712:13:1712:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":1802:13:1802:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2026:13:2026:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2187:13:2187:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2203:13:2203:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2219:13:2219:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2235:13:2235:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2267:13:2267:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":2648:13:2648:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3661:13:3661:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3732:13:3732:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3861:13:3861:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3879:13:3879:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3896:13:3896:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3911:13:3911:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3926:13:3926:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":3953:13:3953:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4065:13:4065:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4096:13:4096:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4142:13:4142:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4253:13:4253:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4437:13:4437:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4478:13:4478:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4504:13:4504:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4521:13:4521:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":4598:13:4598:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":5362:13:5362:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":6172:13:6172:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":6281:13:6281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":6319:13:6319:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":6392:13:6392:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":7281:13:7281:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":8338:13:8338:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":9297:13:9297:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10033:13:10033:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10748:13:10748:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10782:13:10782:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10818:13:10818:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10865:13:10865:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":10899:13:10899:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":11765:13:11765:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":12808:13:12808:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":12820:15:12820:27|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":12831:13:12831:25|User defined pragma syn_black_box detected
@W: CG100 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\polarfire_syn_comps.v":12844:13:12844:25|User defined pragma syn_black_box detected
@W: CG1337 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_gluebridge.v":261:11:261:33|Net AXI_MSLAVE_MEM_AWREGION is not declared.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":634:0:634:5|Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":244:12:244:20|Removing wire IA_PRDATA, as there is no assignment to it.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":273:0:273:5|Pruning unused register AXILenInt[3:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":299:0:299:5|Optimizing register bit HSIZEInt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v":299:0:299:5|Pruning register bit 2 of HSIZEInt[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_pos[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[3].gpin3[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin1[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[3].gpin2[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_neg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[2].gpin3[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin1[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[2].gpin2[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[1].gpin3[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin1[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[1].gpin2[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[0].gpin3[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin1[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[0].gpin2[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[2].APB_32.INTR_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[3].APB_32.INTR_reg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.INTR_reg[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.INTR_reg[3]. Make sure that there are no unused intermediate registers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CL190 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":693:2:693:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":692:10:692:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_2293_3 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_2293_2 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_2293_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_2293_0 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_1.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_2.v":216:2:216:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_3.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_4.v":165:2:165:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v":160:2:160:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v":159:10:159:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on saved_error - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on saved_sink - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":523:2:523:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget_system_bus_slave_tlwidth_widget.v":522:10:522:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_604 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_5 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_4 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_3 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_2 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_584_0 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_569 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_421 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":278:2:278:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus_pbus_tlfifofixer.v":277:10:277:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_346_3 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_346_2 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_6.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on value - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_error[0] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[1] - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_sink[0] - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":747:2:747:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlcache_cork_system_bus.v":746:10:746:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_724_2 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_724_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_724_0 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_535_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_535_0 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":303:2:303:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfifofixer_system_bus.v":302:10:302:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_372_3 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_372_2 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":513:2:513:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":512:10:512:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1852_2 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1852_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1852_0 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_1.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_3.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1012:2:1012:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlfragmenter_periphery_bus_slave_tlfragmenter.v":1011:10:1011:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1232 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1136 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1060 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_1008 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_912 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_836 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_784 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_688 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_612 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1126:2:1126:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1125:10:1125:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_837_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_837_0 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_239_0_error - expecting simple constant expression
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning unused bits 2 to 1 of _T_232_0_bits_opcode[2:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlatomic_automata_periphery_bus_slave_tlfragmenter.v":1196:2:1196:7|Pruning register bit 0 of _T_232_0_lut[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_4.v":162:2:162:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater_4.v":161:10:161:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on saved_error - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on saved_sink - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on full - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":477:2:477:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlwidth_widget.v":476:10:476:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_397 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_5 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_4 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_3 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_2 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_1 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_377_0 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_362 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on _T_214 - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v":87:2:87:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_level_gateway.v":86:10:86:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on inFlight - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_10.v":175:2:175:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on maybe_full - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on ram_read[0] - expecting simple constant expression
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4030:2:4030:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":4029:10:4029:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_31 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_30 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_29 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_28 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_27 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_26 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_25 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_24 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_23 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_22 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_21 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_20 - expecting simple constant expression
@W: CG1138 :"C:\Microchip\Libero_SoC_v2023.1\SynplifyPro\lib\generic\acg5.v":1:1:1:2|Ignoring initial value on enables_0_19 - expecting simple constant expression
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":2014:81:2014:112|Removing instance MIV_RV32IMA_L1_AXI_LEVEL_GATEWAY because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":545:2:545:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":544:10:544:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":401:2:401:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":400:10:400:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":245:10:245:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w42_d1.v":73:10:73:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":221:2:221:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_1.v":220:10:220:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7047:2:7047:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7046:10:7046:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 30 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 26 to 25 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 15 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 3 to 0 of abstractGeneratedMem_0[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 31 to 21 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 19 to 7 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 4 to 0 of abstractGeneratedMem_1[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 11 to 1 of ABSTRACTAUTOReg_autoexecdata[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 15 to 14 of ABSTRACTAUTOReg_autoexecprogbuf[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w54_d1.v":73:10:73:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_1.v":206:93:206:136|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":246:2:246:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":245:10:245:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w12_d1.v":73:10:73:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_sink_2.v":184:93:184:136|Removing instance MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":440:2:440:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":439:10:439:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":78:4:78:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":85:10:85:10|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_ext.v":86:2:86:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":86:10:86:10|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":549:2:549:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":79:13:79:25|Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":81:13:81:25|Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":83:13:83:25|Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":85:13:85:25|Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":87:13:87:25|Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb.v":548:10:548:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2559:2:2559:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2558:10:2558:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 2 of uncachedReqs_0_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore1_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_dcache.v":2861:2:2861:7|Pruning unused bits 31 to 13 of pstore2_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":86:10:86:10|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tag_array_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":79:4:79:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":86:10:86:10|Object i is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_data_arrays_0_0_ext.v":87:2:87:7|Pruning unused register reg_RW0_ren. Make sure that there are no unused intermediate registers.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":342:2:342:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":341:10:341:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Pruning unused bits 5 to 0 of refill_addr[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":72:13:72:25|Object reg_entries_0 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":74:13:74:25|Object reg_entries_1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":76:13:76:25|Object reg_entries_2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":78:13:78:25|Object reg_entries_3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":80:13:80:25|Object reg_entries_4 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlb_1.v":301:10:301:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v":397:2:397:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v":396:10:396:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":353:2:353:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":352:10:352:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s1_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_11.v":233:2:233:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_13.v":159:2:159:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_14.v":199:2:199:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v":111:2:111:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v":110:10:110:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w1_d3.v":77:10:77:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1396:2:1396:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1395:10:1395:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mtvec[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 0 of reg_mepc[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 12 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 10 to 8 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 6 to 4 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 2 to 0 of reg_mie[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 31 to 13 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 11 to 1 of reg_misa[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bits 1 to 0 of reg_dpc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v":367:2:367:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_mul_div.v":366:10:366:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2496:2:2496:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":1486:128:1486:160|Removing instance MIV_RV32IMA_L1_AXI_PLUSARG_READER because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2405[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2407[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2410[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning unused register _T_2412[31:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Removing unused bit 0 of _T_2151[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket.v":2833:2:2833:7|Pruning register bit 4 of ex_ctrl_mem_cmd[4:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":78:2:78:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_synchronizer_shift_reg_w31_d3.v":77:10:77:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_16.v":155:2:155:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":688:2:688:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":687:10:687:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_18.v":107:2:107:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_22.v":131:2:131:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_28.v":267:2:267:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_29.v":165:2:165:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_30.v":148:2:148:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_32.v":182:2:182:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_33.v":267:2:267:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_48.v":199:2:199:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1028:2:1028:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1027:10:1027:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4deinterleaver.v":1062:2:1062:7|Pruning register bit 3 of _T_658[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v":302:2:302:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":688:2:688:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":687:10:687:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_55.v":141:2:141:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_56.v":131:2:131:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":379:2:379:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlerror_error.v":378:10:378:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":493:2:493:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain.v":492:10:492:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":611:2:611:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_1.v":610:10:610:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v":357:2:357:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_chain.v":356:10:356:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":74:2:74:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch.v":73:10:73:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":146:2:146:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_capture_update_chain_2.v":145:10:145:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":77:2:77:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_negative_edge_latch_2.v":76:10:76:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":102:2:102:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_jtag_bypass_chain.v":101:10:101:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":467:2:467:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_debug_transport_module_jtag.v":466:10:466:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG532 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v":2270:2:2270:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_rocket_system.v":2269:10:2269:16|Object initvar is declared but not assigned. Either assign a value or remove the declaration.
@W: CG781 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":475:34:475:34|Input AXI_MSLAVE_MEM_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":495:34:495:34|Input AXI_MSLAVE_MEM_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":520:35:520:35|Input AXI_MSLAVE_MMIO_BUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":540:35:540:35|Input AXI_MSLAVE_MMIO_RUSER on instance axi_bridge is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|Removing wire MMIO_AXI_WID, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|Removing wire MEM_AXI_WID, as there is no assignment to it.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|Removing wire MEM_AWREGION, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|Removing wire MEM_AWUSER, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|Removing wire MEM_WUSER, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|Removing wire MEM_ARREGION, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|Removing wire MEM_ARUSER, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|Removing wire MMIO_AWREGION, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|Removing wire MMIO_AWUSER, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|Removing wire MMIO_WUSER, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|Removing wire MMIO_ARREGION, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|Removing wire MMIO_ARUSER, as it has the load but no drivers.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":147:34:147:45|*Output MMIO_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":148:34:148:44|*Output MEM_AXI_WID has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CG168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":38:53:38:58|Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type 
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":139:26:139:36|Object latchahbcmd is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":141:26:141:44|Object ahbsram_wdata_usram is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":142:26:142:46|Object ahbsram_wdata_usram_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":146:14:146:18|Object count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":151:31:151:45|Object sramahb_ack_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":152:31:152:40|Object sram_ren_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":153:31:153:41|Object sram_ren_d2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":154:31:154:41|Object sram_ren_d3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":155:31:155:39|Object sram_done is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":156:31:156:43|Object sramahb_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":158:31:158:49|Object ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":159:31:159:51|Object u_ahbsram_wdata_upd_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":162:26:162:34|Object raddr_c_r is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":189:31:189:42|Removing wire u_BUSY_all_0, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":190:31:190:42|Removing wire u_BUSY_all_1, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":191:31:191:42|Removing wire u_BUSY_all_2, as there is no assignment to it.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":192:31:192:42|Removing wire u_BUSY_all_3, as there is no assignment to it.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":193:31:193:42|Removing wire l_BUSY_all_0, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":194:31:194:42|Removing wire l_BUSY_all_1, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":195:31:195:42|Removing wire l_BUSY_all_2, as it has the load but no drivers.
@W: CG184 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":196:31:196:42|Removing wire l_BUSY_all_3, as it has the load but no drivers.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":200:31:200:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":201:31:201:41|Object ahb_write_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":202:31:202:43|Object ahb_write_det is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":203:31:203:46|Object ahb_write_det_d1 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":204:31:204:46|Object ahb_write_det_d2 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":205:31:205:46|Object ahb_write_det_d3 is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":206:31:206:41|Object ram_rdata_d is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":207:31:207:41|Removing wire hready_ctrl, as there is no assignment to it.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":607:8:607:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":590:9:590:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":491:3:491:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":480:3:480:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":420:0:420:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":411:0:411:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":396:0:396:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":351:0:351:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":386:0:386:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":109:28:109:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":184:19:184:30|*Input MEM_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":186:19:186:28|*Input MEM_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":192:19:192:27|*Input MEM_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":208:19:208:30|*Input MEM_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":210:19:210:28|*Input MEM_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":228:19:228:31|*Input MMIO_AWREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":230:19:230:29|*Input MMIO_AWUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":236:19:236:28|*Input MMIO_WUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":252:19:252:31|*Input MMIO_ARREGION[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi.v":254:19:254:29|*Input MMIO_ARUSER to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_54.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":125:16:125:33|Input port bit 3 of auto_out_b_bits_id[3:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_axi4id_indexer_trim.v":142:16:142:33|Input port bit 3 of auto_out_r_bits_id[3:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":69:16:69:36|Input port bits 1 to 0 of auto_in_a_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":103:16:103:35|Input port bit 6 of auto_out_b_bits_user[6:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlto_axi4_converter.v":121:16:121:35|Input port bit 6 of auto_out_r_bits_user[6:0] is unused
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_cache[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_lock[0]' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_17.v":367:2:367:7|Removing register 'ram_qos[0]' because it is only assigned 0 or its original value.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_csrfile.v":1554:2:1554:7|Pruning register bit 1 of reg_mepc[31:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_queue_15.v":129:2:129:7|Pruning unused register maybe_full. Make sure that there are no unused intermediate registers.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":407:2:407:7|Pruning register bits 1 to 0 of s2_pc[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":75:16:75:30|Input port bits 1 to 0 of io_reset_vector[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_frontend_frontend.v":77:16:77:33|Input port bits 1 to 0 of io_cpu_req_bits_pc[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_bridx' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_shift_queue.v":563:2:563:7|Removing register 'elts_4_btb_taken' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":396:2:396:7|Removing register 's2_tag_disparity' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":71:16:71:44|Input port bits 2 to 1 of auto_master_out_d_bits_opcode[2:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 31 to 13 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":77:16:77:31|Input port bits 1 to 0 of io_req_bits_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_icache_icache.v":78:16:78:26|Input port bits 5 to 0 of io_s1_paddr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_dcache_data_array.v":67:16:67:31|Input port bits 1 to 0 of io_req_bits_addr[12:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_tl_master_xbar.v":462:2:462:7|Pruning register bit 1 of _T_1186[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_error' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source_2.v":280:2:280:7|Removing register 'mem_0_sink' because it is only assigned 0 or its original value.
@W: CL279 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bits 29 to 28 of abstractGeneratedMem_0[29:27]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":7373:2:7373:7|Pruning register bit 6 of abstractGeneratedMem_1[6:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":72:16:72:40|Input port bits 1 to 0 of auto_tl_in_a_bits_address[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_inner_dm_inner.v":86:16:86:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[8:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_async_queue_source.v":280:2:280:7|Removing register 'mem_0_source' because it is only assigned 0 or its original value.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 6 to 3 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":70:16:70:41|Input port bits 1 to 0 of auto_dmi_in_a_bits_address[6:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bit 29 of auto_dmi_in_a_bits_data[31:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 27 to 26 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tldebug_module_outer_dm_outer.v":72:16:72:38|Input port bits 15 to 2 of auto_dmi_in_a_bits_data[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning register bit 1 of _T_1398[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_dmi_xbar.v":423:2:423:7|Pruning unused register _T_1493_1. Make sure that there are no unused intermediate registers.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 30 to 16 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_coreplex_local_interrupter_clint.v":74:16:74:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 30 to 26 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlplic_plic.v":104:16:104:37|Input port bits 1 to 0 of auto_in_a_bits_address[30:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_periphery_bus.v":539:2:539:7|Pruning register bit 2 of _T_1732[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_param' because it is only assigned 0 or its original value.
@W: CL138 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_repeater.v":198:2:198:7|Removing register 'saved_sink' because it is only assigned 0 or its original value.
@W: CL260 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\MIV_RV32IMA_L1_AXI_C0\MIV_RV32IMA_L1_AXI_C0_0\core\miv_rv32ima_l1_axi_tlxbar_system_bus.v":723:2:723:7|Pruning register bit 3 of _T_2153[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL177 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_parity_en and merging clear_framing_error_en. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_OUT_C0\CoreGPIO_OUT_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 4 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreGPIO_IN_C0\CoreGPIO_IN_C0_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 2 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREAXITOAHBL\3.6.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v":125:28:125:33|Input port bits 2 to 0 of AWADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v":75:18:75:22|Input port bits 27 to 16 of PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\COREAHBTOAPB3\3.2.101\rtl\vlog\core\coreahbtoapb3.v":33:28:33:33|Input port bit 0 of HTRANS[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":184:15:184:22|Input port bit 1 of HRESP_S0[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":197:15:197:22|Input port bit 1 of HRESP_S1[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":210:15:210:22|Input port bit 1 of HRESP_S2[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":223:15:223:22|Input port bit 1 of HRESP_S3[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":236:15:236:22|Input port bit 1 of HRESP_S4[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":249:15:249:22|Input port bit 1 of HRESP_S5[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":262:15:262:22|Input port bit 1 of HRESP_S6[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":275:15:275:22|Input port bit 1 of HRESP_S7[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":288:15:288:22|Input port bit 1 of HRESP_S8[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":301:15:301:22|Input port bit 1 of HRESP_S9[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":314:15:314:23|Input port bit 1 of HRESP_S10[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":327:15:327:23|Input port bit 1 of HRESP_S11[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":340:15:340:23|Input port bit 1 of HRESP_S12[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":353:15:353:23|Input port bit 1 of HRESP_S13[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":366:15:366:23|Input port bit 1 of HRESP_S14[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":379:15:379:23|Input port bit 1 of HRESP_S15[1:0] is unused
@W: CL247 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\work\CoreAHBL_C0\CoreAHBL_C0_0\rtl\vlog\core\coreahblite.v":392:15:392:23|Input port bit 1 of HRESP_S16[1:0] is unused
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 9 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 7 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 9 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 7 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 16 to 8 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":44:16:44:25|Input port bits 6 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 16 to 8 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\esip_projects\FPGA_BU_ESIP\gh-libsd-pf-eval\Libero_Projects\MIV_Legacy_CFG3_BD\component\Actel\DirectCore\CoreAHBLite\5.6.105\rtl\vlog\core\coreahblite_masterstage.v":45:16:45:21|Input port bits 6 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.

