$date
	Sun Nov 20 16:51:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test1_Problem5_48 $end
$var wire 1 ! y $end
$var reg 1 " Reset $end
$var reg 1 # clk $end
$var reg 1 $ x $end
$scope module M0 $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ' x $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) state [1:0] $end
$var reg 1 * y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
b0 )
bx (
x'
0&
0%
x$
0#
0"
x!
$end
#5
b10 (
1#
1%
#10
0#
0%
#15
1#
1%
#20
0#
0%
#25
1#
1%
#30
0#
0%
1"
1&
0$
0'
#35
0*
0!
b10 )
1#
1%
#40
0#
0%
#45
b1 (
1#
1%
#50
0#
0%
#55
b1 )
1#
1%
#60
0#
0%
#65
b10 (
1#
1%
#70
0#
0%
#75
b10 )
1#
1%
#80
0#
0%
#85
b1 (
1#
1%
#90
0#
0%
1$
1'
#95
1*
1!
b11 (
b1 )
1#
1%
#100
b0 )
0#
0%
0"
0&
#105
b1 (
1#
1%
#110
0#
0%
1"
1&
#115
b1 )
1#
1%
#120
0#
0%
#125
b11 (
1#
1%
#130
0#
0%
#135
b11 )
1#
1%
#140
0#
0%
0$
0'
#145
b10 (
1#
1%
#150
0#
0%
#155
b10 )
1#
1%
#160
0#
0%
#165
0*
0!
b1 (
1#
1%
#170
0#
0%
1$
1'
#175
1*
1!
b11 (
b0 )
1#
1%
0"
0&
#180
0#
0%
#185
b1 (
b11 )
1#
1%
1"
1&
#190
0#
0%
#195
0*
0!
b0 (
b1 )
1#
1%
#200
0#
0%
